Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Mon Jul 21 12:09:37 2025
| Host         : Jupiter running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pfet_system_wrapper_control_sets_placed.rpt
| Design       : pfet_system_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   514 |
|    Minimum number of control sets                        |   514 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1869 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   514 |
| >= 0 to < 4        |   135 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |    39 |
| >= 8 to < 10       |    42 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |    28 |
| >= 14 to < 16      |    10 |
| >= 16              |   183 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1216 |          437 |
| No           | No                    | Yes                    |             188 |           65 |
| No           | Yes                   | No                     |            1048 |          439 |
| Yes          | No                    | No                     |            2164 |          517 |
| Yes          | No                    | Yes                    |              92 |           23 |
| Yes          | Yes                   | No                     |            4199 |         1120 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                              Enable Signal                                                                                                                              |                                                                                                                   Set/Reset Signal                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                            | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                   |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                  |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                            | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                       |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                    |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                           |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                       |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                         |                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                       |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                 |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                  |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i          |                2 |              3 |         1.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                          |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                   |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                  |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                      | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                        |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/USE_SRL_FIFO.sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                         |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i        |                1 |              3 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                 | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                                                               |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                     | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                            | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                2 |              4 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                               | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_gpio_led/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                      | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                         |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                              | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                              |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                           | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                        |                2 |              4 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              4 |         1.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                            | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                            | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              4 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                                 | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                                                               |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                               |                2 |              4 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                      | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_incr_dbeat_cntr                                                                                                                                  | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                            |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                            | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/allow_transfer_r_reg[0]                                                                                           | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              4 |         1.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                               |                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                      | pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                     |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                                          | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                |                2 |              4 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              4 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                               | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                               | pfet_system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                 | pfet_system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                               | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                   |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                            | pfet_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              4 |         1.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                    | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                        |                1 |              4 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                  | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                |                                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                        |                4 |              5 |         1.25 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                          | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                       |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                   |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                1 |              5 |         5.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |              5 |         1.25 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                        |                                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                   |                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                          | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                            |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                          | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                        |                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                  | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                             | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                          |                1 |              5 |         5.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |              5 |         1.25 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              5 |         1.25 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                          | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                     |                1 |              5 |         5.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                     | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                        |                3 |              5 |         1.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                       | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                   |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | pfet_system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              5 |         1.25 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                           | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                                                                     | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                          | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                          | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                            |                2 |              5 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_i_reg_1[0]                                                                                                                                                  |                1 |              6 |         6.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/axi4_stream_inst/channel_id[6]_i_1_n_0                                                                                                                                                                                    | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                       | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                  |                1 |              6 |         6.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                           | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                              |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[2]               | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                     |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                  | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | pfet_system_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                    | pfet_system_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                         |                1 |              6 |         6.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | pfet_system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                |                1 |              6 |         6.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                          | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                          |                1 |              6 |         6.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              6 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                1 |              6 |         6.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                3 |              6 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                  | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                              |                1 |              6 |         6.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                         |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                           |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                 |                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              6 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              7 |         2.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                         |                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              7 |         3.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                  |                2 |              7 |         3.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                  |                2 |              7 |         3.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                5 |              7 |         1.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                                                                                                                                     |                2 |              7 |         3.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                5 |              7 |         1.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              7 |         2.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              7 |         1.75 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |                4 |              7 |         1.75 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              7 |         1.75 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                           |                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                    |                3 |              7 |         2.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                           | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                               |                2 |              8 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                        | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                        |                4 |              8 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              8 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              8 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                        | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                        |                2 |              8 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              8 |         1.60 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                             |                3 |              8 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                        |                3 |              8 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                               | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                          |                2 |              8 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                          | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                4 |              8 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                          | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                5 |              8 |         1.60 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                   | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                            |                4 |              8 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                            | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                             |                1 |              8 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                          | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                    | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |                2 |              8 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state_reg[m_valid_i]_0                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                             |                3 |              8 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                            | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                         |                3 |              8 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              8 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              8 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                                                 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                           |                3 |              8 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                         | pfet_system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                2 |              8 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                   | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                            |                4 |              8 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                  |                3 |              8 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                 | pfet_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                  | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |                4 |              9 |         2.25 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                3 |              9 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              9 |         2.25 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                                                                                                                | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                          |                3 |              9 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |              9 |         1.80 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                             | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                4 |              9 |         2.25 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                       |                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                       | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                3 |              9 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                             | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                2 |              9 |         4.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                                                                                                                 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                             |                2 |              9 |         4.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                                 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                          |                3 |              9 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                6 |             10 |         1.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                  | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                   |                4 |             10 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                              |                3 |             10 |         3.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[10]_i_1_n_0                                                                                                                                            | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                          |                3 |             10 |         3.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                       |                                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                |                6 |             11 |         1.83 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                4 |             11 |         2.75 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[10]_i_1_n_0                                                                                                                                              | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                          |                3 |             11 |         3.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                            |                                                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                            |                4 |             12 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                        | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                              |                4 |             12 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                          | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                6 |             12 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                3 |             12 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                                  | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                        | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                5 |             12 |         2.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                             |                3 |             12 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                5 |             12 |         2.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                            |                4 |             12 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                          | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                4 |             12 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                6 |             12 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                           |                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                           |                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                3 |             12 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                           |                                                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                                     | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                5 |             12 |         2.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                5 |             12 |         2.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                            | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                6 |             13 |         2.17 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                            | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                5 |             13 |         2.60 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                              |                5 |             13 |         2.60 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                                                                                                                     | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                          |                3 |             13 |         4.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                               | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                3 |             14 |         4.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                      | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             14 |         2.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                           | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |                4 |             14 |         3.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                           |                                                                                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             14 |         2.80 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                5 |             14 |         2.80 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                           | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                              |                3 |             15 |         5.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                             | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                           |                4 |             15 |         3.75 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]      | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                5 |             15 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                       | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                5 |             15 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s2mm_all_idle                                                                                                                                                                     | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                |                4 |             16 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |                4 |             16 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                                                                                                                                                     | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                |                2 |             16 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                             |                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                              | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                              |                4 |             16 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                               |                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                           |                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg[15]_i_1_n_0                                                                                                                                                                                     | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                |                2 |             16 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                          | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                |                3 |             16 |         5.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |                4 |             16 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                   |                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                                       |                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                   |                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                       |                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                         | pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                     |               10 |             17 |         1.70 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                 | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                       |                5 |             18 |         3.60 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                          | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                        |                4 |             18 |         4.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                            |                8 |             18 |         2.25 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                           | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                           |                5 |             19 |         3.80 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                          | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                              |                6 |             19 |         3.17 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                    | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                  |                5 |             19 |         3.80 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                   | pfet_system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                  |                6 |             19 |         3.17 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                6 |             20 |         3.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                5 |             20 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg                   | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                |                3 |             20 |         6.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                  |                5 |             20 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                       | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                  |                7 |             20 |         2.86 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                3 |             22 |         7.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                |                                                                                                                                                                                                                                                     |                3 |             22 |         7.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                          |               11 |             22 |         2.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                                       |                                                                                                                                                                                                                                                     |                9 |             23 |         2.56 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                   |                9 |             23 |         2.56 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |               10 |             24 |         2.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                      | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                7 |             24 |         3.43 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                9 |             24 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                8 |             24 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                9 |             24 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                9 |             24 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                               |                7 |             24 |         3.43 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                      | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                6 |             24 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                        | pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                6 |             25 |         4.17 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg[6]_i_1_n_0                                                                                                                                                                                   | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                |                9 |             25 |         2.78 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                        |                8 |             25 |         3.12 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/dwe_reg_i_1_n_0                                                                                                                                                                                          | pfet_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/AR[0]                                                                                                                                                                                |                6 |             25 |         4.17 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                           | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                              |                7 |             25 |         3.57 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                            |                9 |             25 |         2.78 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                           | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                       |                5 |             26 |         5.20 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_reg[0]                                                                                                                                                                        | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                6 |             26 |         4.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                            | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                4 |             26 |         6.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2[0]                                                                                                                              | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                5 |             26 |         5.20 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                  | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                9 |             26 |         2.89 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                            | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |               11 |             26 |         2.36 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                            | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |               11 |             26 |         2.36 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                 | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                5 |             26 |         5.20 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                  | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |               11 |             26 |         2.36 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                        | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                5 |             26 |         5.20 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                     |                4 |             26 |         6.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                              |                9 |             26 |         2.89 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                  | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                5 |             26 |         5.20 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                                  | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                4 |             26 |         6.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                     | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                7 |             26 |         3.71 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                            | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                           |                5 |             26 |         5.20 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                 | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                8 |             27 |         3.38 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                    | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |               10 |             27 |         2.70 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                    | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                9 |             27 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                           | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                             |                8 |             28 |         3.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                   | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |                6 |             28 |         4.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in8_in                                                                                                                                                                                        | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                8 |             28 |         3.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                           |               10 |             28 |         2.80 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |                4 |             29 |         7.25 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                6 |             29 |         4.83 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                             | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                              |               10 |             30 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                 | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                           |                5 |             30 |         6.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                             | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |               11 |             31 |         2.82 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                                   | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                7 |             31 |         4.43 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                               | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                    |                6 |             31 |         5.17 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                                  | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |                9 |             31 |         3.44 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                      |               13 |             32 |         2.46 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                               | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                    |                8 |             32 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                            |                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                      | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                              |                9 |             32 |         3.56 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                 |                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                                | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                           |                5 |             32 |         6.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                    | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                   |               32 |             32 |         1.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                            |                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in                                                                                                                                                                                            | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |                7 |             32 |         4.57 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                        | pfet_system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                          |                6 |             32 |         5.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                           | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                          |                9 |             33 |         3.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                          | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                          |               10 |             33 |         3.30 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                     |                7 |             33 |         4.71 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                              |                                                                                                                                                                                                                                                     |               11 |             33 |         3.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                     |                5 |             33 |         6.60 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                     |                8 |             34 |         4.25 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                     |                6 |             34 |         5.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                8 |             34 |         4.25 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                6 |             34 |         5.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                      | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                  |                7 |             34 |         4.86 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                      | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                  |                7 |             34 |         4.86 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |               10 |             34 |         3.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                           | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                          |                7 |             34 |         4.86 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                7 |             35 |         5.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               11 |             35 |         3.18 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |               10 |             35 |         3.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                6 |             35 |         5.83 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             36 |         4.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                               | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                          |                6 |             36 |         6.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                     |                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                     |                9 |             36 |         4.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                     |                8 |             37 |         4.62 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                     |                5 |             37 |         7.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                5 |             37 |         7.40 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                7 |             37 |         5.29 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                     |                7 |             39 |         5.57 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                     |                9 |             39 |         4.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                               |                                                                                                                                                                                                                                                     |                5 |             39 |         7.80 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                     |                8 |             40 |         5.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                                 |                                                                                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                     |                8 |             40 |         5.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                            |                                                                                                                                                                                                                                                     |               15 |             40 |         2.67 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                7 |             40 |         5.71 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                9 |             40 |         4.44 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                     |                7 |             41 |         5.86 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                    | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                            |               11 |             41 |         3.73 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                       |               12 |             41 |         3.42 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                     |                9 |             41 |         4.56 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                            | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                  |               15 |             41 |         2.73 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                  |                8 |             41 |         5.12 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                            | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                       |                7 |             42 |         6.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                      | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                       |                7 |             43 |         6.14 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                            |               18 |             43 |         2.39 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                  | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                        |                7 |             47 |         6.71 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                       | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                        |                9 |             48 |         5.33 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                     |               10 |             49 |         4.90 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                8 |             49 |         6.12 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                     |                9 |             49 |         5.44 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                     |                9 |             49 |         5.44 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                                                                                     |               16 |             55 |         3.44 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                            |               23 |             55 |         2.39 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                     |               13 |             55 |         4.23 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst_reg_n_reg_0[0]                                                                                                                                  |               23 |             56 |         2.43 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                            |                                                                                                                                                                                                                                                     |               24 |             60 |         2.50 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                            |                                                                                                                                                                                                                                                     |               24 |             66 |         2.75 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               14 |             67 |         4.79 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                     |               13 |             67 |         5.15 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               16 |             70 |         4.38 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/queue_rden2_new                                                                                                                                                                   | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                |               12 |             73 |         6.08 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                     |               14 |             73 |         5.21 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                            | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                |               16 |             73 |         4.56 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                     |               18 |             73 |         4.06 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                             | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               16 |             75 |         4.69 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                             | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               16 |             75 |         4.69 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               17 |             76 |         4.47 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               16 |             76 |         4.75 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               15 |             78 |         5.20 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               15 |             79 |         5.27 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               17 |             79 |         4.65 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               16 |             82 |         5.12 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               15 |             82 |         5.47 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               16 |             85 |         5.31 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                          |               17 |             85 |         5.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                               | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit1_out                                                                                                                                                                 |               20 |             87 |         4.35 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                             | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit1_out                                                                                                                                                                 |               19 |             87 |         4.58 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                            |               34 |             88 |         2.59 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                     |               13 |            100 |         7.69 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                     |               13 |            100 |         7.69 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                     |               14 |            108 |         7.71 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                     |               14 |            108 |         7.71 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                     |               14 |            108 |         7.71 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 | pfet_system_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                                     |               14 |            112 |         8.00 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | pfet_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                     |               29 |            115 |         3.97 |
|  pfet_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                     |              440 |           1219 |         2.77 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


