\hypertarget{clock__18xx__43xx_8c}{}\section{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/src/clock\+\_\+18xx\+\_\+43xx.c File Reference}
\label{clock__18xx__43xx_8c}\index{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/src/clock\+\_\+18xx\+\_\+43xx.\+c@{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/src/clock\+\_\+18xx\+\_\+43xx.\+c}}
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\newline
Include dependency graph for clock\+\_\+18xx\+\_\+43xx.\+c\+:
% FIG 0
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_c_l_k___p_e_r_i_p_h___t_o___b_a_s_e___t}{C\+L\+K\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+T\+O\+\_\+\+B\+A\+S\+E\+\_\+T}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{clock__18xx__43xx_8c_a919a0947eae23ebbd3c98eb2b71218d7}{C\+R\+Y\+S\+T\+A\+L\+\_\+32\+K\+\_\+\+F\+R\+E\+Q\+\_\+\+IN}~(32 $\ast$ 1024)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{clock__18xx__43xx_8c_ae9197576ef8fa4e20f895faa70af3b29}{A\+BS} (int val)
\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gaa74040cd24046b7e09cbb2c1cf6e6c0d}{Chip\+\_\+\+Clock\+\_\+\+Enable\+Crystal} (void)
\begin{DoxyCompactList}\small\item\em Enables the crystal oscillator. \end{DoxyCompactList}\item 
int \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga1412ab2c1437f42f77ef96f321a0055b}{Chip\+\_\+\+Clock\+\_\+\+Calc\+Main\+P\+L\+L\+Value} (uint32\+\_\+t freq, \hyperlink{struct_p_l_l___p_a_r_a_m___t}{P\+L\+L\+\_\+\+P\+A\+R\+A\+M\+\_\+T} $\ast$ppll)
\begin{DoxyCompactList}\small\item\em Calculate main P\+LL Pre, Post and M div values. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gadbc79ec252fc8518b284aff51e86adf5}{Chip\+\_\+\+Clock\+\_\+\+Disable\+Crystal} (void)
\begin{DoxyCompactList}\small\item\em Disables the crystal oscillator. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga1667168db76064ac1c2bebd3dfa6db6d}{Chip\+\_\+\+Clock\+\_\+\+Setup\+Main\+P\+L\+L\+Hz} (\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga0975326707efebf2b074283e6c602f18}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+C\+L\+K\+I\+N\+\_\+T} Input, uint32\+\_\+t Min\+Hz, uint32\+\_\+t Desired\+Hz, uint32\+\_\+t Max\+Hz)
\begin{DoxyCompactList}\small\item\em Configures the main P\+LL. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga02f88a46ae6e2b942e8c5fd58915634e}{Chip\+\_\+\+Clock\+\_\+\+Setup\+Main\+P\+L\+L\+Mult} (\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga0975326707efebf2b074283e6c602f18}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+C\+L\+K\+I\+N\+\_\+T} Input, uint32\+\_\+t mult)
\begin{DoxyCompactList}\small\item\em Directly set the P\+LL multipler. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gac52f49ae117b1091809cb24f18481b86}{Chip\+\_\+\+Clock\+\_\+\+Get\+Main\+P\+L\+L\+Hz} (void)
\begin{DoxyCompactList}\small\item\em Returns the frequency of the main P\+LL. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga9df837b459e11fdf1eda8d48be292fc5}{Chip\+\_\+\+Clock\+\_\+\+Set\+Divider} (\hyperlink{chip__clocks_8h_a588e8716294cc2deec5d583add455521}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+T} Divider, \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga0975326707efebf2b074283e6c602f18}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+C\+L\+K\+I\+N\+\_\+T} Input, uint32\+\_\+t Divisor)
\begin{DoxyCompactList}\small\item\em Sets up a C\+GU clock divider and it\textquotesingle{}s input clock. \end{DoxyCompactList}\item 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga0975326707efebf2b074283e6c602f18}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+C\+L\+K\+I\+N\+\_\+T} \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga3fc4d71a69a9b0c44577264cd9491834}{Chip\+\_\+\+Clock\+\_\+\+Get\+Divider\+Source} (\hyperlink{chip__clocks_8h_a588e8716294cc2deec5d583add455521}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+T} Divider)
\begin{DoxyCompactList}\small\item\em Gets a C\+GU clock divider source. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gaeecd015038258f1cc4f746054268d94f}{Chip\+\_\+\+Clock\+\_\+\+Get\+Divider\+Divisor} (\hyperlink{chip__clocks_8h_a588e8716294cc2deec5d583add455521}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+I\+D\+I\+V\+\_\+T} Divider)
\begin{DoxyCompactList}\small\item\em Gets a C\+GU clock divider divisor. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga4ad0a2b922ac85f94ab0bb2036def308}{Chip\+\_\+\+Clock\+\_\+\+Get\+Clock\+Input\+Hz} (\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga0975326707efebf2b074283e6c602f18}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+C\+L\+K\+I\+N\+\_\+T} input)
\begin{DoxyCompactList}\small\item\em Returns the frequency of the specified input clock source. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga8686b03c1433974a6473f10cc0203915}{Chip\+\_\+\+Clock\+\_\+\+Get\+Base\+Clockt\+Hz} (\hyperlink{chip__clocks_8h_a31e266dd83cc66eb866d8d051ffd1d45}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T} clock)
\begin{DoxyCompactList}\small\item\em Returns the frequency of the specified base clock source. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gaf5e0d6f4dcbfd5ff64b1ddcd37067ca2}{Chip\+\_\+\+Clock\+\_\+\+Set\+Base\+Clock} (\hyperlink{chip__clocks_8h_a31e266dd83cc66eb866d8d051ffd1d45}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T} Base\+Clock, \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga0975326707efebf2b074283e6c602f18}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+C\+L\+K\+I\+N\+\_\+T} Input, bool autoblocken, bool powerdn)
\begin{DoxyCompactList}\small\item\em Sets a C\+GU Base Clock clock source. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga9d6621765b2b77f40db1eed937cb5dc8}{Chip\+\_\+\+Clock\+\_\+\+Get\+Base\+Clock\+Opts} (\hyperlink{chip__clocks_8h_a31e266dd83cc66eb866d8d051ffd1d45}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T} Base\+Clock, \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga0975326707efebf2b074283e6c602f18}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+C\+L\+K\+I\+N\+\_\+T} $\ast$Input, bool $\ast$autoblocken, bool $\ast$powerdn)
\begin{DoxyCompactList}\small\item\em Get C\+GU Base Clock clock source information. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gae957c1a6743ad69320c1c198e5411ec0}{Chip\+\_\+\+Clock\+\_\+\+Enable\+Base\+Clock} (\hyperlink{chip__clocks_8h_a31e266dd83cc66eb866d8d051ffd1d45}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T} Base\+Clock)
\begin{DoxyCompactList}\small\item\em Enables a base clock source. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gaca76aa951b9e6a69a9ef4fb2aea2aaac}{Chip\+\_\+\+Clock\+\_\+\+Disable\+Base\+Clock} (\hyperlink{chip__clocks_8h_a31e266dd83cc66eb866d8d051ffd1d45}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T} Base\+Clock)
\begin{DoxyCompactList}\small\item\em Disables a base clock source. \end{DoxyCompactList}\item 
bool \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga265d89b2296192ba7d5d2a63c4edd66e}{Chip\+\_\+\+Clock\+\_\+\+Is\+Base\+Clock\+Enabled} (\hyperlink{chip__clocks_8h_a31e266dd83cc66eb866d8d051ffd1d45}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T} Base\+Clock)
\begin{DoxyCompactList}\small\item\em Returns base clock enable state. \end{DoxyCompactList}\item 
\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga0975326707efebf2b074283e6c602f18}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+C\+L\+K\+I\+N\+\_\+T} \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga76a6aba92d67ee2cacf4d53c9f8043ae}{Chip\+\_\+\+Clock\+\_\+\+Get\+Base\+Clock} (\hyperlink{chip__clocks_8h_a31e266dd83cc66eb866d8d051ffd1d45}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+B\+A\+S\+E\+\_\+\+C\+L\+K\+\_\+T} Base\+Clock)
\begin{DoxyCompactList}\small\item\em Gets a C\+GU Base Clock clock source. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gadfa0a46d347a3174c7f67edbaf3a66f8}{Chip\+\_\+\+Clock\+\_\+\+Enable\+Opts} (\hyperlink{chip__clocks_8h_a45bb23228b9831321626c103ada7c60b}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T} clk, bool autoen, bool wakeupen, int div)
\begin{DoxyCompactList}\small\item\em Enables a peripheral clock and sets clock states. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga002dee3b9dfa6bde2445e6fff165f0f1}{Chip\+\_\+\+Clock\+\_\+\+Enable} (\hyperlink{chip__clocks_8h_a45bb23228b9831321626c103ada7c60b}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T} clk)
\begin{DoxyCompactList}\small\item\em Enables a peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gad43f808e0218e20dfc000fc0248da1a4}{Chip\+\_\+\+Clock\+\_\+\+R\+T\+C\+Enable} (void)
\begin{DoxyCompactList}\small\item\em Enables R\+T\+Cclock. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga847e7bcd709e030752213380e78039ec}{Chip\+\_\+\+Clock\+\_\+\+Disable} (\hyperlink{chip__clocks_8h_a45bb23228b9831321626c103ada7c60b}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T} clk)
\begin{DoxyCompactList}\small\item\em Disables a peripheral clock. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga4211f2f6083501edf23d418eb267b5aa}{Chip\+\_\+\+Clock\+\_\+\+Start\+Power\+Down} (void)
\begin{DoxyCompactList}\small\item\em Start the power down sequence by disabling the branch output clocks with wake up mechanism (Only the clocks which wake up mechanism bit enabled will be disabled) \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga28a09f033418df7c8588b073af5d6eac}{Chip\+\_\+\+Clock\+\_\+\+Clear\+Power\+Down} (void)
\begin{DoxyCompactList}\small\item\em Clear the power down mode bit \& proceed normal operation of branch output clocks (Only the clocks which wake up mechanism bit enabled will be enabled after the wake up event) \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gafb964074c3fa133e29c51bd31e4590ae}{Chip\+\_\+\+Clock\+\_\+\+Get\+Rate} (\hyperlink{chip__clocks_8h_a45bb23228b9831321626c103ada7c60b}{C\+H\+I\+P\+\_\+\+C\+C\+U\+\_\+\+C\+L\+K\+\_\+T} clk)
\begin{DoxyCompactList}\small\item\em Returns a peripheral clock rate. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gaf8fefd2c98eee4d7954719d828a1cad8}{Chip\+\_\+\+Clock\+\_\+\+Get\+E\+M\+C\+Rate} (void)
\begin{DoxyCompactList}\small\item\em Returns E\+MC clock rate. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gaed16ed3df8281cb642db7525fdf1493d}{Chip\+\_\+\+Clock\+\_\+\+Setup\+P\+LL} (\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga0975326707efebf2b074283e6c602f18}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+C\+L\+K\+I\+N\+\_\+T} Input, \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga839a458a9e1e2a85e68470156c861e6a}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+U\+S\+B\+\_\+\+A\+U\+D\+I\+O\+\_\+\+P\+L\+L\+\_\+T} pllnum, const \hyperlink{struct_c_g_u___u_s_b_a_u_d_i_o___p_l_l___s_e_t_u_p___t}{C\+G\+U\+\_\+\+U\+S\+B\+A\+U\+D\+I\+O\+\_\+\+P\+L\+L\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$p\+P\+L\+L\+Setup)
\begin{DoxyCompactList}\small\item\em Sets up the audio or U\+SB P\+LL. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga2715e421f23a820691b719126ebed2e0}{Chip\+\_\+\+Clock\+\_\+\+Enable\+P\+LL} (\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga839a458a9e1e2a85e68470156c861e6a}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+U\+S\+B\+\_\+\+A\+U\+D\+I\+O\+\_\+\+P\+L\+L\+\_\+T} pllnum)
\begin{DoxyCompactList}\small\item\em Enables the audio or U\+SB P\+LL. \end{DoxyCompactList}\item 
void \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gaa9ce1d7461c0eeca2fe5b72528d9d81e}{Chip\+\_\+\+Clock\+\_\+\+Disable\+P\+LL} (\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga839a458a9e1e2a85e68470156c861e6a}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+U\+S\+B\+\_\+\+A\+U\+D\+I\+O\+\_\+\+P\+L\+L\+\_\+T} pllnum)
\begin{DoxyCompactList}\small\item\em Disables the audio or U\+SB P\+LL. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gad2a40b92ab5d064cc655ae4ada1474b0}{Chip\+\_\+\+Clock\+\_\+\+Get\+P\+L\+L\+Status} (\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga839a458a9e1e2a85e68470156c861e6a}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+U\+S\+B\+\_\+\+A\+U\+D\+I\+O\+\_\+\+P\+L\+L\+\_\+T} pllnum)
\begin{DoxyCompactList}\small\item\em Returns the P\+LL status. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{clock__18xx__43xx_8c_a919a0947eae23ebbd3c98eb2b71218d7}\label{clock__18xx__43xx_8c_a919a0947eae23ebbd3c98eb2b71218d7}} 
\index{clock\+\_\+18xx\+\_\+43xx.\+c@{clock\+\_\+18xx\+\_\+43xx.\+c}!C\+R\+Y\+S\+T\+A\+L\+\_\+32\+K\+\_\+\+F\+R\+E\+Q\+\_\+\+IN@{C\+R\+Y\+S\+T\+A\+L\+\_\+32\+K\+\_\+\+F\+R\+E\+Q\+\_\+\+IN}}
\index{C\+R\+Y\+S\+T\+A\+L\+\_\+32\+K\+\_\+\+F\+R\+E\+Q\+\_\+\+IN@{C\+R\+Y\+S\+T\+A\+L\+\_\+32\+K\+\_\+\+F\+R\+E\+Q\+\_\+\+IN}!clock\+\_\+18xx\+\_\+43xx.\+c@{clock\+\_\+18xx\+\_\+43xx.\+c}}
\subsubsection{\texorpdfstring{C\+R\+Y\+S\+T\+A\+L\+\_\+32\+K\+\_\+\+F\+R\+E\+Q\+\_\+\+IN}{CRYSTAL\_32K\_FREQ\_IN}}
{\footnotesize\ttfamily \#define C\+R\+Y\+S\+T\+A\+L\+\_\+32\+K\+\_\+\+F\+R\+E\+Q\+\_\+\+IN~(32 $\ast$ 1024)}



Definition at line 68 of file clock\+\_\+18xx\+\_\+43xx.\+c.



\subsection{Function Documentation}
\mbox{\Hypertarget{clock__18xx__43xx_8c_ae9197576ef8fa4e20f895faa70af3b29}\label{clock__18xx__43xx_8c_ae9197576ef8fa4e20f895faa70af3b29}} 
\index{clock\+\_\+18xx\+\_\+43xx.\+c@{clock\+\_\+18xx\+\_\+43xx.\+c}!A\+BS@{A\+BS}}
\index{A\+BS@{A\+BS}!clock\+\_\+18xx\+\_\+43xx.\+c@{clock\+\_\+18xx\+\_\+43xx.\+c}}
\subsubsection{\texorpdfstring{A\+B\+S()}{ABS()}}
{\footnotesize\ttfamily \hyperlink{cmsis__iccarm_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE} uint32\+\_\+t A\+BS (\begin{DoxyParamCaption}\item[{int}]{val }\end{DoxyParamCaption})}



Definition at line 80 of file clock\+\_\+18xx\+\_\+43xx.\+c.

