# Verilog-RTL-Design-And-Synthesis
In this program, I gained hands-on experience with Verilog RTL design, learning how to simulate and run Verilog code using Icarus Verilog (iverilog) and GTKWave. For synthesis, I utilized Yosys to generate and analyze the synthesized netlist.
