{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587348916524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587348916524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 11:15:16 2020 " "Processing started: Mon Apr 20 11:15:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587348916524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587348916524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_init -c DDS_INIT " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_init -c DDS_INIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587348916524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587348917930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587348917930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_init.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dds_init.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDS_INIT-Behavioral " "Found design unit 1: DDS_INIT-Behavioral" {  } { { "DDS_INIT.vhdl" "" { Text "C:/Users/miyam/OneDrive/Documents/HDL/DDSinit/DDS_INIT.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587348934478 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDS_INIT " "Found entity 1: DDS_INIT" {  } { { "DDS_INIT.vhdl" "" { Text "C:/Users/miyam/OneDrive/Documents/HDL/DDSinit/DDS_INIT.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587348934478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587348934478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_increment.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file counter_increment.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_INC-RTL " "Found design unit 1: COUNTER_INC-RTL" {  } { { "counter_increment.vhdl" "" { Text "C:/Users/miyam/OneDrive/Documents/HDL/DDSinit/counter_increment.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587348934478 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_INC " "Found entity 1: COUNTER_INC" {  } { { "counter_increment.vhdl" "" { Text "C:/Users/miyam/OneDrive/Documents/HDL/DDSinit/counter_increment.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587348934478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587348934478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_INIT " "Elaborating entity \"DDS_INIT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587348934618 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD_COUNT DDS_INIT.vhdl(106) " "VHDL Process Statement warning at DDS_INIT.vhdl(106): signal \"ADD_COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DDS_INIT.vhdl" "" { Text "C:/Users/miyam/OneDrive/Documents/HDL/DDSinit/DDS_INIT.vhdl" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1587348934618 "|DDS_INIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_INC COUNTER_INC:ADDRESS_COUNTER " "Elaborating entity \"COUNTER_INC\" for hierarchy \"COUNTER_INC:ADDRESS_COUNTER\"" {  } { { "DDS_INIT.vhdl" "ADDRESS_COUNTER" { Text "C:/Users/miyam/OneDrive/Documents/HDL/DDSinit/DDS_INIT.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587348934634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_INC COUNTER_INC:PRESCALER " "Elaborating entity \"COUNTER_INC\" for hierarchy \"COUNTER_INC:PRESCALER\"" {  } { { "DDS_INIT.vhdl" "PRESCALER" { Text "C:/Users/miyam/OneDrive/Documents/HDL/DDSinit/DDS_INIT.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587348934649 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PSEL GND " "Pin \"PSEL\" is stuck at GND" {  } { { "DDS_INIT.vhdl" "" { Text "C:/Users/miyam/OneDrive/Documents/HDL/DDSinit/DDS_INIT.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587348935149 "|DDS_INIT|PSEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSEL GND " "Pin \"FSEL\" is stuck at GND" {  } { { "DDS_INIT.vhdl" "" { Text "C:/Users/miyam/OneDrive/Documents/HDL/DDSinit/DDS_INIT.vhdl" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587348935149 "|DDS_INIT|FSEL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1587348935149 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DDS_INIT.vhdl" "" { Text "C:/Users/miyam/OneDrive/Documents/HDL/DDSinit/DDS_INIT.vhdl" 83 -1 0 } } { "DDS_INIT.vhdl" "" { Text "C:/Users/miyam/OneDrive/Documents/HDL/DDSinit/DDS_INIT.vhdl" 42 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1587348935149 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587348935196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587348935196 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587348935196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587348935196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587348935196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587348935774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 20 11:15:35 2020 " "Processing ended: Mon Apr 20 11:15:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587348935774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587348935774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587348935774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587348935774 ""}
