library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity memorytest is
	
	port
	(
		-- Input ports
		address, data_in	: in  std_logic_vector (7 downto 0);
		port_in_00, port_in_01, port_in_02, port_in_03,
		port_in_04, port_in_05, port_in_06, port_in_07,
		port_in_08, port_in_09, port_in_10, port_in_11,
		port_in_12, port_in_13, port_in_14, port_in_15  : in std_logic_vector(7 downto 0);
		clock, reset, writen : in std_logic;

		-- Output ports
		O0, O1, O2, O3, port_out_00, port_out_01	: out std_logic_vector(7 downto 0)
	);
end memorytest;


architecture arch_memorytest of memorytest is

	component memory 
		port
		(
			-- Input ports
			address, data_in	: in  std_logic_vector (7 downto 0);
			port_in_00, port_in_01, port_in_02, port_in_03,
			port_in_04, port_in_05, port_in_06, port_in_07,
			port_in_08, port_in_09, port_in_10, port_in_11,
			port_in_12, port_in_13, port_in_14, port_in_15  : in std_logic_vector(7 downto 0);
			clock, reset, writen : in std_logic;

			-- Output ports
			data_out, port_out_00, port_out_01	: out std_logic_vector(7 downto 0)
		);
	end component;
	
	component DecoBCD
		port
		(
			-- Input ports
			A, B, C, D	: in  std_logic;

			-- Output ports
			S	: out std_logic_vector(6 downto 0)

		);
	end component;

	signal S0, S1, S2, S3, S4, S5, S6, S7 : std_logic;
	--signal T0, T1, T2, T3, T4, T5, T6, T7 : std_logic;

begin

	U0 : memory port map (address, data_in, port_in_00, port_in_01, port_in_02, port_in_03,
								 port_in_04, port_in_05, port_in_06, port_in_07,
								 port_in_08, port_in_09, port_in_10, port_in_11,
								 port_in_12, port_in_13, port_in_14, port_in_15,
								 clock, reset, writen, 
								 S7, S6, S5, S4, S3, S2, S1, S0, port_out_00, port_out_01);
								 
	U1 : DecoBCD port map (S7, S6, S5, S4, O0);
	U2 : DecoBCD port map (S3, S2, S1, S0, O1);
	U2 : DecoBCD port map (address(7), address(6), address(5), address(4), O2);
	U2 : DecoBCD port map (address(3), address(2), address(1), address(0), O3);


end arch_memorytest;
