// Seed: 3819458771
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    output supply0 id_6,
    input tri0 id_7
    , id_13,
    input supply1 id_8,
    output wor id_9,
    input wire id_10,
    input uwire id_11
    , id_14
);
  wire id_15;
  wire id_16;
  wire id_17;
  wire id_18;
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output wire id_2,
    input tri id_3,
    input tri0 id_4,
    output tri id_5,
    input tri1 id_6,
    input wire id_7,
    input supply1 id_8,
    output uwire id_9,
    input wor id_10,
    output uwire id_11,
    output wor id_12,
    output supply0 id_13
);
  always disable id_15;
  module_0(
      id_8, id_11, id_4, id_4, id_4, id_4, id_2, id_4, id_1, id_12, id_1, id_7
  );
endmodule
