<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="em.avnet.com" name="zed" display_name="ZedBoard Zynq Evaluation and Development Kit" url="http://www.zedboard.org" preset_file="preset.xml">
  <images>
    <image name="zed_board.jpg" display_name="ZED BOARD" sub_type="board">
      <description>ZED Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">d</revision>
  </compatible_board_revisions>
  <file_version>1.4</file_version>
  <description>ZedBoard Zynq Evaluation and Development Kit</description>
  
  <components>
   
  
  <component name="fmc_lpc_connector" display_name="FMC_LPC" type="connector" sub_type="fmc_lpc">
  <pins>
    <pin index="90" name="fmc_lpc_la06_p"></pin> <!-- C10 -->
    <pin index="91" name="fmc_lpc_la06_n"></pin> <!-- C11 -->
    <pin index="94" name="fmc_lpc_la10_p"></pin> <!-- C14 -->
    <pin index="95" name="fmc_lpc_la10_n"></pin> <!-- C15 -->
    <pin index="98" name="fmc_lpc_la14_p"></pin> <!-- C18 -->
    <pin index="99" name="fmc_lpc_la14_n"></pin> <!-- C19 -->
    <pin index="102" name="fmc_lpc_la18_p"></pin> <!-- C22 -->
    <pin index="103" name="fmc_lpc_la18_n"></pin> <!-- C23 -->
    <pin index="106" name="fmc_lpc_la27_p"></pin> <!-- C26 -->
    <pin index="107" name="fmc_lpc_la27_n"></pin> <!-- C27 -->
    <pin index="128" name="fmc_lpc_la01_p"></pin> <!-- D8 -->
    <pin index="129" name="fmc_lpc_la01_n"></pin> <!-- D9 -->
    <pin index="131" name="fmc_lpc_la05_p"></pin> <!-- D11 -->
    <pin index="132" name="fmc_lpc_la05_n"></pin> <!-- D12 -->
    <pin index="134" name="fmc_lpc_la09_p"></pin> <!-- D14 -->
    <pin index="135" name="fmc_lpc_la09_n"></pin> <!-- D15 -->
    <pin index="137" name="fmc_lpc_la13_p"></pin> <!-- D17 -->
    <pin index="138" name="fmc_lpc_la13_n"></pin> <!-- D18 -->
    <pin index="140" name="fmc_lpc_la17_p"></pin> <!-- D20 -->
    <pin index="141" name="fmc_lpc_la17_n"></pin> <!-- D21 -->
    <pin index="143" name="fmc_lpc_la23_p"></pin> <!-- D23 -->
    <pin index="144" name="fmc_lpc_la23_n"></pin> <!-- D24 -->
    <pin index="146" name="fmc_lpc_la26_p"></pin> <!-- D26 -->
    <pin index="147" name="fmc_lpc_la26_n"></pin> <!-- D27 -->
    <pin index="242" name="fmc_lpc_clk1_m2c_p"></pin> <!-- G2 -->
    <pin index="243" name="fmc_lpc_clk1_m2c_n"></pin> <!-- G3 -->
    <pin index="246" name="fmc_lpc_la00_p"></pin> <!-- G6 -->
    <pin index="247" name="fmc_lpc_la00_n"></pin> <!-- G7 -->
    <pin index="249" name="fmc_lpc_la03_p"></pin> <!-- G9 -->
    <pin index="250" name="fmc_lpc_la03_n"></pin> <!-- G10 -->
    <pin index="252" name="fmc_lpc_la08_p"></pin> <!-- G12 -->
    <pin index="253" name="fmc_lpc_la08_n"></pin> <!-- G13 -->
    <pin index="255" name="fmc_lpc_la12_p"></pin> <!-- G15 -->
    <pin index="256" name="fmc_lpc_la12_n"></pin> <!-- G16 -->
    <pin index="258" name="fmc_lpc_la16_p"></pin> <!-- G18 -->
    <pin index="259" name="fmc_lpc_la16_n"></pin> <!-- G19 -->
    <pin index="261" name="fmc_lpc_la20_p"></pin> <!-- G21 -->
    <pin index="262" name="fmc_lpc_la20_n"></pin> <!-- G22 -->
    <pin index="264" name="fmc_lpc_la22_p"></pin> <!-- G24 -->
    <pin index="265" name="fmc_lpc_la22_n"></pin> <!-- G25 -->
    <pin index="267" name="fmc_lpc_la25_p"></pin> <!-- G27 -->
    <pin index="268" name="fmc_lpc_la25_n"></pin> <!-- G28 -->
    <pin index="270" name="fmc_lpc_la29_p"></pin> <!-- G30 -->
    <pin index="271" name="fmc_lpc_la29_n"></pin> <!-- G31 -->
    <pin index="273" name="fmc_lpc_la31_p"></pin> <!-- G33 -->
    <pin index="274" name="fmc_lpc_la31_n"></pin> <!-- G34 -->
    <pin index="276" name="fmc_lpc_la33_p"></pin> <!-- G36 -->
    <pin index="277" name="fmc_lpc_la33_n"></pin> <!-- G37 -->
    <pin index="284" name="fmc_lpc_clk0_m2c_p"></pin> <!-- H4 -->
    <pin index="285" name="fmc_lpc_clk0_m2c_n"></pin> <!-- H5 -->
    <pin index="287" name="fmc_lpc_la02_p"></pin> <!-- H7 -->
    <pin index="288" name="fmc_lpc_la02_n"></pin> <!-- H8 -->
    <pin index="290" name="fmc_lpc_la04_p"></pin> <!-- H10 -->
    <pin index="291" name="fmc_lpc_la04_n"></pin> <!-- H11 -->
    <pin index="293" name="fmc_lpc_la07_p"></pin> <!-- H13 -->
    <pin index="294" name="fmc_lpc_la07_n"></pin> <!-- H14 -->
    <pin index="296" name="fmc_lpc_la11_p"></pin> <!-- H16 -->
    <pin index="297" name="fmc_lpc_la11_n"></pin> <!-- H17 -->
    <pin index="299" name="fmc_lpc_la15_p"></pin> <!-- H19 -->
    <pin index="300" name="fmc_lpc_la15_n"></pin> <!-- H20 -->
    <pin index="302" name="fmc_lpc_la19_p"></pin> <!-- H22 -->
    <pin index="303" name="fmc_lpc_la19_n"></pin> <!-- H23 -->
    <pin index="305" name="fmc_lpc_la21_p"></pin> <!-- H25 -->
    <pin index="306" name="fmc_lpc_la21_n"></pin> <!-- H26 -->
    <pin index="308" name="fmc_lpc_la24_p"></pin> <!-- H28 -->
    <pin index="309" name="fmc_lpc_la24_n"></pin> <!-- H29 -->
    <pin index="311" name="fmc_lpc_la28_p"></pin> <!-- H31 -->
    <pin index="312" name="fmc_lpc_la28_n"></pin> <!-- H32 -->
    <pin index="314" name="fmc_lpc_la30_p"></pin> <!-- H34 -->
    <pin index="315" name="fmc_lpc_la30_n"></pin> <!-- H35 -->
    <pin index="317" name="fmc_lpc_la32_p"></pin> <!-- H37 -->
    <pin index="318" name="fmc_lpc_la32_n"></pin> <!-- H38 -->
  </pins>
  </component>
  
  
    <component name="part0" display_name="ZedBoard Zynq Evaluation and Development Kit" type="fpga" part_name="xc7z020clg484-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.zedboard.org">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="master" name="btns_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="btns_5bits" preset_proc="btns_5bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="btns_5bits_tri_i" dir="in" left="4" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="btns_5bits_tri_i_0"/> 
                <pin_map port_index="1" component_pin="btns_5bits_tri_i_1"/> 
                <pin_map port_index="2" component_pin="btns_5bits_tri_i_2"/> 
                <pin_map port_index="3" component_pin="btns_5bits_tri_i_3"/> 
                <pin_map port_index="4" component_pin="btns_5bits_tri_i_4"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="leds_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_8bits" preset_proc="leds_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_8bits_tri_o" dir="out" left="7" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="leds_8bits_tri_o_0"/> 
                <pin_map port_index="1" component_pin="leds_8bits_tri_o_1"/> 
                <pin_map port_index="2" component_pin="leds_8bits_tri_o_2"/> 
                <pin_map port_index="3" component_pin="leds_8bits_tri_o_3"/> 
                <pin_map port_index="4" component_pin="leds_8bits_tri_o_4"/> 
                <pin_map port_index="5" component_pin="leds_8bits_tri_o_5"/> 
                <pin_map port_index="6" component_pin="leds_8bits_tri_o_6"/> 
                <pin_map port_index="7" component_pin="leds_8bits_tri_o_7"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
        </interface>
        <interface mode="master" name="sws_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sws_8bits" preset_proc="sws_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="sws_8bits_tri_i" dir="in" left="7" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="sws_8bits_tri_i_0"/> 
                <pin_map port_index="1" component_pin="sws_8bits_tri_i_1"/> 
                <pin_map port_index="2" component_pin="sws_8bits_tri_i_2"/> 
                <pin_map port_index="3" component_pin="sws_8bits_tri_i_3"/> 
                <pin_map port_index="4" component_pin="sws_8bits_tri_i_4"/> 
                <pin_map port_index="5" component_pin="sws_8bits_tri_i_5"/> 
                <pin_map port_index="6" component_pin="sws_8bits_tri_i_6"/> 
                <pin_map port_index="7" component_pin="sws_8bits_tri_i_7"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK" physical_port="sys_clk" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_clk"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="100000000" />
          </parameters>
        </interface>
      </interfaces>
    </component>
    <component name="btns_5bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output">
      <description>Push Buttons, U R L D C, Active High</description>
    </component>
    <component name="leds_8bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs, 7 to 0, Active High</description>
    </component>
    <component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>
    <component name="sws_8bits" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output">
      <description>DIP Switches, 7 to 0</description>
    </component>
    <component name="sys_clock" display_name="System clock" type="chip" sub_type="system_clock" major_group="Clock Sources">
      <description>System Clock, 100 MHz</description>
    </component>
  </components>
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  <connections>
    <connection name="part0_btns_5bits" component1="part0" component2="btns_5bits">
      <connection_map name="part0_btns_5bits_1" c1_st_index="0" c1_end_index="4" c2_st_index="0" c2_end_index="4"/>
    </connection>
    <connection name="part0_leds_8bits" component1="part0" component2="leds_8bits">
      <connection_map name="part0_leds_8bits_1" c1_st_index="5" c1_end_index="12" c2_st_index="0" c2_end_index="7"/>
    </connection>
    <connection name="part0_sws_8bits" component1="part0" component2="sws_8bits">
      <connection_map name="part0_sws_8bits_1" c1_st_index="13" c1_end_index="20" c2_st_index="0" c2_end_index="7"/>
    </connection>
    <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
      <connection_map name="part0_sys_clock_1" c1_st_index="21" c1_end_index="21" c2_st_index="0" c2_end_index="0"/>
    </connection>
	
	
	<connection name="part0_fmc_lpc" component1="part0" component2="fmc_lpc_connector">
		<connection_map name="part0_fmc_lpc_la07_p" c1_st_index="30" c1_end_index="30" c2_st_index="293" c2_end_index="293" />
		<connection_map name="part0_fmc_lpc_la07_n" c1_st_index="31" c1_end_index="31" c2_st_index="294" c2_end_index="294" />
		<connection_map name="part0_fmc_lpc_la14_p" c1_st_index="32" c1_end_index="32" c2_st_index="98" c2_end_index="98" />
		<connection_map name="part0_fmc_lpc_la14_n" c1_st_index="33" c1_end_index="33" c2_st_index="99" c2_end_index="99" />
		<connection_map name="part0_fmc_lpc_la10_p" c1_st_index="34" c1_end_index="34" c2_st_index="94" c2_end_index="94" />
		<connection_map name="part0_fmc_lpc_la10_n" c1_st_index="35" c1_end_index="35" c2_st_index="95" c2_end_index="95" />
		<connection_map name="part0_fmc_lpc_la05_p" c1_st_index="36" c1_end_index="36" c2_st_index="131" c2_end_index="131" />
		<connection_map name="part0_fmc_lpc_la05_n" c1_st_index="37" c1_end_index="37" c2_st_index="132" c2_end_index="132" />
		<connection_map name="part0_fmc_lpc_la09_p" c1_st_index="38" c1_end_index="38" c2_st_index="134" c2_end_index="134" />
		<connection_map name="part0_fmc_lpc_la09_n" c1_st_index="39" c1_end_index="39" c2_st_index="135" c2_end_index="135" />
		<connection_map name="part0_fmc_lpc_la06_p" c1_st_index="40" c1_end_index="40" c2_st_index="90" c2_end_index="90" />
		<connection_map name="part0_fmc_lpc_la06_n" c1_st_index="41" c1_end_index="41" c2_st_index="91" c2_end_index="91" />
		<connection_map name="part0_fmc_lpc_la08_p" c1_st_index="42" c1_end_index="42" c2_st_index="252" c2_end_index="252" />
		<connection_map name="part0_fmc_lpc_la08_n" c1_st_index="43" c1_end_index="43" c2_st_index="253" c2_end_index="253" />
		<connection_map name="part0_fmc_lpc_la03_p" c1_st_index="44" c1_end_index="44" c2_st_index="249" c2_end_index="249" />
		<connection_map name="part0_fmc_lpc_la03_n" c1_st_index="45" c1_end_index="45" c2_st_index="250" c2_end_index="250" />
		<connection_map name="part0_fmc_lpc_la02_p" c1_st_index="46" c1_end_index="46" c2_st_index="287" c2_end_index="287" />
		<connection_map name="part0_fmc_lpc_la02_n" c1_st_index="47" c1_end_index="47" c2_st_index="288" c2_end_index="288" />
		<connection_map name="part0_fmc_lpc_la00_p" c1_st_index="48" c1_end_index="48" c2_st_index="246" c2_end_index="246" />
		<connection_map name="part0_fmc_lpc_la00_n" c1_st_index="49" c1_end_index="49" c2_st_index="247" c2_end_index="247" />
		<connection_map name="part0_fmc_lpc_clk0_m2c_p" c1_st_index="50" c1_end_index="50" c2_st_index="284" c2_end_index="284" />
		<connection_map name="part0_fmc_lpc_clk0_m2c_n" c1_st_index="51" c1_end_index="51" c2_st_index="285" c2_end_index="285" />
		<connection_map name="part0_fmc_lpc_clk1_m2c_p" c1_st_index="52" c1_end_index="52" c2_st_index="242" c2_end_index="242" />
		<connection_map name="part0_fmc_lpc_clk1_m2c_n" c1_st_index="53" c1_end_index="53" c2_st_index="243" c2_end_index="243" />
		<connection_map name="part0_fmc_lpc_la01_p" c1_st_index="54" c1_end_index="54" c2_st_index="128" c2_end_index="128" />
		<connection_map name="part0_fmc_lpc_la01_n" c1_st_index="55" c1_end_index="55" c2_st_index="129" c2_end_index="129" />
		<connection_map name="part0_fmc_lpc_la04_p" c1_st_index="56" c1_end_index="56" c2_st_index="290" c2_end_index="290" />
		<connection_map name="part0_fmc_lpc_la04_n" c1_st_index="57" c1_end_index="57" c2_st_index="291" c2_end_index="291" />
		<connection_map name="part0_fmc_lpc_la12_p" c1_st_index="58" c1_end_index="58" c2_st_index="255" c2_end_index="255" />
		<connection_map name="part0_fmc_lpc_la12_n" c1_st_index="59" c1_end_index="59" c2_st_index="256" c2_end_index="256" />
		<connection_map name="part0_fmc_lpc_la11_p" c1_st_index="60" c1_end_index="60" c2_st_index="296" c2_end_index="296" />
		<connection_map name="part0_fmc_lpc_la11_n" c1_st_index="61" c1_end_index="61" c2_st_index="297" c2_end_index="297" />
		<connection_map name="part0_fmc_lpc_la15_p" c1_st_index="62" c1_end_index="62" c2_st_index="299" c2_end_index="299" />
		<connection_map name="part0_fmc_lpc_la15_n" c1_st_index="63" c1_end_index="63" c2_st_index="300" c2_end_index="300" />
		<connection_map name="part0_fmc_lpc_la16_p" c1_st_index="64" c1_end_index="64" c2_st_index="258" c2_end_index="258" />
		<connection_map name="part0_fmc_lpc_la16_n" c1_st_index="65" c1_end_index="65" c2_st_index="259" c2_end_index="259" />
		<connection_map name="part0_fmc_lpc_la13_p" c1_st_index="66" c1_end_index="66" c2_st_index="137" c2_end_index="137" />
		<connection_map name="part0_fmc_lpc_la13_n" c1_st_index="67" c1_end_index="67" c2_st_index="138" c2_end_index="138" />
		<connection_map name="part0_fmc_lpc_la23_p" c1_st_index="68" c1_end_index="68" c2_st_index="143" c2_end_index="143" />
		<connection_map name="part0_fmc_lpc_la23_n" c1_st_index="69" c1_end_index="69" c2_st_index="144" c2_end_index="144" />
		<connection_map name="part0_fmc_lpc_la26_p" c1_st_index="70" c1_end_index="70" c2_st_index="146" c2_end_index="146" />
		<connection_map name="part0_fmc_lpc_la26_n" c1_st_index="71" c1_end_index="71" c2_st_index="147" c2_end_index="147" />
		<connection_map name="part0_fmc_lpc_la22_p" c1_st_index="72" c1_end_index="72" c2_st_index="264" c2_end_index="264" />
		<connection_map name="part0_fmc_lpc_la22_n" c1_st_index="73" c1_end_index="73" c2_st_index="265" c2_end_index="265" />
		<connection_map name="part0_fmc_lpc_la25_p" c1_st_index="74" c1_end_index="74" c2_st_index="267" c2_end_index="267" />
		<connection_map name="part0_fmc_lpc_la25_n" c1_st_index="75" c1_end_index="75" c2_st_index="268" c2_end_index="268" />
		<connection_map name="part0_fmc_lpc_la29_p" c1_st_index="76" c1_end_index="76" c2_st_index="270" c2_end_index="270" />
		<connection_map name="part0_fmc_lpc_la29_n" c1_st_index="77" c1_end_index="77" c2_st_index="271" c2_end_index="271" />
		<connection_map name="part0_fmc_lpc_la31_p" c1_st_index="78" c1_end_index="78" c2_st_index="273" c2_end_index="273" />
		<connection_map name="part0_fmc_lpc_la31_n" c1_st_index="79" c1_end_index="79" c2_st_index="274" c2_end_index="274" />
		<connection_map name="part0_fmc_lpc_la33_p" c1_st_index="80" c1_end_index="80" c2_st_index="276" c2_end_index="276" />
		<connection_map name="part0_fmc_lpc_la33_n" c1_st_index="81" c1_end_index="81" c2_st_index="277" c2_end_index="277" />
		<connection_map name="part0_fmc_lpc_la27_p" c1_st_index="82" c1_end_index="82" c2_st_index="106" c2_end_index="106" />
		<connection_map name="part0_fmc_lpc_la27_n" c1_st_index="83" c1_end_index="83" c2_st_index="107" c2_end_index="107" />
		<connection_map name="part0_fmc_lpc_la17_p" c1_st_index="84" c1_end_index="84" c2_st_index="140" c2_end_index="140" />
		<connection_map name="part0_fmc_lpc_la17_n" c1_st_index="85" c1_end_index="85" c2_st_index="141" c2_end_index="141" />
		<connection_map name="part0_fmc_lpc_la18_p" c1_st_index="86" c1_end_index="86" c2_st_index="102" c2_end_index="102" />
		<connection_map name="part0_fmc_lpc_la18_n" c1_st_index="87" c1_end_index="87" c2_st_index="103" c2_end_index="103" />
		<connection_map name="part0_fmc_lpc_la24_p" c1_st_index="88" c1_end_index="88" c2_st_index="308" c2_end_index="308" />
		<connection_map name="part0_fmc_lpc_la24_n" c1_st_index="89" c1_end_index="89" c2_st_index="309" c2_end_index="309" />
		<connection_map name="part0_fmc_lpc_la28_p" c1_st_index="90" c1_end_index="90" c2_st_index="311" c2_end_index="311" />
		<connection_map name="part0_fmc_lpc_la28_n" c1_st_index="91" c1_end_index="91" c2_st_index="312" c2_end_index="312" />
		<connection_map name="part0_fmc_lpc_la30_p" c1_st_index="92" c1_end_index="92" c2_st_index="314" c2_end_index="314" />
		<connection_map name="part0_fmc_lpc_la30_n" c1_st_index="93" c1_end_index="93" c2_st_index="315" c2_end_index="315" />
		<connection_map name="part0_fmc_lpc_la32_p" c1_st_index="94" c1_end_index="94" c2_st_index="317" c2_end_index="317" />
		<connection_map name="part0_fmc_lpc_la32_n" c1_st_index="95" c1_end_index="95" c2_st_index="318" c2_end_index="318" />
		<connection_map name="part0_fmc_lpc_la19_p" c1_st_index="96" c1_end_index="96" c2_st_index="302" c2_end_index="302" />
		<connection_map name="part0_fmc_lpc_la19_n" c1_st_index="97" c1_end_index="97" c2_st_index="303" c2_end_index="303" />
		<connection_map name="part0_fmc_lpc_la20_p" c1_st_index="98" c1_end_index="98" c2_st_index="261" c2_end_index="261" />
		<connection_map name="part0_fmc_lpc_la20_n" c1_st_index="99" c1_end_index="99" c2_st_index="262" c2_end_index="262" />
		<connection_map name="part0_fmc_lpc_la21_p" c1_st_index="100" c1_end_index="100" c2_st_index="305" c2_end_index="305" />
		<connection_map name="part0_fmc_lpc_la21_n" c1_st_index="101" c1_end_index="101" c2_st_index="306" c2_end_index="306" />
  </connection>
	

	
  </connections>
</board>
