{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 18 18:38:50 2014 " "Info: Processing started: Sat Oct 18 18:38:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 8 8 " "Info (12021): Found 8 design units, including 8 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Info (12023): Found entity 1: part3" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 instant " "Info (12023): Found entity 2: instant" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 tff_sync_rest " "Info (12023): Found entity 3: tff_sync_rest" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 seg7 " "Info (12023): Found entity 4: seg7" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 smallsecpulse " "Info (12023): Found entity 5: smallsecpulse" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 onesecpulse " "Info (12023): Found entity 6: onesecpulse" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 twosecpulse " "Info (12023): Found entity 7: twosecpulse" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 foursecpulse " "Info (12023): Found entity 8: foursecpulse" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "sw0 part3.v(107) " "Error (10206): Verilog HDL Module Declaration error at part3.v(107): top module port \"sw0\" is not found in the port list" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 107 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "sw1 part3.v(107) " "Error (10206): Verilog HDL Module Declaration error at part3.v(107): top module port \"sw1\" is not found in the port list" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 107 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "sw0 part3.v(119) " "Error (10206): Verilog HDL Module Declaration error at part3.v(119): top module port \"sw0\" is not found in the port list" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 119 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "sw1 part3.v(119) " "Error (10206): Verilog HDL Module Declaration error at part3.v(119): top module port \"sw1\" is not found in the port list" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 119 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "sw0 part3.v(131) " "Error (10206): Verilog HDL Module Declaration error at part3.v(131): top module port \"sw0\" is not found in the port list" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 131 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "sw1 part3.v(131) " "Error (10206): Verilog HDL Module Declaration error at part3.v(131): top module port \"sw1\" is not found in the port list" {  } { { "part3.v" "" { Text "C:/Users/Mubarek/Desktop/project/lab5/part3/part3.v" 131 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Error: Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 18 18:38:51 2014 " "Error: Processing ended: Sat Oct 18 18:38:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Error (293001): Quartus II Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
