<!DOCTYPE html>
<html lang="ja">
  <head>

  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width">
  <meta name="format-detection" content="telephone=no, address=no, email=no">
  <base href="https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/">

  <meta property="og:site_name" content="Coelacanth&#39;s Dream">
  <meta name="twitter:card" content="summary">
  <meta property="og:type" content="article">
  <title>AMDGPU関連用語略称まとめ | Coelacanth&#39;s Dream</title>
  <meta property="og:title" content="AMDGPU関連用語略称まとめ | Coelacanth&#39;s Dream">
  <meta name="twitter:title" content="AMDGPU関連用語略称まとめ | Coelacanth&#39;s Dream">

  <link rel="canonical" href="https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/">
  <meta name="description" content="ハードウェアとかが好きなオタクの日記、またはデータベース、あるいは夢">
  <meta property="og:description" content="ハードウェアとかが好きなオタクの日記、またはデータベース、あるいは夢">
  <meta name="twitter:description" content="ハードウェアとかが好きなオタクの日記、またはデータベース、あるいは夢">
  <meta property="og:image" content="https://www.coelacanth-dream.com/image/coelacanth_dream.png">
  <meta name="twitter:image" content="https://www.coelacanth-dream.com/image/coelacanth_dream.png">
  <meta name="url" content="https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/">
  <meta property="og:url" content="https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/">
  <meta property="og:locale" content="ja_JP">
  <meta name="author" content="Umio Yasuno">
  <meta name="copyright" content="&copy; 2019 - 2021&ensp;Umio-Yasuno">
  <meta name="keywords" content="Coelacanth&#39;s Dream, Hardware, CPU, GPU">

    <link rel="preload" href="https://www.coelacanth-dream.com/css/page.min.css" as="style">
    <link rel="prefetch" href="https://www.coelacanth-dream.com/css/ds.min.css" as="style">

    <link rel="preload" href="https://www.coelacanth-dream.com/css/side.min.css" as="style">

    <style>
html {
   background-size: cover;
   background-attachment: fixed;
   background-image: radial-gradient(ellipse 118% 54%, #00474a 90%, #002f32 100%);
   background-repeat: no-repeat;
   font-size: 11.5pt;
}
main {
   display: grid;
   grid-template-rows: repeat(5, auto) 3rem;
   grid-template-columns: .5vw 1vw auto 4vw;
   row-gap: 20px;
}
header {
   grid-row: 2 / 3;
   grid-column: 3 / -2;
}
.site_title {
   font: normal 23pt/25pt monospace;
   text-decoration: none;
   word-spacing: 100vw;
   margin-left: auto;
   text-align: end;
   word-break: keep-all;
   overflow-wrap: normal;
}
.site_title a {
   color: #819BA1;
   text-shadow: -4px 2px 1.8rem #748B90;
   padding: 0;
}
.site_title a:hover {
   color: #90B4BD;
   text-shadow: -4px 2px 1.8rem #81A2AA;
   text-decoration: none;
}
.site_title .lain_e {
   display: inline-block;
   font: normal .8em/.8em monospace;
   padding: 0 .21em .18em .21em;
   margin: 0 -3px 0 0;
   vertical-align: middle;

   background-color: rgba(0,0,0, .2);
   border-radius: 100%;
   transform: rotateZ(-24deg);
}
.site_title a:hover .lain_e {
   background-color: rgba(0,0,0, .5);
}
a {
   color: #A0E0FF;
   text-decoration: none;
   padding: 0 .3rem 0 .28rem;
   margin: 0;
}
.text {
   color: snow;
   box-sizing: border-box;
   overflow-wrap: break-word;
   font-size: 1rem;
   line-height: 1.6rem;
   overflow-x: auto;
   grid-row: 3 / 4;
   grid-column: 1 / -1;
}
article > p {
   margin: .6rem 0;
}
article > p::before {
   padding-right: .55rem;
   content: ' ';
}
footer, .home, .posts, .tags, .categories {
   display: none;
 
}
.side {
  transform: translateX(100vw);
  position: fixed;
  top: 0;
  left: 0;
}
footer {
   grid-row: 5 / 6;
   grid-column: 1 / -1;


}
article {
   display: grid;
   grid-template-rows: auto;
   grid-template-columns: .5% 1% auto 2%;
   row-gap: 12px;
}
article > * {
   grid-column: 3 / -1;
}
article > h1 ~ * {
  display: none;
}
h1 {

   color: #FFA020;
   font: normal 1.2rem/1.6rem sans-serif;
   grid-column: 2 / -1;
   margin: 0;
   overflow-wrap: break-word;
   word-break: break-word;
   padding-bottom: 100vh;
}
.head_category_block {
   grid-column: 3 / -1;
   display: flex;
   flex-flow: row wrap;
   row-gap: 4px;
   column-gap: 6px;
   font: normal 1rem/1rem sans-serif;
   color: #D5FDD5;
   border: 1px solid teal;
   max-width: max-content;
   padding: 2px .5rem 3px;
   margin-bottom: 8px;
}
.head_category_lower {
   color: #87CEEB;
   font-size: .95rem;
   padding: 0 .2rem;
}
 
  .slide {
    display: none;
  }

@media (min-width: 840px) {
  main {
    display: grid;
    grid-template-rows: 16px repeat(4, auto) 6vh;
    grid-template-columns: 216px 8px 12px auto 16px;

    row-gap: 4px;
  }
  article {
    grid-template-columns: .5% .5% auto 2%;
  }
  .text {
      grid-row: 3 / 4;
      grid-column: 3 / -1;
  }
  
  header {
    grid-row: 2;
    grid-column: 1 / -2;
  }
 
  h1 {
    grid-column: 2 /-1;
  }
  .side {

    transform: unset;
    height: 96vh;
    width: 198px;
    position: fixed;
      top: 1vh;
      left: 0;
    padding: 12px 8px 0 12px;
    color: #20B2AA;
    border-right: 1px solid #008F8F40;
    font-size: 1rem;


    overflow: scroll;
    scrollbar-width: thin;
    scrollbar-color: #008F8F20 transparent;
  }
  .side_block,
  .foot_pagination,
  .foot_tag_category {
    display: none;
  }
}

::-webkit-scrollbar {
  width:  6px;
  height: 4px;
  background-color: transparent;
}
::-webkit-scrollbar-thumb {
  background-color: #008F8F70;
}
::-webkit-scrollbar-corner,
::-webkit-resizer {
  display: none;
}
</style>
<link rel="icon" href="https://www.coelacanth-dream.com/favicon.ico">
    <link rel="apple-touch-icon" sizes="180x180" href="https://www.coelacanth-dream.com/image/coelacanth_dream-180x180.png">

    <script type="application/ld+json">{
  "@context" : "https://schema.org/",
  "@type" : "Article",
  "name"     : "AMDGPU関連用語略称まとめ",
  "headline" : "AMDGPU関連用語略称まとめ",
  "author" : {
    "@type" : "Person",
    "name"  : "Umio Yasuno"
  },
    "dateCreated"   : "2020-01-14",
    "datePublished" : "2020-01-14",
    "dateModufied"  : "2020-11-19",
  "image" : "https://www.coelacanth-dream.com/image/coelacanth_dream.png"
}
</script>
  </head>
  <body>
    <main>
      <header><div class="site_title">
   <a href="https://www.coelacanth-dream.com/">Co<span class="lain_e">e</span>lacanth's Dream</a><br>

</div>
</header>
    
      <link rel="stylesheet" href="https://www.coelacanth-dream.com/css/page.min.css">
<article class="text">
<div class="head_category_block"><a href="https://www.coelacanth-dream.com/categories/amd/" class="head_category_lower">AMD</a>/<a href="https://www.coelacanth-dream.com/categories/database/" class="head_category_lower">Database</a>/<a href="https://www.coelacanth-dream.com/categories/gpu/" class="head_category_lower">GPU</a>/<a href="https://www.coelacanth-dream.com/categories/hardware/" class="head_category_lower">Hardware</a></div><h1>AMDGPU関連用語略称まとめ</h1><nav class="article_share">

  <div class="share_button_links">
    <button class="share_copy_button" onclick="copy_url()">Copy URL</button>
    <button class="share_copy_button" onclick="copy_title_url()">Copy Title &amp; URL</button><a href="https://twitter.com/intent/tweet?text=AMDGPU%e9%96%a2%e9%80%a3%e7%94%a8%e8%aa%9e%e7%95%a5%e7%a7%b0%e3%81%be%e3%81%a8%e3%82%81%20%7c%20Coelacanth%27s%20Dream%0a&url=https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/" rel="noreferrer noopener" target="_blank" class="share_tw">Tweet</a>
  </div>
</nav>

<p>個人的なメモ</p>

<h2 id="software">Software</h2>

<table>
<thead>
<tr>
<th align="center">Abbr</th>
<th align="center">Full</th>
<th align="center">memo</th>
</tr>
</thead>

<tbody>
<tr>
<td align="center">UMD</td>
<td align="center">User Mode graphics Drivers</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">KMD</td>
<td align="center">Kernel Mode graphics Drivers</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">KDG</td>
<td align="center">Kernel Graphics Driver</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">KMS</td>
<td align="center">Kernal Mode Setting</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">TTM</td>
<td align="center">Translation Table Maps</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">MMU</td>
<td align="center">Memory Managiment Unit</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MN</td>
<td align="center">MMU Notifier</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">GEM</td>
<td align="center">Graphics Execution Manager</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">GTT</td>
<td align="center">Graphics Address Remapping Table</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">PD</td>
<td align="center">Primitive Discard</td>
<td align="center">RadeonSI /RADV</td>
</tr>

<tr>
<td align="center">HSA</td>
<td align="center">Heterogeneous System Architecture</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HMM</td>
<td align="center">Heterogeneous Memory Management</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">OA</td>
<td align="center">Ordered Append</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MSI</td>
<td align="center">Massage Signaled Interrupts</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">EMU</td>
<td align="center">Emulation mode</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">ABM</td>
<td align="center">Adaptive Backlight Management</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">BAPM</td>
<td align="center">Bidirectional Application Power Management</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">LBPW</td>
<td align="center">Load Balancing Per Watt</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DPM</td>
<td align="center">Dynamic Power Management</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DPMS</td>
<td align="center">DMP State?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">CWSR</td>
<td align="center">Compute Wave Save and Restore</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">GWS</td>
<td align="center">Global Wave Sync</td>
<td align="center">drm<sup class="footnote-ref" id="fnref:1"><a href="#fn:1">1</a></sup></td>
</tr>

<tr>
<td align="center">CRAT</td>
<td align="center">Component Resource Association Table</td>
<td align="center">GPU cache info</td>
</tr>

<tr>
<td align="center">VF</td>
<td align="center">Virtual Function</td>
<td align="center">MxGPU</td>
</tr>

<tr>
<td align="center">DPBB</td>
<td align="center">Deferred Primitive Batch Binning</td>
<td align="center">DSBR, partial primitive binning</td>
</tr>

<tr>
<td align="center">DFSM</td>
<td align="center">Deterministic Finite State Machine</td>
<td align="center">DSBR, full primitive binning</td>
</tr>

<tr>
<td align="center">PBB</td>
<td align="center">Pipeline Binning<sup class="footnote-ref" id="fnref:pbb"><a href="#fn:pbb">2</a></sup></td>
<td align="center"></td>
</tr>
</tbody>
</table>

<h2 id="hardware">Hardware</h2>

<table>
<thead>
<tr>
<th align="center">Abbr</th>
<th align="center">Full</th>
<th align="center">memo</th>
</tr>
</thead>

<tbody>
<tr>
<td align="center">SE</td>
<td align="center">Shader Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SA/SH</td>
<td align="center">Shader Array</td>
<td align="center">GCN(1SE =1SA =16CU), RDNA(1SE =2SA =10WGP =20CU)</td>
</tr>

<tr>
<td align="center">HWS</td>
<td align="center">Hardware Schedulers</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ACE</td>
<td align="center">Asynchronous Compute Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">RB</td>
<td align="center">Render Backend</td>
<td align="center">=4 ROPs</td>
</tr>

<tr>
<td align="center">ROP</td>
<td align="center">Render Output Pipeline</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">GMC</td>
<td align="center">Graphics(GFX?) Memory Controller</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">GDS</td>
<td align="center">Global Data Share</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">LDS</td>
<td align="center">Local Data Share</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DMA</td>
<td align="center">Direct Memory Access</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SDMA</td>
<td align="center">System DMA</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">GCP</td>
<td align="center">Graphics Command Processor</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MCBP</td>
<td align="center">Mid Command Buffer Preemption</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">CS</td>
<td align="center">Command Stream</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">EOP</td>
<td align="center">End Of Packet</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SMU</td>
<td align="center">System Manasgement Unit</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PG</td>
<td align="center">Powergating</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">RLC</td>
<td align="center">Rear left Center?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PFP</td>
<td align="center">Prefetch Parser</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">CE</td>
<td align="center">Constant Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DE</td>
<td align="center">Dispatch Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ME</td>
<td align="center">Micro Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MES</td>
<td align="center">Micro Engine Scheduler</td>
<td align="center">GFX10?</td>
</tr>

<tr>
<td align="center">MEC</td>
<td align="center">Micro Engine Compute?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PSP</td>
<td align="center">Platform Security Processor</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SDP</td>
<td align="center">Scalable Data Port</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PA</td>
<td align="center">Primitive Assembly</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">IA</td>
<td align="center">Input Assembly</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HTILE</td>
<td align="center"></td>
<td align="center">Hi-Z Depth Compression</td>
</tr>

<tr>
<td align="center">IB</td>
<td align="center">Indirect Buffer</td>
<td align="center">= GPU command buffer</td>
</tr>

<tr>
<td align="center">LRU</td>
<td align="center">Least Recently Used</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">CGPG</td>
<td align="center">Coarse Grained PoweGating</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">UVD</td>
<td align="center">Unified Video Decoder</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">VCE</td>
<td align="center">Video Compression (/Codec) Engine</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">VCN</td>
<td align="center">Video Core Next</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DC</td>
<td align="center">Display Core</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PSR</td>
<td align="center">Panel Self-Refresh</td>
<td align="center">eDP PowerSave</td>
</tr>

<tr>
<td align="center">DCE</td>
<td align="center">Display Core Engine?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DMCUB</td>
<td align="center">Display Micro Controller Unit B</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HBCC</td>
<td align="center">High Bandwidth Cache Controller</td>
<td align="center">GFX9+</td>
</tr>

<tr>
<td align="center">DSBR</td>
<td align="center">Draw Stream Binning Rasterrizer</td>
<td align="center">GFX9+</td>
</tr>

<tr>
<td align="center">SGPR</td>
<td align="center">Scalar General-Purpose Register</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">VGPR</td>
<td align="center">Vector General-Purpose Register</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ALU</td>
<td align="center">Arithmetc Logic Unit</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SPI</td>
<td align="center">Shader Processor Interpolator / Shader Processor Input</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PRT</td>
<td align="center">Partially Resident Textures</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DIO</td>
<td align="center">Display IO</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">OPP</td>
<td align="center">Output Plane Processing</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">MPC</td>
<td align="center">Multiple pipe and plane combine</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">DPP</td>
<td align="center"></td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">HUBBUB</td>
<td align="center"></td>
<td align="center">DCN memory HUB interface /DCN3</td>
</tr>

<tr>
<td align="center">MMHUBBUB</td>
<td align="center"></td>
<td align="center">Multimedia HUB interface /DCN3</td>
</tr>

<tr>
<td align="center">HUBP</td>
<td align="center"></td>
<td align="center">Display to data fabric interface /DCN3</td>
</tr>

<tr>
<td align="center">DWB</td>
<td align="center">Display Writeback</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">DML</td>
<td align="center">Display mode library</td>
<td align="center">DCN3</td>
</tr>

<tr>
<td align="center">DMUB</td>
<td align="center">Display Micro-Controller Unit<sup class="footnote-ref" id="fnref:dmub"><a href="#fn:dmub">3</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">AMFT</td>
<td align="center">Audio formating</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">VPG</td>
<td align="center">Video Package ganerator</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SPL</td>
<td align="center">Security patch level</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PC_LINES</td>
<td align="center">Parameter Cache Lines?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HDP</td>
<td align="center">Host Data Path<sup class="footnote-ref" id="fnref:hpd"><a href="#fn:hpd">4</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MGCG</td>
<td align="center">Medium Grain Clock Gating</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MGLS</td>
<td align="center">Medium Grain Light Sleep</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">IH</td>
<td align="center">Interrupt Handler<sup class="footnote-ref" id="fnref:ih"><a href="#fn:ih">5</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TMR</td>
<td align="center">Trust Memory Region<sup class="footnote-ref" id="fnref:tmr"><a href="#fn:tmr">6</a></sup></td>
<td align="center"></td>
</tr>
</tbody>
</table>

<h2 id="other">Other</h2>

<table>
<thead>
<tr>
<th align="center">Abbr</th>
<th align="center">Full</th>
<th align="center">memo</th>
</tr>
</thead>

<tbody>
<tr>
<td align="center">CDIT</td>
<td align="center">Component locality Distance Information Table</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">AO</td>
<td align="center">Always On</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DCC</td>
<td align="center">Delta Color Compression</td>
<td align="center">lossless</td>
</tr>

<tr>
<td align="center">DSC</td>
<td align="center">Display Stream Compression</td>
<td align="center">DCN 2.0+</td>
</tr>

<tr>
<td align="center">TDP</td>
<td align="center">Thermal Design Power</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TBP</td>
<td align="center">Typical Board Power</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TMZ</td>
<td align="center">Trusted Memory Zone</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">DWB</td>
<td align="center">Display WriteBack</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">RAS</td>
<td align="center">Reliability, Availability, Serviceability</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">HDCP</td>
<td align="center">Highbandwidth Digital Content Protection</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TA</td>
<td align="center">Texture Address /Trusted Application?<sup class="footnote-ref" id="fnref:trusted-application"><a href="#fn:trusted-application">7</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TC</td>
<td align="center">Texture Cache?</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TCA</td>
<td align="center">Texture Cache Arbiter ???</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">TCC</td>
<td align="center">Texture Cache Channel ???</td>
<td align="center">== L2cache</td>
</tr>

<tr>
<td align="center">TCP</td>
<td align="center">Texture Cache Private ???</td>
<td align="center">GCN L1$, RDNA L0$</td>
</tr>

<tr>
<td align="center">BACO</td>
<td align="center">Bus Active, Chip Off<sup class="footnote-ref" id="fnref:2"><a href="#fn:2">8</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">BOCO</td>
<td align="center">Bus Off, Chip Off<sup class="footnote-ref" id="fnref:2"><a href="#fn:2">8</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">OPN</td>
<td align="center">ordering Part Number</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ULV</td>
<td align="center">Ultra Low Voltage<sup class="footnote-ref" id="fnref:ulv"><a href="#fn:ulv">9</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">GL2a</td>
<td align="center">GL2 Arbiter<sup class="footnote-ref" id="fnref:gl2a"><a href="#fn:gl2a">10</a></sup></td>
<td align="center">== TCA<sup class="footnote-ref" id="fnref:gl2a-eq-tca"><a href="#fn:gl2a-eq-tca">11</a></sup><br>(Navi10 = 4, Navi14 = 2)</td>
</tr>

<tr>
<td align="center">GL2c</td>
<td align="center"><!-- GL2 Cache ??? --></td>
<td align="center">== TCC<sup class="footnote-ref" id="fnref:gl2a-eq-tca"><a href="#fn:gl2a-eq-tca">11</a></sup><br>(Navi10 = 16, Navi14 = 8)</td>
</tr>

<tr>
<td align="center">SC</td>
<td align="center">Shader Compiler? / Scan Converter<sup class="footnote-ref" id="fnref:scan-converter"><a href="#fn:scan-converter">12</a></sup></td>
<td align="center">Rasterizer</td>
</tr>

<tr>
<td align="center">SX</td>
<td align="center">Shader Export<sup class="footnote-ref" id="fnref:scan-converter"><a href="#fn:scan-converter">12</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">GPA</td>
<td align="center">Guest Pysical Address<sup class="footnote-ref" id="fnref:gpa"><a href="#fn:gpa">13</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">EDC</td>
<td align="center">Error Correction and Detection<sup class="footnote-ref" id="fnref:edc"><a href="#fn:edc">14</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">SPM</td>
<td align="center">Streaming Performance Counter<sup class="footnote-ref" id="fnref:spm"><a href="#fn:spm">15</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">ICD</td>
<td align="center">Installable Client Driver</td>
<td align="center"></td>
</tr>

<tr>
<td align="center">MALL</td>
<td align="center">Memory Access (at) Last Level<sup class="footnote-ref" id="fnref:mall"><a href="#fn:mall">16</a></sup></td>
<td align="center">GFX10.3+</td>
</tr>

<tr>
<td align="center">SRD</td>
<td align="center">Shader Resource Descriptor<sup class="footnote-ref" id="fnref:srd"><a href="#fn:srd">17</a></sup></td>
<td align="center"></td>
</tr>

<tr>
<td align="center">PRT</td>
<td align="center">Partially Resident Texture<sup class="footnote-ref" id="fnref:prt"><a href="#fn:prt">18</a></sup></td>
<td align="center"></td>
</tr>
</tbody>
</table>

<!--
RVP (Reference Validation Platform)
-->
<div class="footnotes">

<hr />

<ol>
<li id="fn:1"><a href="https://www.kernel.org/doc/html/latest/gpu/amdgpu.html" rel="noreferrer" target="_blank">drm/amdgpu AMDgpu driver — The Linux Kernel documentation</a>
 <a class="footnote-return" href="#fnref:1"><sup>[return]</sup></a></li>
<li id="fn:pbb"><a href="https://github.com/GPUOpen-Drivers/xgl/blob/0d602bbcfa1a86fd52f66966554b05e384a10d38/icd/settings/settings_xgl.json#L5132" rel="noreferrer" target="_blank">xgl/settings_xgl.json at 0d602bbcfa1a86fd52f66966554b05e384a10d38 · GPUOpen-Drivers/xgl</a>
 <a class="footnote-return" href="#fnref:pbb"><sup>[return]</sup></a></li>
<li id="fn:dmub"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=5baebf61ba0ce14253a513ac92be661b35a19676" rel="noreferrer" target="_blank">drm/amd/display: Add DCN3 DMUB</a>
 <a class="footnote-return" href="#fnref:dmub"><sup>[return]</sup></a></li>
<li id="fn:hpd"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=bcfb47cdd76a20b3c596981ea7b35fa23abac4c8" rel="noreferrer" target="_blank">drm/amdgpu: add the HDP 4.0 register headers</a>
 <a class="footnote-return" href="#fnref:hpd"><sup>[return]</sup></a></li>
<li id="fn:ih"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd/amdgpu/navi10_ih.c?h=amd-staging-drm-next&amp;id=edc611475a8adbdea8ce358216c5b1a9d710049c" rel="noreferrer" target="_blank">drm/amdgpu: add navi10 ih ip block (v3)</a>
 <a class="footnote-return" href="#fnref:ih"><sup>[return]</sup></a></li>
<li id="fn:tmr"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=abf412b3efb2f943d9b98a489e9aca836be21333" rel="noreferrer" target="_blank">drm/amdgpu:add tmr mc address into amdgpu_firmware_info</a>
 <a class="footnote-return" href="#fnref:tmr"><sup>[return]</sup></a></li>
<li id="fn:trusted-application"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=f0cfa19579fae3bd06366ebccdba26020bb6214a" rel="noreferrer" target="_blank">drm/amdgpu/psp: add structure for xgmi ta and its shared buffer</a>
 <a class="footnote-return" href="#fnref:trusted-application"><sup>[return]</sup></a></li>
<li id="fn:2"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/?h=tmz&amp;id=31af062acfbd5db8b0b99d0ad418b33d4458e206" rel="noreferrer" target="_blank">drm/amdgpu: rename amdgpu_device_is_px to amdgpu_device_supports_boco (v2)</a>
 <a class="footnote-return" href="#fnref:2"><sup>[return]</sup></a></li>
<li id="fn:ulv"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c?h=amd-staging-drm-next&amp;id=e912f967af0182039fb9f2668c78967f0056a769" rel="noreferrer" target="_blank">drm/amd/powerplay: enable Ultra Low Voltage for sienna_cichlid</a>
 <a class="footnote-return" href="#fnref:ulv"><sup>[return]</sup></a></li>
<li id="fn:gl2a"><a href="https://github.com/GPUOpen-Drivers/pal/blob/c9937b277c491a55c689eec7cdd48fb238b8004c/src/core/hw/gfxip/gfx9/gfx9PerfCtrInfo.cpp#L1488" rel="noreferrer" target="_blank">pal/gfx9PerfCtrInfo.cpp at c9937b277c491a55c689eec7cdd48fb238b8004c · GPUOpen-Drivers/pal</a>
 <a class="footnote-return" href="#fnref:gl2a"><sup>[return]</sup></a></li>
<li id="fn:gl2a-eq-tca"><a href="https://github.com/GPUOpen-Drivers/pal/blob/a3a42838c576cc219e61500bc469a4a05ce0db68/src/core/devDriverUtil.cpp#L94" rel="noreferrer" target="_blank">pal/devDriverUtil.cpp at a3a42838c576cc219e61500bc469a4a05ce0db68 · GPUOpen-Drivers/pal</a>
 <a class="footnote-return" href="#fnref:gl2a-eq-tca"><sup>[return]</sup></a></li>
<li id="fn:scan-converter"><a href="https://gpuopen.com/presentations/2019/nordic-game-2019-triangles-are-precious.pdf" rel="noreferrer" target="_blank">AMD PowerPoint- White Template - nordic-game-2019-triangles-are-precious.pdf</a>
 <a class="footnote-return" href="#fnref:scan-converter"><sup>[return]</sup></a></li>
<li id="fn:gpa"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=bb627a32a69ed19c8ac14e386b674266061b8bb3" rel="noreferrer" target="_blank">drm/amdgpu: use gpu virtual address for interrupt packet write space for vangogh</a>
 <a class="footnote-return" href="#fnref:gpa"><sup>[return]</sup></a></li>
<li id="fn:edc"><a href="https://cgit.freedesktop.org/~agd5f/linux/commit/drivers/gpu/drm/amd?h=amd-staging-drm-next&amp;id=ccba7691a580a0967f60a512473ce699b9edac0d" rel="noreferrer" target="_blank">drm/amdgpu: add EDC support for CZ (v3)</a>
 <a class="footnote-return" href="#fnref:edc"><sup>[return]</sup></a></li>
<li id="fn:spm"><a href="https://github.com/GPUOpen-Drivers/pal/blob/477c8e78bc4f8c7f8b4cd312e708935b0e04b1cc/inc/core/palPerfExperiment.h#L92" rel="noreferrer" target="_blank">https://github.com/GPUOpen-Drivers/pal/blob/477c8e78bc4f8c7f8b4cd312e708935b0e04b1cc/inc/core/palPerfExperiment.h#L92</a>
 <a class="footnote-return" href="#fnref:spm"><sup>[return]</sup></a></li>
<li id="fn:mall"><a href="https://lists.freedesktop.org/archives/amd-gfx/2020-October/055006.html" rel="noreferrer" target="_blank">[PATCH 2/3] drm/amdgpu: add support to configure MALL for sienna_cichlid (v2)</a>
 <a class="footnote-return" href="#fnref:mall"><sup>[return]</sup></a></li>
<li id="fn:srd"><a href="https://github.com/GPUOpen-Drivers/pal/blob/4ae736bdbc5d5dee59851ac564c5e21d807b44b0/doc/process/palCodingStandards.md" rel="noreferrer" target="_blank">pal/palCodingStandards.md at 4ae736bdbc5d5dee59851ac564c5e21d807b44b0 · GPUOpen-Drivers/pal</a>
 <a class="footnote-return" href="#fnref:srd"><sup>[return]</sup></a></li>
<li id="fn:prt"><a href="https://github.com/GPUOpen-Drivers/pal/blob/c9937b277c491a55c689eec7cdd48fb238b8004c/inc/core/palDeveloperHooks.h#L325" rel="noreferrer" target="_blank">pal/palDeveloperHooks.h at c9937b277c491a55c689eec7cdd48fb238b8004c · GPUOpen-Drivers/pal</a>
 <a class="footnote-return" href="#fnref:prt"><sup>[return]</sup></a></li>
</ol>
</div>
<div class="article_time">
  <time datetime="2020-01-14 23:38+09:00">Post: 2020/01/14 23:38 JST</time>
  <div class="article_time_update">Update: 2020/11/19 17:50 JST</div>
</div>
<div class="article_author">Umio Yasuno</div><div class="amzn">
  <div class="amzn_head">Amazonアソシエイト</div>
  <div class="amzn_links">
<div class="amzn_link_block">
   <a href="https://amzn.to/2J2UnRG" class="amzn_link_main" target="_blank" rel="noopener noreferrer">Amazon.co.jp: アカウントにチャージ</a>
      <div class="amzn_link_desc">活動への支援となります</div>
</div>
<div class="amzn_link_block">
   <a href="https://amzn.to/3mfAiWd" class="amzn_link_main" target="_blank" rel="noopener noreferrer">Sapphire NITRO+ Radeon RX 6800 OC</a>
      <div class="amzn_link_desc">待望の RDNA 2 GPU</div>
</div>
<div class="amzn_link_block">
   <a href="https://amzn.to/3pSoUCL" class="amzn_link_main" target="_blank" rel="noopener noreferrer">SAPPHIRE PULSE RADEON RX 5500 XT 4G</a>
      <div class="amzn_link_desc">とにかく RDNA GPU を試したいなら。一般用途としては十分過ぎる性能も持っている。</div>
</div>
<div class="amzn_link_block">
   <a href="https://amzn.to/368E4fB" class="amzn_link_main" target="_blank" rel="noopener noreferrer"> SAPPHIRE PULSE RADEON RX 5600 XT 6G</a>
      <div class="amzn_link_desc">Linux環境で NGG/プリミティブシェーダーを試したいなら。</div>
</div>
<div class="amzn_link_block">
   <a href="https://amzn.to/36TCzB6" class="amzn_link_main" target="_blank" rel="noopener noreferrer">コンピュータアーキテクチャ技術入門 ~高速化の追求×消費電力の壁 (WEB+DB PRESS plus) | Hisa Ando</a>
</div>
<div class="amzn_link_block">
   <a href="https://amzn.to/370TEcp" class="amzn_link_main" target="_blank" rel="noopener noreferrer">プロセッサを支える技術　－－果てしなくスピードを追求する世界 (WEB+DB PRESS plus) | Hisa Ando</a>
      <div class="amzn_link_desc">CPUアーキテクト、Hisa Ando 氏の著作。現代のプロセッサに詰め込まれている多くの技術が丁寧に解説されている。</div>
</div>
<div class="amzn_link_block">
   <a href="https://amzn.to/2VanQw0" class="amzn_link_main" target="_blank" rel="noopener noreferrer">serial experiments lainを観る | Prime Video</a>
      <div class="amzn_link_desc">玲音を好きになりましょう。</div>
</div>


   </div>
</div>
<hr>

</article><link rel="stylesheet" href="https://www.coelacanth-dream.com/css/side.min.css"><div class="side">

  <div class="side_block" id="side_menu"><nav class="menu_links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Archive</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Update</a><a href="https://www.coelacanth-dream.com/tags/">Tag</a><a href="https://www.coelacanth-dream.com/categories/database/">Database</a></nav>
<div class="menu_category_block">
  <a href="https://www.coelacanth-dream.com/categories/" class="menu_category_title">Category :</a>
    <a href="https://www.coelacanth-dream.com/categories/amd/" class="menu_category_lower">AMD</a>
    <a href="https://www.coelacanth-dream.com/categories/database/" class="menu_category_lower">Database</a>
    <a href="https://www.coelacanth-dream.com/categories/gpu/" class="menu_category_lower">GPU</a>
    <a href="https://www.coelacanth-dream.com/categories/hardware/" class="menu_category_lower">Hardware</a>
</div>
<nav class="menu_share">

  <div class="share_button_links">
    <button class="share_copy_button" onclick="copy_url()">Copy URL</button>
    <button class="share_copy_button" onclick="copy_title_url()">Copy Title &amp; URL</button><a href="https://twitter.com/intent/tweet?text=AMDGPU%e9%96%a2%e9%80%a3%e7%94%a8%e8%aa%9e%e7%95%a5%e7%a7%b0%e3%81%be%e3%81%a8%e3%82%81%20%7c%20Coelacanth%27s%20Dream%0a&url=https://www.coelacanth-dream.com/posts/2020/01/14/amdgpu-abbreviation/" rel="noreferrer noopener" target="_blank" class="share_tw">Tweet</a>
  </div>
</nav><a href="https://cse.google.com/cse?cx=008927884807684957224:v2eqv96o8pu" target="_blank" rel="noopener noreferrer" class="menu_site_search">Site Search by Google</a>

    <nav class="menu_about"><a class="menu_history" href="https://github.com/Umio-Yasuno/coelacanth-dream/commits/master/content/posts/2020/01/14/amdgpu-abbreviation.md" target="_blank" rel="noreferrer noopener">Changelog</a>
<a href="https://www.coelacanth-dream.com/about/">About</a>

<a href="mailto:coelacanth_dream@pm.me" class="side_mail">Mail</a>


<a href="https://www.coelacanth-dream.com/index.xml">RSS</a>
</nav>
        <small class="copyright">&copy; 2019 - 2021&ensp;Umio-Yasuno</small>
  </div>
</div>
<footer><hr>
  <div class="foot_tag_category"><div class="foot_category_block">
  <a href="https://www.coelacanth-dream.com/categories/" class="foot_category_title">Category :</a>
    <a href="https://www.coelacanth-dream.com/categories/amd/" class="foot_category_lower">AMD</a>
    <a href="https://www.coelacanth-dream.com/categories/database/" class="foot_category_lower">Database</a>
    <a href="https://www.coelacanth-dream.com/categories/gpu/" class="foot_category_lower">GPU</a>
    <a href="https://www.coelacanth-dream.com/categories/hardware/" class="foot_category_lower">Hardware</a>
</div>
</div><hr><nav class="foot_links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Archive</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Update</a><a href="https://www.coelacanth-dream.com/tags/">Tag</a><a href="https://www.coelacanth-dream.com/categories/database/">Database</a></nav>
<nav class="foot_about"><a class="foot_history" href="https://github.com/Umio-Yasuno/coelacanth-dream/commits/master/content/posts/2020/01/14/amdgpu-abbreviation.md" target="_blank" rel="noreferrer noopener">Changelog</a>
<a href="https://www.coelacanth-dream.com/about/">About</a>

<a href="mailto:coelacanth_dream@pm.me" class="side_mail">Mail</a>


<a href="https://www.coelacanth-dream.com/index.xml">RSS</a>
<a href="#" class="pagetop">Page Top</a></nav>
  <nav class="foot_share_search">
<a href="https://cse.google.com/cse?cx=008927884807684957224:v2eqv96o8pu" target="_blank" rel="noopener noreferrer" class="foot_site_search">Site Search by Google</a>
</nav><small class="copyright">&copy; 2019 - 2021&ensp;Umio-Yasuno</small></footer><div class="slide">
  <input type="radio" name="menu_open_close" id="open_menu" value="open" class="menu_open_input">
  <label class="menu_open_label" for="open_menu"></label>
  <input type="radio" name="menu_open_close" id="close_menu" value="close" class="menu_close_input" checked="">
  <label class="menu_close_label" for="close_menu"></label>

  <div class="slide_menu_block"><nav class="menu_links">
  <a href="https://www.coelacanth-dream.com/">Home</a>
  <a href="https://www.coelacanth-dream.com/posts/">Archive</a>
  <a href="https://www.coelacanth-dream.com/lastmod/">Update</a><a href="https://www.coelacanth-dream.com/tags/">Tag</a><a href="https://www.coelacanth-dream.com/categories/database/">Database</a></nav>
<div class="menu_category_block">
  <a href="https://www.coelacanth-dream.com/categories/" class="menu_category_title">Category :</a>
    <a href="https://www.coelacanth-dream.com/categories/amd/" class="menu_category_lower">AMD</a>
    <a href="https://www.coelacanth-dream.com/categories/database/" class="menu_category_lower">Database</a>
    <a href="https://www.coelacanth-dream.com/categories/gpu/" class="menu_category_lower">GPU</a>
    <a href="https://www.coelacanth-dream.com/categories/hardware/" class="menu_category_lower">Hardware</a>
</div>
<a href="https://cse.google.com/cse?cx=008927884807684957224:v2eqv96o8pu" target="_blank" rel="noopener noreferrer" class="menu_site_search">Site Search by Google</a>
<nav class="menu_about"><a class="menu_history" href="https://github.com/Umio-Yasuno/coelacanth-dream/commits/master/content/posts/2020/01/14/amdgpu-abbreviation.md" target="_blank" rel="noreferrer noopener">Changelog</a>
<a href="https://www.coelacanth-dream.com/about/">About</a>

<a href="mailto:coelacanth_dream@pm.me" class="side_mail">Mail</a>


<a href="https://www.coelacanth-dream.com/index.xml">RSS</a>

  </nav>
  </div>
</div>

    </main>
      <script>

var title = document.title;
var url = window.location.href;

function copy_url() {
  navigator.clipboard.writeText(url);
  alert("Copied the URL\n");
}

function copy_title_url() {
  navigator.clipboard.writeText(title + "\n\n" + url);
  alert("Copied the Title & URL\n");
}

</script>

    <div class="crt"></div>
  </body>
</html>
