architecture        	circuit                 	vpr_revision 	vpr_exit_status_fixed_W	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	placed_wirelength	placed_CPD	placed_setup_TNS	placed_setup_WNS	fixed_W	fixed_W_routed_wirelength	fixed_W_route_success_iteration	fixed_W_CPD	fixed_W_setup_TNS	fixed_W_setup_WNS	fixed_W_logic_area_total	fixed_W_logic_area_used	fixed_W_routing_area_total	fixed_W_routing_area_per_tile	pack_time	place_time	fixed_W_route_time	max_vpr_mem	num_clb	num_io	num_outputs	num_memories	num_mult	total_power	routing_power_perc	clock_power_perc	tile_power_perc	num_adder_primitives	max_adder_chain_length	num_subtractor_primitives	max_subtractor_chain_length	max_odin_mem	max_abc_mem
k6_frac_N10_40nm.xml	multiconnected_lut.blif 	fa807fd-dirty	0                      	6                  	7                    	6                   	7                     	1           	1            	12               	0.888764  	-0.888764       	-0.888764       	100    	7                        	1                              	0.813477   	-0.813477        	-0.813477        	53894                   	53894                  	20487.3                   	20487.3                      	0.0140075	0.006927  	0.003894          	7120       	1      	5     	1          	            	        	           	                  	                	               	                    	                      	                         	                           	            	           
k6_frac_N10_40nm.xml	multiconnected_lut2.blif	fa807fd-dirty	0                      	6                  	7                    	6                   	7                     	1           	1            	12               	0.888764  	-0.888764       	-0.888764       	100    	7                        	1                              	0.813477   	-0.813477        	-0.813477        	53894                   	53894                  	20487.3                   	20487.3                      	0.00755321	0.007231  	0.003962          	7120       	1      	5     	1          	            	        	           	                  	                	               	                    	                      	                         	                           	            	           
