INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.srcs/sources_1/imports/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.srcs/sources_1/imports/new/clock_pixel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_pixel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.srcs/sources_1/imports/new/controls.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controls
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.srcs/sources_1/imports/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.srcs/sources_1/imports/new/myALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity myALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.srcs/sources_1/imports/new/pixel_pusher.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pixel_pusher
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.srcs/sources_1/imports/new/regs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.srcs/sources_1/imports/new/tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.srcs/sources_1/imports/new/rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.srcs/sources_1/imports/new/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.srcs/sources_1/imports/new/vga_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.srcs/sources_1/imports/new/framebuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity framebuffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.ip_user_files/bd/design_1/ip/design_1_clock_div_0_0/sim/design_1_clock_div_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_clock_div_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.ip_user_files/bd/design_1/ip/design_1_clock_pixel_0_1/sim/design_1_clock_pixel_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_clock_pixel_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.ip_user_files/bd/design_1/ip/design_1_controls_0_0/sim/design_1_controls_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_controls_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.ip_user_files/bd/design_1/ip/design_1_debounce_0_0/sim/design_1_debounce_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_debounce_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.ip_user_files/bd/design_1/ip/design_1_myALU_0_0/sim/design_1_myALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_myALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.ip_user_files/bd/design_1/ip/design_1_pixel_pusher_0_0/sim/design_1_pixel_pusher_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_pixel_pusher_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.ip_user_files/bd/design_1/ip/design_1_regs_0_0/sim/design_1_regs_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_regs_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.ip_user_files/bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_uart_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.ip_user_files/bd/design_1/ip/design_1_vga_ctrl_0_0/sim/design_1_vga_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_vga_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.ip_user_files/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.ip_user_files/bd/design_1/ip/design_1_framebuffer_0_1/sim/design_1_framebuffer_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_framebuffer_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Embedded/Lab5/Lab5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_wrapper
