# ğŸ”§ Verilog Achievements

This repository includes a variety of **Verilog programs** grouped into:

- âš™ï¸ **Combinational Logic Circuits**
- ğŸ”„ **Sequential Logic Circuits**
- ğŸš€ **Verilog-Based Mini Projects**

These files are created for learning, simulation, and FPGA prototyping.

---

## ğŸ“ Folder Structure
---

## âš™ï¸ Combinational Logic

These modules produce output based only on the current input. Examples include:

- Adders (Half, Full)
- Multiplexers / DeMultiplexers
- Encoders / Decoders
- Comparators
- Logic gates

---

## ğŸ”„ Sequential Logic

These modules depend on both current input and previous states (clocked). Examples include:

- Flip-Flops (SR, D, T, JK)
- Counters (up/down, mod-N)
- Shift Registers
- FSMs (Finite State Machines)

---

## ğŸš€ Verilog Mini Projects

Larger modules that combine combinational/sequential logic for specific applications:

- **UART Transmitter/Receiver**
- **Sobel Edge Detection (with Python integration)**
- **Voting Machine**

---

## ğŸ›  Tools Used

- Icarus Verilog (simulation)
- GTKWave (waveform viewer)
- Vivado (FPGA synthesis)
- Python (for image or data input/output in some projects)

---

## ğŸ‘¨â€ğŸ’» Author

**DHANASANKAR K**  
ğŸ”— [GitHub] ([https://github.com/yourusername](https://github.com/DHANASANKAR2003/VLSI-INTERN-Silicic-Innova-Technology-/tree/main/COMBINATIONAL))  
ğŸ”— [LinkedIn](www.linkedin.com/in/dhanasankar-k-23b196291)  


