{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535206387910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535206387930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 25 22:13:07 2018 " "Processing started: Sat Aug 25 22:13:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535206387930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535206387930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Asyn_Fifo -c Asyn_Fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Asyn_Fifo -c Asyn_Fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535206387930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1535206389423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dul_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dul_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dul_Ram " "Found entity 1: Dul_Ram" {  } { { "Dul_Ram.v" "" { Text "C:/Users/Administrator/Desktop/FIFO-design/Dul_Ram.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535206417811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535206417811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyn_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file asyn_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asyn_Fifo " "Found entity 1: Asyn_Fifo" {  } { { "Asyn_Fifo.v" "" { Text "C:/Users/Administrator/Desktop/FIFO-design/Asyn_Fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535206417817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535206417817 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Asyn_Fifo Asyn_Fifo.v(180) " "Verilog HDL Parameter Declaration warning at Asyn_Fifo.v(180): Parameter Declaration in module \"Asyn_Fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Asyn_Fifo.v" "" { Text "C:/Users/Administrator/Desktop/FIFO-design/Asyn_Fifo.v" 180 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1535206417819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Asyn_Fifo " "Elaborating entity \"Asyn_Fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535206417890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 Asyn_Fifo.v(222) " "Verilog HDL assignment warning at Asyn_Fifo.v(222): truncated value with size 6 to match size of target (4)" {  } { { "Asyn_Fifo.v" "" { Text "C:/Users/Administrator/Desktop/FIFO-design/Asyn_Fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535206417894 "|Asyn_Fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dul_Ram Dul_Ram:Dul_Ram " "Elaborating entity \"Dul_Ram\" for hierarchy \"Dul_Ram:Dul_Ram\"" {  } { { "Asyn_Fifo.v" "Dul_Ram" { Text "C:/Users/Administrator/Desktop/FIFO-design/Asyn_Fifo.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535206417896 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Dul_Ram:Dul_Ram\|Ram " "RAM logic \"Dul_Ram:Dul_Ram\|Ram\" is uninferred due to inappropriate RAM size" {  } { { "Dul_Ram.v" "Ram" { Text "C:/Users/Administrator/Desktop/FIFO-design/Dul_Ram.v" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1535206418550 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1535206418550 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Asyn_Fifo.v" "" { Text "C:/Users/Administrator/Desktop/FIFO-design/Asyn_Fifo.v" 40 -1 0 } } { "Asyn_Fifo.v" "" { Text "C:/Users/Administrator/Desktop/FIFO-design/Asyn_Fifo.v" 42 -1 0 } } { "Asyn_Fifo.v" "" { Text "C:/Users/Administrator/Desktop/FIFO-design/Asyn_Fifo.v" 184 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1535206419423 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1535206419424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1535206421265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535206423845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535206423845 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535206424042 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535206424042 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535206424042 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535206424042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535206424139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 25 22:13:44 2018 " "Processing ended: Sat Aug 25 22:13:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535206424139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535206424139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535206424139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535206424139 ""}
