#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 28 18:03:50 2022
# Process ID: 13748
# Current directory: C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.runs/synth_1
# Command line: vivado.exe -log Principal.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Principal.tcl
# Log file: C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.runs/synth_1/Principal.vds
# Journal file: C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.runs/synth_1\vivado.jou
# Running On: DESKTOP-M41NEHO, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 8459 MB
#-----------------------------------------------------------
source Principal.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 381.012 ; gain = 64.438
Command: synth_design -top Principal -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4072
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/VIVADO-XILINX/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1206.164 ; gain = 406.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Principal' [C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/sources_1/new/Principal.vhd:42]
INFO: [Synth 8-3491] module 'estado_caja' declared at 'C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/sources_1/new/estado_caja.vhd:13' bound to instance 'Inst_estado_caja' of component 'estado_caja' [C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/sources_1/new/Principal.vhd:66]
INFO: [Synth 8-638] synthesizing module 'estado_caja' [C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/sources_1/new/estado_caja.vhd:24]
WARNING: [Synth 8-614] signal 'PW_RIGTH' is read in the process but is not in the sensitivity list [C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/sources_1/new/estado_caja.vhd:40]
WARNING: [Synth 8-614] signal 'PW_RIGTH' is read in the process but is not in the sensitivity list [C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/sources_1/new/estado_caja.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'estado_caja' (0#1) [C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/sources_1/new/estado_caja.vhd:24]
INFO: [Synth 8-3491] module 'PSWRD' declared at 'C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/sources_1/new/PSWRD.vhd:34' bound to instance 'Inst_PSWRD' of component 'PSWRD' [C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/sources_1/new/Principal.vhd:73]
INFO: [Synth 8-638] synthesizing module 'PSWRD' [C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/sources_1/new/PSWRD.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'PSWRD' (0#1) [C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/sources_1/new/PSWRD.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Principal' (0#1) [C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/sources_1/new/Principal.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1295.738 ; gain = 496.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1295.738 ; gain = 496.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1295.738 ; gain = 496.297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1295.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/constrs_1/imports/practicas/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/constrs_1/imports/practicas/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.srcs/constrs_1/imports/practicas/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Principal_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Principal_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1363.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1363.828 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/VIVADO-XILINX/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'estado_caja'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'PSWRD'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               c_cerrada |                             0001 |                               00
              c_abriendo |                             0010 |                               01
               c_abierta |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'estado_caja'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   bien0 |                             0001 |                               00
                   bien1 |                             0010 |                               01
                   bien2 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'PSWRD'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (Inst_estado_caja/FSM_onehot_current_state_reg[3]) is unused and will be removed from module Principal.
WARNING: [Synth 8-3332] Sequential element (Inst_PSWRD/FSM_onehot_current_state_reg[3]) is unused and will be removed from module Principal.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT4 |     1|
|5     |LUT5 |     4|
|6     |FDCE |     2|
|7     |FDPE |     1|
|8     |FDRE |     3|
|9     |IBUF |     4|
|10    |OBUF |     7|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1363.828 ; gain = 564.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1363.828 ; gain = 496.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1363.828 ; gain = 564.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1363.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1363.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9547ccb2
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1363.828 ; gain = 982.816
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jaime Bustos Valera/Desktop/VIVADO/project_3/project_3.runs/synth_1/Principal.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Principal_utilization_synth.rpt -pb Principal_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 18:04:45 2022...
