# vsim -vopt async_fifo_top -c -do "run -all; exit" "+ASYNC_FIFO_WRITE_AT_FULL_TEST" 
# Start time: 18:21:12 on Feb 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.async_fifo_interface(fast)
# Loading work.async_fifo_pkg(fast)
# Loading work.async_fifo_top_sv_unit(fast)
# Loading work.async_fifo_top(fast)
# Loading work.async_fifo_interface(fast)
# Loading work.asynch_fifo_dut(fast)
# run -all
# WCLK_T/2 = 50.00
# RCLK_T/2 = 58.82
# ---------------------------------------------------------------
#               950000 -- ERROR : FIFO FULL --> We can't write
# ---------------------------------------------------------------
# ** Note: $finish    : ../TOP/async_fifo_top.sv(82)
#    Time: 5117648 ps  Iteration: 0  Instance: /async_fifo_top
# End time: 18:21:13 on Feb 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
