# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practica1.srcs/sources_1/new/And.vhd" \
"../../../../practica1.srcs/sources_1/new/adder4b.vhd" \
"../../../../practica1.srcs/sources_1/tb_adder4b.vhd" \
"../../../../practica1.srcs/sim_1/new/tb_and.vhd" \

# Do not sort compile order
nosort
