#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff9a150b380 .scope module, "SpecialDFF" "SpecialDFF" 2 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
P_0x7ff9a1503050 .param/l "REGISTER_WIDTH" 0 2 16, +C4<00000000000000000000000000000001>;
o0x10c36a008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff9a150b6c0_0 .net "clk", 0 0, o0x10c36a008;  0 drivers
o0x10c36a038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff9a16179a0_0 .net "in", 0 0, o0x10c36a038;  0 drivers
v0x7ff9a1617a60_0 .var "out", 0 0;
E_0x7ff9a150ad10 .event posedge, v0x7ff9a150b6c0_0;
S_0x7ff9a150b560 .scope module, "TrafficModeTest" "TrafficModeTest" 3 17;
 .timescale 0 0;
v0x7ff9a161a1c0_0 .var "clk", 0 0;
v0x7ff9a161a250_0 .var "emgSignal", 0 0;
v0x7ff9a161a320_0 .var "pedSignal", 0 0;
v0x7ff9a161a3f0_0 .var "rst", 0 0;
v0x7ff9a161a4c0_0 .var "timeSignal", 0 0;
S_0x7ff9a1617b40 .scope module, "TMTB" "TrafficModeTestBreadboard" 3 25, 3 6 0, S_0x7ff9a150b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "timeSignal"
    .port_info 3 /INPUT 1 "pedSignal"
    .port_info 4 /INPUT 1 "emgSignal"
v0x7ff9a1619d90_0 .net "clk", 0 0, v0x7ff9a161a1c0_0;  1 drivers
v0x7ff9a1619e20_0 .net "emgSignal", 0 0, v0x7ff9a161a250_0;  1 drivers
v0x7ff9a1619eb0_0 .net "pedSignal", 0 0, v0x7ff9a161a320_0;  1 drivers
v0x7ff9a1619f40_0 .net "rst", 0 0, v0x7ff9a161a3f0_0;  1 drivers
v0x7ff9a1619ff0_0 .net "timeSignal", 0 0, v0x7ff9a161a4c0_0;  1 drivers
v0x7ff9a161a0c0_0 .net "trafficMode", 1 0, v0x7ff9a1618f90_0;  1 drivers
S_0x7ff9a1617db0 .scope module, "TM" "TrafficMode" 3 14, 4 19 0, S_0x7ff9a1617b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "timeSignal"
    .port_info 3 /INPUT 1 "pedSignal"
    .port_info 4 /INPUT 1 "emgSignal"
    .port_info 5 /OUTPUT 2 "currentState"
L_0x7ff9a161a610 .functor OR 1, v0x7ff9a161a320_0, v0x7ff9a161a250_0, C4<0>, C4<0>;
L_0x7ff9a161a760 .functor NOT 1, v0x7ff9a161a4c0_0, C4<0>, C4<0>, C4<0>;
L_0x7ff9a161a7d0 .functor NOT 1, v0x7ff9a161a320_0, C4<0>, C4<0>, C4<0>;
L_0x7ff9a161a8c0 .functor AND 1, L_0x7ff9a161a760, L_0x7ff9a161a7d0, C4<1>, C4<1>;
L_0x7ff9a161a9b0 .functor OR 1, L_0x7ff9a161a8c0, v0x7ff9a161a250_0, C4<0>, C4<0>;
L_0x7ff9a161b310 .functor NOT 1, v0x7ff9a161a3f0_0, C4<0>, C4<0>, C4<0>;
v0x7ff9a1619030_0 .net *"_s10", 0 0, L_0x7ff9a161a8c0;  1 drivers
v0x7ff9a16190f0_0 .net *"_s12", 0 0, L_0x7ff9a161a9b0;  1 drivers
v0x7ff9a1619190_0 .net *"_s14", 0 0, L_0x7ff9a161aae0;  1 drivers
v0x7ff9a1619240_0 .net *"_s18", 0 0, L_0x7ff9a161b310;  1 drivers
v0x7ff9a16192f0_0 .net *"_s2", 0 0, L_0x7ff9a161a610;  1 drivers
v0x7ff9a16193e0_0 .net *"_s4", 0 0, L_0x7ff9a161a680;  1 drivers
v0x7ff9a1619490_0 .net *"_s6", 0 0, L_0x7ff9a161a760;  1 drivers
v0x7ff9a1619540_0 .net *"_s8", 0 0, L_0x7ff9a161a7d0;  1 drivers
v0x7ff9a16195f0_0 .net "clk", 0 0, v0x7ff9a161a1c0_0;  alias, 1 drivers
v0x7ff9a1619700_0 .net "currentState", 1 0, v0x7ff9a1618f90_0;  alias, 1 drivers
v0x7ff9a1619790_0 .net "emgSignal", 0 0, v0x7ff9a161a250_0;  alias, 1 drivers
v0x7ff9a1619820_0 .net "nextState", 1 0, L_0x7ff9a161ab80;  1 drivers
v0x7ff9a16198d0_0 .net "nextTrafficMode", 1 0, L_0x7ff9a161b220;  1 drivers
v0x7ff9a16199a0_0 .net "pedSignal", 0 0, v0x7ff9a161a320_0;  alias, 1 drivers
L_0x10c39b008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff9a1619a30_0 .net "resetState", 1 0, L_0x10c39b008;  1 drivers
v0x7ff9a1619ad0_0 .net "rst", 0 0, v0x7ff9a161a3f0_0;  alias, 1 drivers
v0x7ff9a1619b60_0 .net "timeSignal", 0 0, v0x7ff9a161a4c0_0;  alias, 1 drivers
L_0x7ff9a161a680 .concat [ 1 0 0 0], L_0x7ff9a161a610;
L_0x7ff9a161aae0 .concat [ 1 0 0 0], L_0x7ff9a161a9b0;
L_0x7ff9a161ab80 .concat [ 1 1 0 0], L_0x7ff9a161aae0, L_0x7ff9a161a680;
L_0x7ff9a161b380 .concat [ 1 1 0 0], L_0x7ff9a161b310, v0x7ff9a161a3f0_0;
S_0x7ff9a1618030 .scope module, "inputMux" "Mux2" 4 34, 5 7 0, S_0x7ff9a1617db0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a1"
    .port_info 1 /INPUT 2 "a0"
    .port_info 2 /INPUT 2 "selector"
    .port_info 3 /OUTPUT 2 "out"
P_0x7ff9a16181f0 .param/l "BUS_WIDTH" 0 5 7, +C4<00000000000000000000000000000010>;
L_0x7ff9a161ae80 .functor AND 2, L_0x7ff9a161ad80, L_0x10c39b008, C4<11>, C4<11>;
L_0x7ff9a161b150 .functor AND 2, L_0x7ff9a161b030, L_0x7ff9a161ab80, C4<11>, C4<11>;
L_0x7ff9a161b220 .functor OR 2, L_0x7ff9a161ae80, L_0x7ff9a161b150, C4<00>, C4<00>;
v0x7ff9a1618390_0 .net *"_s1", 0 0, L_0x7ff9a161ace0;  1 drivers
v0x7ff9a1618450_0 .net *"_s10", 1 0, L_0x7ff9a161b150;  1 drivers
v0x7ff9a16184f0_0 .net *"_s2", 1 0, L_0x7ff9a161ad80;  1 drivers
v0x7ff9a1618580_0 .net *"_s4", 1 0, L_0x7ff9a161ae80;  1 drivers
v0x7ff9a1618610_0 .net *"_s7", 0 0, L_0x7ff9a161af50;  1 drivers
v0x7ff9a16186e0_0 .net *"_s8", 1 0, L_0x7ff9a161b030;  1 drivers
v0x7ff9a1618790_0 .net "a0", 1 0, L_0x7ff9a161ab80;  alias, 1 drivers
v0x7ff9a1618840_0 .net "a1", 1 0, L_0x10c39b008;  alias, 1 drivers
v0x7ff9a16188f0_0 .net "out", 1 0, L_0x7ff9a161b220;  alias, 1 drivers
v0x7ff9a1618a00_0 .net "selector", 1 0, L_0x7ff9a161b380;  1 drivers
L_0x7ff9a161ace0 .part L_0x7ff9a161b380, 1, 1;
L_0x7ff9a161ad80 .concat [ 1 1 0 0], L_0x7ff9a161ace0, L_0x7ff9a161ace0;
L_0x7ff9a161af50 .part L_0x7ff9a161b380, 0, 1;
L_0x7ff9a161b030 .concat [ 1 1 0 0], L_0x7ff9a161af50, L_0x7ff9a161af50;
S_0x7ff9a1618b10 .scope module, "trafficMode" "DFF" 4 36, 2 4 0, S_0x7ff9a1617db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "in"
    .port_info 2 /OUTPUT 2 "out"
P_0x7ff9a1618cc0 .param/l "REGISTER_WIDTH" 0 2 4, +C4<00000000000000000000000000000010>;
v0x7ff9a1618e40_0 .net "clk", 0 0, v0x7ff9a161a1c0_0;  alias, 1 drivers
v0x7ff9a1618ef0_0 .net "in", 1 0, L_0x7ff9a161b220;  alias, 1 drivers
v0x7ff9a1618f90_0 .var "out", 1 0;
E_0x7ff9a1618e10 .event posedge, v0x7ff9a1618e40_0;
    .scope S_0x7ff9a150b380;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a1617a60_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7ff9a150b380;
T_1 ;
    %wait E_0x7ff9a150ad10;
    %load/vec4 v0x7ff9a16179a0_0;
    %store/vec4 v0x7ff9a1617a60_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff9a1618b10;
T_2 ;
    %wait E_0x7ff9a1618e10;
    %load/vec4 v0x7ff9a1618ef0_0;
    %store/vec4 v0x7ff9a1618f90_0, 0, 2;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff9a150b560;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a1c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a1c0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7ff9a150b560;
T_4 ;
    %delay 2, 0;
    %vpi_call 3 43 "$display", "CLK|RST|TIME|PED|EMG|OUT" {0 0 0};
    %vpi_call 3 44 "$display", "---+---+----+---+---+---" {0 0 0};
T_4.0 ;
    %delay 5, 0;
    %vpi_call 3 48 "$display", "%1b  |%1b  |%1b  |%1b  |%1b  |%2b", v0x7ff9a161a1c0_0, v0x7ff9a161a3f0_0, v0x7ff9a161a4c0_0, v0x7ff9a161a320_0, v0x7ff9a161a250_0, v0x7ff9a161a0c0_0 {0 0 0};
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7ff9a150b560;
T_5 ;
    %delay 2, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 57 "$display", "^rst Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 59 "$display", "^Night Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 61 "$display", "^Day Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 63 "$display", "^Ped Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 65 "$display", "^Emg Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 67 "$display", "^Night Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 69 "$display", "^Day Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 71 "$display", "^Ped Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 73 "$display", "^Emg Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 75 "$display", "^Night Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 77 "$display", "^Day Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 79 "$display", "^Ped Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 81 "$display", "^Emg Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 83 "$display", "^Night Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 85 "$display", "^Day Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 87 "$display", "^Ped Signal^" {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff9a161a320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff9a161a250_0, 0, 1;
    %delay 5, 0;
    %vpi_call 3 89 "$display", "^Emg Signal^" {0 0 0};
    %vpi_call 3 90 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "DFF.v";
    "TrafficMode.test.v";
    "TrafficMode.v";
    "Mux2.v";
