Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/mips_txt_isim_beh.exe" -prj "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/mips_txt_beh.prj" "work.mips_txt" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 20
Turning on mult-threading, number of parallel sub-compilation jobs: 40 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/W_Reg.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/WriteBE.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/ReadBE.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/NPC.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/M_Reg.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/MUXs.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/MULDIV.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/MExCheck.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/IFU.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/GRF.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/getByteEn.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/E_Reg.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/EXT.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/D_Reg.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/CP0.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/controlStop.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/control.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/cmp.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/ALU.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/P7_standard_timer_2019.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/CPU.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/Bridge.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/mips.v" into library work
Analyzing Verilog file "C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/tb_mips.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module NPC
Compiling module IFU
Compiling module D_Reg
Compiling module control
Compiling module EXT
Compiling module mux5bit_2
Compiling module GRF
Compiling module transMUX_rd
Compiling module cmp
Compiling module E_Reg
Compiling module transMUX_aluSrc
Compiling module MULDIV
Compiling module ALU
Compiling module M_Reg
Compiling module transMUX_memWriteData
Compiling module MExCheck
Compiling module CP0
Compiling module WriteBE
Compiling module ReadBE
Compiling module getByteEn
Compiling module W_Reg
Compiling module CTRLStop
Compiling module CPU
Compiling module Bridge
Compiling module TC
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 28 Verilog Units
Built simulation executable C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P7_L0_weak_2023_TEST/mips_txt_isim_beh.exe
Fuse Memory Usage: 33404 KB
Fuse CPU Usage: 624 ms
