
*** Running vivado
    with args -log design_1_AXI4S_VGA_v1_0_AXI4S_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI4S_VGA_v1_0_AXI4S_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_AXI4S_VGA_v1_0_AXI4S_0_0.tcl -notrace
Command: synth_design -top design_1_AXI4S_VGA_v1_0_AXI4S_0_0 -part xc7k70tfbg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 365.828 ; gain = 103.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI4S_VGA_v1_0_AXI4S_0_0' [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ip/design_1_AXI4S_VGA_v1_0_AXI4S_0_0/synth/design_1_AXI4S_VGA_v1_0_AXI4S_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'AXI4S_VGA_v1_0_AXI4S_In' [C:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/new/vga.v:4]
	Parameter waitForTlast bound to: 2'b00 
	Parameter waitForData bound to: 2'b01 
	Parameter inSync bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element test_reg was removed.  [C:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/new/vga.v:121]
INFO: [Synth 8-6155] done synthesizing module 'AXI4S_VGA_v1_0_AXI4S_In' (1#1) [C:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/new/vga.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI4S_VGA_v1_0_AXI4S_0_0' (2#1) [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ip/design_1_AXI4S_VGA_v1_0_AXI4S_0_0/synth/design_1_AXI4S_VGA_v1_0_AXI4S_0_0.v:58]
WARNING: [Synth 8-3331] design AXI4S_VGA_v1_0_AXI4S_In has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design AXI4S_VGA_v1_0_AXI4S_In has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design AXI4S_VGA_v1_0_AXI4S_In has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design AXI4S_VGA_v1_0_AXI4S_In has unconnected port S_AXIS_TSTRB[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 420.250 ; gain = 157.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 420.250 ; gain = 157.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 420.250 ; gain = 157.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 737.418 ; gain = 2.406
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 737.418 ; gain = 474.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 737.418 ; gain = 474.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 737.418 ; gain = 474.949
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'dataIn_reg' and it is trimmed from '32' to '30' bits. [C:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/new/vga.v:151]
INFO: [Synth 8-802] inferred FSM for state register 'streamSync_reg' in module 'AXI4S_VGA_v1_0_AXI4S_In'
INFO: [Synth 8-5544] ROM "h_sync_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
*
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'streamSync_reg' using encoding 'sequential' in module 'AXI4S_VGA_v1_0_AXI4S_In'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 737.418 ; gain = 474.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI4S_VGA_v1_0_AXI4S_In 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_AXI4S_VGA_v1_0_AXI4S_0_0 has unconnected port S_AXIS_TDATA[31]
WARNING: [Synth 8-3331] design design_1_AXI4S_VGA_v1_0_AXI4S_0_0 has unconnected port S_AXIS_TDATA[30]
WARNING: [Synth 8-3331] design design_1_AXI4S_VGA_v1_0_AXI4S_0_0 has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design design_1_AXI4S_VGA_v1_0_AXI4S_0_0 has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design design_1_AXI4S_VGA_v1_0_AXI4S_0_0 has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design design_1_AXI4S_VGA_v1_0_AXI4S_0_0 has unconnected port S_AXIS_TSTRB[0]
INFO: [Synth 8-3332] Sequential element (inst/dataIn_reg[23]) is unused and will be removed from module design_1_AXI4S_VGA_v1_0_AXI4S_0_0.
INFO: [Synth 8-3332] Sequential element (inst/dataIn_reg[22]) is unused and will be removed from module design_1_AXI4S_VGA_v1_0_AXI4S_0_0.
INFO: [Synth 8-3332] Sequential element (inst/dataIn_reg[15]) is unused and will be removed from module design_1_AXI4S_VGA_v1_0_AXI4S_0_0.
INFO: [Synth 8-3332] Sequential element (inst/dataIn_reg[14]) is unused and will be removed from module design_1_AXI4S_VGA_v1_0_AXI4S_0_0.
INFO: [Synth 8-3332] Sequential element (inst/dataIn_reg[7]) is unused and will be removed from module design_1_AXI4S_VGA_v1_0_AXI4S_0_0.
INFO: [Synth 8-3332] Sequential element (inst/dataIn_reg[6]) is unused and will be removed from module design_1_AXI4S_VGA_v1_0_AXI4S_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 737.418 ; gain = 474.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 740.125 ; gain = 477.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 740.125 ; gain = 477.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 759.695 ; gain = 497.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 759.695 ; gain = 497.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 759.695 ; gain = 497.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 759.695 ; gain = 497.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 759.695 ; gain = 497.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 759.695 ; gain = 497.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 759.695 ; gain = 497.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     8|
|3     |LUT3 |     5|
|4     |LUT4 |    10|
|5     |LUT5 |    10|
|6     |LUT6 |    25|
|7     |FDRE |    57|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------------------+------+
|      |Instance |Module                  |Cells |
+------+---------+------------------------+------+
|1     |top      |                        |   118|
|2     |  inst   |AXI4S_VGA_v1_0_AXI4S_In |   118|
+------+---------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 759.695 ; gain = 497.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 759.695 ; gain = 180.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 759.695 ; gain = 497.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 761.344 ; gain = 510.809
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.runs/design_1_AXI4S_VGA_v1_0_AXI4S_0_0_synth_1/design_1_AXI4S_VGA_v1_0_AXI4S_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.runs/design_1_AXI4S_VGA_v1_0_AXI4S_0_0_synth_1/design_1_AXI4S_VGA_v1_0_AXI4S_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI4S_VGA_v1_0_AXI4S_0_0_utilization_synth.rpt -pb design_1_AXI4S_VGA_v1_0_AXI4S_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 761.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 11 17:09:29 2018...
