

================================================================
== Vitis HLS Report for 'fir_filter'
================================================================
* Date:           Sat Sep 27 20:26:39 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        filter
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.207 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      263|      263|  2.630 us|  2.630 us|  264|  264|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Outer   |      261|      261|         7|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    416|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|    165|     50|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    215|    -|
|Register         |        -|   -|   1652|    192|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   1817|    873|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      4|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-----+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF | LUT| URAM|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |mul_32s_3s_32_2_1_U1  |mul_32s_3s_32_2_1  |        0|   0|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |Total                 |                   |        0|   0|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln29_1_fu_447_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln29_2_fu_424_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln29_3_fu_429_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln29_4_fu_452_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln29_fu_441_p2    |         +|   0|  0|  39|          32|          32|
    |i_fu_330_p2           |         +|   0|  0|  15|           8|           1|
    |tmp3017_fu_407_p2     |         +|   0|  0|  37|          30|          30|
    |tmp32_fu_359_p2       |         +|   0|  0|  39|          32|          32|
    |tmp_fu_379_p2         |         +|   0|  0|  39|          32|          32|
    |p_neg10_fu_391_p2     |         -|   0|  0|  32|           1|          32|
    |tmp29_fu_397_p2       |         -|   0|  0|  32|          32|          32|
    |tmp3415_fu_365_p2     |         -|   0|  0|  38|          31|          31|
    |icmp_ln13_fu_336_p2   |      icmp|   0|  0|  15|           8|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 416|         335|         354|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  17|          4|    1|          4|
    |ap_enable_reg_pp0_iter6            |   9|          2|    1|          2|
    |ap_phi_mux_empty_13_phi_fu_183_p4  |   9|          2|   32|         64|
    |ap_phi_mux_empty_15_phi_fu_205_p4  |   9|          2|   32|         64|
    |ap_phi_mux_empty_17_phi_fu_227_p4  |   9|          2|   32|         64|
    |ap_phi_mux_empty_5_phi_fu_237_p4   |   9|          2|   32|         64|
    |ap_phi_mux_empty_7_phi_fu_117_p4   |   9|          2|   32|         64|
    |ap_phi_mux_empty_9_phi_fu_139_p4   |   9|          2|   32|         64|
    |empty_10_reg_146                   |   9|          2|   32|         64|
    |empty_11_reg_157                   |   9|          2|   32|         64|
    |empty_12_reg_168                   |   9|          2|   32|         64|
    |empty_13_reg_179                   |   9|          2|   32|         64|
    |empty_14_reg_190                   |   9|          2|   32|         64|
    |empty_15_reg_201                   |   9|          2|   32|         64|
    |empty_16_reg_212                   |   9|          2|   32|         64|
    |empty_17_reg_223                   |   9|          2|   32|         64|
    |empty_5_reg_234                    |   9|          2|   32|         64|
    |empty_6_reg_244                    |   9|          2|   32|         64|
    |empty_7_reg_114                    |   9|          2|   32|         64|
    |empty_8_reg_124                    |   9|          2|   32|         64|
    |empty_9_reg_135                    |   9|          2|   32|         64|
    |empty_fu_84                        |   9|          2|   32|         64|
    |i1_fu_80                           |   9|          2|    8|         16|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 215|         48|  650|       1302|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln29_3_reg_670              |  32|   0|   32|          0|
    |add_ln29_4_reg_675              |  32|   0|   32|          0|
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6         |   1|   0|    1|          0|
    |empty_10_reg_146                |  32|   0|   32|          0|
    |empty_11_reg_157                |  32|   0|   32|          0|
    |empty_12_reg_168                |  32|   0|   32|          0|
    |empty_12_reg_168_pp0_iter2_reg  |  32|   0|   32|          0|
    |empty_13_reg_179                |  32|   0|   32|          0|
    |empty_14_reg_190                |  32|   0|   32|          0|
    |empty_15_reg_201                |  32|   0|   32|          0|
    |empty_16_reg_212                |  32|   0|   32|          0|
    |empty_17_reg_223                |  32|   0|   32|          0|
    |empty_19_reg_640                |  30|   0|   30|          0|
    |empty_19_reg_640_pp0_iter2_reg  |  30|   0|   30|          0|
    |empty_5_reg_234                 |  32|   0|   32|          0|
    |empty_6_reg_244                 |  32|   0|   32|          0|
    |empty_7_reg_114                 |  32|   0|   32|          0|
    |empty_8_reg_124                 |  32|   0|   32|          0|
    |empty_9_reg_135                 |  32|   0|   32|          0|
    |empty_fu_84                     |  32|   0|   32|          0|
    |i1_fu_80                        |   8|   0|    8|          0|
    |icmp_ln13_reg_629               |   1|   0|    1|          0|
    |in_r_load_reg_633               |  32|   0|   32|          0|
    |shift_reg_0                     |  32|   0|   32|          0|
    |shift_reg_1                     |  32|   0|   32|          0|
    |shift_reg_10                    |  32|   0|   32|          0|
    |shift_reg_11                    |  32|   0|   32|          0|
    |shift_reg_12                    |  32|   0|   32|          0|
    |shift_reg_13                    |  32|   0|   32|          0|
    |shift_reg_2                     |  32|   0|   32|          0|
    |shift_reg_3                     |  32|   0|   32|          0|
    |shift_reg_4                     |  32|   0|   32|          0|
    |shift_reg_5                     |  32|   0|   32|          0|
    |shift_reg_6                     |  32|   0|   32|          0|
    |shift_reg_7                     |  32|   0|   32|          0|
    |shift_reg_8                     |  32|   0|   32|          0|
    |shift_reg_9                     |  32|   0|   32|          0|
    |tmp29_reg_655                   |  32|   0|   32|          0|
    |tmp3017_reg_660                 |  30|   0|   30|          0|
    |tmp32_reg_645                   |  32|   0|   32|          0|
    |tmp33_reg_665                   |  32|   0|   32|          0|
    |tmp3415_reg_650                 |  31|   0|   31|          0|
    |zext_ln13_reg_619               |   8|   0|   64|         56|
    |empty_10_reg_146                |  64|  32|   32|          0|
    |empty_7_reg_114                 |  64|  32|   32|          0|
    |icmp_ln13_reg_629               |  64|  32|    1|          0|
    |in_r_load_reg_633               |  64|  32|   32|          0|
    |tmp3415_reg_650                 |  64|  32|   31|          0|
    |zext_ln13_reg_619               |  64|  32|   64|         56|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |1652| 192| 1516|        112|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|    fir_filter|  return value|
|in_r_address0   |  out|    8|   ap_memory|          in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0         |   in|   32|   ap_memory|          in_r|         array|
|out_r_address0  |  out|    8|   ap_memory|         out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0        |  out|   32|   ap_memory|         out_r|         array|
+----------------+-----+-----+------------+--------------+--------------+

