module pc(clk,npc,outpc,reset);
  input clk;
  input reset;
  parameter resetpc = 32'h0000_3000;
  input [31:0] npc;
  output reg [31:0] outpc; 
  always@(posedge clk or posedge reset)
  begin
    if(reset)
      outpc <= resetpc;
    else
      outpc <= npc;
  end
endmodule

