{
  "sequential_elements": ["GTZE2_OCTAL", "PHASER_IN", "PCIE_3_0", "DSP48E1", "RAMD32", "GTXE2_COMMON", "OSERDESE2", "RAMD64E", "FDSE", "IDELAYE2", "BUFMRCE", "PHASER_OUT", "FIFO36E1", "GTHE2_CHANNEL", "SRLC32E", "PHASER_IN_PHY", "GTXE2_CHANNEL", "ODELAYE2_FINEDELAY", "IDDR_2CLK", "FDRE", "ODDR", "DNA_PORT", "PLLE2_ADV", "RAMS64E", "SRLC16E", "IDELAYE2_FINEDELAY", "IDDR", "GTHE2_COMMON", "FIFO18E1", "RAMS32", "SRL16E", "LDCE", "RAMB18E1", "GTPE2_COMMON", "ODELAYE2", "XADC", "ICAPE2", "MMCME2_ADV", "PHY_CONTROL", "GTPE2_CHANNEL", "BUFHCE", "LDPE", "CAPTUREE2", "OUT_FIFO", "BUFGCTRL", "PHASER_OUT_PHY", "PCIE_2_1", "ISERDESE2", "FDPE", "RAMB36E1", "FDCE", "IN_FIFO", "FDC", "FD"],
  "combinational_elements": ["OBUFTDS_DCIEN", "EFUSE_USR", "BUFR", "IBUFDS_DIFF_OUT", "ZHOLD_DELAY", "LUT1", "BUFIO", "GND", "IBUFDS", "STARTUPE2", "FRAME_ECCE2", "IBUFDS_INTERMDISABLE_INT", "KEEPER", "LUT2", "OBUFDS", "OBUFTDS", "USR_ACCESSE2", "PULLUP", "LUT6", "LUT4", "MUXCY", "DCIRESET", "OBUFT_DCIEN", "XORCY", "IBUF", "BSCANE2", "OR2L", "LUT3", "BUFMR", "PULLDOWN", "MUXF8", "BUFH", "OBUF", "BUFG", "DRP_AMS_ADC", "IBUF_IBUFDISABLE", "CARRY4", "IDELAYCTRL", "MUXF7", "BUFG_LB", "IBUFDS_IBUFDISABLE_INT", "OBUFT", "IBUFDS_GTE2", "VCC", "DRP_AMS_DAC", "IBUF_INTERMDISABLE", "LUT5", "PHASER_REF", "MUXCY_L", "IBUFG", "INV"],
  "other_elements": ["RAM32M"]
}