{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741550495201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741550495202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  9 22:01:25 2025 " "Processing started: Sun Mar  9 22:01:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741550495202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741550495202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off async_fifo -c async_fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off async_fifo -c async_fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741550495202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741550495576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741550495577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_fifo-ar " "Found design unit 1: async_fifo-ar" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741550507832 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741550507832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741550507832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_control-arch " "Found design unit 1: fifo_control-arch" {  } { { "fifo_control.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/fifo_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741550507833 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_control " "Found entity 1: fifo_control" {  } { { "fifo_control.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/fifo_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741550507833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741550507833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "async_fifo " "Elaborating entity \"async_fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741550507910 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_data_out async_fifo.vhd(26) " "VHDL Signal Declaration warning at async_fifo.vhd(26): used implicit default value for signal \"read_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741550507911 "|async_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wptr_sync async_fifo.vhd(32) " "VHDL Signal Declaration warning at async_fifo.vhd(32): used implicit default value for signal \"wptr_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741550507912 "|async_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rptr_sync async_fifo.vhd(33) " "VHDL Signal Declaration warning at async_fifo.vhd(33): used implicit default value for signal \"rptr_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741550507912 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wptr async_fifo.vhd(34) " "Verilog HDL or VHDL warning at async_fifo.vhd(34): object \"wptr\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741550507912 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rptr async_fifo.vhd(35) " "Verilog HDL or VHDL warning at async_fifo.vhd(35): object \"rptr\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741550507912 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waddr async_fifo.vhd(36) " "Verilog HDL or VHDL warning at async_fifo.vhd(36): object \"waddr\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741550507912 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "raddr async_fifo.vhd(37) " "Verilog HDL or VHDL warning at async_fifo.vhd(37): object \"raddr\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741550507912 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full async_fifo.vhd(38) " "Verilog HDL or VHDL warning at async_fifo.vhd(38): object \"full\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741550507912 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty async_fifo.vhd(39) " "Verilog HDL or VHDL warning at async_fifo.vhd(39): object \"empty\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741550507912 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_en async_fifo.vhd(40) " "Verilog HDL or VHDL warning at async_fifo.vhd(40): object \"w_en\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741550507912 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_en async_fifo.vhd(41) " "Verilog HDL or VHDL warning at async_fifo.vhd(41): object \"r_en\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741550507912 "|async_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_control fifo_control:write_control " "Elaborating entity \"fifo_control\" for hierarchy \"fifo_control:write_control\"" {  } { { "async_fifo.vhd" "write_control" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741550507933 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pointer fifo_control.vhd(14) " "VHDL Signal Declaration warning at fifo_control.vhd(14): used implicit default value for signal \"pointer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fifo_control.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/fifo_control.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741550507934 "|async_fifo|fifo_control:write_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_mem fifo_control.vhd(29) " "VHDL Process Statement warning at fifo_control.vhd(29): signal \"addr_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fifo_control.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/fifo_control.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1741550507934 "|async_fifo|fifo_control:write_control"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[0\] GND " "Pin \"read_data_out\[0\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741550508833 "|async_fifo|read_data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[1\] GND " "Pin \"read_data_out\[1\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741550508833 "|async_fifo|read_data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[2\] GND " "Pin \"read_data_out\[2\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741550508833 "|async_fifo|read_data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[3\] GND " "Pin \"read_data_out\[3\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741550508833 "|async_fifo|read_data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[4\] GND " "Pin \"read_data_out\[4\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741550508833 "|async_fifo|read_data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[5\] GND " "Pin \"read_data_out\[5\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741550508833 "|async_fifo|read_data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[6\] GND " "Pin \"read_data_out\[6\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741550508833 "|async_fifo|read_data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[7\] GND " "Pin \"read_data_out\[7\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741550508833 "|async_fifo|read_data_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741550508833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741550508986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741550509442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741550509442 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[0\] " "No output dependent on input pin \"write_data_in\[0\]\"" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741550509524 "|async_fifo|write_data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[1\] " "No output dependent on input pin \"write_data_in\[1\]\"" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741550509524 "|async_fifo|write_data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[2\] " "No output dependent on input pin \"write_data_in\[2\]\"" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741550509524 "|async_fifo|write_data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[3\] " "No output dependent on input pin \"write_data_in\[3\]\"" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741550509524 "|async_fifo|write_data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[4\] " "No output dependent on input pin \"write_data_in\[4\]\"" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741550509524 "|async_fifo|write_data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[5\] " "No output dependent on input pin \"write_data_in\[5\]\"" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741550509524 "|async_fifo|write_data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[6\] " "No output dependent on input pin \"write_data_in\[6\]\"" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741550509524 "|async_fifo|write_data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[7\] " "No output dependent on input pin \"write_data_in\[7\]\"" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1741550509524 "|async_fifo|write_data_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1741550509524 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741550509525 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741550509525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741550509525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741550509525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741550509535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  9 22:01:49 2025 " "Processing ended: Sun Mar  9 22:01:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741550509535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741550509535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741550509535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741550509535 ""}
