# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment2.srcs/sources_1/new/full_adder.vhd" \
"../../../../Assignment2.srcs/sources_1/new/half_adder.vhd" \
"../../../../Assignment2.srcs/sim_1/new/fulladder_tb.vhd" \

# Do not sort compile order
nosort
