{
	"author": ["Hongzhou Liu", "Amith Singhee", "Rob A. Rutenbar", "L. Richard Carley"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2002",
	"dblpkey": "conf/dac/LiuSRC02",
	"doi": "10.1145/513918.514030",
	"ee": "http://doi.acm.org/10.1145/513918.514030",
	"pages": "437-442",
	"publisher": "ACM",
	"stemmed": ["remembr", "of", "circuit", "past", "macromodel", "by", "data", "mine", "in", "larg", "analog", "design", "space"],
	"tag": ["data mining", "design", "megamodelling", "mining", "scalability"],
	"title": "Remembrance of circuits past: macromodeling by data mining in large analog design spaces",
	"type": "inproceedings",
	"year": 2002
}