$date
	Tue Apr 30 11:54:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sr_ff_TB $end
$var wire 1 ! q_n_out $end
$var wire 1 " q_out $end
$var reg 1 # clk_in $end
$var reg 1 $ r_in $end
$var reg 1 % s_in $end
$scope module sr_ff_inst $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 ( rst_n $end
$var wire 1 ) set $end
$var reg 1 * q $end
$var reg 1 + q_n $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
0)
z(
0'
0&
0%
0$
0#
x"
x!
$end
#1
1#
1&
#2
0#
0&
#3
1#
1&
#4
0#
0&
#5
1#
1&
#6
0#
0&
#7
1#
1&
#8
0#
0&
#9
1#
1&
#10
0*
0"
0#
0&
1$
1'
#11
1#
1&
#12
1+
1!
0#
0&
#13
1#
1&
#14
0#
0&
#15
1#
1&
#16
0#
0&
#17
1#
1&
#18
0#
0&
#19
1#
1&
#20
1*
1"
0#
0&
0$
0'
1%
1)
#21
1#
1&
#22
0+
0!
0#
0&
#23
1#
1&
#24
0#
0&
#25
1#
1&
#26
0#
0&
#27
1#
1&
#28
0#
0&
#29
1#
1&
#30
0#
0&
1$
1'
#31
1#
1&
#32
0#
0&
#33
1#
1&
#34
0#
0&
#35
1#
1&
#36
0#
0&
#37
1#
1&
#38
0#
0&
#39
1#
1&
#40
0#
0&
0$
0'
0%
0)
#41
1#
1&
#42
0#
0&
#43
1#
1&
#44
0#
0&
#45
1#
1&
#46
0#
0&
#47
1#
1&
#48
0#
0&
#49
1#
1&
#50
0#
0&
