// Seed: 5254696
module module_0 (
    input wire id_0
    , id_6,
    input wor id_1,
    input wire id_2,
    input uwire id_3,
    output supply1 id_4
);
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd38,
    parameter id_9 = 32'd23
) (
    output supply0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire _id_3,
    output wand id_4,
    input tri id_5,
    input wand id_6,
    input tri id_7,
    input tri1 id_8,
    input supply0 _id_9
);
  wire ["" : 1 'b0] id_11;
  if (1) assign id_4 = 1'd0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_8,
      id_4
  );
  wire [id_9 : id_3] id_12;
endmodule
