To implement the Verilog module as described, we'll create a design with 16 D flip-flops. Each flip-flop will store one bit of data and be controlled by the `byteena` signals to determine which bytes are updated during each clock cycle. The reset is synchronous and active-low.

Here's how you can implement this in Verilog:

```verilog
module TopModule (
  input wire clk,
  input wire resetn,
  input wire [1:0] byteena, // Controls which byte to update: byteena[1] for upper, byteena[0] for lower
  input wire [15:0] d,     // Data input
  output reg [15:0] q      // Data output
);

  reg [7:0] q_lower;       // Lower byte of the register
  reg [7:0] q_upper;       // Upper byte of the register

  always @(posedge clk or negedge resetn) begin
    if (!resetn) begin
      // Synchronous active-low reset
      q_lower <= 8'b0;
      q_upper <= 8'b0;
    end else begin
      // Update lower byte based on byteena[0]
      if (byteena[0]) begin
        q_lower <= d[7:0];
      end
      
      // Update upper byte based on byteena[1]
      if (byteena[1]) begin
        q_upper <= d[15:8];
      end
    end
  end

  always @(*) begin
    // Assign the combined bytes to the output register
    q = {q_upper, q_lower};
  end

endmodule
```

### Explanation:

- **Inputs and Outputs**: The module takes `clk`, `resetn`, `byteena`, and `d` as inputs. It outputs `q`.

- **Internal Registers**: Two internal registers, `q_lower` and `q_upper`, are used to store the lower and upper bytes of the output data.

- **Synchronous Reset**: The reset is handled synchronously with the clock's positive edge. When `resetn` is low, both `q_lower` and `q_upper` are cleared to zero.

- **Byte Enable Logic**:
  - If `byteena[0]` is high, update the lower byte (`q_lower`) with `d[7:0]`.
  - If `byteena[1]` is high, update the upper byte (`q_upper`) with `d[15:8]`.

- **Output Assignment**: The combined value of `q_upper` and `q_lower` forms the output `q`.

This design ensures that only specified bytes are updated per clock cycle based on the `byteena` signals while maintaining a synchronous reset behavior.