{"vcs1":{"timestamp_begin":1739348473.524023646, "rt":0.26, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1739348473.863987787, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739348474.178840631, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739348473.299430267}
{"VCS_COMP_START_TIME": 1739348473.299430267}
{"VCS_COMP_END_TIME": 1739348474.390842800}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265448}}
{"vcselab": {"peak_mem": 150356}}
