library ieee;
use ieee.std_logic_1164.all;

entity testbench is
end testbench;

architecture test of testbench is

component subtratsimples is
generic(n: integer := 4);
	port(a,b: in std_logic_vector(n-1 downto 0);
		  m: in std_logic;
		  cout: out std_logic;
		  s: out std_logic_vector(n-1 downto 0));
end component;

signal a,b,s: std_logic_vector(3 downto 0);
signal cin, cout: std_logic;

begin

x: subtratsimples port map(a, b, cin, cout, s);

a <= "0010",
	  "1111" after 20 ns,
	  "0000" after 40 ns,
	  "1000" after 60 ns,
	  "0001" after 80 ns,
	  "0000" after 120 ns;
	  
b <= "0011",
	  "0000" after 20 ns,
	  "1100" after 40 ns,
	  "0001" after 60 ns,
	  "0111" after 80 ns,
	  "0000" after 120 ns;

cin <= '1',
		 '1' after 20 ns,
	    '1' after 40 ns,
	    '1' after 60 ns,
	    '1' after 80 ns,
	    '1' after 120 ns;
	  
end test;
