--------------- Build Started: 11/29/2021 18:58:23 Project: LAB5, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\SWAPNIL\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\SWAPNIL\Documents\PSoC Creator\Workspace03\LAB5.cydsn\LAB5.cyprj" -d CY8C5868AXI-LP035 -s "C:\Users\SWAPNIL\Documents\PSoC Creator\Workspace03\LAB5.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 31% done. (App=cydsfit)
--------------- Build Canceled: 11/29/2021 18:58:30 ---------------
