---
title: "Design Efficient AI SoC with Architecture and Circuit Innovations"

event: CALAS Regular Meetings

location: LT6, Yeung Kin Man Academic Building
address:
  street: 83 Tat Chee Avenue
  city: Kowloon
  region: Hong Kong
  postcode: '999077'
  country: China

summary: |
  **Speaker**: Dr. Tianyu Jia, Assistant Professor, Peking University<br>
  **Time**: November 24 2025 (Mon) at 10:00 HKT


# Talk start and end times.
#   End time can optionally be hidden by prefixing the line with `#`.
date: '2025-11-24T10:00:00Z'
date_end: '2025-11-24T11:00:00Z'
all_day: false

# Schedule page publish date (NOT talk date).
publishDate: '2025-11-23T00:00:00Z'

authors: []
tags: []

# Is this a featured talk? (true/false)
featured: false
reading_time: false
share: false
profile: false

url_code: ''
url_pdf: ''
url_slides: ''
url_video: ''

# Markdown Slides (optional).
#   Associate this talk with Markdown slides.
#   Simply enter your slide deck's filename without extension.
#   E.g. `slides = "example-slides"` references `content/slides/example-slides.md`.
#   Otherwise, set `slides = ""`.
slides:

# Projects (optional).
#   Associate this post with one or more of your projects.
#   Simply enter your project's folder or file name without extension.
#   E.g. `projects = ["internal-project"]` references `content/project/deep-learning/index.md`.
#   Otherwise, set `projects = []`.
projects:
---
## Speaker
Dr. Tianyu Jia <br>
Assistant Professor and Boya Young Fellow, School of Integrated Circuits, Peking University, China

## Time
November 24 2025 (Sun) at 10:00 â€“ 11:00 am HKT

## Venue
LT6, Yeung Kin Man Academic Building

## Abstract
<div style="text-align: justify">
The rapid advancement of AI demands highly efficient system-on-chip (SoC) solutions to meet the computational and energy constraints of modern applications. This talk will introduce a few architecture and circuit-level innovations that enable the design of high-performance, energy-efficient AI SoCs, especially for large language models (LLMs). At architecture-level, cutting-edge accelerators will be introduced for generative Diffusion and multimodal LLMs leveraging efficient compute-in-memory (CIM) or processing-in-memory (PIM) techniques. At circuit-level, we explore novel circuit design approaches, including fine-grained SoC power management solutions for edge SoC and AI processor. By combining architectural enhancements with circuit-level optimizations, designers can achieve significant improvements in performance-per-watt, making AI acceleration feasible for edge devices, data centers, and beyond.
</div>

## Biography
<div style="text-align: justify">
Tianyu Jia is currently an Assistant Professor and Boya Young Fellow at the School of Integrated Circuits, Peking University, China. He was a Postdoctoral Fellow at Harvard University and an Assistant Research Professor at ECE department, Carnegie Mellon University at USA. His research interests include domain-specific architecture, compute-in-memory accelerator, and heterogeneous SoC design. Dr. Jia has published more than 80 papers at top-tiered IC conferences and journals including ISSCC, VLSI, DAC and JSSC. He received the Ph.D. degree in computer engineering from Northwestern University, USA.
</div>