{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610792445096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610792445106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 16 13:20:44 2021 " "Processing started: Sat Jan 16 13:20:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610792445106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1610792445106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i2c_top -c i2c_top " "Command: quartus_sta i2c_top -c i2c_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1610792445106 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1610792445438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1610792446428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610792446490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610792446490 ""}
{ "Info" "ISTA_SDC_FOUND" "i2c.sdc " "Reading SDC File: 'i2c.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1610792446724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 1 clk port " "Ignored filter at i2c.sdc(1): clk could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock i2c.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at i2c.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clk -period 5000.000 -waveform \{0 2500\} \[get_ports \{clk\}\] " "create_clock -name clk -period 5000.000 -waveform \{0 2500\} \[get_ports \{clk\}\]" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610792446728 ""}  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1610792446728 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 6 data\[0\] port " "Ignored filter at i2c.sdc(6): data\[0\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 6 data\[1\] port " "Ignored filter at i2c.sdc(6): data\[1\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 6 data\[2\] port " "Ignored filter at i2c.sdc(6): data\[2\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 6 data\[3\] port " "Ignored filter at i2c.sdc(6): data\[3\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 6 data\[4\] port " "Ignored filter at i2c.sdc(6): data\[4\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 6 data\[5\] port " "Ignored filter at i2c.sdc(6): data\[5\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 6 data\[6\] port " "Ignored filter at i2c.sdc(6): data\[6\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 6 data\[7\] port " "Ignored filter at i2c.sdc(6): data\[7\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 6 en\[0\] port " "Ignored filter at i2c.sdc(6): en\[0\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 6 en\[1\] port " "Ignored filter at i2c.sdc(6): en\[1\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 6 sda port " "Ignored filter at i2c.sdc(6): sda could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay i2c.sdc 6 Argument <targets> is an empty collection " "Ignored set_input_delay at i2c.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ virt_clk_in \} -min 0 \[get_ports \{data\[0\] data\[1\] data\[2\] data\[3\] data\[4\] data\[5\] data\[6\] data\[7\] en\[0\] en\[1\] sda\}\] " "set_input_delay -clock \{ virt_clk_in \} -min 0 \[get_ports \{data\[0\] data\[1\] data\[2\] data\[3\] data\[4\] data\[5\] data\[6\] data\[7\] en\[0\] en\[1\] sda\}\]" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610792446728 ""}  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay i2c.sdc 7 Argument <targets> is an empty collection " "Ignored set_input_delay at i2c.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{ virt_clk_in \} -max 1 \[get_ports \{data\[0\] data\[1\] data\[2\] data\[3\] data\[4\] data\[5\] data\[6\] data\[7\] en\[0\] en\[1\] sda\}\] " "set_input_delay -clock \{ virt_clk_in \} -max 1 \[get_ports \{data\[0\] data\[1\] data\[2\] data\[3\] data\[4\] data\[5\] data\[6\] data\[7\] en\[0\] en\[1\] sda\}\]" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610792446728 ""}  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 out_i2c\[0\] port " "Ignored filter at i2c.sdc(8): out_i2c\[0\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 out_i2c\[1\] port " "Ignored filter at i2c.sdc(8): out_i2c\[1\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 out_i2c\[2\] port " "Ignored filter at i2c.sdc(8): out_i2c\[2\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 out_i2c\[3\] port " "Ignored filter at i2c.sdc(8): out_i2c\[3\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 out_i2c\[4\] port " "Ignored filter at i2c.sdc(8): out_i2c\[4\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 out_i2c\[5\] port " "Ignored filter at i2c.sdc(8): out_i2c\[5\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 out_i2c\[6\] port " "Ignored filter at i2c.sdc(8): out_i2c\[6\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 out_i2c\[7\] port " "Ignored filter at i2c.sdc(8): out_i2c\[7\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 sclk port " "Ignored filter at i2c.sdc(8): sclk could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 sda port " "Ignored filter at i2c.sdc(8): sda could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[0\] port " "Ignored filter at i2c.sdc(8): st\[0\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[10\] port " "Ignored filter at i2c.sdc(8): st\[10\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[11\] port " "Ignored filter at i2c.sdc(8): st\[11\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[12\] port " "Ignored filter at i2c.sdc(8): st\[12\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[13\] port " "Ignored filter at i2c.sdc(8): st\[13\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[14\] port " "Ignored filter at i2c.sdc(8): st\[14\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[15\] port " "Ignored filter at i2c.sdc(8): st\[15\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[16\] port " "Ignored filter at i2c.sdc(8): st\[16\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[17\] port " "Ignored filter at i2c.sdc(8): st\[17\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[18\] port " "Ignored filter at i2c.sdc(8): st\[18\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[19\] port " "Ignored filter at i2c.sdc(8): st\[19\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[1\] port " "Ignored filter at i2c.sdc(8): st\[1\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[20\] port " "Ignored filter at i2c.sdc(8): st\[20\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[21\] port " "Ignored filter at i2c.sdc(8): st\[21\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[22\] port " "Ignored filter at i2c.sdc(8): st\[22\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[23\] port " "Ignored filter at i2c.sdc(8): st\[23\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[24\] port " "Ignored filter at i2c.sdc(8): st\[24\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[25\] port " "Ignored filter at i2c.sdc(8): st\[25\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[26\] port " "Ignored filter at i2c.sdc(8): st\[26\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[27\] port " "Ignored filter at i2c.sdc(8): st\[27\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[28\] port " "Ignored filter at i2c.sdc(8): st\[28\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[29\] port " "Ignored filter at i2c.sdc(8): st\[29\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[2\] port " "Ignored filter at i2c.sdc(8): st\[2\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[30\] port " "Ignored filter at i2c.sdc(8): st\[30\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[31\] port " "Ignored filter at i2c.sdc(8): st\[31\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[3\] port " "Ignored filter at i2c.sdc(8): st\[3\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[4\] port " "Ignored filter at i2c.sdc(8): st\[4\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[5\] port " "Ignored filter at i2c.sdc(8): st\[5\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[6\] port " "Ignored filter at i2c.sdc(8): st\[6\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[7\] port " "Ignored filter at i2c.sdc(8): st\[7\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[8\] port " "Ignored filter at i2c.sdc(8): st\[8\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 8 st\[9\] port " "Ignored filter at i2c.sdc(8): st\[9\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay i2c.sdc 8 Argument <targets> is an empty collection " "Ignored set_output_delay at i2c.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ virt_clk_out \} -min 0 \[get_ports \{out_i2c\[0\] out_i2c\[1\] out_i2c\[2\] out_i2c\[3\] out_i2c\[4\] out_i2c\[5\] out_i2c\[6\] out_i2c\[7\] sclk st\[0\] st\[1\] st\[2\] st\[3\] st\[4\] st\[5\] st\[6\] st\[7\] st\[8\] st\[9\] st\[10\] st\[11\] st\[12\] st\[13\] st\[14\] st\[15\] st\[16\] st\[17\] st\[18\] st\[19\] st\[20\] st\[21\] st\[22\] st\[23\] st\[24\] st\[25\] st\[26\] st\[27\] st\[28\] st\[29\] st\[30\] st\[31\] sda\}\] " "set_output_delay -clock \{ virt_clk_out \} -min 0 \[get_ports \{out_i2c\[0\] out_i2c\[1\] out_i2c\[2\] out_i2c\[3\] out_i2c\[4\] out_i2c\[5\] out_i2c\[6\] out_i2c\[7\] sclk st\[0\] st\[1\] st\[2\] st\[3\] st\[4\] st\[5\] st\[6\] st\[7\] st\[8\] st\[9\] st\[10\] st\[11\] st\[12\] st\[13\] st\[14\] st\[15\] st\[16\] st\[17\] st\[18\] st\[19\] st\[20\] st\[21\] st\[22\] st\[23\] st\[24\] st\[25\] st\[26\] st\[27\] st\[28\] st\[29\] st\[30\] st\[31\] sda\}\]" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610792446744 ""}  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 out_i2c\[0\] port " "Ignored filter at i2c.sdc(9): out_i2c\[0\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 out_i2c\[1\] port " "Ignored filter at i2c.sdc(9): out_i2c\[1\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 out_i2c\[2\] port " "Ignored filter at i2c.sdc(9): out_i2c\[2\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 out_i2c\[3\] port " "Ignored filter at i2c.sdc(9): out_i2c\[3\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 out_i2c\[4\] port " "Ignored filter at i2c.sdc(9): out_i2c\[4\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 out_i2c\[5\] port " "Ignored filter at i2c.sdc(9): out_i2c\[5\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 out_i2c\[6\] port " "Ignored filter at i2c.sdc(9): out_i2c\[6\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 out_i2c\[7\] port " "Ignored filter at i2c.sdc(9): out_i2c\[7\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 sclk port " "Ignored filter at i2c.sdc(9): sclk could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 sda port " "Ignored filter at i2c.sdc(9): sda could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[0\] port " "Ignored filter at i2c.sdc(9): st\[0\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[10\] port " "Ignored filter at i2c.sdc(9): st\[10\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[11\] port " "Ignored filter at i2c.sdc(9): st\[11\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[12\] port " "Ignored filter at i2c.sdc(9): st\[12\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[13\] port " "Ignored filter at i2c.sdc(9): st\[13\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[14\] port " "Ignored filter at i2c.sdc(9): st\[14\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[15\] port " "Ignored filter at i2c.sdc(9): st\[15\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[16\] port " "Ignored filter at i2c.sdc(9): st\[16\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[17\] port " "Ignored filter at i2c.sdc(9): st\[17\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[18\] port " "Ignored filter at i2c.sdc(9): st\[18\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[19\] port " "Ignored filter at i2c.sdc(9): st\[19\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[1\] port " "Ignored filter at i2c.sdc(9): st\[1\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[20\] port " "Ignored filter at i2c.sdc(9): st\[20\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[21\] port " "Ignored filter at i2c.sdc(9): st\[21\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[22\] port " "Ignored filter at i2c.sdc(9): st\[22\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[23\] port " "Ignored filter at i2c.sdc(9): st\[23\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[24\] port " "Ignored filter at i2c.sdc(9): st\[24\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[25\] port " "Ignored filter at i2c.sdc(9): st\[25\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[26\] port " "Ignored filter at i2c.sdc(9): st\[26\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[27\] port " "Ignored filter at i2c.sdc(9): st\[27\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[28\] port " "Ignored filter at i2c.sdc(9): st\[28\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[29\] port " "Ignored filter at i2c.sdc(9): st\[29\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[2\] port " "Ignored filter at i2c.sdc(9): st\[2\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[30\] port " "Ignored filter at i2c.sdc(9): st\[30\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[31\] port " "Ignored filter at i2c.sdc(9): st\[31\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[3\] port " "Ignored filter at i2c.sdc(9): st\[3\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[4\] port " "Ignored filter at i2c.sdc(9): st\[4\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[5\] port " "Ignored filter at i2c.sdc(9): st\[5\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[6\] port " "Ignored filter at i2c.sdc(9): st\[6\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[7\] port " "Ignored filter at i2c.sdc(9): st\[7\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[8\] port " "Ignored filter at i2c.sdc(9): st\[8\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "i2c.sdc 9 st\[9\] port " "Ignored filter at i2c.sdc(9): st\[9\] could not be matched with a port" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay i2c.sdc 9 Argument <targets> is an empty collection " "Ignored set_output_delay at i2c.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ virt_clk_out \} -max 1 \[get_ports \{out_i2c\[0\] out_i2c\[1\] out_i2c\[2\] out_i2c\[3\] out_i2c\[4\] out_i2c\[5\] out_i2c\[6\] out_i2c\[7\] sclk sda st\[0\] st\[1\] st\[2\] st\[3\] st\[4\] st\[5\] st\[6\] st\[7\] st\[8\] st\[9\] st\[10\] st\[11\] st\[12\] st\[13\] st\[14\] st\[15\] st\[16\] st\[17\] st\[18\] st\[19\] st\[20\] st\[21\] st\[22\] st\[23\] st\[24\] st\[25\] st\[26\] st\[27\] st\[28\] st\[29\] st\[30\] st\[31\]\}\] " "set_output_delay -clock \{ virt_clk_out \} -max 1 \[get_ports \{out_i2c\[0\] out_i2c\[1\] out_i2c\[2\] out_i2c\[3\] out_i2c\[4\] out_i2c\[5\] out_i2c\[6\] out_i2c\[7\] sclk sda st\[0\] st\[1\] st\[2\] st\[3\] st\[4\] st\[5\] st\[6\] st\[7\] st\[8\] st\[9\] st\[10\] st\[11\] st\[12\] st\[13\] st\[14\] st\[15\] st\[16\] st\[17\] st\[18\] st\[19\] st\[20\] st\[21\] st\[22\] st\[23\] st\[24\] st\[25\] st\[26\] st\[27\] st\[28\] st\[29\] st\[30\] st\[31\]\}\]" {  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1610792446760 ""}  } { { "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" "" { Text "C:/Projects/FPGA/SystemVerilog/GHRelease/FpgaProjects/i2c/i2c.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1610792446760 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1610792446760 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1610792446760 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "osc " "Node: osc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[0\] osc " "Register counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[0\] is being clocked by osc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610792446760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610792446760 "|i2c_top|osc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[3\] " "Node: counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_1602:lcd_1602_inst\|i2c:i2c_inst\|nb\[0\] counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[3\] " "Register lcd_1602:lcd_1602_inst\|i2c:i2c_inst\|nb\[0\] is being clocked by counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610792446760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610792446760 "|i2c_top|counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_aph:auto_generated|counter_reg_bit[3]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1610792446760 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1610792446760 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610792446760 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk_in " "Virtual clock virt_clk_in is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1610792446760 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk_out " "Virtual clock virt_clk_out is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1610792446760 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1610792446760 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1610792446775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792446775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792446791 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792446791 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792446806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792446806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792446806 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1610792446844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1610792446875 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1610792447426 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1610792447548 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1610792447548 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "osc " "Node: osc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[0\] osc " "Register counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[0\] is being clocked by osc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610792447548 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610792447548 "|i2c_top|osc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[3\] " "Node: counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_1602:lcd_1602_inst\|i2c:i2c_inst\|nb\[0\] counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[3\] " "Register lcd_1602:lcd_1602_inst\|i2c:i2c_inst\|nb\[0\] is being clocked by counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610792447548 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610792447548 "|i2c_top|counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_aph:auto_generated|counter_reg_bit[3]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1610792447548 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1610792447564 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610792447564 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk_in " "Virtual clock virt_clk_in is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1610792447564 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk_out " "Virtual clock virt_clk_out is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1610792447564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792447564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792447564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792447564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792447579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792447595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792447595 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1610792447611 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1610792447749 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1610792447749 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "osc " "Node: osc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[0\] osc " "Register counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[0\] is being clocked by osc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610792447749 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610792447749 "|i2c_top|osc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[3\] " "Node: counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_1602:lcd_1602_inst\|i2c:i2c_inst\|nb\[0\] counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[3\] " "Register lcd_1602:lcd_1602_inst\|i2c:i2c_inst\|nb\[0\] is being clocked by counter:counter_inst\|lpm_counter:LPM_COUNTER_component\|cntr_aph:auto_generated\|counter_reg_bit\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1610792447749 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1610792447749 "|i2c_top|counter:counter_inst|lpm_counter:LPM_COUNTER_component|cntr_aph:auto_generated|counter_reg_bit[3]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1610792447749 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1610792447749 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610792447749 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk_in " "Virtual clock virt_clk_in is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1610792447749 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk_out " "Virtual clock virt_clk_out is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1610792447749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792447764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792447764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792447764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792447764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610792447780 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610792448112 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610792448112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 125 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610792448165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 16 13:20:48 2021 " "Processing ended: Sat Jan 16 13:20:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610792448165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610792448165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610792448165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1610792448165 ""}
