# do DFF1.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:13 on Apr 03,2021
# vlog -work work DFF1.vo 
# -- Compiling module DFF1
# -- Compiling module hard_block
# 
# Top level modules:
# 	DFF1
# End time: 17:45:13 on Apr 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:45:13 on Apr 03,2021
# vlog -work work DFF1.vwf.vt 
# -- Compiling module DFF1_vlg_vec_tst
# 
# Top level modules:
# 	DFF1_vlg_vec_tst
# End time: 17:45:13 on Apr 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.DFF1_vlg_vec_tst 
# Start time: 17:45:14 on Apr 03,2021
# Loading work.DFF1_vlg_vec_tst
# Loading work.DFF1
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from DFF1_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from DFF1_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /DFF1_vlg_vec_tst File: DFF1.vwf.vt
# after#24
# ** Note: $finish    : DFF1.vwf.vt(47)
#    Time: 100 us  Iteration: 0  Instance: /DFF1_vlg_vec_tst
# End time: 17:45:16 on Apr 03,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
