# CSE331_FinalProject
In this project you will design an improved version of the single cycle processor  using structural Verilog on Altera Quartus II.Your design will support all core instructions of MIPS
