INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/KJS/VIVADO_WS/fpga_projects/cm_projects/changmin_pro_1/changmin_pro_1.srcs/sources_1/new/led_shifting.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shifting
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/KJS/VIVADO_WS/fpga_projects/cm_projects/changmin_pro_1/changmin_pro_1.srcs/sources_1/new/led_shifting.sv:16]
