#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Feb 23 18:59:20 2018
# Process ID: 6662
# Current directory: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.runs/design_1_microblaze_0_0_synth_1
# Command line: vivado -log design_1_microblaze_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_0.tcl
# Log file: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.runs/design_1_microblaze_0_0_synth_1/design_1_microblaze_0_0.vds
# Journal file: /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.runs/design_1_microblaze_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_microblaze_0_0.tcl -notrace
Command: synth_design -top design_1_microblaze_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6714 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1245.828 ; gain = 83.000 ; free physical = 2590 ; free virtual = 8861
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.srcs/sources_1/bd/design_1/ipshared/4f30/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:804]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (52#1) [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1023]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1022]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1021]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1020]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1019]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1018]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1017]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1016]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1015]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1014]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1013]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1012]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1011]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1010]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1009]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1008]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1007]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1006]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1005]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1004]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1003]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1002]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1001]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[1000]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[999]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[998]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[997]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[996]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[995]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[994]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[993]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[992]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[991]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[990]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[989]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[988]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[987]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[986]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[985]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[984]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[983]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[982]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[981]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[980]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[979]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[978]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[977]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[976]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[975]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[974]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[973]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[972]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[971]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[970]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[969]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[968]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[967]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[966]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[965]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[964]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[963]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[962]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[961]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[960]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[959]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[958]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[957]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[956]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[955]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[954]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[953]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[952]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[951]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[950]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[949]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[948]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[947]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[946]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[945]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[944]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[943]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[942]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[941]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[940]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[939]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[938]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Static[937]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1526.098 ; gain = 363.270 ; free physical = 2492 ; free virtual = 8764
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1526.098 ; gain = 363.270 ; free physical = 2491 ; free virtual = 8763
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 455 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_microblaze_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_microblaze_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 356 instances were transformed.
  FD => FDRE: 32 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 8 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 84 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 97 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1821.125 ; gain = 0.004 ; free physical = 2014 ; free virtual = 8287
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:01:09 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2080 ; free virtual = 8352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:01:09 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2080 ; free virtual = 8352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:09 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2080 ; free virtual = 8352
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sign_Extend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2139 ; free virtual = 8412
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 184   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 212   
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PreFetch_Buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 79    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 41    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Result_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module MSR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Byte_Doublet_Handle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Area 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Logic_Oper_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Logic_Oper_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Result_Sel_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Result_Sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Write_FPU_result_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/mem_access_failed_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.take_Intr_2nd_Phase_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_CLK_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.watchpoint_brk_hold_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/take_intr_Done_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[4]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[3]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[2]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[1]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/trace_reg_addr_i_reg[0]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_instruction_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2983]' (FDR) to 'U0/LOCKSTEP_Out_reg[2891]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2982]' (FDR) to 'U0/LOCKSTEP_Out_reg[2890]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2981]' (FDR) to 'U0/LOCKSTEP_Out_reg[2889]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2980]' (FDR) to 'U0/LOCKSTEP_Out_reg[2888]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2979]' (FDR) to 'U0/LOCKSTEP_Out_reg[2887]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[632]' (FDR) to 'U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[30]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Unsigned_Op_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[26]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[15]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[14]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[13]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[12]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[11]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[10]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[9]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[8]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[7]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[6]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[5]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[4]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[3]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[2]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[1]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]'
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.take_Intr_2nd_Phase_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/wdc_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/pvr_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/mul_second_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/bs_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/wic_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/mul_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/take_intr_Done_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_Div_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/write_FSR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_taken_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/mem_access_failed_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[15].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[14].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[13].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[12].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[11].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[10].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[9].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[8].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[7].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[6].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[5].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[4].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[3].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[1].sync_bit/Single_Synchronize.use_async_reset.sync_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[36]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[37]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[38]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[39]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[40]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[41]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[42]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[43]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[44]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[45]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[46]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[47]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[48]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[49]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[50]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[51]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[52]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[53]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[54]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[55]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[56]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[57]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[58]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[59]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[60]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[61]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[62]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[63]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[64]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[65]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[66]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[67]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[100]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[101]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[102]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[103]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[104]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[105]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[106]) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3227]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3226]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[722]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[717]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[713]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[712]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[708]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[705]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[630]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[628]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 1957 ; free virtual = 8231
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:25 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2675 ; free virtual = 8950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:27 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2660 ; free virtual = 8934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2659 ; free virtual = 8934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:28 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2659 ; free virtual = 8934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:28 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2659 ; free virtual = 8934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2659 ; free virtual = 8933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2659 ; free virtual = 8933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2659 ; free virtual = 8933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2659 ; free virtual = 8933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     6|
|2     |LUT2     |    49|
|3     |LUT3     |    94|
|4     |LUT4     |   223|
|5     |LUT5     |   105|
|6     |LUT6     |   235|
|7     |LUT6_2   |    84|
|8     |MULT_AND |     2|
|9     |MUXCY_L  |    95|
|10    |MUXF7    |    32|
|11    |RAM32X1D |    64|
|12    |SRL16E   |    78|
|13    |SRLC16E  |     8|
|14    |XORCY    |    67|
|15    |FD       |    32|
|16    |FDCE     |   142|
|17    |FDE      |    64|
|18    |FDR      |     1|
|19    |FDRE     |   903|
|20    |FDS      |     3|
|21    |FDSE     |    35|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+----------------------------------------+------+
|      |Instance                                                                         |Module                                  |Cells |
+------+---------------------------------------------------------------------------------+----------------------------------------+------+
|1     |top                                                                              |                                        |  2322|
|2     |  U0                                                                             |MicroBlaze                              |  2322|
|3     |    MicroBlaze_Core_I                                                            |MicroBlaze_Core                         |  1964|
|4     |      \Area.Core                                                                 |MicroBlaze_Area                         |  1956|
|5     |        Byte_Doublet_Handle_I                                                    |Byte_Doublet_Handle                     |     5|
|6     |          BYTE_0_1_I                                                             |MB_LUT6_2__parameterized8               |     1|
|7     |          BYTE_2_3_I                                                             |MB_LUT6_2__parameterized10              |     1|
|8     |          LOW_ADDR_OUT_LUT6                                                      |MB_LUT6_2__parameterized12              |     1|
|9     |          byte_selects_i_INST                                                    |MB_LUT6_2__parameterized6               |     1|
|10    |          low_addr_i_INST                                                        |MB_LUT6_2__parameterized4               |     1|
|11    |        Data_Flow_I                                                              |Data_Flow                               |   794|
|12    |          ALU_I                                                                  |ALU                                     |   101|
|13    |            \No_Carry_Decoding.CarryIn_MUXCY                                     |MB_MUXCY_847                            |     1|
|14    |            \No_Carry_Decoding.alu_carry_select_LUT                              |MB_LUT3__parameterized7                 |     1|
|15    |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2                 |     6|
|16    |              \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4__parameterized13                |     1|
|17    |              \Last_Bit.I_ALU_LUT_V5                                             |MB_LUT6                                 |     1|
|18    |              \Last_Bit.MULT_AND_I                                               |MB_MULT_AND_939                         |     1|
|19    |              \Last_Bit.MUXCY_XOR_I                                              |MB_MUXCY_XORCY_940                      |     2|
|20    |              \Last_Bit.Pre_MUXCY_I                                              |MB_MUXCY_941                            |     1|
|21    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                                 |     3|
|22    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_937           |     1|
|23    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_938                      |     2|
|24    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_848                             |     3|
|25    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_935           |     1|
|26    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_936                      |     2|
|27    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_849                             |     3|
|28    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_933           |     1|
|29    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_934                      |     2|
|30    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_850                             |     3|
|31    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_931           |     1|
|32    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_932                      |     2|
|33    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_851                             |     3|
|34    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_929           |     1|
|35    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_930                      |     2|
|36    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_852                             |     3|
|37    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_927           |     1|
|38    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_928                      |     2|
|39    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_853                             |     3|
|40    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_925           |     1|
|41    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_926                      |     2|
|42    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_854                             |     3|
|43    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_923           |     1|
|44    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_924                      |     2|
|45    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_855                             |     3|
|46    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_921           |     1|
|47    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_922                      |     2|
|48    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_856                             |     3|
|49    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_919           |     1|
|50    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_920                      |     2|
|51    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_857                             |     3|
|52    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_917           |     1|
|53    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_918                      |     2|
|54    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_858                             |     3|
|55    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_915           |     1|
|56    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_916                      |     2|
|57    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_859                             |     3|
|58    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_913           |     1|
|59    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_914                      |     2|
|60    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_860                             |     3|
|61    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_911           |     1|
|62    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_912                      |     2|
|63    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_861                             |     3|
|64    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_909           |     1|
|65    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_910                      |     2|
|66    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_862                             |     3|
|67    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_907           |     1|
|68    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_908                      |     2|
|69    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_863                             |     3|
|70    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_905           |     1|
|71    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_906                      |     2|
|72    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_864                             |     3|
|73    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_903           |     1|
|74    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_904                      |     2|
|75    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_865                             |     3|
|76    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_901           |     1|
|77    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_902                      |     2|
|78    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_866                             |     3|
|79    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_899           |     1|
|80    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_900                      |     2|
|81    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_867                             |     3|
|82    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_897           |     1|
|83    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_898                      |     2|
|84    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_868                             |     3|
|85    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_895           |     1|
|86    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_896                      |     2|
|87    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_869                             |     3|
|88    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_893           |     1|
|89    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_894                      |     2|
|90    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_870                             |     3|
|91    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_891           |     1|
|92    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_892                      |     2|
|93    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_871                             |     3|
|94    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_889           |     1|
|95    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_890                      |     2|
|96    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_872                             |     3|
|97    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_887           |     1|
|98    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_888                      |     2|
|99    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_873                             |     3|
|100   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_885           |     1|
|101   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_886                      |     2|
|102   |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_874                             |     3|
|103   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_883           |     1|
|104   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_884                      |     2|
|105   |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_875                             |     3|
|106   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_881           |     1|
|107   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_882                      |     2|
|108   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_876                             |     3|
|109   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2_879           |     1|
|110   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_880                      |     2|
|111   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_877                             |     3|
|112   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2__parameterized2               |     1|
|113   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_878                      |     2|
|114   |          MSR_Reg_I                                                              |MSR_Reg                                 |     7|
|115   |            \MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                        |MSR_Reg_Bit                             |     2|
|116   |              MSR_I                                                              |MB_FDRSE_846                            |     2|
|117   |            \MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                        |MSR_Reg_Bit_842                         |     3|
|118   |              MSR_I                                                              |MB_FDRSE_845                            |     3|
|119   |            \MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                        |MSR_Reg_Bit_843                         |     2|
|120   |              MSR_I                                                              |MB_FDRSE_844                            |     2|
|121   |          Operand_Select_I                                                       |Operand_Select                          |   180|
|122   |            \OpSelect_Bits[0].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized12     |     7|
|123   |              \Both_PC_and_MSR.Op1_LUT6                                          |MB_LUT6_2_838                           |     1|
|124   |              Op1_DFF                                                            |MB_FDRE_839                             |     4|
|125   |              Op1_Reg_DFF                                                        |MB_FDRE_840                             |     1|
|126   |              Op2_DFF                                                            |MB_FDE_841                              |     1|
|127   |            \OpSelect_Bits[10].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized10     |     5|
|128   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_834                           |     1|
|129   |              Op1_DFF                                                            |MB_FDRE_835                             |     2|
|130   |              Op1_Reg_DFF                                                        |MB_FDRE_836                             |     1|
|131   |              Op2_DFF                                                            |MB_FDE_837                              |     1|
|132   |            \OpSelect_Bits[11].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized10_690 |     5|
|133   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_830                           |     1|
|134   |              Op1_DFF                                                            |MB_FDRE_831                             |     2|
|135   |              Op1_Reg_DFF                                                        |MB_FDRE_832                             |     1|
|136   |              Op2_DFF                                                            |MB_FDE_833                              |     1|
|137   |            \OpSelect_Bits[12].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized10_691 |     5|
|138   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_826                           |     1|
|139   |              Op1_DFF                                                            |MB_FDRE_827                             |     2|
|140   |              Op1_Reg_DFF                                                        |MB_FDRE_828                             |     1|
|141   |              Op2_DFF                                                            |MB_FDE_829                              |     1|
|142   |            \OpSelect_Bits[13].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized10_692 |     5|
|143   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_822                           |     1|
|144   |              Op1_DFF                                                            |MB_FDRE_823                             |     2|
|145   |              Op1_Reg_DFF                                                        |MB_FDRE_824                             |     1|
|146   |              Op2_DFF                                                            |MB_FDE_825                              |     1|
|147   |            \OpSelect_Bits[14].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized10_693 |     5|
|148   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_818                           |     1|
|149   |              Op1_DFF                                                            |MB_FDRE_819                             |     2|
|150   |              Op1_Reg_DFF                                                        |MB_FDRE_820                             |     1|
|151   |              Op2_DFF                                                            |MB_FDE_821                              |     1|
|152   |            \OpSelect_Bits[15].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized10_694 |     5|
|153   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_814                           |     1|
|154   |              Op1_DFF                                                            |MB_FDRE_815                             |     2|
|155   |              Op1_Reg_DFF                                                        |MB_FDRE_816                             |     1|
|156   |              Op2_DFF                                                            |MB_FDE_817                              |     1|
|157   |            \OpSelect_Bits[16].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized8      |     6|
|158   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_810                           |     1|
|159   |              Op1_DFF                                                            |MB_FDRE_811                             |     3|
|160   |              Op1_Reg_DFF                                                        |MB_FDRE_812                             |     1|
|161   |              Op2_DFF                                                            |MB_FDE_813                              |     1|
|162   |            \OpSelect_Bits[17].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized8_695  |     5|
|163   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_806                           |     1|
|164   |              Op1_DFF                                                            |MB_FDRE_807                             |     2|
|165   |              Op1_Reg_DFF                                                        |MB_FDRE_808                             |     1|
|166   |              Op2_DFF                                                            |MB_FDE_809                              |     1|
|167   |            \OpSelect_Bits[18].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized8_696  |     5|
|168   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_802                           |     1|
|169   |              Op1_DFF                                                            |MB_FDRE_803                             |     2|
|170   |              Op1_Reg_DFF                                                        |MB_FDRE_804                             |     1|
|171   |              Op2_DFF                                                            |MB_FDE_805                              |     1|
|172   |            \OpSelect_Bits[19].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized8_697  |     5|
|173   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_798                           |     1|
|174   |              Op1_DFF                                                            |MB_FDRE_799                             |     2|
|175   |              Op1_Reg_DFF                                                        |MB_FDRE_800                             |     1|
|176   |              Op2_DFF                                                            |MB_FDE_801                              |     1|
|177   |            \OpSelect_Bits[1].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_698 |     5|
|178   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_794                           |     1|
|179   |              Op1_DFF                                                            |MB_FDRE_795                             |     2|
|180   |              Op1_Reg_DFF                                                        |MB_FDRE_796                             |     1|
|181   |              Op2_DFF                                                            |MB_FDE_797                              |     1|
|182   |            \OpSelect_Bits[20].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized8_699  |     5|
|183   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_790                           |     1|
|184   |              Op1_DFF                                                            |MB_FDRE_791                             |     2|
|185   |              Op1_Reg_DFF                                                        |MB_FDRE_792                             |     1|
|186   |              Op2_DFF                                                            |MB_FDE_793                              |     1|
|187   |            \OpSelect_Bits[21].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized8_700  |     5|
|188   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_786                           |     1|
|189   |              Op1_DFF                                                            |MB_FDRE_787                             |     2|
|190   |              Op1_Reg_DFF                                                        |MB_FDRE_788                             |     1|
|191   |              Op2_DFF                                                            |MB_FDE_789                              |     1|
|192   |            \OpSelect_Bits[22].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized8_701  |     5|
|193   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_782                           |     1|
|194   |              Op1_DFF                                                            |MB_FDRE_783                             |     2|
|195   |              Op1_Reg_DFF                                                        |MB_FDRE_784                             |     1|
|196   |              Op2_DFF                                                            |MB_FDE_785                              |     1|
|197   |            \OpSelect_Bits[23].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized8_702  |     5|
|198   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_778                           |     1|
|199   |              Op1_DFF                                                            |MB_FDRE_779                             |     2|
|200   |              Op1_Reg_DFF                                                        |MB_FDRE_780                             |     1|
|201   |              Op2_DFF                                                            |MB_FDE_781                              |     1|
|202   |            \OpSelect_Bits[24].Operand_Select_Bit_I                              |Operand_Select_Bit                      |     5|
|203   |              \Both_PC_and_MSR.Op1_LUT6                                          |MB_LUT6_2_774                           |     1|
|204   |              Op1_DFF                                                            |MB_FDRE_775                             |     2|
|205   |              Op1_Reg_DFF                                                        |MB_FDRE_776                             |     1|
|206   |              Op2_DFF                                                            |MB_FDE_777                              |     1|
|207   |            \OpSelect_Bits[25].Operand_Select_Bit_I                              |Operand_Select_Bit_703                  |     5|
|208   |              \Both_PC_and_MSR.Op1_LUT6                                          |MB_LUT6_2_770                           |     1|
|209   |              Op1_DFF                                                            |MB_FDRE_771                             |     2|
|210   |              Op1_Reg_DFF                                                        |MB_FDRE_772                             |     1|
|211   |              Op2_DFF                                                            |MB_FDE_773                              |     1|
|212   |            \OpSelect_Bits[26].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized6      |     5|
|213   |              \Both_PC_and_MSR.Op1_LUT6                                          |MB_LUT6_2_766                           |     1|
|214   |              Op1_DFF                                                            |MB_FDRE_767                             |     2|
|215   |              Op1_Reg_DFF                                                        |MB_FDRE_768                             |     1|
|216   |              Op2_DFF                                                            |MB_FDE_769                              |     1|
|217   |            \OpSelect_Bits[27].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized4      |     5|
|218   |              \Both_PC_and_MSR.Op1_LUT6                                          |MB_LUT6_2_762                           |     1|
|219   |              Op1_DFF                                                            |MB_FDRE_763                             |     2|
|220   |              Op1_Reg_DFF                                                        |MB_FDRE_764                             |     1|
|221   |              Op2_DFF                                                            |MB_FDE_765                              |     1|
|222   |            \OpSelect_Bits[28].Operand_Select_Bit_I                              |Operand_Select_Bit__parameterized2      |     5|
|223   |              \Both_PC_and_MSR.Op1_LUT6                                          |MB_LUT6_2_758                           |     1|
|224   |              Op1_DFF                                                            |MB_FDRE_759                             |     2|
|225   |              Op1_Reg_DFF                                                        |MB_FDRE_760                             |     1|
|226   |              Op2_DFF                                                            |MB_FDE_761                              |     1|
|227   |            \OpSelect_Bits[29].Operand_Select_Bit_I                              |Operand_Select_Bit_704                  |     5|
|228   |              \Both_PC_and_MSR.Op1_LUT6                                          |MB_LUT6_2_754                           |     1|
|229   |              Op1_DFF                                                            |MB_FDRE_755                             |     2|
|230   |              Op1_Reg_DFF                                                        |MB_FDRE_756                             |     1|
|231   |              Op2_DFF                                                            |MB_FDE_757                              |     1|
|232   |            \OpSelect_Bits[2].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_705 |     5|
|233   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_750                           |     1|
|234   |              Op1_DFF                                                            |MB_FDRE_751                             |     2|
|235   |              Op1_Reg_DFF                                                        |MB_FDRE_752                             |     1|
|236   |              Op2_DFF                                                            |MB_FDE_753                              |     1|
|237   |            \OpSelect_Bits[30].Operand_Select_Bit_I                              |Operand_Select_Bit_706                  |     6|
|238   |              \Both_PC_and_MSR.Op1_LUT6                                          |MB_LUT6_2_746                           |     1|
|239   |              Op1_DFF                                                            |MB_FDRE_747                             |     2|
|240   |              Op1_Reg_DFF                                                        |MB_FDRE_748                             |     2|
|241   |              Op2_DFF                                                            |MB_FDE_749                              |     1|
|242   |            \OpSelect_Bits[31].Operand_Select_Bit_I                              |Operand_Select_Bit_707                  |     5|
|243   |              \Both_PC_and_MSR.Op1_LUT6                                          |MB_LUT6_2_742                           |     1|
|244   |              Op1_DFF                                                            |MB_FDRE_743                             |     2|
|245   |              Op1_Reg_DFF                                                        |MB_FDRE_744                             |     1|
|246   |              Op2_DFF                                                            |MB_FDE_745                              |     1|
|247   |            \OpSelect_Bits[3].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_708 |     5|
|248   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_738                           |     1|
|249   |              Op1_DFF                                                            |MB_FDRE_739                             |     2|
|250   |              Op1_Reg_DFF                                                        |MB_FDRE_740                             |     1|
|251   |              Op2_DFF                                                            |MB_FDE_741                              |     1|
|252   |            \OpSelect_Bits[4].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_709 |     5|
|253   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_734                           |     1|
|254   |              Op1_DFF                                                            |MB_FDRE_735                             |     2|
|255   |              Op1_Reg_DFF                                                        |MB_FDRE_736                             |     1|
|256   |              Op2_DFF                                                            |MB_FDE_737                              |     1|
|257   |            \OpSelect_Bits[5].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_710 |     5|
|258   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_730                           |     1|
|259   |              Op1_DFF                                                            |MB_FDRE_731                             |     2|
|260   |              Op1_Reg_DFF                                                        |MB_FDRE_732                             |     1|
|261   |              Op2_DFF                                                            |MB_FDE_733                              |     1|
|262   |            \OpSelect_Bits[6].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_711 |     5|
|263   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_726                           |     1|
|264   |              Op1_DFF                                                            |MB_FDRE_727                             |     2|
|265   |              Op1_Reg_DFF                                                        |MB_FDRE_728                             |     1|
|266   |              Op2_DFF                                                            |MB_FDE_729                              |     1|
|267   |            \OpSelect_Bits[7].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_712 |     5|
|268   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_722                           |     1|
|269   |              Op1_DFF                                                            |MB_FDRE_723                             |     2|
|270   |              Op1_Reg_DFF                                                        |MB_FDRE_724                             |     1|
|271   |              Op2_DFF                                                            |MB_FDE_725                              |     1|
|272   |            \OpSelect_Bits[8].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_713 |     5|
|273   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2_718                           |     1|
|274   |              Op1_DFF                                                            |MB_FDRE_719                             |     2|
|275   |              Op1_Reg_DFF                                                        |MB_FDRE_720                             |     1|
|276   |              Op2_DFF                                                            |MB_FDE_721                              |     1|
|277   |            \OpSelect_Bits[9].Operand_Select_Bit_I                               |Operand_Select_Bit__parameterized10_714 |     5|
|278   |              \Only_PC.Op1_LUT6                                                  |MB_LUT6_2                               |     1|
|279   |              Op1_DFF                                                            |MB_FDRE_715                             |     2|
|280   |              Op1_Reg_DFF                                                        |MB_FDRE_716                             |     1|
|281   |              Op2_DFF                                                            |MB_FDE_717                              |     1|
|282   |          PC_Module_I                                                            |PC_Module                               |   228|
|283   |            \All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I                              |PC_Bit__parameterized2                  |     6|
|284   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_684                      |     1|
|285   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_685            |     1|
|286   |              PC_EX_DFF                                                          |MB_FDE_686                              |     1|
|287   |              PC_OF_Buffer                                                       |MB_SRL16E_687                           |     1|
|288   |              SUM_I                                                              |MB_LUT4__parameterized21_688            |     1|
|289   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_689                             |     1|
|290   |            \All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I                             |PC_Bit__parameterized2_471              |     7|
|291   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_678                      |     2|
|292   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_679            |     1|
|293   |              PC_EX_DFF                                                          |MB_FDE_680                              |     1|
|294   |              PC_OF_Buffer                                                       |MB_SRL16E_681                           |     1|
|295   |              SUM_I                                                              |MB_LUT4__parameterized21_682            |     1|
|296   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_683                             |     1|
|297   |            \All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I                             |PC_Bit__parameterized2_472              |     7|
|298   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_672                      |     2|
|299   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_673            |     1|
|300   |              PC_EX_DFF                                                          |MB_FDE_674                              |     1|
|301   |              PC_OF_Buffer                                                       |MB_SRL16E_675                           |     1|
|302   |              SUM_I                                                              |MB_LUT4__parameterized21_676            |     1|
|303   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_677                             |     1|
|304   |            \All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I                             |PC_Bit__parameterized2_473              |     7|
|305   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_666                      |     2|
|306   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_667            |     1|
|307   |              PC_EX_DFF                                                          |MB_FDE_668                              |     1|
|308   |              PC_OF_Buffer                                                       |MB_SRL16E_669                           |     1|
|309   |              SUM_I                                                              |MB_LUT4__parameterized21_670            |     1|
|310   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_671                             |     1|
|311   |            \All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I                             |PC_Bit__parameterized2_474              |     7|
|312   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_660                      |     2|
|313   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_661            |     1|
|314   |              PC_EX_DFF                                                          |MB_FDE_662                              |     1|
|315   |              PC_OF_Buffer                                                       |MB_SRL16E_663                           |     1|
|316   |              SUM_I                                                              |MB_LUT4__parameterized21_664            |     1|
|317   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_665                             |     1|
|318   |            \All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I                             |PC_Bit__parameterized2_475              |     7|
|319   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_654                      |     2|
|320   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_655            |     1|
|321   |              PC_EX_DFF                                                          |MB_FDE_656                              |     1|
|322   |              PC_OF_Buffer                                                       |MB_SRL16E_657                           |     1|
|323   |              SUM_I                                                              |MB_LUT4__parameterized21_658            |     1|
|324   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_659                             |     1|
|325   |            \All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                             |PC_Bit__parameterized2_476              |     7|
|326   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_648                      |     2|
|327   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_649            |     1|
|328   |              PC_EX_DFF                                                          |MB_FDE_650                              |     1|
|329   |              PC_OF_Buffer                                                       |MB_SRL16E_651                           |     1|
|330   |              SUM_I                                                              |MB_LUT4__parameterized21_652            |     1|
|331   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_653                             |     1|
|332   |            \All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                             |PC_Bit__parameterized2_477              |     7|
|333   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_642                      |     2|
|334   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_643            |     1|
|335   |              PC_EX_DFF                                                          |MB_FDE_644                              |     1|
|336   |              PC_OF_Buffer                                                       |MB_SRL16E_645                           |     1|
|337   |              SUM_I                                                              |MB_LUT4__parameterized21_646            |     1|
|338   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_647                             |     1|
|339   |            \All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                             |PC_Bit__parameterized2_478              |     7|
|340   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_636                      |     2|
|341   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_637            |     1|
|342   |              PC_EX_DFF                                                          |MB_FDE_638                              |     1|
|343   |              PC_OF_Buffer                                                       |MB_SRL16E_639                           |     1|
|344   |              SUM_I                                                              |MB_LUT4__parameterized21_640            |     1|
|345   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_641                             |     1|
|346   |            \All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                             |PC_Bit__parameterized2_479              |     7|
|347   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_630                      |     2|
|348   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_631            |     1|
|349   |              PC_EX_DFF                                                          |MB_FDE_632                              |     1|
|350   |              PC_OF_Buffer                                                       |MB_SRL16E_633                           |     1|
|351   |              SUM_I                                                              |MB_LUT4__parameterized21_634            |     1|
|352   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_635                             |     1|
|353   |            \All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                             |PC_Bit__parameterized2_480              |     7|
|354   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_624                      |     2|
|355   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_625            |     1|
|356   |              PC_EX_DFF                                                          |MB_FDE_626                              |     1|
|357   |              PC_OF_Buffer                                                       |MB_SRL16E_627                           |     1|
|358   |              SUM_I                                                              |MB_LUT4__parameterized21_628            |     1|
|359   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_629                             |     1|
|360   |            \All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I                              |PC_Bit__parameterized2_481              |     7|
|361   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_618                      |     2|
|362   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_619            |     1|
|363   |              PC_EX_DFF                                                          |MB_FDE_620                              |     1|
|364   |              PC_OF_Buffer                                                       |MB_SRL16E_621                           |     1|
|365   |              SUM_I                                                              |MB_LUT4__parameterized21_622            |     1|
|366   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_623                             |     1|
|367   |            \All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                             |PC_Bit__parameterized2_482              |     7|
|368   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_612                      |     2|
|369   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_613            |     1|
|370   |              PC_EX_DFF                                                          |MB_FDE_614                              |     1|
|371   |              PC_OF_Buffer                                                       |MB_SRL16E_615                           |     1|
|372   |              SUM_I                                                              |MB_LUT4__parameterized21_616            |     1|
|373   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_617                             |     1|
|374   |            \All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                             |PC_Bit__parameterized2_483              |     7|
|375   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_606                      |     2|
|376   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_607            |     1|
|377   |              PC_EX_DFF                                                          |MB_FDE_608                              |     1|
|378   |              PC_OF_Buffer                                                       |MB_SRL16E_609                           |     1|
|379   |              SUM_I                                                              |MB_LUT4__parameterized21_610            |     1|
|380   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_611                             |     1|
|381   |            \All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                             |PC_Bit__parameterized2_484              |     7|
|382   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_600                      |     2|
|383   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_601            |     1|
|384   |              PC_EX_DFF                                                          |MB_FDE_602                              |     1|
|385   |              PC_OF_Buffer                                                       |MB_SRL16E_603                           |     1|
|386   |              SUM_I                                                              |MB_LUT4__parameterized21_604            |     1|
|387   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_605                             |     1|
|388   |            \All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                             |PC_Bit__parameterized2_485              |     7|
|389   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_594                      |     2|
|390   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_595            |     1|
|391   |              PC_EX_DFF                                                          |MB_FDE_596                              |     1|
|392   |              PC_OF_Buffer                                                       |MB_SRL16E_597                           |     1|
|393   |              SUM_I                                                              |MB_LUT4__parameterized21_598            |     1|
|394   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_599                             |     1|
|395   |            \All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                             |PC_Bit__parameterized2_486              |     8|
|396   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_588                      |     2|
|397   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_589            |     1|
|398   |              PC_EX_DFF                                                          |MB_FDE_590                              |     1|
|399   |              PC_OF_Buffer                                                       |MB_SRL16E_591                           |     2|
|400   |              SUM_I                                                              |MB_LUT4__parameterized21_592            |     1|
|401   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_593                             |     1|
|402   |            \All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                             |PC_Bit__parameterized2_487              |     8|
|403   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_582                      |     2|
|404   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_583            |     1|
|405   |              PC_EX_DFF                                                          |MB_FDE_584                              |     1|
|406   |              PC_OF_Buffer                                                       |MB_SRL16E_585                           |     2|
|407   |              SUM_I                                                              |MB_LUT4__parameterized21_586            |     1|
|408   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_587                             |     1|
|409   |            \All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                             |PC_Bit__parameterized2_488              |     8|
|410   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_576                      |     2|
|411   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_577            |     1|
|412   |              PC_EX_DFF                                                          |MB_FDE_578                              |     1|
|413   |              PC_OF_Buffer                                                       |MB_SRL16E_579                           |     2|
|414   |              SUM_I                                                              |MB_LUT4__parameterized21_580            |     1|
|415   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_581                             |     1|
|416   |            \All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                             |PC_Bit__parameterized2_489              |     8|
|417   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_570                      |     2|
|418   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_571            |     1|
|419   |              PC_EX_DFF                                                          |MB_FDE_572                              |     1|
|420   |              PC_OF_Buffer                                                       |MB_SRL16E_573                           |     2|
|421   |              SUM_I                                                              |MB_LUT4__parameterized21_574            |     1|
|422   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_575                             |     1|
|423   |            \All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                             |PC_Bit__parameterized2_490              |     7|
|424   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_564                      |     2|
|425   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_565            |     1|
|426   |              PC_EX_DFF                                                          |MB_FDE_566                              |     1|
|427   |              PC_OF_Buffer                                                       |MB_SRL16E_567                           |     1|
|428   |              SUM_I                                                              |MB_LUT4__parameterized21_568            |     1|
|429   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_569                             |     1|
|430   |            \All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                             |PC_Bit__parameterized2_491              |     7|
|431   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_558                      |     2|
|432   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_559            |     1|
|433   |              PC_EX_DFF                                                          |MB_FDE_560                              |     1|
|434   |              PC_OF_Buffer                                                       |MB_SRL16E_561                           |     1|
|435   |              SUM_I                                                              |MB_LUT4__parameterized21_562            |     1|
|436   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_563                             |     1|
|437   |            \All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I                              |PC_Bit__parameterized2_492              |     7|
|438   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_552                      |     2|
|439   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_553            |     1|
|440   |              PC_EX_DFF                                                          |MB_FDE_554                              |     1|
|441   |              PC_OF_Buffer                                                       |MB_SRL16E_555                           |     1|
|442   |              SUM_I                                                              |MB_LUT4__parameterized21_556            |     1|
|443   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_557                             |     1|
|444   |            \All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I                             |PC_Bit                                  |     7|
|445   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_546                      |     2|
|446   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_547            |     1|
|447   |              PC_EX_DFF                                                          |MB_FDE_548                              |     1|
|448   |              PC_OF_Buffer                                                       |MB_SRL16E_549                           |     1|
|449   |              \Reset_DFF.PC_IF_DFF                                               |MB_FDRE_550                             |     1|
|450   |              SUM_I                                                              |MB_LUT4__parameterized21_551            |     1|
|451   |            \All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I                             |PC_Bit_493                              |     8|
|452   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_540                      |     2|
|453   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_541            |     1|
|454   |              PC_EX_DFF                                                          |MB_FDE_542                              |     1|
|455   |              PC_OF_Buffer                                                       |MB_SRL16E_543                           |     2|
|456   |              \Reset_DFF.PC_IF_DFF                                               |MB_FDRE_544                             |     1|
|457   |              SUM_I                                                              |MB_LUT4__parameterized21_545            |     1|
|458   |            \All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I                              |PC_Bit__parameterized2_494              |     7|
|459   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_534                      |     2|
|460   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_535            |     1|
|461   |              PC_EX_DFF                                                          |MB_FDE_536                              |     1|
|462   |              PC_OF_Buffer                                                       |MB_SRL16E_537                           |     1|
|463   |              SUM_I                                                              |MB_LUT4__parameterized21_538            |     1|
|464   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_539                             |     1|
|465   |            \All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I                              |PC_Bit__parameterized2_495              |     7|
|466   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_528                      |     2|
|467   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_529            |     1|
|468   |              PC_EX_DFF                                                          |MB_FDE_530                              |     1|
|469   |              PC_OF_Buffer                                                       |MB_SRL16E_531                           |     1|
|470   |              SUM_I                                                              |MB_LUT4__parameterized21_532            |     1|
|471   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_533                             |     1|
|472   |            \All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I                              |PC_Bit__parameterized2_496              |     7|
|473   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_522                      |     2|
|474   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_523            |     1|
|475   |              PC_EX_DFF                                                          |MB_FDE_524                              |     1|
|476   |              PC_OF_Buffer                                                       |MB_SRL16E_525                           |     1|
|477   |              SUM_I                                                              |MB_LUT4__parameterized21_526            |     1|
|478   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_527                             |     1|
|479   |            \All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I                              |PC_Bit__parameterized2_497              |     7|
|480   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_516                      |     2|
|481   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_517            |     1|
|482   |              PC_EX_DFF                                                          |MB_FDE_518                              |     1|
|483   |              PC_OF_Buffer                                                       |MB_SRL16E_519                           |     1|
|484   |              SUM_I                                                              |MB_LUT4__parameterized21_520            |     1|
|485   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_521                             |     1|
|486   |            \All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I                              |PC_Bit__parameterized2_498              |     7|
|487   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_510                      |     2|
|488   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_511            |     1|
|489   |              PC_EX_DFF                                                          |MB_FDE_512                              |     1|
|490   |              PC_OF_Buffer                                                       |MB_SRL16E_513                           |     1|
|491   |              SUM_I                                                              |MB_LUT4__parameterized21_514            |     1|
|492   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_515                             |     1|
|493   |            \All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I                              |PC_Bit__parameterized2_499              |     7|
|494   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_504                      |     2|
|495   |              NewPC_Mux                                                          |MB_LUT4__parameterized23_505            |     1|
|496   |              PC_EX_DFF                                                          |MB_FDE_506                              |     1|
|497   |              PC_OF_Buffer                                                       |MB_SRL16E_507                           |     1|
|498   |              SUM_I                                                              |MB_LUT4__parameterized21_508            |     1|
|499   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_509                             |     1|
|500   |            \All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I                              |PC_Bit__parameterized2_500              |     7|
|501   |              MUXCY_XOR_I                                                        |MB_MUXCY_XORCY_501                      |     2|
|502   |              NewPC_Mux                                                          |MB_LUT4__parameterized23                |     1|
|503   |              PC_EX_DFF                                                          |MB_FDE                                  |     1|
|504   |              PC_OF_Buffer                                                       |MB_SRL16E_502                           |     1|
|505   |              SUM_I                                                              |MB_LUT4__parameterized21                |     1|
|506   |              \Set_DFF.PC_IF_DFF                                                 |MB_FDSE_503                             |     1|
|507   |          Register_File_I                                                        |Register_File                           |    71|
|508   |            \Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                       |Register_File_Bit                       |     2|
|509   |              RegFile_X1                                                         |MB_RAM32X1D_469                         |     1|
|510   |              RegFile_X2                                                         |MB_RAM32X1D_470                         |     1|
|511   |            \Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                      |Register_File_Bit_377                   |     2|
|512   |              RegFile_X1                                                         |MB_RAM32X1D_467                         |     1|
|513   |              RegFile_X2                                                         |MB_RAM32X1D_468                         |     1|
|514   |            \Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                      |Register_File_Bit_378                   |     2|
|515   |              RegFile_X1                                                         |MB_RAM32X1D_465                         |     1|
|516   |              RegFile_X2                                                         |MB_RAM32X1D_466                         |     1|
|517   |            \Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                      |Register_File_Bit_379                   |     2|
|518   |              RegFile_X1                                                         |MB_RAM32X1D_463                         |     1|
|519   |              RegFile_X2                                                         |MB_RAM32X1D_464                         |     1|
|520   |            \Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                      |Register_File_Bit_380                   |     2|
|521   |              RegFile_X1                                                         |MB_RAM32X1D_461                         |     1|
|522   |              RegFile_X2                                                         |MB_RAM32X1D_462                         |     1|
|523   |            \Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                      |Register_File_Bit_381                   |     2|
|524   |              RegFile_X1                                                         |MB_RAM32X1D_459                         |     1|
|525   |              RegFile_X2                                                         |MB_RAM32X1D_460                         |     1|
|526   |            \Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                      |Register_File_Bit_382                   |     2|
|527   |              RegFile_X1                                                         |MB_RAM32X1D_457                         |     1|
|528   |              RegFile_X2                                                         |MB_RAM32X1D_458                         |     1|
|529   |            \Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                      |Register_File_Bit_383                   |     3|
|530   |              RegFile_X1                                                         |MB_RAM32X1D_455                         |     2|
|531   |              RegFile_X2                                                         |MB_RAM32X1D_456                         |     1|
|532   |            \Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                      |Register_File_Bit_384                   |     3|
|533   |              RegFile_X1                                                         |MB_RAM32X1D_453                         |     2|
|534   |              RegFile_X2                                                         |MB_RAM32X1D_454                         |     1|
|535   |            \Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                      |Register_File_Bit_385                   |     3|
|536   |              RegFile_X1                                                         |MB_RAM32X1D_451                         |     2|
|537   |              RegFile_X2                                                         |MB_RAM32X1D_452                         |     1|
|538   |            \Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                      |Register_File_Bit_386                   |     2|
|539   |              RegFile_X1                                                         |MB_RAM32X1D_449                         |     1|
|540   |              RegFile_X2                                                         |MB_RAM32X1D_450                         |     1|
|541   |            \Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                       |Register_File_Bit_387                   |     2|
|542   |              RegFile_X1                                                         |MB_RAM32X1D_447                         |     1|
|543   |              RegFile_X2                                                         |MB_RAM32X1D_448                         |     1|
|544   |            \Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                      |Register_File_Bit_388                   |     2|
|545   |              RegFile_X1                                                         |MB_RAM32X1D_445                         |     1|
|546   |              RegFile_X2                                                         |MB_RAM32X1D_446                         |     1|
|547   |            \Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                      |Register_File_Bit_389                   |     2|
|548   |              RegFile_X1                                                         |MB_RAM32X1D_443                         |     1|
|549   |              RegFile_X2                                                         |MB_RAM32X1D_444                         |     1|
|550   |            \Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                      |Register_File_Bit_390                   |     2|
|551   |              RegFile_X1                                                         |MB_RAM32X1D_441                         |     1|
|552   |              RegFile_X2                                                         |MB_RAM32X1D_442                         |     1|
|553   |            \Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                      |Register_File_Bit_391                   |     3|
|554   |              RegFile_X1                                                         |MB_RAM32X1D_439                         |     2|
|555   |              RegFile_X2                                                         |MB_RAM32X1D_440                         |     1|
|556   |            \Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                      |Register_File_Bit_392                   |     2|
|557   |              RegFile_X1                                                         |MB_RAM32X1D_437                         |     1|
|558   |              RegFile_X2                                                         |MB_RAM32X1D_438                         |     1|
|559   |            \Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                      |Register_File_Bit_393                   |     3|
|560   |              RegFile_X1                                                         |MB_RAM32X1D_435                         |     2|
|561   |              RegFile_X2                                                         |MB_RAM32X1D_436                         |     1|
|562   |            \Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                      |Register_File_Bit_394                   |     3|
|563   |              RegFile_X1                                                         |MB_RAM32X1D_433                         |     2|
|564   |              RegFile_X2                                                         |MB_RAM32X1D_434                         |     1|
|565   |            \Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                      |Register_File_Bit_395                   |     2|
|566   |              RegFile_X1                                                         |MB_RAM32X1D_431                         |     1|
|567   |              RegFile_X2                                                         |MB_RAM32X1D_432                         |     1|
|568   |            \Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                      |Register_File_Bit_396                   |     2|
|569   |              RegFile_X1                                                         |MB_RAM32X1D_429                         |     1|
|570   |              RegFile_X2                                                         |MB_RAM32X1D_430                         |     1|
|571   |            \Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                      |Register_File_Bit_397                   |     2|
|572   |              RegFile_X1                                                         |MB_RAM32X1D_427                         |     1|
|573   |              RegFile_X2                                                         |MB_RAM32X1D_428                         |     1|
|574   |            \Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                       |Register_File_Bit_398                   |     2|
|575   |              RegFile_X1                                                         |MB_RAM32X1D_425                         |     1|
|576   |              RegFile_X2                                                         |MB_RAM32X1D_426                         |     1|
|577   |            \Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                      |Register_File_Bit_399                   |     2|
|578   |              RegFile_X1                                                         |MB_RAM32X1D_423                         |     1|
|579   |              RegFile_X2                                                         |MB_RAM32X1D_424                         |     1|
|580   |            \Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                      |Register_File_Bit_400                   |     3|
|581   |              RegFile_X1                                                         |MB_RAM32X1D_421                         |     2|
|582   |              RegFile_X2                                                         |MB_RAM32X1D_422                         |     1|
|583   |            \Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                       |Register_File_Bit_401                   |     2|
|584   |              RegFile_X1                                                         |MB_RAM32X1D_419                         |     1|
|585   |              RegFile_X2                                                         |MB_RAM32X1D_420                         |     1|
|586   |            \Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                       |Register_File_Bit_402                   |     2|
|587   |              RegFile_X1                                                         |MB_RAM32X1D_417                         |     1|
|588   |              RegFile_X2                                                         |MB_RAM32X1D_418                         |     1|
|589   |            \Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                       |Register_File_Bit_403                   |     2|
|590   |              RegFile_X1                                                         |MB_RAM32X1D_415                         |     1|
|591   |              RegFile_X2                                                         |MB_RAM32X1D_416                         |     1|
|592   |            \Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                       |Register_File_Bit_404                   |     2|
|593   |              RegFile_X1                                                         |MB_RAM32X1D_413                         |     1|
|594   |              RegFile_X2                                                         |MB_RAM32X1D_414                         |     1|
|595   |            \Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                       |Register_File_Bit_405                   |     2|
|596   |              RegFile_X1                                                         |MB_RAM32X1D_411                         |     1|
|597   |              RegFile_X2                                                         |MB_RAM32X1D_412                         |     1|
|598   |            \Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                       |Register_File_Bit_406                   |     2|
|599   |              RegFile_X1                                                         |MB_RAM32X1D_409                         |     1|
|600   |              RegFile_X2                                                         |MB_RAM32X1D_410                         |     1|
|601   |            \Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                       |Register_File_Bit_407                   |     2|
|602   |              RegFile_X1                                                         |MB_RAM32X1D                             |     1|
|603   |              RegFile_X2                                                         |MB_RAM32X1D_408                         |     1|
|604   |          Result_Mux_I                                                           |Result_Mux                              |    99|
|605   |            \Result_Mux_Bits[0].Result_Mux_Bit_I                                 |Result_Mux_Bit                          |     3|
|606   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_374             |     1|
|607   |              EX_Result_DFF                                                      |MB_FD_375                               |     1|
|608   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_376            |     1|
|609   |            \Result_Mux_Bits[10].Result_Mux_Bit_I                                |Result_Mux_Bit_253                      |     3|
|610   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_371             |     1|
|611   |              EX_Result_DFF                                                      |MB_FD_372                               |     1|
|612   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_373            |     1|
|613   |            \Result_Mux_Bits[11].Result_Mux_Bit_I                                |Result_Mux_Bit_254                      |     3|
|614   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_368             |     1|
|615   |              EX_Result_DFF                                                      |MB_FD_369                               |     1|
|616   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_370            |     1|
|617   |            \Result_Mux_Bits[12].Result_Mux_Bit_I                                |Result_Mux_Bit_255                      |     3|
|618   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_365             |     1|
|619   |              EX_Result_DFF                                                      |MB_FD_366                               |     1|
|620   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_367            |     1|
|621   |            \Result_Mux_Bits[13].Result_Mux_Bit_I                                |Result_Mux_Bit_256                      |     3|
|622   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_362             |     1|
|623   |              EX_Result_DFF                                                      |MB_FD_363                               |     1|
|624   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_364            |     1|
|625   |            \Result_Mux_Bits[14].Result_Mux_Bit_I                                |Result_Mux_Bit_257                      |     3|
|626   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_359             |     1|
|627   |              EX_Result_DFF                                                      |MB_FD_360                               |     1|
|628   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_361            |     1|
|629   |            \Result_Mux_Bits[15].Result_Mux_Bit_I                                |Result_Mux_Bit_258                      |     3|
|630   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_356             |     1|
|631   |              EX_Result_DFF                                                      |MB_FD_357                               |     1|
|632   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_358            |     1|
|633   |            \Result_Mux_Bits[16].Result_Mux_Bit_I                                |Result_Mux_Bit_259                      |     3|
|634   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_353             |     1|
|635   |              EX_Result_DFF                                                      |MB_FD_354                               |     1|
|636   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_355            |     1|
|637   |            \Result_Mux_Bits[17].Result_Mux_Bit_I                                |Result_Mux_Bit_260                      |     3|
|638   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_350             |     1|
|639   |              EX_Result_DFF                                                      |MB_FD_351                               |     1|
|640   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_352            |     1|
|641   |            \Result_Mux_Bits[18].Result_Mux_Bit_I                                |Result_Mux_Bit_261                      |     3|
|642   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_347             |     1|
|643   |              EX_Result_DFF                                                      |MB_FD_348                               |     1|
|644   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_349            |     1|
|645   |            \Result_Mux_Bits[19].Result_Mux_Bit_I                                |Result_Mux_Bit_262                      |     3|
|646   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_344             |     1|
|647   |              EX_Result_DFF                                                      |MB_FD_345                               |     1|
|648   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_346            |     1|
|649   |            \Result_Mux_Bits[1].Result_Mux_Bit_I                                 |Result_Mux_Bit_263                      |     3|
|650   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_341             |     1|
|651   |              EX_Result_DFF                                                      |MB_FD_342                               |     1|
|652   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_343            |     1|
|653   |            \Result_Mux_Bits[20].Result_Mux_Bit_I                                |Result_Mux_Bit_264                      |     3|
|654   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_338             |     1|
|655   |              EX_Result_DFF                                                      |MB_FD_339                               |     1|
|656   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_340            |     1|
|657   |            \Result_Mux_Bits[21].Result_Mux_Bit_I                                |Result_Mux_Bit_265                      |     3|
|658   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_335             |     1|
|659   |              EX_Result_DFF                                                      |MB_FD_336                               |     1|
|660   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_337            |     1|
|661   |            \Result_Mux_Bits[22].Result_Mux_Bit_I                                |Result_Mux_Bit_266                      |     3|
|662   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_332             |     1|
|663   |              EX_Result_DFF                                                      |MB_FD_333                               |     1|
|664   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_334            |     1|
|665   |            \Result_Mux_Bits[23].Result_Mux_Bit_I                                |Result_Mux_Bit_267                      |     3|
|666   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_329             |     1|
|667   |              EX_Result_DFF                                                      |MB_FD_330                               |     1|
|668   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_331            |     1|
|669   |            \Result_Mux_Bits[24].Result_Mux_Bit_I                                |Result_Mux_Bit_268                      |     3|
|670   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_326             |     1|
|671   |              EX_Result_DFF                                                      |MB_FD_327                               |     1|
|672   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_328            |     1|
|673   |            \Result_Mux_Bits[25].Result_Mux_Bit_I                                |Result_Mux_Bit_269                      |     3|
|674   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_323             |     1|
|675   |              EX_Result_DFF                                                      |MB_FD_324                               |     1|
|676   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_325            |     1|
|677   |            \Result_Mux_Bits[26].Result_Mux_Bit_I                                |Result_Mux_Bit_270                      |     3|
|678   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_320             |     1|
|679   |              EX_Result_DFF                                                      |MB_FD_321                               |     1|
|680   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_322            |     1|
|681   |            \Result_Mux_Bits[27].Result_Mux_Bit_I                                |Result_Mux_Bit_271                      |     3|
|682   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_317             |     1|
|683   |              EX_Result_DFF                                                      |MB_FD_318                               |     1|
|684   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_319            |     1|
|685   |            \Result_Mux_Bits[28].Result_Mux_Bit_I                                |Result_Mux_Bit_272                      |     4|
|686   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_314             |     1|
|687   |              EX_Result_DFF                                                      |MB_FD_315                               |     2|
|688   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_316            |     1|
|689   |            \Result_Mux_Bits[29].Result_Mux_Bit_I                                |Result_Mux_Bit_273                      |     4|
|690   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_311             |     1|
|691   |              EX_Result_DFF                                                      |MB_FD_312                               |     2|
|692   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_313            |     1|
|693   |            \Result_Mux_Bits[2].Result_Mux_Bit_I                                 |Result_Mux_Bit_274                      |     3|
|694   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_308             |     1|
|695   |              EX_Result_DFF                                                      |MB_FD_309                               |     1|
|696   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_310            |     1|
|697   |            \Result_Mux_Bits[30].Result_Mux_Bit_I                                |Result_Mux_Bit_275                      |     4|
|698   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_305             |     1|
|699   |              EX_Result_DFF                                                      |MB_FD_306                               |     2|
|700   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_307            |     1|
|701   |            \Result_Mux_Bits[31].Result_Mux_Bit_I                                |Result_Mux_Bit_276                      |     3|
|702   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_302             |     1|
|703   |              EX_Result_DFF                                                      |MB_FD_303                               |     1|
|704   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_304            |     1|
|705   |            \Result_Mux_Bits[3].Result_Mux_Bit_I                                 |Result_Mux_Bit_277                      |     3|
|706   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_299             |     1|
|707   |              EX_Result_DFF                                                      |MB_FD_300                               |     1|
|708   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_301            |     1|
|709   |            \Result_Mux_Bits[4].Result_Mux_Bit_I                                 |Result_Mux_Bit_278                      |     3|
|710   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_296             |     1|
|711   |              EX_Result_DFF                                                      |MB_FD_297                               |     1|
|712   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_298            |     1|
|713   |            \Result_Mux_Bits[5].Result_Mux_Bit_I                                 |Result_Mux_Bit_279                      |     3|
|714   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_293             |     1|
|715   |              EX_Result_DFF                                                      |MB_FD_294                               |     1|
|716   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_295            |     1|
|717   |            \Result_Mux_Bits[6].Result_Mux_Bit_I                                 |Result_Mux_Bit_280                      |     3|
|718   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_290             |     1|
|719   |              EX_Result_DFF                                                      |MB_FD_291                               |     1|
|720   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_292            |     1|
|721   |            \Result_Mux_Bits[7].Result_Mux_Bit_I                                 |Result_Mux_Bit_281                      |     3|
|722   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_287             |     1|
|723   |              EX_Result_DFF                                                      |MB_FD_288                               |     1|
|724   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_289            |     1|
|725   |            \Result_Mux_Bits[8].Result_Mux_Bit_I                                 |Result_Mux_Bit_282                      |     3|
|726   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1_284             |     1|
|727   |              EX_Result_DFF                                                      |MB_FD_285                               |     1|
|728   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19_286            |     1|
|729   |            \Result_Mux_Bits[9].Result_Mux_Bit_I                                 |Result_Mux_Bit_283                      |     3|
|730   |              Data_Shift_Mux                                                     |MB_LUT6__parameterized1                 |     1|
|731   |              EX_Result_DFF                                                      |MB_FD                                   |     1|
|732   |              Mul_ALU_Mux                                                        |MB_LUT4__parameterized19                |     1|
|733   |          Shift_Logic_Module_I                                                   |Shift_Logic_Module                      |    96|
|734   |            \Shift_Logic_Bits[0].Shift_Logic_Bit_I                               |Shift_Logic_Bit                         |     3|
|735   |              Logic_LUT                                                          |MB_LUT4__parameterized15_250            |     1|
|736   |              Shift_LUT                                                          |MB_LUT4__parameterized17_251            |     1|
|737   |              Shift_Logic_Mux                                                    |MB_MUXF7_252                            |     1|
|738   |            \Shift_Logic_Bits[10].Shift_Logic_Bit_I                              |Shift_Logic_Bit_129                     |     3|
|739   |              Logic_LUT                                                          |MB_LUT4__parameterized15_247            |     1|
|740   |              Shift_LUT                                                          |MB_LUT4__parameterized17_248            |     1|
|741   |              Shift_Logic_Mux                                                    |MB_MUXF7_249                            |     1|
|742   |            \Shift_Logic_Bits[11].Shift_Logic_Bit_I                              |Shift_Logic_Bit_130                     |     3|
|743   |              Logic_LUT                                                          |MB_LUT4__parameterized15_244            |     1|
|744   |              Shift_LUT                                                          |MB_LUT4__parameterized17_245            |     1|
|745   |              Shift_Logic_Mux                                                    |MB_MUXF7_246                            |     1|
|746   |            \Shift_Logic_Bits[12].Shift_Logic_Bit_I                              |Shift_Logic_Bit_131                     |     3|
|747   |              Logic_LUT                                                          |MB_LUT4__parameterized15_241            |     1|
|748   |              Shift_LUT                                                          |MB_LUT4__parameterized17_242            |     1|
|749   |              Shift_Logic_Mux                                                    |MB_MUXF7_243                            |     1|
|750   |            \Shift_Logic_Bits[13].Shift_Logic_Bit_I                              |Shift_Logic_Bit_132                     |     3|
|751   |              Logic_LUT                                                          |MB_LUT4__parameterized15_238            |     1|
|752   |              Shift_LUT                                                          |MB_LUT4__parameterized17_239            |     1|
|753   |              Shift_Logic_Mux                                                    |MB_MUXF7_240                            |     1|
|754   |            \Shift_Logic_Bits[14].Shift_Logic_Bit_I                              |Shift_Logic_Bit_133                     |     3|
|755   |              Logic_LUT                                                          |MB_LUT4__parameterized15_235            |     1|
|756   |              Shift_LUT                                                          |MB_LUT4__parameterized17_236            |     1|
|757   |              Shift_Logic_Mux                                                    |MB_MUXF7_237                            |     1|
|758   |            \Shift_Logic_Bits[15].Shift_Logic_Bit_I                              |Shift_Logic_Bit_134                     |     3|
|759   |              Logic_LUT                                                          |MB_LUT4__parameterized15_232            |     1|
|760   |              Shift_LUT                                                          |MB_LUT4__parameterized17_233            |     1|
|761   |              Shift_Logic_Mux                                                    |MB_MUXF7_234                            |     1|
|762   |            \Shift_Logic_Bits[16].Shift_Logic_Bit_I                              |Shift_Logic_Bit_135                     |     3|
|763   |              Logic_LUT                                                          |MB_LUT4__parameterized15_229            |     1|
|764   |              Shift_LUT                                                          |MB_LUT4__parameterized17_230            |     1|
|765   |              Shift_Logic_Mux                                                    |MB_MUXF7_231                            |     1|
|766   |            \Shift_Logic_Bits[17].Shift_Logic_Bit_I                              |Shift_Logic_Bit_136                     |     3|
|767   |              Logic_LUT                                                          |MB_LUT4__parameterized15_226            |     1|
|768   |              Shift_LUT                                                          |MB_LUT4__parameterized17_227            |     1|
|769   |              Shift_Logic_Mux                                                    |MB_MUXF7_228                            |     1|
|770   |            \Shift_Logic_Bits[18].Shift_Logic_Bit_I                              |Shift_Logic_Bit_137                     |     3|
|771   |              Logic_LUT                                                          |MB_LUT4__parameterized15_223            |     1|
|772   |              Shift_LUT                                                          |MB_LUT4__parameterized17_224            |     1|
|773   |              Shift_Logic_Mux                                                    |MB_MUXF7_225                            |     1|
|774   |            \Shift_Logic_Bits[19].Shift_Logic_Bit_I                              |Shift_Logic_Bit_138                     |     3|
|775   |              Logic_LUT                                                          |MB_LUT4__parameterized15_220            |     1|
|776   |              Shift_LUT                                                          |MB_LUT4__parameterized17_221            |     1|
|777   |              Shift_Logic_Mux                                                    |MB_MUXF7_222                            |     1|
|778   |            \Shift_Logic_Bits[1].Shift_Logic_Bit_I                               |Shift_Logic_Bit_139                     |     3|
|779   |              Logic_LUT                                                          |MB_LUT4__parameterized15_217            |     1|
|780   |              Shift_LUT                                                          |MB_LUT4__parameterized17_218            |     1|
|781   |              Shift_Logic_Mux                                                    |MB_MUXF7_219                            |     1|
|782   |            \Shift_Logic_Bits[20].Shift_Logic_Bit_I                              |Shift_Logic_Bit_140                     |     3|
|783   |              Logic_LUT                                                          |MB_LUT4__parameterized15_214            |     1|
|784   |              Shift_LUT                                                          |MB_LUT4__parameterized17_215            |     1|
|785   |              Shift_Logic_Mux                                                    |MB_MUXF7_216                            |     1|
|786   |            \Shift_Logic_Bits[21].Shift_Logic_Bit_I                              |Shift_Logic_Bit_141                     |     3|
|787   |              Logic_LUT                                                          |MB_LUT4__parameterized15_211            |     1|
|788   |              Shift_LUT                                                          |MB_LUT4__parameterized17_212            |     1|
|789   |              Shift_Logic_Mux                                                    |MB_MUXF7_213                            |     1|
|790   |            \Shift_Logic_Bits[22].Shift_Logic_Bit_I                              |Shift_Logic_Bit_142                     |     3|
|791   |              Logic_LUT                                                          |MB_LUT4__parameterized15_208            |     1|
|792   |              Shift_LUT                                                          |MB_LUT4__parameterized17_209            |     1|
|793   |              Shift_Logic_Mux                                                    |MB_MUXF7_210                            |     1|
|794   |            \Shift_Logic_Bits[23].Shift_Logic_Bit_I                              |Shift_Logic_Bit_143                     |     3|
|795   |              Logic_LUT                                                          |MB_LUT4__parameterized15_205            |     1|
|796   |              Shift_LUT                                                          |MB_LUT4__parameterized17_206            |     1|
|797   |              Shift_Logic_Mux                                                    |MB_MUXF7_207                            |     1|
|798   |            \Shift_Logic_Bits[24].Shift_Logic_Bit_I                              |Shift_Logic_Bit_144                     |     3|
|799   |              Logic_LUT                                                          |MB_LUT4__parameterized15_202            |     1|
|800   |              Shift_LUT                                                          |MB_LUT4__parameterized17_203            |     1|
|801   |              Shift_Logic_Mux                                                    |MB_MUXF7_204                            |     1|
|802   |            \Shift_Logic_Bits[25].Shift_Logic_Bit_I                              |Shift_Logic_Bit_145                     |     3|
|803   |              Logic_LUT                                                          |MB_LUT4__parameterized15_199            |     1|
|804   |              Shift_LUT                                                          |MB_LUT4__parameterized17_200            |     1|
|805   |              Shift_Logic_Mux                                                    |MB_MUXF7_201                            |     1|
|806   |            \Shift_Logic_Bits[26].Shift_Logic_Bit_I                              |Shift_Logic_Bit_146                     |     3|
|807   |              Logic_LUT                                                          |MB_LUT4__parameterized15_196            |     1|
|808   |              Shift_LUT                                                          |MB_LUT4__parameterized17_197            |     1|
|809   |              Shift_Logic_Mux                                                    |MB_MUXF7_198                            |     1|
|810   |            \Shift_Logic_Bits[27].Shift_Logic_Bit_I                              |Shift_Logic_Bit_147                     |     3|
|811   |              Logic_LUT                                                          |MB_LUT4__parameterized15_193            |     1|
|812   |              Shift_LUT                                                          |MB_LUT4__parameterized17_194            |     1|
|813   |              Shift_Logic_Mux                                                    |MB_MUXF7_195                            |     1|
|814   |            \Shift_Logic_Bits[28].Shift_Logic_Bit_I                              |Shift_Logic_Bit_148                     |     3|
|815   |              Logic_LUT                                                          |MB_LUT4__parameterized15_190            |     1|
|816   |              Shift_LUT                                                          |MB_LUT4__parameterized17_191            |     1|
|817   |              Shift_Logic_Mux                                                    |MB_MUXF7_192                            |     1|
|818   |            \Shift_Logic_Bits[29].Shift_Logic_Bit_I                              |Shift_Logic_Bit_149                     |     3|
|819   |              Logic_LUT                                                          |MB_LUT4__parameterized15_187            |     1|
|820   |              Shift_LUT                                                          |MB_LUT4__parameterized17_188            |     1|
|821   |              Shift_Logic_Mux                                                    |MB_MUXF7_189                            |     1|
|822   |            \Shift_Logic_Bits[2].Shift_Logic_Bit_I                               |Shift_Logic_Bit_150                     |     3|
|823   |              Logic_LUT                                                          |MB_LUT4__parameterized15_184            |     1|
|824   |              Shift_LUT                                                          |MB_LUT4__parameterized17_185            |     1|
|825   |              Shift_Logic_Mux                                                    |MB_MUXF7_186                            |     1|
|826   |            \Shift_Logic_Bits[30].Shift_Logic_Bit_I                              |Shift_Logic_Bit_151                     |     3|
|827   |              Logic_LUT                                                          |MB_LUT4__parameterized15_181            |     1|
|828   |              Shift_LUT                                                          |MB_LUT4__parameterized17_182            |     1|
|829   |              Shift_Logic_Mux                                                    |MB_MUXF7_183                            |     1|
|830   |            \Shift_Logic_Bits[31].Shift_Logic_Bit_I                              |Shift_Logic_Bit_152                     |     3|
|831   |              Logic_LUT                                                          |MB_LUT4__parameterized15_178            |     1|
|832   |              Shift_LUT                                                          |MB_LUT4__parameterized17_179            |     1|
|833   |              Shift_Logic_Mux                                                    |MB_MUXF7_180                            |     1|
|834   |            \Shift_Logic_Bits[3].Shift_Logic_Bit_I                               |Shift_Logic_Bit_153                     |     3|
|835   |              Logic_LUT                                                          |MB_LUT4__parameterized15_175            |     1|
|836   |              Shift_LUT                                                          |MB_LUT4__parameterized17_176            |     1|
|837   |              Shift_Logic_Mux                                                    |MB_MUXF7_177                            |     1|
|838   |            \Shift_Logic_Bits[4].Shift_Logic_Bit_I                               |Shift_Logic_Bit_154                     |     3|
|839   |              Logic_LUT                                                          |MB_LUT4__parameterized15_172            |     1|
|840   |              Shift_LUT                                                          |MB_LUT4__parameterized17_173            |     1|
|841   |              Shift_Logic_Mux                                                    |MB_MUXF7_174                            |     1|
|842   |            \Shift_Logic_Bits[5].Shift_Logic_Bit_I                               |Shift_Logic_Bit_155                     |     3|
|843   |              Logic_LUT                                                          |MB_LUT4__parameterized15_169            |     1|
|844   |              Shift_LUT                                                          |MB_LUT4__parameterized17_170            |     1|
|845   |              Shift_Logic_Mux                                                    |MB_MUXF7_171                            |     1|
|846   |            \Shift_Logic_Bits[6].Shift_Logic_Bit_I                               |Shift_Logic_Bit_156                     |     3|
|847   |              Logic_LUT                                                          |MB_LUT4__parameterized15_166            |     1|
|848   |              Shift_LUT                                                          |MB_LUT4__parameterized17_167            |     1|
|849   |              Shift_Logic_Mux                                                    |MB_MUXF7_168                            |     1|
|850   |            \Shift_Logic_Bits[7].Shift_Logic_Bit_I                               |Shift_Logic_Bit_157                     |     3|
|851   |              Logic_LUT                                                          |MB_LUT4__parameterized15_163            |     1|
|852   |              Shift_LUT                                                          |MB_LUT4__parameterized17_164            |     1|
|853   |              Shift_Logic_Mux                                                    |MB_MUXF7_165                            |     1|
|854   |            \Shift_Logic_Bits[8].Shift_Logic_Bit_I                               |Shift_Logic_Bit_158                     |     3|
|855   |              Logic_LUT                                                          |MB_LUT4__parameterized15_160            |     1|
|856   |              Shift_LUT                                                          |MB_LUT4__parameterized17_161            |     1|
|857   |              Shift_Logic_Mux                                                    |MB_MUXF7_162                            |     1|
|858   |            \Shift_Logic_Bits[9].Shift_Logic_Bit_I                               |Shift_Logic_Bit_159                     |     3|
|859   |              Logic_LUT                                                          |MB_LUT4__parameterized15                |     1|
|860   |              Shift_LUT                                                          |MB_LUT4__parameterized17                |     1|
|861   |              Shift_Logic_Mux                                                    |MB_MUXF7                                |     1|
|862   |          Zero_Detect_I                                                          |Zero_Detect                             |    12|
|863   |            Part_Of_Zero_Carry_Start                                             |MB_MUXCY_122                            |     1|
|864   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                             |MB_MUXCY_123                            |     1|
|865   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |MB_MUXCY_124                            |     1|
|866   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |MB_MUXCY_125                            |     1|
|867   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |MB_MUXCY_126                            |     1|
|868   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |MB_MUXCY_127                            |     1|
|869   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |MB_MUXCY_128                            |     1|
|870   |        Decode_I                                                                 |Decode                                  |   389|
|871   |          PreFetch_Buffer_I                                                      |PreFetch_Buffer                         |   155|
|872   |            \Buffer_DFFs[1].FDS_I                                                |MB_FDS                                  |     2|
|873   |            \Buffer_DFFs[1].MUXCY_XOR_I                                          |MB_MUXCY_XORCY                          |     1|
|874   |            \Buffer_DFFs[2].FDS_I                                                |MB_FDS_87                               |     1|
|875   |            \Buffer_DFFs[2].MUXCY_XOR_I                                          |MB_MUXCY_XORCY_88                       |     2|
|876   |            \Buffer_DFFs[3].FDS_I                                                |MB_FDS_89                               |     1|
|877   |            \Buffer_DFFs[3].MUXCY_XOR_I                                          |MB_MUXCY_XORCY_90                       |     2|
|878   |            \PreFetch_Buffers[0].SRL16E_I                                        |MB_SRL16E                               |     9|
|879   |            \PreFetch_Buffers[10].SRL16E_I                                       |MB_SRL16E_91                            |     1|
|880   |            \PreFetch_Buffers[11].SRL16E_I                                       |MB_SRL16E_92                            |     2|
|881   |            \PreFetch_Buffers[12].SRL16E_I                                       |MB_SRL16E_93                            |     1|
|882   |            \PreFetch_Buffers[13].SRL16E_I                                       |MB_SRL16E_94                            |     4|
|883   |            \PreFetch_Buffers[14].SRL16E_I                                       |MB_SRL16E_95                            |     3|
|884   |            \PreFetch_Buffers[15].SRL16E_I                                       |MB_SRL16E_96                            |     1|
|885   |            \PreFetch_Buffers[16].SRL16E_I                                       |MB_SRL16E_97                            |    17|
|886   |            \PreFetch_Buffers[17].SRL16E_I                                       |MB_SRL16E_98                            |     2|
|887   |            \PreFetch_Buffers[18].SRL16E_I                                       |MB_SRL16E_99                            |     1|
|888   |            \PreFetch_Buffers[19].SRL16E_I                                       |MB_SRL16E_100                           |     1|
|889   |            \PreFetch_Buffers[1].SRL16E_I                                        |MB_SRL16E_101                           |    10|
|890   |            \PreFetch_Buffers[20].SRL16E_I                                       |MB_SRL16E_102                           |     1|
|891   |            \PreFetch_Buffers[21].SRL16E_I                                       |MB_SRL16E_103                           |     1|
|892   |            \PreFetch_Buffers[22].SRL16E_I                                       |MB_SRL16E_104                           |     2|
|893   |            \PreFetch_Buffers[23].SRL16E_I                                       |MB_SRL16E_105                           |     1|
|894   |            \PreFetch_Buffers[24].SRL16E_I                                       |MB_SRL16E_106                           |     1|
|895   |            \PreFetch_Buffers[25].SRL16E_I                                       |MB_SRL16E_107                           |     4|
|896   |            \PreFetch_Buffers[26].SRL16E_I                                       |MB_SRL16E_108                           |     1|
|897   |            \PreFetch_Buffers[27].SRL16E_I                                       |MB_SRL16E_109                           |     3|
|898   |            \PreFetch_Buffers[28].SRL16E_I                                       |MB_SRL16E_110                           |     2|
|899   |            \PreFetch_Buffers[29].SRL16E_I                                       |MB_SRL16E_111                           |     1|
|900   |            \PreFetch_Buffers[2].SRL16E_I                                        |MB_SRL16E_112                           |     2|
|901   |            \PreFetch_Buffers[30].SRL16E_I                                       |MB_SRL16E_113                           |     2|
|902   |            \PreFetch_Buffers[31].SRL16E_I                                       |MB_SRL16E_114                           |     2|
|903   |            \PreFetch_Buffers[3].SRL16E_I                                        |MB_SRL16E_115                           |    37|
|904   |            \PreFetch_Buffers[4].SRL16E_I                                        |MB_SRL16E_116                           |    16|
|905   |            \PreFetch_Buffers[5].SRL16E_I                                        |MB_SRL16E_117                           |     5|
|906   |            \PreFetch_Buffers[6].SRL16E_I                                        |MB_SRL16E_118                           |     2|
|907   |            \PreFetch_Buffers[7].SRL16E_I                                        |MB_SRL16E_119                           |     1|
|908   |            \PreFetch_Buffers[8].SRL16E_I                                        |MB_SRL16E_120                           |     1|
|909   |            \PreFetch_Buffers[9].SRL16E_I                                        |MB_SRL16E_121                           |     2|
|910   |            of_valid_FDR_I                                                       |MB_FDR                                  |     6|
|911   |          \Using_FPGA.ALU_Carry_FDRE                                             |MB_FDRE                                 |     1|
|912   |          \Using_FPGA.ALU_Carry_MUXCY                                            |MB_MUXCY_59                             |     1|
|913   |          \Using_FPGA.ALU_OP0_FDRE                                               |MB_FDRE_60                              |     1|
|914   |          \Using_FPGA.ALU_OP1_FDRE                                               |MB_FDRE_61                              |     1|
|915   |          \Using_FPGA.Correct_Carry_MUXCY                                        |MB_MUXCY_62                             |     4|
|916   |          \Using_FPGA.Force1_FDRE                                                |MB_FDRE_63                              |     1|
|917   |          \Using_FPGA.Force2_FDRE                                                |MB_FDRE_64                              |     1|
|918   |          \Using_FPGA.Force_Val1_FDRE                                            |MB_FDRE_65                              |     1|
|919   |          \Using_FPGA.Force_Val2_FDRSE                                           |MB_FDRSE_66                             |     1|
|920   |          \Using_FPGA.I_correct_Carry_Select                                     |MB_LUT4__parameterized9                 |     1|
|921   |          \Using_FPGA.Intr_Carry_MUXCY                                           |MB_MUXCY_67                             |     1|
|922   |          \Using_FPGA.MULT_AND_I                                                 |MB_MULT_AND                             |     1|
|923   |          \Using_FPGA.MUXCY_JUMP_CARRY                                           |MB_MUXCY_68                             |     1|
|924   |          \Using_FPGA.MUXCY_JUMP_CARRY2                                          |MB_MUXCY_69                             |     1|
|925   |          \Using_FPGA.MUXCY_JUMP_CARRY3                                          |MB_MUXCY_70                             |     6|
|926   |          \Using_FPGA.New_Carry_MUXCY                                            |MB_MUXCY_71                             |     2|
|927   |          \Using_FPGA.OpSel1_SPR_Select_LUT_1                                    |MB_LUT4__parameterized1                 |     1|
|928   |          \Using_FPGA.OpSel1_SPR_Select_LUT_2                                    |MB_LUT4__parameterized3                 |     1|
|929   |          \Using_FPGA.OpSel1_SPR_Select_LUT_3                                    |MB_LUT3                                 |     1|
|930   |          \Using_FPGA.OpSel1_SPR_Select_LUT_4                                    |MB_LUT3__parameterized1                 |     1|
|931   |          \Using_FPGA.Reg_Test_Equal_FDSE                                        |MB_FDSE                                 |     1|
|932   |          \Using_FPGA.Reg_Test_Equal_N_FDRE                                      |MB_FDRE_72                              |     1|
|933   |          \Using_FPGA.Res_Forward1_LUT1                                          |MB_LUT4__parameterized5                 |     1|
|934   |          \Using_FPGA.Res_Forward1_LUT2                                          |MB_LUT4__parameterized5_73              |     1|
|935   |          \Using_FPGA.Res_Forward1_LUT3                                          |MB_LUT3__parameterized3                 |     1|
|936   |          \Using_FPGA.Res_Forward1_LUT4                                          |MB_LUT4__parameterized7                 |     1|
|937   |          \Using_FPGA.Res_Forward2_LUT1                                          |MB_LUT4__parameterized5_74              |     1|
|938   |          \Using_FPGA.Res_Forward2_LUT2                                          |MB_LUT4__parameterized5_75              |     1|
|939   |          \Using_FPGA.Res_Forward2_LUT3                                          |MB_LUT3__parameterized3_76              |     1|
|940   |          \Using_FPGA.Res_Forward2_LUT4                                          |MB_LUT4__parameterized7_77              |     1|
|941   |          \Using_FPGA.Use_Reg_Neg_DI_FDRE                                        |MB_FDRE_78                              |     1|
|942   |          \Using_FPGA.Use_Reg_Neg_S_FDRE                                         |MB_FDRE_79                              |     1|
|943   |          \Using_FPGA.clean_iReady_MuxCY                                         |MB_MUXCY_80                             |     1|
|944   |          \Using_FPGA.force_di1_LUT3                                             |MB_LUT3__parameterized5                 |     1|
|945   |          \Using_FPGA.force_di2_LUT4                                             |MB_LUT4__parameterized11                |     1|
|946   |          \Using_FPGA.force_jump1_LUT3                                           |MB_LUT3__parameterized5_81              |     1|
|947   |          \Using_FPGA.force_jump2_LUT4                                           |MB_LUT4__parameterized3_82              |     1|
|948   |          \Using_FPGA.iFetch_MuxCY_1                                             |MB_MUXCY_83                             |     1|
|949   |          \Using_FPGA.iFetch_MuxCY_2                                             |MB_MUXCY_84                             |     5|
|950   |          \Using_FPGA.iFetch_MuxCY_3                                             |MB_MUXCY_85                             |     2|
|951   |          \Using_FPGA.of_PipeRun_MuxCY_1                                         |MB_MUXCY_86                             |    18|
|952   |          \Using_FPGA.of_PipeRun_Select_LUT5                                     |MB_LUT5                                 |     1|
|953   |          \Using_FPGA.of_PipeRun_without_dready_LUT5                             |MB_LUT5__parameterized1                 |     2|
|954   |          write_Reg_I_LUT                                                        |MB_LUT4                                 |     2|
|955   |        \Implement_Debug_Logic.Master_Core.Debug_Area                            |Debug                                   |   432|
|956   |          \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                               |MB_FDRSE                                |     5|
|957   |          \Area_Debug_Control.Stop_CPU_FDRSE                                     |MB_FDRSE_17                             |     4|
|958   |          \Area_Debug_Control.Stop_Instr_Fetch_FDRSE                             |MB_FDRSE_18                             |    40|
|959   |          \Serial_Dbg_Intf.SRL16E_1                                              |MB_SRL16E__parameterized2               |     1|
|960   |          \Serial_Dbg_Intf.SRL16E_2                                              |MB_SRL16E__parameterized4               |     2|
|961   |          \Serial_Dbg_Intf.SRL16E_3                                              |MB_SRL16E__parameterized10              |     1|
|962   |          \Serial_Dbg_Intf.SRL16E_4                                              |MB_SRL16E__parameterized12              |     1|
|963   |          \Serial_Dbg_Intf.SRL16E_7                                              |MB_SRL16E__parameterized4_19            |     2|
|964   |          \Serial_Dbg_Intf.SRL16E_8                                              |MB_SRL16E__parameterized4_20            |     1|
|965   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |MB_SRL16E__parameterized6               |     1|
|966   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |MB_SRL16E__parameterized8               |     2|
|967   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |MB_SRL16E__parameterized4_21            |     1|
|968   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |MB_SRL16E__parameterized4_22            |     1|
|969   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |MB_SRL16E__parameterized6_23            |     1|
|970   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |MB_SRL16E__parameterized8_24            |     2|
|971   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |MB_SRL16E__parameterized4_25            |     1|
|972   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |MB_SRL16E__parameterized4_26            |     5|
|973   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized2             |     1|
|974   |          \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                             |     1|
|975   |            \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized2_58          |     1|
|976   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized4             |     3|
|977   |          \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized2_27          |     2|
|978   |          \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized2_28          |     1|
|979   |          \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1             |    29|
|980   |            \sync_bits[0].sync_bit                                               |mb_sync_bit_48                          |     3|
|981   |            \sync_bits[1].sync_bit                                               |mb_sync_bit_49                          |     3|
|982   |            \sync_bits[2].sync_bit                                               |mb_sync_bit_50                          |     3|
|983   |            \sync_bits[3].sync_bit                                               |mb_sync_bit_51                          |     3|
|984   |            \sync_bits[4].sync_bit                                               |mb_sync_bit_52                          |     3|
|985   |            \sync_bits[5].sync_bit                                               |mb_sync_bit_53                          |     3|
|986   |            \sync_bits[6].sync_bit                                               |mb_sync_bit_54                          |     3|
|987   |            \sync_bits[7].sync_bit                                               |mb_sync_bit_55                          |     4|
|988   |            \sync_bits[8].sync_bit                                               |mb_sync_bit_56                          |     2|
|989   |            \sync_bits[9].sync_bit                                               |mb_sync_bit_57                          |     2|
|990   |          \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized2_29          |     2|
|991   |          \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized2_30          |     1|
|992   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                             |    20|
|993   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY                                |     1|
|994   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E                              |     3|
|995   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_33                             |     1|
|996   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_34                           |     1|
|997   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_35                             |     1|
|998   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_36                           |     1|
|999   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_37                             |     1|
|1000  |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_38                           |     1|
|1001  |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_39                             |     1|
|1002  |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_40                           |     1|
|1003  |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_41                             |     1|
|1004  |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_42                           |     1|
|1005  |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_43                             |     1|
|1006  |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_44                           |     1|
|1007  |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_45                             |     1|
|1008  |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_46                           |     1|
|1009  |            \The_First_BreakPoints.MUXCY_Post                                    |MB_MUXCY_47                             |     2|
|1010  |          sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized4_31          |     2|
|1011  |          sync_trig_out_0                                                        |mb_sync_bit__parameterized4_32          |     2|
|1012  |        \Using_Ext_Databus.DAXI_Interface_I1                                     |DAXI_interface                          |   177|
|1013  |        instr_mux_I1                                                             |instr_mux                               |    16|
|1014  |          \Mux_LD.LD_inst                                                        |mux_bus                                 |    16|
|1015  |            \Mux_Loop[0].I_MUX_LUT6                                              |MB_LUT6_2__parameterized14              |     1|
|1016  |            \Mux_Loop[10].I_MUX_LUT6                                             |MB_LUT6_2__parameterized14_2            |     1|
|1017  |            \Mux_Loop[11].I_MUX_LUT6                                             |MB_LUT6_2__parameterized14_3            |     1|
|1018  |            \Mux_Loop[12].I_MUX_LUT6                                             |MB_LUT6_2__parameterized14_4            |     1|
|1019  |            \Mux_Loop[13].I_MUX_LUT6                                             |MB_LUT6_2__parameterized14_5            |     1|
|1020  |            \Mux_Loop[14].I_MUX_LUT6                                             |MB_LUT6_2__parameterized14_6            |     1|
|1021  |            \Mux_Loop[15].I_MUX_LUT6                                             |MB_LUT6_2__parameterized14_7            |     1|
|1022  |            \Mux_Loop[1].I_MUX_LUT6                                              |MB_LUT6_2__parameterized14_8            |     1|
|1023  |            \Mux_Loop[2].I_MUX_LUT6                                              |MB_LUT6_2__parameterized14_9            |     1|
|1024  |            \Mux_Loop[3].I_MUX_LUT6                                              |MB_LUT6_2__parameterized14_10           |     1|
|1025  |            \Mux_Loop[4].I_MUX_LUT6                                              |MB_LUT6_2__parameterized14_11           |     1|
|1026  |            \Mux_Loop[5].I_MUX_LUT6                                              |MB_LUT6_2__parameterized14_12           |     1|
|1027  |            \Mux_Loop[6].I_MUX_LUT6                                              |MB_LUT6_2__parameterized14_13           |     1|
|1028  |            \Mux_Loop[7].I_MUX_LUT6                                              |MB_LUT6_2__parameterized14_14           |     1|
|1029  |            \Mux_Loop[8].I_MUX_LUT6                                              |MB_LUT6_2__parameterized14_15           |     1|
|1030  |            \Mux_Loop[9].I_MUX_LUT6                                              |MB_LUT6_2__parameterized14_16           |     1|
|1031  |      Reset_DFF                                                                  |mb_sync_bit                             |     2|
|1032  |      \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_0                           |     2|
|1033  |      \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_1                           |     2|
+------+---------------------------------------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2659 ; free virtual = 8933
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26462 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1821.125 ; gain = 363.270 ; free physical = 2712 ; free virtual = 8986
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 1821.125 ; gain = 658.297 ; free physical = 2712 ; free virtual = 8986
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 277 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 27 instances
  FD => FDRE: 32 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 84 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
349 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:31 . Memory (MB): peak = 1821.125 ; gain = 671.668 ; free physical = 2713 ; free virtual = 8987
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.runs/design_1_microblaze_0_0_synth_1/design_1_microblaze_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xci
INFO: [Coretcl 2-1174] Renamed 1032 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.runs/design_1_microblaze_0_0_synth_1/design_1_microblaze_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_microblaze_0_0_utilization_synth.rpt -pb design_1_microblaze_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1845.141 ; gain = 0.000 ; free physical = 2703 ; free virtual = 8986
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 19:01:06 2018...
