ATC_L1_ENABLE,VAR_0
AUTO_CTXSW_ENABLE,VAR_1
REG_SET_FIELD,FUNC_0
RREG32,FUNC_1
SDMA0_CNTL,VAR_2
SDMA0_PHASE0_QUANTUM__UNIT_MASK,VAR_3
SDMA0_PHASE0_QUANTUM__UNIT__SHIFT,VAR_4
SDMA0_PHASE0_QUANTUM__VALUE_MASK,VAR_5
SDMA0_PHASE0_QUANTUM__VALUE__SHIFT,VAR_6
WARN_ONCE,FUNC_2
WREG32,FUNC_3
amdgpu_sdma_phase_quantum,VAR_7
mmSDMA0_CNTL,VAR_8
mmSDMA0_PHASE0_QUANTUM,VAR_9
mmSDMA0_PHASE1_QUANTUM,VAR_10
sdma_offsets,VAR_11
sdma_v3_0_ctx_switch_enable,FUNC_4
adev,VAR_12
enable,VAR_13
f32_cntl,VAR_14
phase_quantum,VAR_15
i,VAR_16
value,VAR_17
unit,VAR_18
