// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module test_hmac_sha256_generateMsgSchedule (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        blk_strm_dout,
        blk_strm_num_data_valid,
        blk_strm_fifo_cap,
        blk_strm_empty_n,
        blk_strm_read,
        nblk_strm19_dout,
        nblk_strm19_num_data_valid,
        nblk_strm19_fifo_cap,
        nblk_strm19_empty_n,
        nblk_strm19_read,
        end_nblk_strm112_dout,
        end_nblk_strm112_num_data_valid,
        end_nblk_strm112_fifo_cap,
        end_nblk_strm112_empty_n,
        end_nblk_strm112_read,
        w_strm14_din,
        w_strm14_num_data_valid,
        w_strm14_fifo_cap,
        w_strm14_full_n,
        w_strm14_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] blk_strm_dout;
input  [5:0] blk_strm_num_data_valid;
input  [5:0] blk_strm_fifo_cap;
input   blk_strm_empty_n;
output   blk_strm_read;
input  [63:0] nblk_strm19_dout;
input  [5:0] nblk_strm19_num_data_valid;
input  [5:0] nblk_strm19_fifo_cap;
input   nblk_strm19_empty_n;
output   nblk_strm19_read;
input  [0:0] end_nblk_strm112_dout;
input  [5:0] end_nblk_strm112_num_data_valid;
input  [5:0] end_nblk_strm112_fifo_cap;
input   end_nblk_strm112_empty_n;
output   end_nblk_strm112_read;
output  [31:0] w_strm14_din;
input  [5:0] w_strm14_num_data_valid;
input  [5:0] w_strm14_fifo_cap;
input   w_strm14_full_n;
output   w_strm14_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg blk_strm_read;
reg nblk_strm19_read;
reg end_nblk_strm112_read;
reg[31:0] w_strm14_din;
reg w_strm14_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    blk_strm_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln530_fu_282_p2;
reg    nblk_strm19_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] ap_phi_mux_e_7_phi_fu_205_p4;
reg    end_nblk_strm112_blk_n;
reg   [63:0] tmp_47_reg_612;
wire   [63:0] i_11_fu_287_p2;
reg   [63:0] i_11_reg_620;
reg    ap_block_state3;
wire   [31:0] tmp_M_fu_293_p1;
reg   [31:0] tmp_M_reg_625;
reg   [31:0] tmp_M_29_reg_630;
reg   [31:0] tmp_M_30_reg_635;
reg   [31:0] tmp_M_16_reg_640;
reg   [31:0] tmp_M_17_reg_645;
reg   [31:0] tmp_M_18_reg_650;
reg   [31:0] tmp_M_19_reg_655;
reg   [31:0] tmp_M_20_reg_660;
reg   [31:0] tmp_M_21_reg_665;
reg   [31:0] tmp_M_22_reg_670;
reg   [31:0] tmp_M_23_reg_675;
reg   [31:0] tmp_M_24_reg_680;
reg   [31:0] tmp_M_25_reg_685;
reg   [31:0] tmp_M_26_reg_690;
reg   [31:0] tmp_M_27_reg_695;
reg   [31:0] tmp_M_28_reg_700;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_start;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_done;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_idle;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_ready;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_w_strm14_din;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_w_strm14_write;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_15_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_15_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_14_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_14_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_13_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_13_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_12_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_12_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_11_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_11_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_10_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_10_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_9_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_9_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_8_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_8_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_7_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_7_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_6_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_6_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_5_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_5_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_4_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_4_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_3_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_3_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_2_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_2_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_1_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_1_out_ap_vld;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_out;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_out_ap_vld;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_start;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_done;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_idle;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_ready;
wire   [31:0] grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_w_strm14_din;
wire    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_w_strm14_write;
reg   [0:0] e_7_reg_202;
reg    ap_block_state1;
reg   [63:0] i_reg_211;
reg    ap_block_state2;
wire    ap_CS_fsm_state8;
reg    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_start_reg = 1'b0;
#0 grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_start_reg = 1'b0;
end

test_hmac_sha256_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16 grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_start),
    .ap_done(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_done),
    .ap_idle(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_idle),
    .ap_ready(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_ready),
    .w_strm14_din(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_w_strm14_din),
    .w_strm14_num_data_valid(6'd0),
    .w_strm14_fifo_cap(6'd0),
    .w_strm14_full_n(w_strm14_full_n),
    .w_strm14_write(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_w_strm14_write),
    .tmp_M(tmp_M_reg_625),
    .tmp_M_16(tmp_M_16_reg_640),
    .tmp_M_17(tmp_M_17_reg_645),
    .tmp_M_18(tmp_M_18_reg_650),
    .tmp_M_19(tmp_M_19_reg_655),
    .tmp_M_20(tmp_M_20_reg_660),
    .tmp_M_21(tmp_M_21_reg_665),
    .tmp_M_22(tmp_M_22_reg_670),
    .tmp_M_23(tmp_M_23_reg_675),
    .tmp_M_24(tmp_M_24_reg_680),
    .tmp_M_25(tmp_M_25_reg_685),
    .tmp_M_26(tmp_M_26_reg_690),
    .tmp_M_27(tmp_M_27_reg_695),
    .tmp_M_28(tmp_M_28_reg_700),
    .tmp_M_29(tmp_M_29_reg_630),
    .tmp_M_30(tmp_M_30_reg_635),
    .W_15_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_15_out),
    .W_15_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_15_out_ap_vld),
    .W_14_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_14_out),
    .W_14_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_14_out_ap_vld),
    .W_13_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_13_out),
    .W_13_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_13_out_ap_vld),
    .W_12_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_12_out),
    .W_12_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_12_out_ap_vld),
    .W_11_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_11_out),
    .W_11_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_11_out_ap_vld),
    .W_10_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_10_out),
    .W_10_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_10_out_ap_vld),
    .W_9_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_9_out),
    .W_9_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_9_out_ap_vld),
    .W_8_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_8_out),
    .W_8_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_8_out_ap_vld),
    .W_7_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_7_out),
    .W_7_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_7_out_ap_vld),
    .W_6_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_6_out),
    .W_6_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_6_out_ap_vld),
    .W_5_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_5_out),
    .W_5_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_5_out_ap_vld),
    .W_4_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_4_out),
    .W_4_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_4_out_ap_vld),
    .W_3_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_3_out),
    .W_3_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_3_out_ap_vld),
    .W_2_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_2_out),
    .W_2_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_2_out_ap_vld),
    .W_1_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_1_out),
    .W_1_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_1_out_ap_vld),
    .W_out(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_out),
    .W_out_ap_vld(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_out_ap_vld)
);

test_hmac_sha256_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64 grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_start),
    .ap_done(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_done),
    .ap_idle(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_idle),
    .ap_ready(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_ready),
    .w_strm14_din(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_w_strm14_din),
    .w_strm14_num_data_valid(6'd0),
    .w_strm14_fifo_cap(6'd0),
    .w_strm14_full_n(w_strm14_full_n),
    .w_strm14_write(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_w_strm14_write),
    .W_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_out),
    .W_2_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_2_out),
    .W_3_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_3_out),
    .W_4_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_4_out),
    .W_5_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_5_out),
    .W_7_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_7_out),
    .W_8_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_8_out),
    .W_9_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_9_out),
    .W_10_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_10_out),
    .W_11_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_11_out),
    .W_12_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_12_out),
    .W_13_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_13_out),
    .W_15_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_15_out),
    .W_14_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_14_out),
    .W_6_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_6_out),
    .W_1_reload(grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_W_1_out)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((e_7_reg_202 == 1'd0) & (nblk_strm19_empty_n == 1'b0)) & (ap_phi_mux_e_7_phi_fu_205_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_start_reg <= 1'b1;
        end else if ((grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_ready == 1'b1)) begin
            grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_start_reg <= 1'b1;
        end else if ((grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_ready == 1'b1)) begin
            grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_done == 1'b1))) begin
        i_reg_211 <= i_11_reg_620;
    end else if ((~((e_7_reg_202 == 1'd0) & (nblk_strm19_empty_n == 1'b0)) & (e_7_reg_202 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_211 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(((icmp_ln530_fu_282_p2 == 1'd1) & (end_nblk_strm112_empty_n == 1'b0)) | ((icmp_ln530_fu_282_p2 == 1'd0) & (blk_strm_empty_n == 1'b0))) & (icmp_ln530_fu_282_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((end_nblk_strm112_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        e_7_reg_202 <= end_nblk_strm112_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln530_fu_282_p2 == 1'd1) & (end_nblk_strm112_empty_n == 1'b0)) | ((icmp_ln530_fu_282_p2 == 1'd0) & (blk_strm_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state3))) begin
        i_11_reg_620 <= i_11_fu_287_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((e_7_reg_202 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_47_reg_612 <= nblk_strm19_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln530_fu_282_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_M_16_reg_640 <= {{blk_strm_dout[63:32]}};
        tmp_M_17_reg_645 <= {{blk_strm_dout[95:64]}};
        tmp_M_18_reg_650 <= {{blk_strm_dout[127:96]}};
        tmp_M_19_reg_655 <= {{blk_strm_dout[159:128]}};
        tmp_M_20_reg_660 <= {{blk_strm_dout[191:160]}};
        tmp_M_21_reg_665 <= {{blk_strm_dout[223:192]}};
        tmp_M_22_reg_670 <= {{blk_strm_dout[255:224]}};
        tmp_M_23_reg_675 <= {{blk_strm_dout[287:256]}};
        tmp_M_24_reg_680 <= {{blk_strm_dout[319:288]}};
        tmp_M_25_reg_685 <= {{blk_strm_dout[351:320]}};
        tmp_M_26_reg_690 <= {{blk_strm_dout[383:352]}};
        tmp_M_27_reg_695 <= {{blk_strm_dout[415:384]}};
        tmp_M_28_reg_700 <= {{blk_strm_dout[447:416]}};
        tmp_M_29_reg_630 <= {{blk_strm_dout[479:448]}};
        tmp_M_30_reg_635 <= {{blk_strm_dout[511:480]}};
        tmp_M_reg_625 <= tmp_M_fu_293_p1;
    end
end

always @ (*) begin
    if (((end_nblk_strm112_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((e_7_reg_202 == 1'd0) & (nblk_strm19_empty_n == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln530_fu_282_p2 == 1'd1) & (end_nblk_strm112_empty_n == 1'b0)) | ((icmp_ln530_fu_282_p2 == 1'd0) & (blk_strm_empty_n == 1'b0)))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((e_7_reg_202 == 1'd0) & (nblk_strm19_empty_n == 1'b0)) & (ap_phi_mux_e_7_phi_fu_205_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((e_7_reg_202 == 1'd0) & (nblk_strm19_empty_n == 1'b0)) & (ap_phi_mux_e_7_phi_fu_205_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln530_fu_282_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        blk_strm_blk_n = blk_strm_empty_n;
    end else begin
        blk_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln530_fu_282_p2 == 1'd1) & (end_nblk_strm112_empty_n == 1'b0)) | ((icmp_ln530_fu_282_p2 == 1'd0) & (blk_strm_empty_n == 1'b0))) & (icmp_ln530_fu_282_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        blk_strm_read = 1'b1;
    end else begin
        blk_strm_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln530_fu_282_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        end_nblk_strm112_blk_n = end_nblk_strm112_empty_n;
    end else begin
        end_nblk_strm112_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((icmp_ln530_fu_282_p2 == 1'd1) & (end_nblk_strm112_empty_n == 1'b0)) | ((icmp_ln530_fu_282_p2 == 1'd0) & (blk_strm_empty_n == 1'b0))) & (icmp_ln530_fu_282_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((end_nblk_strm112_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        end_nblk_strm112_read = 1'b1;
    end else begin
        end_nblk_strm112_read = 1'b0;
    end
end

always @ (*) begin
    if (((e_7_reg_202 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        nblk_strm19_blk_n = nblk_strm19_empty_n;
    end else begin
        nblk_strm19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((e_7_reg_202 == 1'd0) & (nblk_strm19_empty_n == 1'b0)) & (e_7_reg_202 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        nblk_strm19_read = 1'b1;
    end else begin
        nblk_strm19_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        w_strm14_din = grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_w_strm14_din;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        w_strm14_din = grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_w_strm14_din;
    end else begin
        w_strm14_din = grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_w_strm14_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        w_strm14_write = grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_w_strm14_write;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        w_strm14_write = grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_w_strm14_write;
    end else begin
        w_strm14_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((end_nblk_strm112_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((e_7_reg_202 == 1'd0) & (nblk_strm19_empty_n == 1'b0)) & (ap_phi_mux_e_7_phi_fu_205_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((e_7_reg_202 == 1'd0) & (nblk_strm19_empty_n == 1'b0)) & (e_7_reg_202 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~(((icmp_ln530_fu_282_p2 == 1'd1) & (end_nblk_strm112_empty_n == 1'b0)) | ((icmp_ln530_fu_282_p2 == 1'd0) & (blk_strm_empty_n == 1'b0))) & (icmp_ln530_fu_282_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~(((icmp_ln530_fu_282_p2 == 1'd1) & (end_nblk_strm112_empty_n == 1'b0)) | ((icmp_ln530_fu_282_p2 == 1'd0) & (blk_strm_empty_n == 1'b0))) & (icmp_ln530_fu_282_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state1 = ((end_nblk_strm112_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((e_7_reg_202 == 1'd0) & (nblk_strm19_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3 = (((icmp_ln530_fu_282_p2 == 1'd1) & (end_nblk_strm112_empty_n == 1'b0)) | ((icmp_ln530_fu_282_p2 == 1'd0) & (blk_strm_empty_n == 1'b0)));
end

assign ap_phi_mux_e_7_phi_fu_205_p4 = e_7_reg_202;

assign grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_start = grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16_fu_222_ap_start_reg;

assign grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_start = grp_generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT64_fu_260_ap_start_reg;

assign i_11_fu_287_p2 = (i_reg_211 + 64'd1);

assign icmp_ln530_fu_282_p2 = ((i_reg_211 == tmp_47_reg_612) ? 1'b1 : 1'b0);

assign tmp_M_fu_293_p1 = blk_strm_dout[31:0];

endmodule //test_hmac_sha256_generateMsgSchedule
