// Seed: 3386958173
module module_0 (
    output tri  id_0,
    input  wire id_1,
    output tri1 id_2,
    input  tri1 id_3
);
  parameter  id_5  =  -1 'b0 ,  id_6  =  id_6  ,  id_7  =  {  1  ==  1  {  id_7  }  }  ,  id_8  =  1  ,  id_9  =  -1  ,  id_10  =  1  ,  id_11  =  id_10  <=  -1  ;
  wire id_12 = id_10;
  wire id_13, id_14 = id_10;
  assign module_1.id_0 = 0;
  wor id_15 = 1;
  logic id_16, id_17;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1
);
  wire id_3;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
