

================================================================
== Vitis HLS Report for 'adi_Pipeline_VITIS_LOOP_41_2'
================================================================
* Date:           Mon May  5 03:32:21 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        adi
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7421|     7421|  37.105 us|  37.105 us|  7421|  7421|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_2  |     7419|     7419|      2461|         87|          1|    58|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 87, depth = 2461


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2461
* Pipeline : 1
  Pipeline-0 : II = 87, D = 2461, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 
560 --> 561 
561 --> 562 
562 --> 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 580 
580 --> 581 
581 --> 582 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 593 
593 --> 594 
594 --> 595 
595 --> 596 
596 --> 597 
597 --> 598 
598 --> 599 
599 --> 600 
600 --> 601 
601 --> 602 
602 --> 603 
603 --> 604 
604 --> 605 
605 --> 606 
606 --> 607 
607 --> 608 
608 --> 609 
609 --> 610 
610 --> 611 
611 --> 612 
612 --> 613 
613 --> 614 
614 --> 615 
615 --> 616 
616 --> 617 
617 --> 618 
618 --> 619 
619 --> 620 
620 --> 621 
621 --> 622 
622 --> 623 
623 --> 624 
624 --> 625 
625 --> 626 
626 --> 627 
627 --> 628 
628 --> 629 
629 --> 630 
630 --> 631 
631 --> 632 
632 --> 633 
633 --> 634 
634 --> 635 
635 --> 636 
636 --> 637 
637 --> 638 
638 --> 639 
639 --> 640 
640 --> 641 
641 --> 642 
642 --> 643 
643 --> 644 
644 --> 645 
645 --> 646 
646 --> 647 
647 --> 648 
648 --> 649 
649 --> 650 
650 --> 651 
651 --> 652 
652 --> 653 
653 --> 654 
654 --> 655 
655 --> 656 
656 --> 657 
657 --> 658 
658 --> 659 
659 --> 660 
660 --> 661 
661 --> 662 
662 --> 663 
663 --> 664 
664 --> 665 
665 --> 666 
666 --> 667 
667 --> 668 
668 --> 669 
669 --> 670 
670 --> 671 
671 --> 672 
672 --> 673 
673 --> 674 
674 --> 675 
675 --> 676 
676 --> 677 
677 --> 678 
678 --> 679 
679 --> 680 
680 --> 681 
681 --> 682 
682 --> 683 
683 --> 684 
684 --> 685 
685 --> 686 
686 --> 687 
687 --> 688 
688 --> 689 
689 --> 690 
690 --> 691 
691 --> 692 
692 --> 693 
693 --> 694 
694 --> 695 
695 --> 696 
696 --> 697 
697 --> 698 
698 --> 699 
699 --> 700 
700 --> 701 
701 --> 702 
702 --> 703 
703 --> 704 
704 --> 705 
705 --> 706 
706 --> 707 
707 --> 708 
708 --> 709 
709 --> 710 
710 --> 711 
711 --> 712 
712 --> 713 
713 --> 714 
714 --> 715 
715 --> 716 
716 --> 717 
717 --> 718 
718 --> 719 
719 --> 720 
720 --> 721 
721 --> 722 
722 --> 723 
723 --> 724 
724 --> 725 
725 --> 726 
726 --> 727 
727 --> 728 
728 --> 729 
729 --> 730 
730 --> 731 
731 --> 732 
732 --> 733 
733 --> 734 
734 --> 735 
735 --> 736 
736 --> 737 
737 --> 738 
738 --> 739 
739 --> 740 
740 --> 741 
741 --> 742 
742 --> 743 
743 --> 744 
744 --> 745 
745 --> 746 
746 --> 747 
747 --> 748 
748 --> 749 
749 --> 750 
750 --> 751 
751 --> 752 
752 --> 753 
753 --> 754 
754 --> 755 
755 --> 756 
756 --> 757 
757 --> 758 
758 --> 759 
759 --> 760 
760 --> 761 
761 --> 762 
762 --> 763 
763 --> 764 
764 --> 765 
765 --> 766 
766 --> 767 
767 --> 768 
768 --> 769 
769 --> 770 
770 --> 771 
771 --> 772 
772 --> 773 
773 --> 774 
774 --> 775 
775 --> 776 
776 --> 777 
777 --> 778 
778 --> 779 
779 --> 780 
780 --> 781 
781 --> 782 
782 --> 783 
783 --> 784 
784 --> 785 
785 --> 786 
786 --> 787 
787 --> 788 
788 --> 789 
789 --> 790 
790 --> 791 
791 --> 792 
792 --> 793 
793 --> 794 
794 --> 795 
795 --> 796 
796 --> 797 
797 --> 798 
798 --> 799 
799 --> 800 
800 --> 801 
801 --> 802 
802 --> 803 
803 --> 804 
804 --> 805 
805 --> 806 
806 --> 807 
807 --> 808 
808 --> 809 
809 --> 810 
810 --> 811 
811 --> 812 
812 --> 813 
813 --> 814 
814 --> 815 
815 --> 816 
816 --> 817 
817 --> 818 
818 --> 819 
819 --> 820 
820 --> 821 
821 --> 822 
822 --> 823 
823 --> 824 
824 --> 825 
825 --> 826 
826 --> 827 
827 --> 828 
828 --> 829 
829 --> 830 
830 --> 831 
831 --> 832 
832 --> 833 
833 --> 834 
834 --> 835 
835 --> 836 
836 --> 837 
837 --> 838 
838 --> 839 
839 --> 840 
840 --> 841 
841 --> 842 
842 --> 843 
843 --> 844 
844 --> 845 
845 --> 846 
846 --> 847 
847 --> 848 
848 --> 849 
849 --> 850 
850 --> 851 
851 --> 852 
852 --> 853 
853 --> 854 
854 --> 855 
855 --> 856 
856 --> 857 
857 --> 858 
858 --> 859 
859 --> 860 
860 --> 861 
861 --> 862 
862 --> 863 
863 --> 864 
864 --> 865 
865 --> 866 
866 --> 867 
867 --> 868 
868 --> 869 
869 --> 870 
870 --> 871 
871 --> 872 
872 --> 873 
873 --> 874 
874 --> 875 
875 --> 876 
876 --> 877 
877 --> 878 
878 --> 879 
879 --> 880 
880 --> 881 
881 --> 882 
882 --> 883 
883 --> 884 
884 --> 885 
885 --> 886 
886 --> 887 
887 --> 888 
888 --> 889 
889 --> 890 
890 --> 891 
891 --> 892 
892 --> 893 
893 --> 894 
894 --> 895 
895 --> 896 
896 --> 897 
897 --> 898 
898 --> 899 
899 --> 900 
900 --> 901 
901 --> 902 
902 --> 903 
903 --> 904 
904 --> 905 
905 --> 906 
906 --> 907 
907 --> 908 
908 --> 909 
909 --> 910 
910 --> 911 
911 --> 912 
912 --> 913 
913 --> 914 
914 --> 915 
915 --> 916 
916 --> 917 
917 --> 918 
918 --> 919 
919 --> 920 
920 --> 921 
921 --> 922 
922 --> 923 
923 --> 924 
924 --> 925 
925 --> 926 
926 --> 927 
927 --> 928 
928 --> 929 
929 --> 930 
930 --> 931 
931 --> 932 
932 --> 933 
933 --> 934 
934 --> 935 
935 --> 936 
936 --> 937 
937 --> 938 
938 --> 939 
939 --> 940 
940 --> 941 
941 --> 942 
942 --> 943 
943 --> 944 
944 --> 945 
945 --> 946 
946 --> 947 
947 --> 948 
948 --> 949 
949 --> 950 
950 --> 951 
951 --> 952 
952 --> 953 
953 --> 954 
954 --> 955 
955 --> 956 
956 --> 957 
957 --> 958 
958 --> 959 
959 --> 960 
960 --> 961 
961 --> 962 
962 --> 963 
963 --> 964 
964 --> 965 
965 --> 966 
966 --> 967 
967 --> 968 
968 --> 969 
969 --> 970 
970 --> 971 
971 --> 972 
972 --> 973 
973 --> 974 
974 --> 975 
975 --> 976 
976 --> 977 
977 --> 978 
978 --> 979 
979 --> 980 
980 --> 981 
981 --> 982 
982 --> 983 
983 --> 984 
984 --> 985 
985 --> 986 
986 --> 987 
987 --> 988 
988 --> 989 
989 --> 990 
990 --> 991 
991 --> 992 
992 --> 993 
993 --> 994 
994 --> 995 
995 --> 996 
996 --> 997 
997 --> 998 
998 --> 999 
999 --> 1000 
1000 --> 1001 
1001 --> 1002 
1002 --> 1003 
1003 --> 1004 
1004 --> 1005 
1005 --> 1006 
1006 --> 1007 
1007 --> 1008 
1008 --> 1009 
1009 --> 1010 
1010 --> 1011 
1011 --> 1012 
1012 --> 1013 
1013 --> 1014 
1014 --> 1015 
1015 --> 1016 
1016 --> 1017 
1017 --> 1018 
1018 --> 1019 
1019 --> 1020 
1020 --> 1021 
1021 --> 1022 
1022 --> 1023 
1023 --> 1024 
1024 --> 1025 
1025 --> 1026 
1026 --> 1027 
1027 --> 1028 
1028 --> 1029 
1029 --> 1030 
1030 --> 1031 
1031 --> 1032 
1032 --> 1033 
1033 --> 1034 
1034 --> 1035 
1035 --> 1036 
1036 --> 1037 
1037 --> 1038 
1038 --> 1039 
1039 --> 1040 
1040 --> 1041 
1041 --> 1042 
1042 --> 1043 
1043 --> 1044 
1044 --> 1045 
1045 --> 1046 
1046 --> 1047 
1047 --> 1048 
1048 --> 1049 
1049 --> 1050 
1050 --> 1051 
1051 --> 1052 
1052 --> 1053 
1053 --> 1054 
1054 --> 1055 
1055 --> 1056 
1056 --> 1057 
1057 --> 1058 
1058 --> 1059 
1059 --> 1060 
1060 --> 1061 
1061 --> 1062 
1062 --> 1063 
1063 --> 1064 
1064 --> 1065 
1065 --> 1066 
1066 --> 1067 
1067 --> 1068 
1068 --> 1069 
1069 --> 1070 
1070 --> 1071 
1071 --> 1072 
1072 --> 1073 
1073 --> 1074 
1074 --> 1075 
1075 --> 1076 
1076 --> 1077 
1077 --> 1078 
1078 --> 1079 
1079 --> 1080 
1080 --> 1081 
1081 --> 1082 
1082 --> 1083 
1083 --> 1084 
1084 --> 1085 
1085 --> 1086 
1086 --> 1087 
1087 --> 1088 
1088 --> 1089 
1089 --> 1090 
1090 --> 1091 
1091 --> 1092 
1092 --> 1093 
1093 --> 1094 
1094 --> 1095 
1095 --> 1096 
1096 --> 1097 
1097 --> 1098 
1098 --> 1099 
1099 --> 1100 
1100 --> 1101 
1101 --> 1102 
1102 --> 1103 
1103 --> 1104 
1104 --> 1105 
1105 --> 1106 
1106 --> 1107 
1107 --> 1108 
1108 --> 1109 
1109 --> 1110 
1110 --> 1111 
1111 --> 1112 
1112 --> 1113 
1113 --> 1114 
1114 --> 1115 
1115 --> 1116 
1116 --> 1117 
1117 --> 1118 
1118 --> 1119 
1119 --> 1120 
1120 --> 1121 
1121 --> 1122 
1122 --> 1123 
1123 --> 1124 
1124 --> 1125 
1125 --> 1126 
1126 --> 1127 
1127 --> 1128 
1128 --> 1129 
1129 --> 1130 
1130 --> 1131 
1131 --> 1132 
1132 --> 1133 
1133 --> 1134 
1134 --> 1135 
1135 --> 1136 
1136 --> 1137 
1137 --> 1138 
1138 --> 1139 
1139 --> 1140 
1140 --> 1141 
1141 --> 1142 
1142 --> 1143 
1143 --> 1144 
1144 --> 1145 
1145 --> 1146 
1146 --> 1147 
1147 --> 1148 
1148 --> 1149 
1149 --> 1150 
1150 --> 1151 
1151 --> 1152 
1152 --> 1153 
1153 --> 1154 
1154 --> 1155 
1155 --> 1156 
1156 --> 1157 
1157 --> 1158 
1158 --> 1159 
1159 --> 1160 
1160 --> 1161 
1161 --> 1162 
1162 --> 1163 
1163 --> 1164 
1164 --> 1165 
1165 --> 1166 
1166 --> 1167 
1167 --> 1168 
1168 --> 1169 
1169 --> 1170 
1170 --> 1171 
1171 --> 1172 
1172 --> 1173 
1173 --> 1174 
1174 --> 1175 
1175 --> 1176 
1176 --> 1177 
1177 --> 1178 
1178 --> 1179 
1179 --> 1180 
1180 --> 1181 
1181 --> 1182 
1182 --> 1183 
1183 --> 1184 
1184 --> 1185 
1185 --> 1186 
1186 --> 1187 
1187 --> 1188 
1188 --> 1189 
1189 --> 1190 
1190 --> 1191 
1191 --> 1192 
1192 --> 1193 
1193 --> 1194 
1194 --> 1195 
1195 --> 1196 
1196 --> 1197 
1197 --> 1198 
1198 --> 1199 
1199 --> 1200 
1200 --> 1201 
1201 --> 1202 
1202 --> 1203 
1203 --> 1204 
1204 --> 1205 
1205 --> 1206 
1206 --> 1207 
1207 --> 1208 
1208 --> 1209 
1209 --> 1210 
1210 --> 1211 
1211 --> 1212 
1212 --> 1213 
1213 --> 1214 
1214 --> 1215 
1215 --> 1216 
1216 --> 1217 
1217 --> 1218 
1218 --> 1219 
1219 --> 1220 
1220 --> 1221 
1221 --> 1222 
1222 --> 1223 
1223 --> 1224 
1224 --> 1225 
1225 --> 1226 
1226 --> 1227 
1227 --> 1228 
1228 --> 1229 
1229 --> 1230 
1230 --> 1231 
1231 --> 1232 
1232 --> 1233 
1233 --> 1234 
1234 --> 1235 
1235 --> 1236 
1236 --> 1237 
1237 --> 1238 
1238 --> 1239 
1239 --> 1240 
1240 --> 1241 
1241 --> 1242 
1242 --> 1243 
1243 --> 1244 
1244 --> 1245 
1245 --> 1246 
1246 --> 1247 
1247 --> 1248 
1248 --> 1249 
1249 --> 1250 
1250 --> 1251 
1251 --> 1252 
1252 --> 1253 
1253 --> 1254 
1254 --> 1255 
1255 --> 1256 
1256 --> 1257 
1257 --> 1258 
1258 --> 1259 
1259 --> 1260 
1260 --> 1261 
1261 --> 1262 
1262 --> 1263 
1263 --> 1264 
1264 --> 1265 
1265 --> 1266 
1266 --> 1267 
1267 --> 1268 
1268 --> 1269 
1269 --> 1270 
1270 --> 1271 
1271 --> 1272 
1272 --> 1273 
1273 --> 1274 
1274 --> 1275 
1275 --> 1276 
1276 --> 1277 
1277 --> 1278 
1278 --> 1279 
1279 --> 1280 
1280 --> 1281 
1281 --> 1282 
1282 --> 1283 
1283 --> 1284 
1284 --> 1285 
1285 --> 1286 
1286 --> 1287 
1287 --> 1288 
1288 --> 1289 
1289 --> 1290 
1290 --> 1291 
1291 --> 1292 
1292 --> 1293 
1293 --> 1294 
1294 --> 1295 
1295 --> 1296 
1296 --> 1297 
1297 --> 1298 
1298 --> 1299 
1299 --> 1300 
1300 --> 1301 
1301 --> 1302 
1302 --> 1303 
1303 --> 1304 
1304 --> 1305 
1305 --> 1306 
1306 --> 1307 
1307 --> 1308 
1308 --> 1309 
1309 --> 1310 
1310 --> 1311 
1311 --> 1312 
1312 --> 1313 
1313 --> 1314 
1314 --> 1315 
1315 --> 1316 
1316 --> 1317 
1317 --> 1318 
1318 --> 1319 
1319 --> 1320 
1320 --> 1321 
1321 --> 1322 
1322 --> 1323 
1323 --> 1324 
1324 --> 1325 
1325 --> 1326 
1326 --> 1327 
1327 --> 1328 
1328 --> 1329 
1329 --> 1330 
1330 --> 1331 
1331 --> 1332 
1332 --> 1333 
1333 --> 1334 
1334 --> 1335 
1335 --> 1336 
1336 --> 1337 
1337 --> 1338 
1338 --> 1339 
1339 --> 1340 
1340 --> 1341 
1341 --> 1342 
1342 --> 1343 
1343 --> 1344 
1344 --> 1345 
1345 --> 1346 
1346 --> 1347 
1347 --> 1348 
1348 --> 1349 
1349 --> 1350 
1350 --> 1351 
1351 --> 1352 
1352 --> 1353 
1353 --> 1354 
1354 --> 1355 
1355 --> 1356 
1356 --> 1357 
1357 --> 1358 
1358 --> 1359 
1359 --> 1360 
1360 --> 1361 
1361 --> 1362 
1362 --> 1363 
1363 --> 1364 
1364 --> 1365 
1365 --> 1366 
1366 --> 1367 
1367 --> 1368 
1368 --> 1369 
1369 --> 1370 
1370 --> 1371 
1371 --> 1372 
1372 --> 1373 
1373 --> 1374 
1374 --> 1375 
1375 --> 1376 
1376 --> 1377 
1377 --> 1378 
1378 --> 1379 
1379 --> 1380 
1380 --> 1381 
1381 --> 1382 
1382 --> 1383 
1383 --> 1384 
1384 --> 1385 
1385 --> 1386 
1386 --> 1387 
1387 --> 1388 
1388 --> 1389 
1389 --> 1390 
1390 --> 1391 
1391 --> 1392 
1392 --> 1393 
1393 --> 1394 
1394 --> 1395 
1395 --> 1396 
1396 --> 1397 
1397 --> 1398 
1398 --> 1399 
1399 --> 1400 
1400 --> 1401 
1401 --> 1402 
1402 --> 1403 
1403 --> 1404 
1404 --> 1405 
1405 --> 1406 
1406 --> 1407 
1407 --> 1408 
1408 --> 1409 
1409 --> 1410 
1410 --> 1411 
1411 --> 1412 
1412 --> 1413 
1413 --> 1414 
1414 --> 1415 
1415 --> 1416 
1416 --> 1417 
1417 --> 1418 
1418 --> 1419 
1419 --> 1420 
1420 --> 1421 
1421 --> 1422 
1422 --> 1423 
1423 --> 1424 
1424 --> 1425 
1425 --> 1426 
1426 --> 1427 
1427 --> 1428 
1428 --> 1429 
1429 --> 1430 
1430 --> 1431 
1431 --> 1432 
1432 --> 1433 
1433 --> 1434 
1434 --> 1435 
1435 --> 1436 
1436 --> 1437 
1437 --> 1438 
1438 --> 1439 
1439 --> 1440 
1440 --> 1441 
1441 --> 1442 
1442 --> 1443 
1443 --> 1444 
1444 --> 1445 
1445 --> 1446 
1446 --> 1447 
1447 --> 1448 
1448 --> 1449 
1449 --> 1450 
1450 --> 1451 
1451 --> 1452 
1452 --> 1453 
1453 --> 1454 
1454 --> 1455 
1455 --> 1456 
1456 --> 1457 
1457 --> 1458 
1458 --> 1459 
1459 --> 1460 
1460 --> 1461 
1461 --> 1462 
1462 --> 1463 
1463 --> 1464 
1464 --> 1465 
1465 --> 1466 
1466 --> 1467 
1467 --> 1468 
1468 --> 1469 
1469 --> 1470 
1470 --> 1471 
1471 --> 1472 
1472 --> 1473 
1473 --> 1474 
1474 --> 1475 
1475 --> 1476 
1476 --> 1477 
1477 --> 1478 
1478 --> 1479 
1479 --> 1480 
1480 --> 1481 
1481 --> 1482 
1482 --> 1483 
1483 --> 1484 
1484 --> 1485 
1485 --> 1486 
1486 --> 1487 
1487 --> 1488 
1488 --> 1489 
1489 --> 1490 
1490 --> 1491 
1491 --> 1492 
1492 --> 1493 
1493 --> 1494 
1494 --> 1495 
1495 --> 1496 
1496 --> 1497 
1497 --> 1498 
1498 --> 1499 
1499 --> 1500 
1500 --> 1501 
1501 --> 1502 
1502 --> 1503 
1503 --> 1504 
1504 --> 1505 
1505 --> 1506 
1506 --> 1507 
1507 --> 1508 
1508 --> 1509 
1509 --> 1510 
1510 --> 1511 
1511 --> 1512 
1512 --> 1513 
1513 --> 1514 
1514 --> 1515 
1515 --> 1516 
1516 --> 1517 
1517 --> 1518 
1518 --> 1519 
1519 --> 1520 
1520 --> 1521 
1521 --> 1522 
1522 --> 1523 
1523 --> 1524 
1524 --> 1525 
1525 --> 1526 
1526 --> 1527 
1527 --> 1528 
1528 --> 1529 
1529 --> 1530 
1530 --> 1531 
1531 --> 1532 
1532 --> 1533 
1533 --> 1534 
1534 --> 1535 
1535 --> 1536 
1536 --> 1537 
1537 --> 1538 
1538 --> 1539 
1539 --> 1540 
1540 --> 1541 
1541 --> 1542 
1542 --> 1543 
1543 --> 1544 
1544 --> 1545 
1545 --> 1546 
1546 --> 1547 
1547 --> 1548 
1548 --> 1549 
1549 --> 1550 
1550 --> 1551 
1551 --> 1552 
1552 --> 1553 
1553 --> 1554 
1554 --> 1555 
1555 --> 1556 
1556 --> 1557 
1557 --> 1558 
1558 --> 1559 
1559 --> 1560 
1560 --> 1561 
1561 --> 1562 
1562 --> 1563 
1563 --> 1564 
1564 --> 1565 
1565 --> 1566 
1566 --> 1567 
1567 --> 1568 
1568 --> 1569 
1569 --> 1570 
1570 --> 1571 
1571 --> 1572 
1572 --> 1573 
1573 --> 1574 
1574 --> 1575 
1575 --> 1576 
1576 --> 1577 
1577 --> 1578 
1578 --> 1579 
1579 --> 1580 
1580 --> 1581 
1581 --> 1582 
1582 --> 1583 
1583 --> 1584 
1584 --> 1585 
1585 --> 1586 
1586 --> 1587 
1587 --> 1588 
1588 --> 1589 
1589 --> 1590 
1590 --> 1591 
1591 --> 1592 
1592 --> 1593 
1593 --> 1594 
1594 --> 1595 
1595 --> 1596 
1596 --> 1597 
1597 --> 1598 
1598 --> 1599 
1599 --> 1600 
1600 --> 1601 
1601 --> 1602 
1602 --> 1603 
1603 --> 1604 
1604 --> 1605 
1605 --> 1606 
1606 --> 1607 
1607 --> 1608 
1608 --> 1609 
1609 --> 1610 
1610 --> 1611 
1611 --> 1612 
1612 --> 1613 
1613 --> 1614 
1614 --> 1615 
1615 --> 1616 
1616 --> 1617 
1617 --> 1618 
1618 --> 1619 
1619 --> 1620 
1620 --> 1621 
1621 --> 1622 
1622 --> 1623 
1623 --> 1624 
1624 --> 1625 
1625 --> 1626 
1626 --> 1627 
1627 --> 1628 
1628 --> 1629 
1629 --> 1630 
1630 --> 1631 
1631 --> 1632 
1632 --> 1633 
1633 --> 1634 
1634 --> 1635 
1635 --> 1636 
1636 --> 1637 
1637 --> 1638 
1638 --> 1639 
1639 --> 1640 
1640 --> 1641 
1641 --> 1642 
1642 --> 1643 
1643 --> 1644 
1644 --> 1645 
1645 --> 1646 
1646 --> 1647 
1647 --> 1648 
1648 --> 1649 
1649 --> 1650 
1650 --> 1651 
1651 --> 1652 
1652 --> 1653 
1653 --> 1654 
1654 --> 1655 
1655 --> 1656 
1656 --> 1657 
1657 --> 1658 
1658 --> 1659 
1659 --> 1660 
1660 --> 1661 
1661 --> 1662 
1662 --> 1663 
1663 --> 1664 
1664 --> 1665 
1665 --> 1666 
1666 --> 1667 
1667 --> 1668 
1668 --> 1669 
1669 --> 1670 
1670 --> 1671 
1671 --> 1672 
1672 --> 1673 
1673 --> 1674 
1674 --> 1675 
1675 --> 1676 
1676 --> 1677 
1677 --> 1678 
1678 --> 1679 
1679 --> 1680 
1680 --> 1681 
1681 --> 1682 
1682 --> 1683 
1683 --> 1684 
1684 --> 1685 
1685 --> 1686 
1686 --> 1687 
1687 --> 1688 
1688 --> 1689 
1689 --> 1690 
1690 --> 1691 
1691 --> 1692 
1692 --> 1693 
1693 --> 1694 
1694 --> 1695 
1695 --> 1696 
1696 --> 1697 
1697 --> 1698 
1698 --> 1699 
1699 --> 1700 
1700 --> 1701 
1701 --> 1702 
1702 --> 1703 
1703 --> 1704 
1704 --> 1705 
1705 --> 1706 
1706 --> 1707 
1707 --> 1708 
1708 --> 1709 
1709 --> 1710 
1710 --> 1711 
1711 --> 1712 
1712 --> 1713 
1713 --> 1714 
1714 --> 1715 
1715 --> 1716 
1716 --> 1717 
1717 --> 1718 
1718 --> 1719 
1719 --> 1720 
1720 --> 1721 
1721 --> 1722 
1722 --> 1723 
1723 --> 1724 
1724 --> 1725 
1725 --> 1726 
1726 --> 1727 
1727 --> 1728 
1728 --> 1729 
1729 --> 1730 
1730 --> 1731 
1731 --> 1732 
1732 --> 1733 
1733 --> 1734 
1734 --> 1735 
1735 --> 1736 
1736 --> 1737 
1737 --> 1738 
1738 --> 1739 
1739 --> 1740 
1740 --> 1741 
1741 --> 1742 
1742 --> 1743 
1743 --> 1744 
1744 --> 1745 
1745 --> 1746 
1746 --> 1747 
1747 --> 1748 
1748 --> 1749 
1749 --> 1750 
1750 --> 1751 
1751 --> 1752 
1752 --> 1753 
1753 --> 1754 
1754 --> 1755 
1755 --> 1756 
1756 --> 1757 
1757 --> 1758 
1758 --> 1759 
1759 --> 1760 
1760 --> 1761 
1761 --> 1762 
1762 --> 1763 
1763 --> 1764 
1764 --> 1765 
1765 --> 1766 
1766 --> 1767 
1767 --> 1768 
1768 --> 1769 
1769 --> 1770 
1770 --> 1771 
1771 --> 1772 
1772 --> 1773 
1773 --> 1774 
1774 --> 1775 
1775 --> 1776 
1776 --> 1777 
1777 --> 1778 
1778 --> 1779 
1779 --> 1780 
1780 --> 1781 
1781 --> 1782 
1782 --> 1783 
1783 --> 1784 
1784 --> 1785 
1785 --> 1786 
1786 --> 1787 
1787 --> 1788 
1788 --> 1789 
1789 --> 1790 
1790 --> 1791 
1791 --> 1792 
1792 --> 1793 
1793 --> 1794 
1794 --> 1795 
1795 --> 1796 
1796 --> 1797 
1797 --> 1798 
1798 --> 1799 
1799 --> 1800 
1800 --> 1801 
1801 --> 1802 
1802 --> 1803 
1803 --> 1804 
1804 --> 1805 
1805 --> 1806 
1806 --> 1807 
1807 --> 1808 
1808 --> 1809 
1809 --> 1810 
1810 --> 1811 
1811 --> 1812 
1812 --> 1813 
1813 --> 1814 
1814 --> 1815 
1815 --> 1816 
1816 --> 1817 
1817 --> 1818 
1818 --> 1819 
1819 --> 1820 
1820 --> 1821 
1821 --> 1822 
1822 --> 1823 
1823 --> 1824 
1824 --> 1825 
1825 --> 1826 
1826 --> 1827 
1827 --> 1828 
1828 --> 1829 
1829 --> 1830 
1830 --> 1831 
1831 --> 1832 
1832 --> 1833 
1833 --> 1834 
1834 --> 1835 
1835 --> 1836 
1836 --> 1837 
1837 --> 1838 
1838 --> 1839 
1839 --> 1840 
1840 --> 1841 
1841 --> 1842 
1842 --> 1843 
1843 --> 1844 
1844 --> 1845 
1845 --> 1846 
1846 --> 1847 
1847 --> 1848 
1848 --> 1849 
1849 --> 1850 
1850 --> 1851 
1851 --> 1852 
1852 --> 1853 
1853 --> 1854 
1854 --> 1855 
1855 --> 1856 
1856 --> 1857 
1857 --> 1858 
1858 --> 1859 
1859 --> 1860 
1860 --> 1861 
1861 --> 1862 
1862 --> 1863 
1863 --> 1864 
1864 --> 1865 
1865 --> 1866 
1866 --> 1867 
1867 --> 1868 
1868 --> 1869 
1869 --> 1870 
1870 --> 1871 
1871 --> 1872 
1872 --> 1873 
1873 --> 1874 
1874 --> 1875 
1875 --> 1876 
1876 --> 1877 
1877 --> 1878 
1878 --> 1879 
1879 --> 1880 
1880 --> 1881 
1881 --> 1882 
1882 --> 1883 
1883 --> 1884 
1884 --> 1885 
1885 --> 1886 
1886 --> 1887 
1887 --> 1888 
1888 --> 1889 
1889 --> 1890 
1890 --> 1891 
1891 --> 1892 
1892 --> 1893 
1893 --> 1894 
1894 --> 1895 
1895 --> 1896 
1896 --> 1897 
1897 --> 1898 
1898 --> 1899 
1899 --> 1900 
1900 --> 1901 
1901 --> 1902 
1902 --> 1903 
1903 --> 1904 
1904 --> 1905 
1905 --> 1906 
1906 --> 1907 
1907 --> 1908 
1908 --> 1909 
1909 --> 1910 
1910 --> 1911 
1911 --> 1912 
1912 --> 1913 
1913 --> 1914 
1914 --> 1915 
1915 --> 1916 
1916 --> 1917 
1917 --> 1918 
1918 --> 1919 
1919 --> 1920 
1920 --> 1921 
1921 --> 1922 
1922 --> 1923 
1923 --> 1924 
1924 --> 1925 
1925 --> 1926 
1926 --> 1927 
1927 --> 1928 
1928 --> 1929 
1929 --> 1930 
1930 --> 1931 
1931 --> 1932 
1932 --> 1933 
1933 --> 1934 
1934 --> 1935 
1935 --> 1936 
1936 --> 1937 
1937 --> 1938 
1938 --> 1939 
1939 --> 1940 
1940 --> 1941 
1941 --> 1942 
1942 --> 1943 
1943 --> 1944 
1944 --> 1945 
1945 --> 1946 
1946 --> 1947 
1947 --> 1948 
1948 --> 1949 
1949 --> 1950 
1950 --> 1951 
1951 --> 1952 
1952 --> 1953 
1953 --> 1954 
1954 --> 1955 
1955 --> 1956 
1956 --> 1957 
1957 --> 1958 
1958 --> 1959 
1959 --> 1960 
1960 --> 1961 
1961 --> 1962 
1962 --> 1963 
1963 --> 1964 
1964 --> 1965 
1965 --> 1966 
1966 --> 1967 
1967 --> 1968 
1968 --> 1969 
1969 --> 1970 
1970 --> 1971 
1971 --> 1972 
1972 --> 1973 
1973 --> 1974 
1974 --> 1975 
1975 --> 1976 
1976 --> 1977 
1977 --> 1978 
1978 --> 1979 
1979 --> 1980 
1980 --> 1981 
1981 --> 1982 
1982 --> 1983 
1983 --> 1984 
1984 --> 1985 
1985 --> 1986 
1986 --> 1987 
1987 --> 1988 
1988 --> 1989 
1989 --> 1990 
1990 --> 1991 
1991 --> 1992 
1992 --> 1993 
1993 --> 1994 
1994 --> 1995 
1995 --> 1996 
1996 --> 1997 
1997 --> 1998 
1998 --> 1999 
1999 --> 2000 
2000 --> 2001 
2001 --> 2002 
2002 --> 2003 
2003 --> 2004 
2004 --> 2005 
2005 --> 2006 
2006 --> 2007 
2007 --> 2008 
2008 --> 2009 
2009 --> 2010 
2010 --> 2011 
2011 --> 2012 
2012 --> 2013 
2013 --> 2014 
2014 --> 2015 
2015 --> 2016 
2016 --> 2017 
2017 --> 2018 
2018 --> 2019 
2019 --> 2020 
2020 --> 2021 
2021 --> 2022 
2022 --> 2023 
2023 --> 2024 
2024 --> 2025 
2025 --> 2026 
2026 --> 2027 
2027 --> 2028 
2028 --> 2029 
2029 --> 2030 
2030 --> 2031 
2031 --> 2032 
2032 --> 2033 
2033 --> 2034 
2034 --> 2035 
2035 --> 2036 
2036 --> 2037 
2037 --> 2038 
2038 --> 2039 
2039 --> 2040 
2040 --> 2041 
2041 --> 2042 
2042 --> 2043 
2043 --> 2044 
2044 --> 2045 
2045 --> 2046 
2046 --> 2047 
2047 --> 2048 
2048 --> 2049 
2049 --> 2050 
2050 --> 2051 
2051 --> 2052 
2052 --> 2053 
2053 --> 2054 
2054 --> 2055 
2055 --> 2056 
2056 --> 2057 
2057 --> 2058 
2058 --> 2059 
2059 --> 2060 
2060 --> 2061 
2061 --> 2062 
2062 --> 2063 
2063 --> 2064 
2064 --> 2065 
2065 --> 2066 
2066 --> 2067 
2067 --> 2068 
2068 --> 2069 
2069 --> 2070 
2070 --> 2071 
2071 --> 2072 
2072 --> 2073 
2073 --> 2074 
2074 --> 2075 
2075 --> 2076 
2076 --> 2077 
2077 --> 2078 
2078 --> 2079 
2079 --> 2080 
2080 --> 2081 
2081 --> 2082 
2082 --> 2083 
2083 --> 2084 
2084 --> 2085 
2085 --> 2086 
2086 --> 2087 
2087 --> 2088 
2088 --> 2089 
2089 --> 2090 
2090 --> 2091 
2091 --> 2092 
2092 --> 2093 
2093 --> 2094 
2094 --> 2095 
2095 --> 2096 
2096 --> 2097 
2097 --> 2098 
2098 --> 2099 
2099 --> 2100 
2100 --> 2101 
2101 --> 2102 
2102 --> 2103 
2103 --> 2104 
2104 --> 2105 
2105 --> 2106 
2106 --> 2107 
2107 --> 2108 
2108 --> 2109 
2109 --> 2110 
2110 --> 2111 
2111 --> 2112 
2112 --> 2113 
2113 --> 2114 
2114 --> 2115 
2115 --> 2116 
2116 --> 2117 
2117 --> 2118 
2118 --> 2119 
2119 --> 2120 
2120 --> 2121 
2121 --> 2122 
2122 --> 2123 
2123 --> 2124 
2124 --> 2125 
2125 --> 2126 
2126 --> 2127 
2127 --> 2128 
2128 --> 2129 
2129 --> 2130 
2130 --> 2131 
2131 --> 2132 
2132 --> 2133 
2133 --> 2134 
2134 --> 2135 
2135 --> 2136 
2136 --> 2137 
2137 --> 2138 
2138 --> 2139 
2139 --> 2140 
2140 --> 2141 
2141 --> 2142 
2142 --> 2143 
2143 --> 2144 
2144 --> 2145 
2145 --> 2146 
2146 --> 2147 
2147 --> 2148 
2148 --> 2149 
2149 --> 2150 
2150 --> 2151 
2151 --> 2152 
2152 --> 2153 
2153 --> 2154 
2154 --> 2155 
2155 --> 2156 
2156 --> 2157 
2157 --> 2158 
2158 --> 2159 
2159 --> 2160 
2160 --> 2161 
2161 --> 2162 
2162 --> 2163 
2163 --> 2164 
2164 --> 2165 
2165 --> 2166 
2166 --> 2167 
2167 --> 2168 
2168 --> 2169 
2169 --> 2170 
2170 --> 2171 
2171 --> 2172 
2172 --> 2173 
2173 --> 2174 
2174 --> 2175 
2175 --> 2176 
2176 --> 2177 
2177 --> 2178 
2178 --> 2179 
2179 --> 2180 
2180 --> 2181 
2181 --> 2182 
2182 --> 2183 
2183 --> 2184 
2184 --> 2185 
2185 --> 2186 
2186 --> 2187 
2187 --> 2188 
2188 --> 2189 
2189 --> 2190 
2190 --> 2191 
2191 --> 2192 
2192 --> 2193 
2193 --> 2194 
2194 --> 2195 
2195 --> 2196 
2196 --> 2197 
2197 --> 2198 
2198 --> 2199 
2199 --> 2200 
2200 --> 2201 
2201 --> 2202 
2202 --> 2203 
2203 --> 2204 
2204 --> 2205 
2205 --> 2206 
2206 --> 2207 
2207 --> 2208 
2208 --> 2209 
2209 --> 2210 
2210 --> 2211 
2211 --> 2212 
2212 --> 2213 
2213 --> 2214 
2214 --> 2215 
2215 --> 2216 
2216 --> 2217 
2217 --> 2218 
2218 --> 2219 
2219 --> 2220 
2220 --> 2221 
2221 --> 2222 
2222 --> 2223 
2223 --> 2224 
2224 --> 2225 
2225 --> 2226 
2226 --> 2227 
2227 --> 2228 
2228 --> 2229 
2229 --> 2230 
2230 --> 2231 
2231 --> 2232 
2232 --> 2233 
2233 --> 2234 
2234 --> 2235 
2235 --> 2236 
2236 --> 2237 
2237 --> 2238 
2238 --> 2239 
2239 --> 2240 
2240 --> 2241 
2241 --> 2242 
2242 --> 2243 
2243 --> 2244 
2244 --> 2245 
2245 --> 2246 
2246 --> 2247 
2247 --> 2248 
2248 --> 2249 
2249 --> 2250 
2250 --> 2251 
2251 --> 2252 
2252 --> 2253 
2253 --> 2254 
2254 --> 2255 
2255 --> 2256 
2256 --> 2257 
2257 --> 2258 
2258 --> 2259 
2259 --> 2260 
2260 --> 2261 
2261 --> 2262 
2262 --> 2263 
2263 --> 2264 
2264 --> 2265 
2265 --> 2266 
2266 --> 2267 
2267 --> 2268 
2268 --> 2269 
2269 --> 2270 
2270 --> 2271 
2271 --> 2272 
2272 --> 2273 
2273 --> 2274 
2274 --> 2275 
2275 --> 2276 
2276 --> 2277 
2277 --> 2278 
2278 --> 2279 
2279 --> 2280 
2280 --> 2281 
2281 --> 2282 
2282 --> 2283 
2283 --> 2284 
2284 --> 2285 
2285 --> 2286 
2286 --> 2287 
2287 --> 2288 
2288 --> 2289 
2289 --> 2290 
2290 --> 2291 
2291 --> 2292 
2292 --> 2293 
2293 --> 2294 
2294 --> 2295 
2295 --> 2296 
2296 --> 2297 
2297 --> 2298 
2298 --> 2299 
2299 --> 2300 
2300 --> 2301 
2301 --> 2302 
2302 --> 2303 
2303 --> 2304 
2304 --> 2305 
2305 --> 2306 
2306 --> 2307 
2307 --> 2308 
2308 --> 2309 
2309 --> 2310 
2310 --> 2311 
2311 --> 2312 
2312 --> 2313 
2313 --> 2314 
2314 --> 2315 
2315 --> 2316 
2316 --> 2317 
2317 --> 2318 
2318 --> 2319 
2319 --> 2320 
2320 --> 2321 
2321 --> 2322 
2322 --> 2323 
2323 --> 2324 
2324 --> 2325 
2325 --> 2326 
2326 --> 2327 
2327 --> 2328 
2328 --> 2329 
2329 --> 2330 
2330 --> 2331 
2331 --> 2332 
2332 --> 2333 
2333 --> 2334 
2334 --> 2335 
2335 --> 2336 
2336 --> 2337 
2337 --> 2338 
2338 --> 2339 
2339 --> 2340 
2340 --> 2341 
2341 --> 2342 
2342 --> 2343 
2343 --> 2344 
2344 --> 2345 
2345 --> 2346 
2346 --> 2347 
2347 --> 2348 
2348 --> 2349 
2349 --> 2350 
2350 --> 2351 
2351 --> 2352 
2352 --> 2353 
2353 --> 2354 
2354 --> 2355 
2355 --> 2356 
2356 --> 2357 
2357 --> 2358 
2358 --> 2359 
2359 --> 2360 
2360 --> 2361 
2361 --> 2362 
2362 --> 2363 
2363 --> 2364 
2364 --> 2365 
2365 --> 2366 
2366 --> 2367 
2367 --> 2368 
2368 --> 2369 
2369 --> 2370 
2370 --> 2371 
2371 --> 2372 
2372 --> 2373 
2373 --> 2374 
2374 --> 2375 
2375 --> 2376 
2376 --> 2377 
2377 --> 2378 
2378 --> 2379 
2379 --> 2380 
2380 --> 2381 
2381 --> 2382 
2382 --> 2383 
2383 --> 2384 
2384 --> 2385 
2385 --> 2386 
2386 --> 2387 
2387 --> 2388 
2388 --> 2389 
2389 --> 2390 
2390 --> 2391 
2391 --> 2392 
2392 --> 2393 
2393 --> 2394 
2394 --> 2395 
2395 --> 2396 
2396 --> 2397 
2397 --> 2398 
2398 --> 2399 
2399 --> 2400 
2400 --> 2401 
2401 --> 2402 
2402 --> 2403 
2403 --> 2404 
2404 --> 2405 
2405 --> 2406 
2406 --> 2407 
2407 --> 2408 
2408 --> 2409 
2409 --> 2410 
2410 --> 2411 
2411 --> 2412 
2412 --> 2413 
2413 --> 2414 
2414 --> 2415 
2415 --> 2416 
2416 --> 2417 
2417 --> 2418 
2418 --> 2419 
2419 --> 2420 
2420 --> 2421 
2421 --> 2422 
2422 --> 2423 
2423 --> 2424 
2424 --> 2425 
2425 --> 2426 
2426 --> 2427 
2427 --> 2428 
2428 --> 2429 
2429 --> 2430 
2430 --> 2431 
2431 --> 2432 
2432 --> 2433 
2433 --> 2434 
2434 --> 2435 
2435 --> 2436 
2436 --> 2437 
2437 --> 2438 
2438 --> 2439 
2439 --> 2440 
2440 --> 2441 
2441 --> 2442 
2442 --> 2443 
2443 --> 2444 
2444 --> 2445 
2445 --> 2446 
2446 --> 2447 
2447 --> 2448 
2448 --> 2449 
2449 --> 2450 
2450 --> 2451 
2451 --> 2452 
2452 --> 2453 
2453 --> 2454 
2454 --> 2455 
2455 --> 2456 
2456 --> 2457 
2457 --> 2458 
2458 --> 2459 
2459 --> 2460 
2460 --> 2461 
2461 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.13>
ST_1 : Operation 2464 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 2464 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2465 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %q, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 2465 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 2466 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2467 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 2467 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %u, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 2468 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2469 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 1, i6 %i"   --->   Operation 2469 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 2470 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_46_3"   --->   Operation 2470 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2471 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i"   --->   Operation 2471 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2472 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (0.61ns)   --->   "%icmp_ln41 = icmp_eq  i6 %i_2, i6 59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:41]   --->   Operation 2473 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2474 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 58, i64 58, i64 58"   --->   Operation 2474 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2475 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %VITIS_LOOP_46_3.split, void %VITIS_LOOP_64_6.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:41]   --->   Operation 2475 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2476 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i_2"   --->   Operation 2476 'zext' 'i_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i6 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2477 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (0.00ns)   --->   "%zext_ln48_5 = zext i6 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2478 'zext' 'zext_ln48_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2479 [1/1] (0.70ns)   --->   "%add_ln48 = add i7 %zext_ln48_5, i7 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2479 'add' 'add_ln48' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2480 [1/1] (0.00ns)   --->   "%zext_ln48_6 = zext i7 %add_ln48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2480 'zext' 'zext_ln48_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2481 [1/1] (0.00ns)   --->   "%u_addr_2 = getelementptr i64 %u, i64 0, i64 %zext_ln48_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2481 'getelementptr' 'u_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2482 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i64 %v, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:42]   --->   Operation 2482 'getelementptr' 'v_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2483 [1/1] (0.73ns)   --->   "%add_ln50 = add i11 %zext_ln48_1, i11 1492" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:50]   --->   Operation 2483 'add' 'add_ln50' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i11 %add_ln50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:50]   --->   Operation 2484 'sext' 'sext_ln50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2485 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i12 %sext_ln50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:50]   --->   Operation 2485 'zext' 'zext_ln50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2486 [1/1] (0.00ns)   --->   "%v_addr_1 = getelementptr i64 %v, i64 0, i64 %zext_ln50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:50]   --->   Operation 2486 'getelementptr' 'v_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2487 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_2, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:43]   --->   Operation 2487 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2488 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_2, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:43]   --->   Operation 2488 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2489 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %tmp_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:43]   --->   Operation 2489 'zext' 'zext_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2490 [1/1] (0.74ns)   --->   "%sub_ln43 = sub i12 %tmp_3, i12 %zext_ln43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:43]   --->   Operation 2490 'sub' 'sub_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2491 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i12 %sub_ln43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:43]   --->   Operation 2491 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2492 [1/1] (0.74ns)   --->   "%add_ln47_6 = add i12 %sub_ln43, i12 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2492 'add' 'add_ln47_6' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln47_9 = zext i12 %add_ln47_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2493 'zext' 'zext_ln47_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (0.00ns)   --->   "%p_addr_11 = getelementptr i64 %p, i64 0, i64 %zext_ln47_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2494 'getelementptr' 'p_addr_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2495 [1/1] (0.74ns)   --->   "%add_ln47_7 = add i12 %sub_ln43, i12 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2495 'add' 'add_ln47_7' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2496 [1/1] (0.00ns)   --->   "%zext_ln47_10 = zext i12 %add_ln47_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2496 'zext' 'zext_ln47_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (0.00ns)   --->   "%p_addr_12 = getelementptr i64 %p, i64 0, i64 %zext_ln47_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2497 'getelementptr' 'p_addr_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2498 [1/1] (0.00ns)   --->   "%q_addr = getelementptr i64 %q, i64 0, i64 %zext_ln43_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:44]   --->   Operation 2498 'getelementptr' 'q_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2499 [1/1] (0.00ns)   --->   "%q_addr_11 = getelementptr i64 %q, i64 0, i64 %zext_ln47_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2499 'getelementptr' 'q_addr_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2500 [1/1] (1.64ns)   --->   "%store_ln42 = store i64 4607182418800017408, i12 %v_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:42]   --->   Operation 2500 'store' 'store_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1 : Operation 2501 [1/1] (1.64ns)   --->   "%store_ln44 = store i64 4607182418800017408, i12 %q_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:44]   --->   Operation 2501 'store' 'store_ln44' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1 : Operation 2502 [1/1] (0.70ns)   --->   "%empty_10 = add i6 %i_2, i6 63"   --->   Operation 2502 'add' 'empty_10' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2503 [1/1] (0.00ns)   --->   "%zext_ln48_69 = zext i6 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2503 'zext' 'zext_ln48_69' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2504 [1/1] (0.70ns)   --->   "%add_ln48_55 = add i7 %zext_ln48_69, i7 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2504 'add' 'add_ln48_55' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2505 [1/1] (0.00ns)   --->   "%zext_ln48_70 = zext i7 %add_ln48_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2505 'zext' 'zext_ln48_70' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2506 [1/1] (0.00ns)   --->   "%u_addr_1 = getelementptr i64 %u, i64 0, i64 %zext_ln48_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2506 'getelementptr' 'u_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 2507 [2/2] (1.64ns)   --->   "%u_load = load i12 %u_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2507 'load' 'u_load' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1 : Operation 2508 [2/2] (1.64ns)   --->   "%u_load_1 = load i12 %u_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2508 'load' 'u_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1 : Operation 2509 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606073987967735925, i12 %p_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2509 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1 : Operation 2510 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606116873898157064, i12 %p_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2510 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1 : Operation 2511 [1/1] (1.64ns)   --->   "%store_ln50 = store i64 4607182418800017408, i12 %v_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:50]   --->   Operation 2511 'store' 'store_ln50' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 2 <SV = 1> <Delay = 3.05>
ST_2 : Operation 2512 [1/1] (0.00ns)   --->   "%zext_ln48_66 = zext i6 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2512 'zext' 'zext_ln48_66' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 2513 [1/1] (0.70ns)   --->   "%add_ln48_56 = add i8 %zext_ln48_66, i8 120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2513 'add' 'add_ln48_56' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2514 [1/1] (0.00ns)   --->   "%zext_ln48_71 = zext i8 %add_ln48_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2514 'zext' 'zext_ln48_71' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 2515 [1/1] (0.00ns)   --->   "%u_addr_5 = getelementptr i64 %u, i64 0, i64 %zext_ln48_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2515 'getelementptr' 'u_addr_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 2516 [1/1] (0.70ns)   --->   "%indvars_iv_next50 = add i6 %i_2, i6 1"   --->   Operation 2516 'add' 'indvars_iv_next50' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2517 [1/1] (0.00ns)   --->   "%zext_ln48_133 = zext i6 %indvars_iv_next50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2517 'zext' 'zext_ln48_133' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 2518 [1/1] (0.70ns)   --->   "%add_ln48_110 = add i7 %zext_ln48_133, i7 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2518 'add' 'add_ln48_110' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2519 [1/1] (0.00ns)   --->   "%zext_ln48_134 = zext i7 %add_ln48_110" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2519 'zext' 'zext_ln48_134' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 2520 [1/1] (0.00ns)   --->   "%u_addr_3 = getelementptr i64 %u, i64 0, i64 %zext_ln48_134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2520 'getelementptr' 'u_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 2521 [1/2] (1.64ns)   --->   "%u_load = load i12 %u_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2521 'load' 'u_load' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2 : Operation 2522 [1/2] (1.64ns)   --->   "%u_load_1 = load i12 %u_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2522 'load' 'u_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2 : Operation 2523 [2/2] (1.64ns)   --->   "%u_load_2 = load i12 %u_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2523 'load' 'u_load_2' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2 : Operation 2524 [2/2] (1.64ns)   --->   "%u_load_3 = load i12 %u_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2524 'load' 'u_load_3' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2 : Operation 2525 [2/2] (1.64ns)   --->   "%p_load = load i12 %p_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2525 'load' 'p_load' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2 : Operation 2526 [2/2] (1.64ns)   --->   "%p_load_1 = load i12 %p_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2526 'load' 'p_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2 : Operation 2527 [1/1] (0.38ns)   --->   "%store_ln41 = store i6 %indvars_iv_next50, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:41]   --->   Operation 2527 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 2528 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i6 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2528 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2529 [1/1] (0.70ns)   --->   "%add_ln48_1 = add i8 %zext_ln48_2, i8 120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2529 'add' 'add_ln48_1' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2530 [1/1] (0.00ns)   --->   "%zext_ln48_7 = zext i8 %add_ln48_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2530 'zext' 'zext_ln48_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2531 [1/1] (0.00ns)   --->   "%u_addr_6 = getelementptr i64 %u, i64 0, i64 %zext_ln48_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2531 'getelementptr' 'u_addr_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2532 [1/1] (0.74ns)   --->   "%add_ln47_4 = add i12 %sub_ln43, i12 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2532 'add' 'add_ln47_4' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2533 [1/1] (0.00ns)   --->   "%zext_ln47_7 = zext i12 %add_ln47_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2533 'zext' 'zext_ln47_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2534 [1/1] (0.00ns)   --->   "%p_addr_9 = getelementptr i64 %p, i64 0, i64 %zext_ln47_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2534 'getelementptr' 'p_addr_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2535 [1/1] (0.74ns)   --->   "%add_ln47_5 = add i12 %sub_ln43, i12 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2535 'add' 'add_ln47_5' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2536 [1/1] (0.00ns)   --->   "%zext_ln47_8 = zext i12 %add_ln47_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2536 'zext' 'zext_ln47_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2537 [1/1] (0.00ns)   --->   "%p_addr_10 = getelementptr i64 %p, i64 0, i64 %zext_ln47_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2537 'getelementptr' 'p_addr_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2538 [1/1] (0.00ns)   --->   "%q_addr_9 = getelementptr i64 %q, i64 0, i64 %zext_ln47_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2538 'getelementptr' 'q_addr_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2539 [1/1] (0.00ns)   --->   "%q_addr_10 = getelementptr i64 %q, i64 0, i64 %zext_ln47_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2539 'getelementptr' 'q_addr_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2540 [1/1] (0.00ns)   --->   "%zext_ln48_130 = zext i6 %indvars_iv_next50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2540 'zext' 'zext_ln48_130' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2541 [1/1] (0.70ns)   --->   "%add_ln48_111 = add i8 %zext_ln48_130, i8 120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2541 'add' 'add_ln48_111' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2542 [1/1] (0.00ns)   --->   "%zext_ln48_135 = zext i8 %add_ln48_111" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2542 'zext' 'zext_ln48_135' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2543 [1/1] (0.00ns)   --->   "%u_addr_7 = getelementptr i64 %u, i64 0, i64 %zext_ln48_135" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2543 'getelementptr' 'u_addr_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2544 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i64 %u_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2544 'bitcast' 'bitcast_ln48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2545 [5/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln48, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2545 'dmul' 'mul1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2546 [1/1] (0.00ns)   --->   "%bitcast_ln48_1 = bitcast i64 %u_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2546 'bitcast' 'bitcast_ln48_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 2547 [5/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln48_1, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2547 'dmul' 'mul2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2548 [1/2] (1.64ns)   --->   "%u_load_2 = load i12 %u_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2548 'load' 'u_load_2' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_3 : Operation 2549 [1/2] (1.64ns)   --->   "%u_load_3 = load i12 %u_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2549 'load' 'u_load_3' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_3 : Operation 2550 [2/2] (1.64ns)   --->   "%u_load_12 = load i12 %u_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2550 'load' 'u_load_12' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_3 : Operation 2551 [2/2] (1.64ns)   --->   "%u_load_58 = load i12 %u_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2551 'load' 'u_load_58' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_3 : Operation 2552 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4605945887454650781, i12 %p_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2552 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_3 : Operation 2553 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606018522329524059, i12 %p_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2553 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_3 : Operation 2554 [1/2] (1.64ns)   --->   "%p_load = load i12 %p_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2554 'load' 'p_load' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_3 : Operation 2555 [1/2] (1.64ns)   --->   "%p_load_1 = load i12 %p_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2555 'load' 'p_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 2556 [1/1] (0.70ns)   --->   "%add_ln48_2 = add i8 %zext_ln48_2, i8 180" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2556 'add' 'add_ln48_2' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2557 [1/1] (0.00ns)   --->   "%zext_ln48_8 = zext i8 %add_ln48_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2557 'zext' 'zext_ln48_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 2558 [1/1] (0.00ns)   --->   "%u_addr_9 = getelementptr i64 %u, i64 0, i64 %zext_ln48_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2558 'getelementptr' 'u_addr_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 2559 [1/1] (0.70ns)   --->   "%add_ln48_57 = add i8 %zext_ln48_66, i8 180" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2559 'add' 'add_ln48_57' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2560 [1/1] (0.00ns)   --->   "%zext_ln48_72 = zext i8 %add_ln48_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2560 'zext' 'zext_ln48_72' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 2561 [1/1] (0.00ns)   --->   "%u_addr_8 = getelementptr i64 %u, i64 0, i64 %zext_ln48_72" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2561 'getelementptr' 'u_addr_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 2562 [4/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln48, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2562 'dmul' 'mul1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2563 [4/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln48_1, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2563 'dmul' 'mul2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2564 [1/1] (0.00ns)   --->   "%bitcast_ln48_2 = bitcast i64 %u_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2564 'bitcast' 'bitcast_ln48_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 2565 [5/5] (3.33ns)   --->   "%mul3 = dmul i64 %bitcast_ln48_2, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2565 'dmul' 'mul3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2566 [1/1] (0.00ns)   --->   "%bitcast_ln48_13 = bitcast i64 %u_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2566 'bitcast' 'bitcast_ln48_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 2567 [5/5] (3.33ns)   --->   "%mul1_1 = dmul i64 %bitcast_ln48_13, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2567 'dmul' 'mul1_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2568 [1/2] (1.64ns)   --->   "%u_load_12 = load i12 %u_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2568 'load' 'u_load_12' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_4 : Operation 2569 [1/2] (1.64ns)   --->   "%u_load_58 = load i12 %u_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2569 'load' 'u_load_58' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_4 : Operation 2570 [2/2] (1.64ns)   --->   "%u_load_25 = load i12 %u_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2570 'load' 'u_load_25' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_4 : Operation 2571 [2/2] (1.64ns)   --->   "%u_load_59 = load i12 %u_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2571 'load' 'u_load_59' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_4 : Operation 2572 [2/2] (1.64ns)   --->   "%p_load_2 = load i12 %p_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2572 'load' 'p_load_2' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_4 : Operation 2573 [2/2] (1.64ns)   --->   "%p_load_3 = load i12 %p_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2573 'load' 'p_load_3' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 2574 [1/1] (0.74ns)   --->   "%add_ln47_2 = add i12 %sub_ln43, i12 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2574 'add' 'add_ln47_2' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2575 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i12 %add_ln47_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2575 'zext' 'zext_ln47_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 2576 [1/1] (0.00ns)   --->   "%p_addr_7 = getelementptr i64 %p, i64 0, i64 %zext_ln47_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2576 'getelementptr' 'p_addr_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 2577 [1/1] (0.74ns)   --->   "%add_ln47_3 = add i12 %sub_ln43, i12 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2577 'add' 'add_ln47_3' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2578 [1/1] (0.00ns)   --->   "%zext_ln47_6 = zext i12 %add_ln47_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2578 'zext' 'zext_ln47_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 2579 [1/1] (0.00ns)   --->   "%p_addr_8 = getelementptr i64 %p, i64 0, i64 %zext_ln47_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2579 'getelementptr' 'p_addr_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 2580 [1/1] (0.00ns)   --->   "%q_addr_7 = getelementptr i64 %q, i64 0, i64 %zext_ln47_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2580 'getelementptr' 'q_addr_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 2581 [1/1] (0.00ns)   --->   "%q_addr_8 = getelementptr i64 %q, i64 0, i64 %zext_ln47_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2581 'getelementptr' 'q_addr_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 2582 [1/1] (0.00ns)   --->   "%zext_ln48_67 = zext i6 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2582 'zext' 'zext_ln48_67' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 2583 [1/1] (0.71ns)   --->   "%add_ln48_58 = add i9 %zext_ln48_67, i9 240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2583 'add' 'add_ln48_58' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2584 [1/1] (0.00ns)   --->   "%zext_ln48_73 = zext i9 %add_ln48_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2584 'zext' 'zext_ln48_73' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 2585 [1/1] (0.00ns)   --->   "%u_addr_11 = getelementptr i64 %u, i64 0, i64 %zext_ln48_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2585 'getelementptr' 'u_addr_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 2586 [1/1] (0.70ns)   --->   "%add_ln48_112 = add i8 %zext_ln48_130, i8 180" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2586 'add' 'add_ln48_112' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2587 [1/1] (0.00ns)   --->   "%zext_ln48_136 = zext i8 %add_ln48_112" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2587 'zext' 'zext_ln48_136' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 2588 [1/1] (0.00ns)   --->   "%u_addr_10 = getelementptr i64 %u, i64 0, i64 %zext_ln48_136" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2588 'getelementptr' 'u_addr_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 2589 [3/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln48, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2589 'dmul' 'mul1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2590 [3/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln48_1, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2590 'dmul' 'mul2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2591 [4/5] (3.33ns)   --->   "%mul3 = dmul i64 %bitcast_ln48_2, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2591 'dmul' 'mul3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2592 [4/5] (3.33ns)   --->   "%mul1_1 = dmul i64 %bitcast_ln48_13, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2592 'dmul' 'mul1_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2593 [1/1] (0.00ns)   --->   "%bitcast_ln48_58 = bitcast i64 %u_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2593 'bitcast' 'bitcast_ln48_58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 2594 [5/5] (3.33ns)   --->   "%mul2_1 = dmul i64 %bitcast_ln48_58, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2594 'dmul' 'mul2_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2595 [1/1] (0.00ns)   --->   "%bitcast_ln48_59 = bitcast i64 %u_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2595 'bitcast' 'bitcast_ln48_59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 2596 [5/5] (3.33ns)   --->   "%mul3_1 = dmul i64 %bitcast_ln48_59, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2596 'dmul' 'mul3_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2597 [1/2] (1.64ns)   --->   "%u_load_25 = load i12 %u_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2597 'load' 'u_load_25' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_5 : Operation 2598 [1/2] (1.64ns)   --->   "%u_load_59 = load i12 %u_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2598 'load' 'u_load_59' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_5 : Operation 2599 [2/2] (1.64ns)   --->   "%u_load_60 = load i12 %u_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2599 'load' 'u_load_60' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_5 : Operation 2600 [2/2] (1.64ns)   --->   "%u_load_38 = load i12 %u_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2600 'load' 'u_load_38' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_5 : Operation 2601 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4605717657567466038, i12 %p_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2601 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_5 : Operation 2602 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4605849200606517191, i12 %p_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2602 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_5 : Operation 2603 [1/2] (1.64ns)   --->   "%p_load_2 = load i12 %p_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2603 'load' 'p_load_2' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_5 : Operation 2604 [1/2] (1.64ns)   --->   "%p_load_3 = load i12 %p_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2604 'load' 'p_load_3' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 2605 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i6 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2605 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 2606 [1/1] (0.71ns)   --->   "%add_ln48_3 = add i9 %zext_ln48_3, i9 240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2606 'add' 'add_ln48_3' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2607 [1/1] (0.00ns)   --->   "%zext_ln48_9 = zext i9 %add_ln48_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2607 'zext' 'zext_ln48_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 2608 [1/1] (0.00ns)   --->   "%u_addr_12 = getelementptr i64 %u, i64 0, i64 %zext_ln48_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2608 'getelementptr' 'u_addr_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 2609 [1/1] (0.00ns)   --->   "%zext_ln48_131 = zext i6 %indvars_iv_next50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2609 'zext' 'zext_ln48_131' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 2610 [1/1] (0.71ns)   --->   "%add_ln48_113 = add i9 %zext_ln48_131, i9 240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2610 'add' 'add_ln48_113' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2611 [1/1] (0.00ns)   --->   "%zext_ln48_137 = zext i9 %add_ln48_113" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2611 'zext' 'zext_ln48_137' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 2612 [1/1] (0.00ns)   --->   "%u_addr_13 = getelementptr i64 %u, i64 0, i64 %zext_ln48_137" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2612 'getelementptr' 'u_addr_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 2613 [2/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln48, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2613 'dmul' 'mul1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2614 [2/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln48_1, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2614 'dmul' 'mul2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2615 [3/5] (3.33ns)   --->   "%mul3 = dmul i64 %bitcast_ln48_2, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2615 'dmul' 'mul3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2616 [3/5] (3.33ns)   --->   "%mul1_1 = dmul i64 %bitcast_ln48_13, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2616 'dmul' 'mul1_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2617 [4/5] (3.33ns)   --->   "%mul2_1 = dmul i64 %bitcast_ln48_58, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2617 'dmul' 'mul2_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2618 [4/5] (3.33ns)   --->   "%mul3_1 = dmul i64 %bitcast_ln48_59, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2618 'dmul' 'mul3_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2619 [1/1] (0.00ns)   --->   "%bitcast_ln48_26 = bitcast i64 %u_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2619 'bitcast' 'bitcast_ln48_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 2620 [5/5] (3.33ns)   --->   "%mul1_2 = dmul i64 %bitcast_ln48_26, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2620 'dmul' 'mul1_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2621 [1/1] (0.00ns)   --->   "%bitcast_ln48_61 = bitcast i64 %u_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2621 'bitcast' 'bitcast_ln48_61' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 2622 [5/5] (3.33ns)   --->   "%mul2_2 = dmul i64 %bitcast_ln48_61, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2622 'dmul' 'mul2_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2623 [1/2] (1.64ns)   --->   "%u_load_60 = load i12 %u_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2623 'load' 'u_load_60' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_6 : Operation 2624 [1/2] (1.64ns)   --->   "%u_load_38 = load i12 %u_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2624 'load' 'u_load_38' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_6 : Operation 2625 [2/2] (1.64ns)   --->   "%u_load_61 = load i12 %u_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2625 'load' 'u_load_61' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_6 : Operation 2626 [2/2] (1.64ns)   --->   "%u_load_62 = load i12 %u_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2626 'load' 'u_load_62' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_6 : Operation 2627 [2/2] (1.64ns)   --->   "%p_load_4 = load i12 %p_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2627 'load' 'p_load_4' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_6 : Operation 2628 [2/2] (1.64ns)   --->   "%p_load_5 = load i12 %p_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2628 'load' 'p_load_5' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 2629 [1/1] (0.71ns)   --->   "%add_ln48_4 = add i9 %zext_ln48_3, i9 300" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2629 'add' 'add_ln48_4' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2630 [1/1] (0.00ns)   --->   "%zext_ln48_10 = zext i9 %add_ln48_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2630 'zext' 'zext_ln48_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 2631 [1/1] (0.00ns)   --->   "%u_addr_15 = getelementptr i64 %u, i64 0, i64 %zext_ln48_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2631 'getelementptr' 'u_addr_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 2632 [1/1] (0.74ns)   --->   "%add_ln47 = add i12 %sub_ln43, i12 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2632 'add' 'add_ln47' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2633 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i12 %add_ln47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2633 'zext' 'zext_ln47_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 2634 [1/1] (0.00ns)   --->   "%p_addr_5 = getelementptr i64 %p, i64 0, i64 %zext_ln47_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2634 'getelementptr' 'p_addr_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 2635 [1/1] (0.74ns)   --->   "%add_ln47_1 = add i12 %sub_ln43, i12 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2635 'add' 'add_ln47_1' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2636 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i12 %add_ln47_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2636 'zext' 'zext_ln47_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 2637 [1/1] (0.00ns)   --->   "%p_addr_6 = getelementptr i64 %p, i64 0, i64 %zext_ln47_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2637 'getelementptr' 'p_addr_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 2638 [1/1] (0.00ns)   --->   "%q_addr_5 = getelementptr i64 %q, i64 0, i64 %zext_ln47_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2638 'getelementptr' 'q_addr_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 2639 [1/1] (0.00ns)   --->   "%q_addr_6 = getelementptr i64 %q, i64 0, i64 %zext_ln47_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2639 'getelementptr' 'q_addr_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 2640 [1/1] (0.71ns)   --->   "%add_ln48_59 = add i9 %zext_ln48_67, i9 300" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2640 'add' 'add_ln48_59' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2641 [1/1] (0.00ns)   --->   "%zext_ln48_74 = zext i9 %add_ln48_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2641 'zext' 'zext_ln48_74' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 2642 [1/1] (0.00ns)   --->   "%u_addr_14 = getelementptr i64 %u, i64 0, i64 %zext_ln48_74" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2642 'getelementptr' 'u_addr_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 2643 [1/5] (3.33ns)   --->   "%mul1 = dmul i64 %bitcast_ln48, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2643 'dmul' 'mul1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2644 [1/5] (3.33ns)   --->   "%mul2 = dmul i64 %bitcast_ln48_1, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2644 'dmul' 'mul2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2645 [2/5] (3.33ns)   --->   "%mul3 = dmul i64 %bitcast_ln48_2, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2645 'dmul' 'mul3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2646 [2/5] (3.33ns)   --->   "%mul1_1 = dmul i64 %bitcast_ln48_13, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2646 'dmul' 'mul1_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2647 [3/5] (3.33ns)   --->   "%mul2_1 = dmul i64 %bitcast_ln48_58, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2647 'dmul' 'mul2_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2648 [3/5] (3.33ns)   --->   "%mul3_1 = dmul i64 %bitcast_ln48_59, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2648 'dmul' 'mul3_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2649 [4/5] (3.33ns)   --->   "%mul1_2 = dmul i64 %bitcast_ln48_26, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2649 'dmul' 'mul1_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2650 [4/5] (3.33ns)   --->   "%mul2_2 = dmul i64 %bitcast_ln48_61, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2650 'dmul' 'mul2_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2651 [1/1] (0.00ns)   --->   "%bitcast_ln48_62 = bitcast i64 %u_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2651 'bitcast' 'bitcast_ln48_62' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 2652 [5/5] (3.33ns)   --->   "%mul3_2 = dmul i64 %bitcast_ln48_62, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2652 'dmul' 'mul3_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2653 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4605263739369775323, i12 %p_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2653 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_7 : Operation 2654 [1/1] (0.00ns)   --->   "%bitcast_ln48_39 = bitcast i64 %u_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2654 'bitcast' 'bitcast_ln48_39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_7 : Operation 2655 [5/5] (3.33ns)   --->   "%mul1_3 = dmul i64 %bitcast_ln48_39, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2655 'dmul' 'mul1_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2656 [1/2] (1.64ns)   --->   "%u_load_61 = load i12 %u_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2656 'load' 'u_load_61' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_7 : Operation 2657 [1/2] (1.64ns)   --->   "%u_load_62 = load i12 %u_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2657 'load' 'u_load_62' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_7 : Operation 2658 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4605533277088701788, i12 %p_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2658 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_7 : Operation 2659 [2/2] (1.64ns)   --->   "%u_load_4 = load i12 %u_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2659 'load' 'u_load_4' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_7 : Operation 2660 [2/2] (1.64ns)   --->   "%u_load_63 = load i12 %u_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2660 'load' 'u_load_63' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_7 : Operation 2661 [1/2] (1.64ns)   --->   "%p_load_4 = load i12 %p_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2661 'load' 'p_load_4' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_7 : Operation 2662 [1/2] (1.64ns)   --->   "%p_load_5 = load i12 %p_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2662 'load' 'p_load_5' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 2663 [1/1] (0.71ns)   --->   "%add_ln48_60 = add i9 %zext_ln48_67, i9 360" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2663 'add' 'add_ln48_60' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2664 [1/1] (0.00ns)   --->   "%zext_ln48_75 = zext i9 %add_ln48_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2664 'zext' 'zext_ln48_75' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 2665 [1/1] (0.00ns)   --->   "%u_addr_17 = getelementptr i64 %u, i64 0, i64 %zext_ln48_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2665 'getelementptr' 'u_addr_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 2666 [1/1] (0.71ns)   --->   "%add_ln48_114 = add i9 %zext_ln48_131, i9 300" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2666 'add' 'add_ln48_114' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2667 [1/1] (0.00ns)   --->   "%zext_ln48_138 = zext i9 %add_ln48_114" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2667 'zext' 'zext_ln48_138' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 2668 [1/1] (0.00ns)   --->   "%u_addr_16 = getelementptr i64 %u, i64 0, i64 %zext_ln48_138" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2668 'getelementptr' 'u_addr_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 2669 [5/5] (2.89ns)   --->   "%add1 = dadd i64 %mul1, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2669 'dadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2670 [1/5] (3.33ns)   --->   "%mul3 = dmul i64 %bitcast_ln48_2, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2670 'dmul' 'mul3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2671 [1/5] (3.33ns)   --->   "%mul1_1 = dmul i64 %bitcast_ln48_13, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2671 'dmul' 'mul1_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2672 [2/5] (3.33ns)   --->   "%mul2_1 = dmul i64 %bitcast_ln48_58, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2672 'dmul' 'mul2_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2673 [2/5] (3.33ns)   --->   "%mul3_1 = dmul i64 %bitcast_ln48_59, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2673 'dmul' 'mul3_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2674 [3/5] (3.33ns)   --->   "%mul1_2 = dmul i64 %bitcast_ln48_26, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2674 'dmul' 'mul1_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2675 [3/5] (3.33ns)   --->   "%mul2_2 = dmul i64 %bitcast_ln48_61, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2675 'dmul' 'mul2_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2676 [4/5] (3.33ns)   --->   "%mul3_2 = dmul i64 %bitcast_ln48_62, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2676 'dmul' 'mul3_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2677 [4/5] (3.33ns)   --->   "%mul1_3 = dmul i64 %bitcast_ln48_39, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2677 'dmul' 'mul1_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2678 [1/1] (0.00ns)   --->   "%bitcast_ln48_64 = bitcast i64 %u_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2678 'bitcast' 'bitcast_ln48_64' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 2679 [5/5] (3.33ns)   --->   "%mul2_3 = dmul i64 %bitcast_ln48_64, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2679 'dmul' 'mul2_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2680 [1/1] (0.00ns)   --->   "%bitcast_ln48_65 = bitcast i64 %u_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2680 'bitcast' 'bitcast_ln48_65' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_8 : Operation 2681 [5/5] (3.33ns)   --->   "%mul3_3 = dmul i64 %bitcast_ln48_65, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2681 'dmul' 'mul3_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2682 [1/2] (1.64ns)   --->   "%u_load_4 = load i12 %u_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2682 'load' 'u_load_4' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_8 : Operation 2683 [1/2] (1.64ns)   --->   "%u_load_63 = load i12 %u_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2683 'load' 'u_load_63' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_8 : Operation 2684 [2/2] (1.64ns)   --->   "%u_load_64 = load i12 %u_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2684 'load' 'u_load_64' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_8 : Operation 2685 [2/2] (1.64ns)   --->   "%u_load_5 = load i12 %u_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2685 'load' 'u_load_5' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_8 : Operation 2686 [2/2] (1.64ns)   --->   "%p_load_6 = load i12 %p_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2686 'load' 'p_load_6' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_8 : Operation 2687 [2/2] (1.64ns)   --->   "%p_load_7 = load i12 %p_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2687 'load' 'p_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 9 <SV = 8> <Delay = 3.33>
ST_9 : Operation 2688 [1/1] (0.71ns)   --->   "%add_ln48_5 = add i9 %zext_ln48_3, i9 360" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2688 'add' 'add_ln48_5' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2689 [1/1] (0.00ns)   --->   "%zext_ln48_11 = zext i9 %add_ln48_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2689 'zext' 'zext_ln48_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2690 [1/1] (0.00ns)   --->   "%u_addr_18 = getelementptr i64 %u, i64 0, i64 %zext_ln48_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2690 'getelementptr' 'u_addr_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2691 [1/1] (0.00ns)   --->   "%or_ln47_1 = or i12 %sub_ln43, i12 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2691 'or' 'or_ln47_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i12 %or_ln47_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2692 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2693 [1/1] (0.00ns)   --->   "%p_addr_3 = getelementptr i64 %p, i64 0, i64 %zext_ln47_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2693 'getelementptr' 'p_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2694 [1/1] (0.00ns)   --->   "%or_ln47_2 = or i12 %sub_ln43, i12 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2694 'or' 'or_ln47_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2695 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i12 %or_ln47_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2695 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2696 [1/1] (0.00ns)   --->   "%p_addr_4 = getelementptr i64 %p, i64 0, i64 %zext_ln47_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2696 'getelementptr' 'p_addr_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2697 [1/1] (0.00ns)   --->   "%q_addr_3 = getelementptr i64 %q, i64 0, i64 %zext_ln47_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2697 'getelementptr' 'q_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2698 [1/1] (0.00ns)   --->   "%q_addr_4 = getelementptr i64 %q, i64 0, i64 %zext_ln47_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2698 'getelementptr' 'q_addr_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2699 [1/1] (0.71ns)   --->   "%add_ln48_115 = add i9 %zext_ln48_131, i9 360" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2699 'add' 'add_ln48_115' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2700 [1/1] (0.00ns)   --->   "%zext_ln48_139 = zext i9 %add_ln48_115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2700 'zext' 'zext_ln48_139' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2701 [1/1] (0.00ns)   --->   "%u_addr_19 = getelementptr i64 %u, i64 0, i64 %zext_ln48_139" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2701 'getelementptr' 'u_addr_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2702 [4/5] (2.89ns)   --->   "%add1 = dadd i64 %mul1, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2702 'dadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2703 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4604124989459705302, i12 %p_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2703 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_9 : Operation 2704 [1/5] (3.33ns)   --->   "%mul2_1 = dmul i64 %bitcast_ln48_58, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2704 'dmul' 'mul2_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2705 [1/5] (3.33ns)   --->   "%mul3_1 = dmul i64 %bitcast_ln48_59, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2705 'dmul' 'mul3_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2706 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4604844482342317418, i12 %p_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2706 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_9 : Operation 2707 [2/5] (3.33ns)   --->   "%mul1_2 = dmul i64 %bitcast_ln48_26, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2707 'dmul' 'mul1_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2708 [2/5] (3.33ns)   --->   "%mul2_2 = dmul i64 %bitcast_ln48_61, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2708 'dmul' 'mul2_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2709 [3/5] (3.33ns)   --->   "%mul3_2 = dmul i64 %bitcast_ln48_62, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2709 'dmul' 'mul3_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2710 [3/5] (3.33ns)   --->   "%mul1_3 = dmul i64 %bitcast_ln48_39, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2710 'dmul' 'mul1_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2711 [4/5] (3.33ns)   --->   "%mul2_3 = dmul i64 %bitcast_ln48_64, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2711 'dmul' 'mul2_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2712 [4/5] (3.33ns)   --->   "%mul3_3 = dmul i64 %bitcast_ln48_65, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2712 'dmul' 'mul3_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2713 [1/1] (0.00ns)   --->   "%bitcast_ln48_4 = bitcast i64 %u_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2713 'bitcast' 'bitcast_ln48_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2714 [5/5] (3.33ns)   --->   "%mul1_4 = dmul i64 %bitcast_ln48_4, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2714 'dmul' 'mul1_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2715 [1/1] (0.00ns)   --->   "%bitcast_ln48_67 = bitcast i64 %u_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2715 'bitcast' 'bitcast_ln48_67' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_9 : Operation 2716 [5/5] (3.33ns)   --->   "%mul2_4 = dmul i64 %bitcast_ln48_67, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2716 'dmul' 'mul2_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2717 [1/2] (1.64ns)   --->   "%u_load_64 = load i12 %u_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2717 'load' 'u_load_64' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_9 : Operation 2718 [1/2] (1.64ns)   --->   "%u_load_5 = load i12 %u_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2718 'load' 'u_load_5' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_9 : Operation 2719 [2/2] (1.64ns)   --->   "%u_load_65 = load i12 %u_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2719 'load' 'u_load_65' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_9 : Operation 2720 [2/2] (1.64ns)   --->   "%u_load_66 = load i12 %u_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2720 'load' 'u_load_66' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_9 : Operation 2721 [1/2] (1.64ns)   --->   "%p_load_6 = load i12 %p_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2721 'load' 'p_load_6' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_9 : Operation 2722 [1/2] (1.64ns)   --->   "%p_load_7 = load i12 %p_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2722 'load' 'p_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 10 <SV = 9> <Delay = 3.33>
ST_10 : Operation 2723 [1/1] (0.70ns)   --->   "%add_ln48_6 = add i8 %zext_ln48_2, i8 164" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2723 'add' 'add_ln48_6' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i8 %add_ln48_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2724 'sext' 'sext_ln48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 2725 [1/1] (0.00ns)   --->   "%zext_ln48_12 = zext i9 %sext_ln48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2725 'zext' 'zext_ln48_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 2726 [1/1] (0.00ns)   --->   "%u_addr_21 = getelementptr i64 %u, i64 0, i64 %zext_ln48_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2726 'getelementptr' 'u_addr_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 2727 [1/1] (0.70ns)   --->   "%add_ln48_61 = add i8 %zext_ln48_66, i8 164" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2727 'add' 'add_ln48_61' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln48_20 = sext i8 %add_ln48_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2728 'sext' 'sext_ln48_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 2729 [1/1] (0.00ns)   --->   "%zext_ln48_76 = zext i9 %sext_ln48_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2729 'zext' 'zext_ln48_76' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 2730 [1/1] (0.00ns)   --->   "%u_addr_20 = getelementptr i64 %u, i64 0, i64 %zext_ln48_76" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2730 'getelementptr' 'u_addr_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 2731 [3/5] (2.89ns)   --->   "%add1 = dadd i64 %mul1, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2731 'dadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2732 [5/5] (2.89ns)   --->   "%add1_1 = dadd i64 %mul1_1, i64 %mul2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2732 'dadd' 'add1_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2733 [1/5] (3.33ns)   --->   "%mul1_2 = dmul i64 %bitcast_ln48_26, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2733 'dmul' 'mul1_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2734 [1/5] (3.33ns)   --->   "%mul2_2 = dmul i64 %bitcast_ln48_61, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2734 'dmul' 'mul2_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2735 [2/5] (3.33ns)   --->   "%mul3_2 = dmul i64 %bitcast_ln48_62, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2735 'dmul' 'mul3_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2736 [2/5] (3.33ns)   --->   "%mul1_3 = dmul i64 %bitcast_ln48_39, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2736 'dmul' 'mul1_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2737 [3/5] (3.33ns)   --->   "%mul2_3 = dmul i64 %bitcast_ln48_64, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2737 'dmul' 'mul2_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2738 [3/5] (3.33ns)   --->   "%mul3_3 = dmul i64 %bitcast_ln48_65, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2738 'dmul' 'mul3_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2739 [4/5] (3.33ns)   --->   "%mul1_4 = dmul i64 %bitcast_ln48_4, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2739 'dmul' 'mul1_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2740 [4/5] (3.33ns)   --->   "%mul2_4 = dmul i64 %bitcast_ln48_67, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2740 'dmul' 'mul2_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2741 [1/1] (0.00ns)   --->   "%bitcast_ln48_68 = bitcast i64 %u_load_64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2741 'bitcast' 'bitcast_ln48_68' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 2742 [5/5] (3.33ns)   --->   "%mul3_4 = dmul i64 %bitcast_ln48_68, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2742 'dmul' 'mul3_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2743 [1/1] (0.00ns)   --->   "%bitcast_ln48_5 = bitcast i64 %u_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2743 'bitcast' 'bitcast_ln48_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 2744 [5/5] (3.33ns)   --->   "%mul1_5 = dmul i64 %bitcast_ln48_5, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2744 'dmul' 'mul1_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2745 [1/2] (1.64ns)   --->   "%u_load_65 = load i12 %u_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2745 'load' 'u_load_65' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_10 : Operation 2746 [1/2] (1.64ns)   --->   "%u_load_66 = load i12 %u_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2746 'load' 'u_load_66' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_10 : Operation 2747 [2/2] (1.64ns)   --->   "%u_load_6 = load i12 %u_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2747 'load' 'u_load_6' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_10 : Operation 2748 [2/2] (1.64ns)   --->   "%u_load_67 = load i12 %u_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2748 'load' 'u_load_67' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_10 : Operation 2749 [2/2] (1.64ns)   --->   "%p_load_8 = load i12 %p_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2749 'load' 'p_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_10 : Operation 2750 [2/2] (1.64ns)   --->   "%p_load_9 = load i12 %p_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2750 'load' 'p_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 11 <SV = 10> <Delay = 3.33>
ST_11 : Operation 2751 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i64 %p, i64 0, i64 %zext_ln43_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:43]   --->   Operation 2751 'getelementptr' 'p_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 2752 [1/1] (0.00ns)   --->   "%or_ln47 = or i12 %sub_ln43, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2752 'or' 'or_ln47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 2753 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i12 %or_ln47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2753 'zext' 'zext_ln47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 2754 [1/1] (0.00ns)   --->   "%p_addr_2 = getelementptr i64 %p, i64 0, i64 %zext_ln47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2754 'getelementptr' 'p_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 2755 [1/1] (0.00ns)   --->   "%q_addr_2 = getelementptr i64 %q, i64 0, i64 %zext_ln47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2755 'getelementptr' 'q_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 2756 [1/1] (1.64ns)   --->   "%store_ln43 = store i64 0, i12 %p_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:43]   --->   Operation 2756 'store' 'store_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_11 : Operation 2757 [1/1] (0.00ns)   --->   "%zext_ln48_68 = zext i6 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2757 'zext' 'zext_ln48_68' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 2758 [1/1] (0.72ns)   --->   "%add_ln48_62 = add i10 %zext_ln48_68, i10 480" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2758 'add' 'add_ln48_62' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2759 [1/1] (0.00ns)   --->   "%zext_ln48_77 = zext i10 %add_ln48_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2759 'zext' 'zext_ln48_77' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 2760 [1/1] (0.00ns)   --->   "%u_addr_23 = getelementptr i64 %u, i64 0, i64 %zext_ln48_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2760 'getelementptr' 'u_addr_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 2761 [1/1] (0.70ns)   --->   "%add_ln48_116 = add i8 %zext_ln48_130, i8 164" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2761 'add' 'add_ln48_116' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln48_40 = sext i8 %add_ln48_116" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2762 'sext' 'sext_ln48_40' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 2763 [1/1] (0.00ns)   --->   "%zext_ln48_140 = zext i9 %sext_ln48_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2763 'zext' 'zext_ln48_140' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 2764 [1/1] (0.00ns)   --->   "%u_addr_22 = getelementptr i64 %u, i64 0, i64 %zext_ln48_140" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2764 'getelementptr' 'u_addr_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 2765 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4602629055640852763, i12 %p_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2765 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_11 : Operation 2766 [2/5] (2.89ns)   --->   "%add1 = dadd i64 %mul1, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2766 'dadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2767 [4/5] (2.89ns)   --->   "%add1_1 = dadd i64 %mul1_1, i64 %mul2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2767 'dadd' 'add1_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2768 [5/5] (2.89ns)   --->   "%add1_2 = dadd i64 %mul1_2, i64 %mul2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2768 'dadd' 'add1_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2769 [1/5] (3.33ns)   --->   "%mul3_2 = dmul i64 %bitcast_ln48_62, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2769 'dmul' 'mul3_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2770 [1/5] (3.33ns)   --->   "%mul1_3 = dmul i64 %bitcast_ln48_39, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2770 'dmul' 'mul1_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2771 [2/5] (3.33ns)   --->   "%mul2_3 = dmul i64 %bitcast_ln48_64, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2771 'dmul' 'mul2_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2772 [2/5] (3.33ns)   --->   "%mul3_3 = dmul i64 %bitcast_ln48_65, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2772 'dmul' 'mul3_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2773 [3/5] (3.33ns)   --->   "%mul1_4 = dmul i64 %bitcast_ln48_4, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2773 'dmul' 'mul1_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2774 [3/5] (3.33ns)   --->   "%mul2_4 = dmul i64 %bitcast_ln48_67, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2774 'dmul' 'mul2_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2775 [4/5] (3.33ns)   --->   "%mul3_4 = dmul i64 %bitcast_ln48_68, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2775 'dmul' 'mul3_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2776 [4/5] (3.33ns)   --->   "%mul1_5 = dmul i64 %bitcast_ln48_5, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2776 'dmul' 'mul1_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2777 [1/1] (0.00ns)   --->   "%bitcast_ln48_70 = bitcast i64 %u_load_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2777 'bitcast' 'bitcast_ln48_70' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 2778 [5/5] (3.33ns)   --->   "%mul2_5 = dmul i64 %bitcast_ln48_70, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2778 'dmul' 'mul2_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2779 [1/1] (0.00ns)   --->   "%bitcast_ln48_71 = bitcast i64 %u_load_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2779 'bitcast' 'bitcast_ln48_71' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 2780 [5/5] (3.33ns)   --->   "%mul3_5 = dmul i64 %bitcast_ln48_71, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2780 'dmul' 'mul3_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2781 [1/2] (1.64ns)   --->   "%u_load_6 = load i12 %u_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2781 'load' 'u_load_6' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_11 : Operation 2782 [1/2] (1.64ns)   --->   "%u_load_67 = load i12 %u_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2782 'load' 'u_load_67' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_11 : Operation 2783 [2/2] (1.64ns)   --->   "%u_load_68 = load i12 %u_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2783 'load' 'u_load_68' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_11 : Operation 2784 [2/2] (1.64ns)   --->   "%u_load_7 = load i12 %u_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2784 'load' 'u_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_11 : Operation 2785 [1/2] (1.64ns)   --->   "%p_load_8 = load i12 %p_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2785 'load' 'p_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_11 : Operation 2786 [1/2] (1.64ns)   --->   "%p_load_9 = load i12 %p_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2786 'load' 'p_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 12 <SV = 11> <Delay = 3.33>
ST_12 : Operation 2787 [1/1] (0.00ns)   --->   "%zext_ln48_4 = zext i6 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2787 'zext' 'zext_ln48_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 2788 [1/1] (0.72ns)   --->   "%add_ln48_7 = add i10 %zext_ln48_4, i10 480" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2788 'add' 'add_ln48_7' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2789 [1/1] (0.00ns)   --->   "%zext_ln48_13 = zext i10 %add_ln48_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2789 'zext' 'zext_ln48_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 2790 [1/1] (0.00ns)   --->   "%u_addr_24 = getelementptr i64 %u, i64 0, i64 %zext_ln48_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2790 'getelementptr' 'u_addr_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 2791 [1/1] (0.74ns)   --->   "%add_ln47_8 = add i12 %sub_ln43, i12 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2791 'add' 'add_ln47_8' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2792 [1/1] (0.00ns)   --->   "%zext_ln47_11 = zext i12 %add_ln47_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2792 'zext' 'zext_ln47_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 2793 [1/1] (0.00ns)   --->   "%p_addr_13 = getelementptr i64 %p, i64 0, i64 %zext_ln47_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2793 'getelementptr' 'p_addr_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 2794 [1/1] (0.00ns)   --->   "%zext_ln48_132 = zext i6 %indvars_iv_next50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2794 'zext' 'zext_ln48_132' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 2795 [1/1] (0.72ns)   --->   "%add_ln48_117 = add i10 %zext_ln48_132, i10 480" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2795 'add' 'add_ln48_117' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2796 [1/1] (0.00ns)   --->   "%zext_ln48_141 = zext i10 %add_ln48_117" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2796 'zext' 'zext_ln48_141' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 2797 [1/1] (0.00ns)   --->   "%u_addr_25 = getelementptr i64 %u, i64 0, i64 %zext_ln48_141" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2797 'getelementptr' 'u_addr_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 2798 [1/5] (2.89ns)   --->   "%add1 = dadd i64 %mul1, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2798 'dadd' 'add1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2799 [3/5] (2.89ns)   --->   "%add1_1 = dadd i64 %mul1_1, i64 %mul2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2799 'dadd' 'add1_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2800 [4/5] (2.89ns)   --->   "%add1_2 = dadd i64 %mul1_2, i64 %mul2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2800 'dadd' 'add1_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2801 [1/5] (3.33ns)   --->   "%mul2_3 = dmul i64 %bitcast_ln48_64, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2801 'dmul' 'mul2_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2802 [1/5] (3.33ns)   --->   "%mul3_3 = dmul i64 %bitcast_ln48_65, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2802 'dmul' 'mul3_3' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2803 [2/5] (3.33ns)   --->   "%mul1_4 = dmul i64 %bitcast_ln48_4, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2803 'dmul' 'mul1_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2804 [2/5] (3.33ns)   --->   "%mul2_4 = dmul i64 %bitcast_ln48_67, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2804 'dmul' 'mul2_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2805 [3/5] (3.33ns)   --->   "%mul3_4 = dmul i64 %bitcast_ln48_68, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2805 'dmul' 'mul3_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2806 [3/5] (3.33ns)   --->   "%mul1_5 = dmul i64 %bitcast_ln48_5, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2806 'dmul' 'mul1_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2807 [4/5] (3.33ns)   --->   "%mul2_5 = dmul i64 %bitcast_ln48_70, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2807 'dmul' 'mul2_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2808 [4/5] (3.33ns)   --->   "%mul3_5 = dmul i64 %bitcast_ln48_71, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2808 'dmul' 'mul3_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2809 [1/1] (0.00ns)   --->   "%bitcast_ln48_6 = bitcast i64 %u_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2809 'bitcast' 'bitcast_ln48_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 2810 [5/5] (3.33ns)   --->   "%mul1_6 = dmul i64 %bitcast_ln48_6, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2810 'dmul' 'mul1_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2811 [1/1] (0.00ns)   --->   "%bitcast_ln48_73 = bitcast i64 %u_load_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2811 'bitcast' 'bitcast_ln48_73' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 2812 [5/5] (3.33ns)   --->   "%mul2_6 = dmul i64 %bitcast_ln48_73, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2812 'dmul' 'mul2_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2813 [1/2] (1.64ns)   --->   "%u_load_68 = load i12 %u_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2813 'load' 'u_load_68' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_12 : Operation 2814 [1/2] (1.64ns)   --->   "%u_load_7 = load i12 %u_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2814 'load' 'u_load_7' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_12 : Operation 2815 [2/2] (1.64ns)   --->   "%u_load_69 = load i12 %u_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2815 'load' 'u_load_69' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_12 : Operation 2816 [2/2] (1.64ns)   --->   "%u_load_70 = load i12 %u_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2816 'load' 'u_load_70' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_12 : Operation 2817 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606150353808066114, i12 %p_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2817 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_12 : Operation 2818 [2/2] (1.64ns)   --->   "%p_load_10 = load i12 %p_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2818 'load' 'p_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 13 <SV = 12> <Delay = 3.33>
ST_13 : Operation 2819 [1/1] (0.72ns)   --->   "%add_ln48_8 = add i10 %zext_ln48_4, i10 540" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2819 'add' 'add_ln48_8' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2820 [1/1] (0.00ns)   --->   "%zext_ln48_14 = zext i10 %add_ln48_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2820 'zext' 'zext_ln48_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 2821 [1/1] (0.00ns)   --->   "%u_addr_27 = getelementptr i64 %u, i64 0, i64 %zext_ln48_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2821 'getelementptr' 'u_addr_27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 2822 [1/1] (0.74ns)   --->   "%add_ln47_9 = add i12 %sub_ln43, i12 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2822 'add' 'add_ln47_9' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2823 [1/1] (0.00ns)   --->   "%zext_ln47_12 = zext i12 %add_ln47_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2823 'zext' 'zext_ln47_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 2824 [1/1] (0.00ns)   --->   "%p_addr_14 = getelementptr i64 %p, i64 0, i64 %zext_ln47_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2824 'getelementptr' 'p_addr_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 2825 [1/1] (0.74ns)   --->   "%add_ln47_10 = add i12 %sub_ln43, i12 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2825 'add' 'add_ln47_10' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2826 [1/1] (0.00ns)   --->   "%zext_ln47_13 = zext i12 %add_ln47_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2826 'zext' 'zext_ln47_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 2827 [1/1] (0.00ns)   --->   "%p_addr_15 = getelementptr i64 %p, i64 0, i64 %zext_ln47_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2827 'getelementptr' 'p_addr_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 2828 [1/1] (0.72ns)   --->   "%add_ln48_63 = add i10 %zext_ln48_68, i10 540" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2828 'add' 'add_ln48_63' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2829 [1/1] (0.00ns)   --->   "%zext_ln48_78 = zext i10 %add_ln48_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2829 'zext' 'zext_ln48_78' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 2830 [1/1] (0.00ns)   --->   "%u_addr_26 = getelementptr i64 %u, i64 0, i64 %zext_ln48_78" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2830 'getelementptr' 'u_addr_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 2831 [5/5] (2.89ns)   --->   "%sub = dsub i64 %add1, i64 %mul3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2831 'dsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2832 [2/5] (2.89ns)   --->   "%add1_1 = dadd i64 %mul1_1, i64 %mul2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2832 'dadd' 'add1_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2833 [3/5] (2.89ns)   --->   "%add1_2 = dadd i64 %mul1_2, i64 %mul2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2833 'dadd' 'add1_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2834 [5/5] (2.89ns)   --->   "%add1_3 = dadd i64 %mul1_3, i64 %mul2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2834 'dadd' 'add1_3' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2835 [1/5] (3.33ns)   --->   "%mul1_4 = dmul i64 %bitcast_ln48_4, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2835 'dmul' 'mul1_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2836 [1/5] (3.33ns)   --->   "%mul2_4 = dmul i64 %bitcast_ln48_67, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2836 'dmul' 'mul2_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2837 [2/5] (3.33ns)   --->   "%mul3_4 = dmul i64 %bitcast_ln48_68, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2837 'dmul' 'mul3_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2838 [2/5] (3.33ns)   --->   "%mul1_5 = dmul i64 %bitcast_ln48_5, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2838 'dmul' 'mul1_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2839 [3/5] (3.33ns)   --->   "%mul2_5 = dmul i64 %bitcast_ln48_70, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2839 'dmul' 'mul2_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2840 [3/5] (3.33ns)   --->   "%mul3_5 = dmul i64 %bitcast_ln48_71, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2840 'dmul' 'mul3_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2841 [4/5] (3.33ns)   --->   "%mul1_6 = dmul i64 %bitcast_ln48_6, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2841 'dmul' 'mul1_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2842 [4/5] (3.33ns)   --->   "%mul2_6 = dmul i64 %bitcast_ln48_73, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2842 'dmul' 'mul2_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2843 [1/1] (0.00ns)   --->   "%bitcast_ln48_74 = bitcast i64 %u_load_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2843 'bitcast' 'bitcast_ln48_74' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 2844 [5/5] (3.33ns)   --->   "%mul3_6 = dmul i64 %bitcast_ln48_74, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2844 'dmul' 'mul3_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2845 [1/1] (0.00ns)   --->   "%bitcast_ln48_7 = bitcast i64 %u_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2845 'bitcast' 'bitcast_ln48_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 2846 [5/5] (3.33ns)   --->   "%mul1_7 = dmul i64 %bitcast_ln48_7, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2846 'dmul' 'mul1_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2847 [1/2] (1.64ns)   --->   "%u_load_69 = load i12 %u_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2847 'load' 'u_load_69' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_13 : Operation 2848 [1/2] (1.64ns)   --->   "%u_load_70 = load i12 %u_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2848 'load' 'u_load_70' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_13 : Operation 2849 [2/2] (1.64ns)   --->   "%u_load_8 = load i12 %u_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2849 'load' 'u_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_13 : Operation 2850 [2/2] (1.64ns)   --->   "%u_load_71 = load i12 %u_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2850 'load' 'u_load_71' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_13 : Operation 2851 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606176687540342334, i12 %p_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2851 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_13 : Operation 2852 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606197522930147475, i12 %p_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2852 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_13 : Operation 2853 [1/2] (1.64ns)   --->   "%p_load_10 = load i12 %p_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 2853 'load' 'p_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 14 <SV = 13> <Delay = 3.33>
ST_14 : Operation 2854 [1/1] (0.74ns)   --->   "%add_ln47_11 = add i12 %sub_ln43, i12 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2854 'add' 'add_ln47_11' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2855 [1/1] (0.00ns)   --->   "%zext_ln47_14 = zext i12 %add_ln47_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2855 'zext' 'zext_ln47_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 2856 [1/1] (0.00ns)   --->   "%p_addr_16 = getelementptr i64 %p, i64 0, i64 %zext_ln47_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2856 'getelementptr' 'p_addr_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 2857 [1/1] (0.74ns)   --->   "%add_ln47_12 = add i12 %sub_ln43, i12 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2857 'add' 'add_ln47_12' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2858 [1/1] (0.00ns)   --->   "%zext_ln47_15 = zext i12 %add_ln47_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2858 'zext' 'zext_ln47_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 2859 [1/1] (0.00ns)   --->   "%p_addr_17 = getelementptr i64 %p, i64 0, i64 %zext_ln47_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2859 'getelementptr' 'p_addr_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 2860 [1/1] (0.72ns)   --->   "%add_ln48_64 = add i10 %zext_ln48_68, i10 600" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2860 'add' 'add_ln48_64' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2861 [1/1] (0.00ns)   --->   "%zext_ln48_79 = zext i10 %add_ln48_64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2861 'zext' 'zext_ln48_79' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 2862 [1/1] (0.00ns)   --->   "%u_addr_29 = getelementptr i64 %u, i64 0, i64 %zext_ln48_79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2862 'getelementptr' 'u_addr_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 2863 [1/1] (0.72ns)   --->   "%add_ln48_118 = add i10 %zext_ln48_132, i10 540" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2863 'add' 'add_ln48_118' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2864 [1/1] (0.00ns)   --->   "%zext_ln48_142 = zext i10 %add_ln48_118" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2864 'zext' 'zext_ln48_142' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 2865 [1/1] (0.00ns)   --->   "%u_addr_28 = getelementptr i64 %u, i64 0, i64 %zext_ln48_142" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2865 'getelementptr' 'u_addr_28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 2866 [4/5] (2.89ns)   --->   "%sub = dsub i64 %add1, i64 %mul3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2866 'dsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2867 [1/5] (2.89ns)   --->   "%add1_1 = dadd i64 %mul1_1, i64 %mul2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2867 'dadd' 'add1_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2868 [2/5] (2.89ns)   --->   "%add1_2 = dadd i64 %mul1_2, i64 %mul2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2868 'dadd' 'add1_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2869 [4/5] (2.89ns)   --->   "%add1_3 = dadd i64 %mul1_3, i64 %mul2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2869 'dadd' 'add1_3' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2870 [5/5] (2.89ns)   --->   "%add1_4 = dadd i64 %mul1_4, i64 %mul2_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2870 'dadd' 'add1_4' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2871 [1/5] (3.33ns)   --->   "%mul3_4 = dmul i64 %bitcast_ln48_68, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2871 'dmul' 'mul3_4' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2872 [1/5] (3.33ns)   --->   "%mul1_5 = dmul i64 %bitcast_ln48_5, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2872 'dmul' 'mul1_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2873 [2/5] (3.33ns)   --->   "%mul2_5 = dmul i64 %bitcast_ln48_70, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2873 'dmul' 'mul2_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2874 [2/5] (3.33ns)   --->   "%mul3_5 = dmul i64 %bitcast_ln48_71, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2874 'dmul' 'mul3_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2875 [3/5] (3.33ns)   --->   "%mul1_6 = dmul i64 %bitcast_ln48_6, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2875 'dmul' 'mul1_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2876 [3/5] (3.33ns)   --->   "%mul2_6 = dmul i64 %bitcast_ln48_73, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2876 'dmul' 'mul2_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2877 [4/5] (3.33ns)   --->   "%mul3_6 = dmul i64 %bitcast_ln48_74, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2877 'dmul' 'mul3_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2878 [4/5] (3.33ns)   --->   "%mul1_7 = dmul i64 %bitcast_ln48_7, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2878 'dmul' 'mul1_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2879 [1/1] (0.00ns)   --->   "%bitcast_ln48_76 = bitcast i64 %u_load_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2879 'bitcast' 'bitcast_ln48_76' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 2880 [5/5] (3.33ns)   --->   "%mul2_7 = dmul i64 %bitcast_ln48_76, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2880 'dmul' 'mul2_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2881 [1/1] (0.00ns)   --->   "%bitcast_ln48_77 = bitcast i64 %u_load_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2881 'bitcast' 'bitcast_ln48_77' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 2882 [5/5] (3.33ns)   --->   "%mul3_7 = dmul i64 %bitcast_ln48_77, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2882 'dmul' 'mul3_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2883 [1/2] (1.64ns)   --->   "%u_load_8 = load i12 %u_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2883 'load' 'u_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_14 : Operation 2884 [1/2] (1.64ns)   --->   "%u_load_71 = load i12 %u_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2884 'load' 'u_load_71' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_14 : Operation 2885 [2/2] (1.64ns)   --->   "%u_load_72 = load i12 %u_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2885 'load' 'u_load_72' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_14 : Operation 2886 [2/2] (1.64ns)   --->   "%u_load_9 = load i12 %u_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2886 'load' 'u_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_14 : Operation 2887 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606214085050427019, i12 %p_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2887 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_14 : Operation 2888 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606227299200023632, i12 %p_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2888 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 15 <SV = 14> <Delay = 3.33>
ST_15 : Operation 2889 [1/1] (0.72ns)   --->   "%add_ln48_9 = add i10 %zext_ln48_4, i10 600" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2889 'add' 'add_ln48_9' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2890 [1/1] (0.00ns)   --->   "%zext_ln48_15 = zext i10 %add_ln48_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2890 'zext' 'zext_ln48_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 2891 [1/1] (0.00ns)   --->   "%u_addr_30 = getelementptr i64 %u, i64 0, i64 %zext_ln48_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2891 'getelementptr' 'u_addr_30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 2892 [1/1] (0.74ns)   --->   "%add_ln47_13 = add i12 %sub_ln43, i12 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2892 'add' 'add_ln47_13' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2893 [1/1] (0.00ns)   --->   "%zext_ln47_16 = zext i12 %add_ln47_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2893 'zext' 'zext_ln47_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 2894 [1/1] (0.00ns)   --->   "%p_addr_18 = getelementptr i64 %p, i64 0, i64 %zext_ln47_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2894 'getelementptr' 'p_addr_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 2895 [1/1] (0.74ns)   --->   "%add_ln47_14 = add i12 %sub_ln43, i12 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2895 'add' 'add_ln47_14' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2896 [1/1] (0.00ns)   --->   "%zext_ln47_17 = zext i12 %add_ln47_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2896 'zext' 'zext_ln47_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 2897 [1/1] (0.00ns)   --->   "%p_addr_19 = getelementptr i64 %p, i64 0, i64 %zext_ln47_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2897 'getelementptr' 'p_addr_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 2898 [1/1] (0.72ns)   --->   "%add_ln48_119 = add i10 %zext_ln48_132, i10 600" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2898 'add' 'add_ln48_119' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2899 [1/1] (0.00ns)   --->   "%zext_ln48_143 = zext i10 %add_ln48_119" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2899 'zext' 'zext_ln48_143' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 2900 [1/1] (0.00ns)   --->   "%u_addr_31 = getelementptr i64 %u, i64 0, i64 %zext_ln48_143" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2900 'getelementptr' 'u_addr_31' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 2901 [3/5] (2.89ns)   --->   "%sub = dsub i64 %add1, i64 %mul3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2901 'dsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2902 [5/5] (2.89ns)   --->   "%sub_1 = dsub i64 %add1_1, i64 %mul3_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2902 'dsub' 'sub_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2903 [1/5] (2.89ns)   --->   "%add1_2 = dadd i64 %mul1_2, i64 %mul2_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2903 'dadd' 'add1_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2904 [3/5] (2.89ns)   --->   "%add1_3 = dadd i64 %mul1_3, i64 %mul2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2904 'dadd' 'add1_3' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2905 [4/5] (2.89ns)   --->   "%add1_4 = dadd i64 %mul1_4, i64 %mul2_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2905 'dadd' 'add1_4' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2906 [1/5] (3.33ns)   --->   "%mul2_5 = dmul i64 %bitcast_ln48_70, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2906 'dmul' 'mul2_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2907 [1/5] (3.33ns)   --->   "%mul3_5 = dmul i64 %bitcast_ln48_71, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2907 'dmul' 'mul3_5' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2908 [2/5] (3.33ns)   --->   "%mul1_6 = dmul i64 %bitcast_ln48_6, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2908 'dmul' 'mul1_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2909 [2/5] (3.33ns)   --->   "%mul2_6 = dmul i64 %bitcast_ln48_73, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2909 'dmul' 'mul2_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2910 [3/5] (3.33ns)   --->   "%mul3_6 = dmul i64 %bitcast_ln48_74, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2910 'dmul' 'mul3_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2911 [3/5] (3.33ns)   --->   "%mul1_7 = dmul i64 %bitcast_ln48_7, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2911 'dmul' 'mul1_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2912 [4/5] (3.33ns)   --->   "%mul2_7 = dmul i64 %bitcast_ln48_76, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2912 'dmul' 'mul2_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2913 [4/5] (3.33ns)   --->   "%mul3_7 = dmul i64 %bitcast_ln48_77, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2913 'dmul' 'mul3_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2914 [1/1] (0.00ns)   --->   "%bitcast_ln48_8 = bitcast i64 %u_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2914 'bitcast' 'bitcast_ln48_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 2915 [5/5] (3.33ns)   --->   "%mul1_8 = dmul i64 %bitcast_ln48_8, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2915 'dmul' 'mul1_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2916 [1/1] (0.00ns)   --->   "%bitcast_ln48_79 = bitcast i64 %u_load_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2916 'bitcast' 'bitcast_ln48_79' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 2917 [5/5] (3.33ns)   --->   "%mul2_8 = dmul i64 %bitcast_ln48_79, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2917 'dmul' 'mul2_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2918 [1/2] (1.64ns)   --->   "%u_load_72 = load i12 %u_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2918 'load' 'u_load_72' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_15 : Operation 2919 [1/2] (1.64ns)   --->   "%u_load_9 = load i12 %u_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2919 'load' 'u_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_15 : Operation 2920 [2/2] (1.64ns)   --->   "%u_load_73 = load i12 %u_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2920 'load' 'u_load_73' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_15 : Operation 2921 [2/2] (1.64ns)   --->   "%u_load_74 = load i12 %u_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2921 'load' 'u_load_74' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_15 : Operation 2922 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606237873357015944, i12 %p_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2922 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_15 : Operation 2923 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606246354977996599, i12 %p_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2923 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 16 <SV = 15> <Delay = 3.33>
ST_16 : Operation 2924 [1/1] (0.72ns)   --->   "%add_ln48_10 = add i10 %zext_ln48_4, i10 660" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2924 'add' 'add_ln48_10' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln48_16 = zext i10 %add_ln48_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2925 'zext' 'zext_ln48_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 2926 [1/1] (0.00ns)   --->   "%u_addr_33 = getelementptr i64 %u, i64 0, i64 %zext_ln48_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2926 'getelementptr' 'u_addr_33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 2927 [1/1] (0.74ns)   --->   "%add_ln47_15 = add i12 %sub_ln43, i12 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2927 'add' 'add_ln47_15' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2928 [1/1] (0.00ns)   --->   "%zext_ln47_18 = zext i12 %add_ln47_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2928 'zext' 'zext_ln47_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 2929 [1/1] (0.00ns)   --->   "%p_addr_20 = getelementptr i64 %p, i64 0, i64 %zext_ln47_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2929 'getelementptr' 'p_addr_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 2930 [1/1] (0.74ns)   --->   "%add_ln47_16 = add i12 %sub_ln43, i12 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2930 'add' 'add_ln47_16' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2931 [1/1] (0.00ns)   --->   "%zext_ln47_19 = zext i12 %add_ln47_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2931 'zext' 'zext_ln47_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 2932 [1/1] (0.00ns)   --->   "%p_addr_21 = getelementptr i64 %p, i64 0, i64 %zext_ln47_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2932 'getelementptr' 'p_addr_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 2933 [1/1] (0.72ns)   --->   "%add_ln48_65 = add i10 %zext_ln48_68, i10 660" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2933 'add' 'add_ln48_65' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2934 [1/1] (0.00ns)   --->   "%zext_ln48_80 = zext i10 %add_ln48_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2934 'zext' 'zext_ln48_80' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 2935 [1/1] (0.00ns)   --->   "%u_addr_32 = getelementptr i64 %u, i64 0, i64 %zext_ln48_80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2935 'getelementptr' 'u_addr_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 2936 [2/5] (2.89ns)   --->   "%sub = dsub i64 %add1, i64 %mul3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2936 'dsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2937 [4/5] (2.89ns)   --->   "%sub_1 = dsub i64 %add1_1, i64 %mul3_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2937 'dsub' 'sub_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2938 [5/5] (2.89ns)   --->   "%sub_2 = dsub i64 %add1_2, i64 %mul3_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2938 'dsub' 'sub_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2939 [2/5] (2.89ns)   --->   "%add1_3 = dadd i64 %mul1_3, i64 %mul2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2939 'dadd' 'add1_3' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2940 [3/5] (2.89ns)   --->   "%add1_4 = dadd i64 %mul1_4, i64 %mul2_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2940 'dadd' 'add1_4' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2941 [5/5] (2.89ns)   --->   "%add1_5 = dadd i64 %mul1_5, i64 %mul2_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2941 'dadd' 'add1_5' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2942 [1/5] (3.33ns)   --->   "%mul1_6 = dmul i64 %bitcast_ln48_6, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2942 'dmul' 'mul1_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2943 [1/5] (3.33ns)   --->   "%mul2_6 = dmul i64 %bitcast_ln48_73, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2943 'dmul' 'mul2_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2944 [2/5] (3.33ns)   --->   "%mul3_6 = dmul i64 %bitcast_ln48_74, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2944 'dmul' 'mul3_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2945 [2/5] (3.33ns)   --->   "%mul1_7 = dmul i64 %bitcast_ln48_7, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2945 'dmul' 'mul1_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2946 [3/5] (3.33ns)   --->   "%mul2_7 = dmul i64 %bitcast_ln48_76, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2946 'dmul' 'mul2_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2947 [3/5] (3.33ns)   --->   "%mul3_7 = dmul i64 %bitcast_ln48_77, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2947 'dmul' 'mul3_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2948 [4/5] (3.33ns)   --->   "%mul1_8 = dmul i64 %bitcast_ln48_8, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2948 'dmul' 'mul1_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2949 [4/5] (3.33ns)   --->   "%mul2_8 = dmul i64 %bitcast_ln48_79, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2949 'dmul' 'mul2_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2950 [1/1] (0.00ns)   --->   "%bitcast_ln48_80 = bitcast i64 %u_load_72" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2950 'bitcast' 'bitcast_ln48_80' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 2951 [5/5] (3.33ns)   --->   "%mul3_8 = dmul i64 %bitcast_ln48_80, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2951 'dmul' 'mul3_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2952 [1/1] (0.00ns)   --->   "%bitcast_ln48_9 = bitcast i64 %u_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2952 'bitcast' 'bitcast_ln48_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_16 : Operation 2953 [5/5] (3.33ns)   --->   "%mul1_9 = dmul i64 %bitcast_ln48_9, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2953 'dmul' 'mul1_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2954 [1/2] (1.64ns)   --->   "%u_load_73 = load i12 %u_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2954 'load' 'u_load_73' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_16 : Operation 2955 [1/2] (1.64ns)   --->   "%u_load_74 = load i12 %u_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2955 'load' 'u_load_74' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_16 : Operation 2956 [2/2] (1.64ns)   --->   "%u_load_10 = load i12 %u_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2956 'load' 'u_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_16 : Operation 2957 [2/2] (1.64ns)   --->   "%u_load_75 = load i12 %u_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2957 'load' 'u_load_75' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_16 : Operation 2958 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606253171066141462, i12 %p_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2958 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_16 : Operation 2959 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606258657030529742, i12 %p_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2959 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 17 <SV = 16> <Delay = 3.33>
ST_17 : Operation 2960 [1/1] (0.74ns)   --->   "%add_ln47_17 = add i12 %sub_ln43, i12 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2960 'add' 'add_ln47_17' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2961 [1/1] (0.00ns)   --->   "%zext_ln47_20 = zext i12 %add_ln47_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2961 'zext' 'zext_ln47_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 2962 [1/1] (0.00ns)   --->   "%p_addr_22 = getelementptr i64 %p, i64 0, i64 %zext_ln47_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2962 'getelementptr' 'p_addr_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 2963 [1/1] (0.74ns)   --->   "%add_ln47_18 = add i12 %sub_ln43, i12 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2963 'add' 'add_ln47_18' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2964 [1/1] (0.00ns)   --->   "%zext_ln47_21 = zext i12 %add_ln47_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2964 'zext' 'zext_ln47_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 2965 [1/1] (0.00ns)   --->   "%p_addr_23 = getelementptr i64 %p, i64 0, i64 %zext_ln47_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2965 'getelementptr' 'p_addr_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 2966 [1/1] (0.72ns)   --->   "%add_ln48_66 = add i10 %zext_ln48_68, i10 720" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2966 'add' 'add_ln48_66' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2967 [1/1] (0.00ns)   --->   "%zext_ln48_81 = zext i10 %add_ln48_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2967 'zext' 'zext_ln48_81' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 2968 [1/1] (0.00ns)   --->   "%u_addr_35 = getelementptr i64 %u, i64 0, i64 %zext_ln48_81" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2968 'getelementptr' 'u_addr_35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 2969 [1/1] (0.72ns)   --->   "%add_ln48_120 = add i10 %zext_ln48_132, i10 660" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2969 'add' 'add_ln48_120' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2970 [1/1] (0.00ns)   --->   "%zext_ln48_144 = zext i10 %add_ln48_120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2970 'zext' 'zext_ln48_144' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 2971 [1/1] (0.00ns)   --->   "%u_addr_34 = getelementptr i64 %u, i64 0, i64 %zext_ln48_144" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2971 'getelementptr' 'u_addr_34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 2972 [1/5] (2.89ns)   --->   "%sub = dsub i64 %add1, i64 %mul3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2972 'dsub' 'sub' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2973 [3/5] (2.89ns)   --->   "%sub_1 = dsub i64 %add1_1, i64 %mul3_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2973 'dsub' 'sub_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2974 [4/5] (2.89ns)   --->   "%sub_2 = dsub i64 %add1_2, i64 %mul3_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2974 'dsub' 'sub_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2975 [1/5] (2.89ns)   --->   "%add1_3 = dadd i64 %mul1_3, i64 %mul2_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2975 'dadd' 'add1_3' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2976 [2/5] (2.89ns)   --->   "%add1_4 = dadd i64 %mul1_4, i64 %mul2_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2976 'dadd' 'add1_4' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2977 [4/5] (2.89ns)   --->   "%add1_5 = dadd i64 %mul1_5, i64 %mul2_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2977 'dadd' 'add1_5' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2978 [5/5] (2.89ns)   --->   "%add1_6 = dadd i64 %mul1_6, i64 %mul2_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2978 'dadd' 'add1_6' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2979 [1/5] (3.33ns)   --->   "%mul3_6 = dmul i64 %bitcast_ln48_74, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2979 'dmul' 'mul3_6' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2980 [1/5] (3.33ns)   --->   "%mul1_7 = dmul i64 %bitcast_ln48_7, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2980 'dmul' 'mul1_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2981 [2/5] (3.33ns)   --->   "%mul2_7 = dmul i64 %bitcast_ln48_76, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2981 'dmul' 'mul2_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2982 [2/5] (3.33ns)   --->   "%mul3_7 = dmul i64 %bitcast_ln48_77, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2982 'dmul' 'mul3_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2983 [3/5] (3.33ns)   --->   "%mul1_8 = dmul i64 %bitcast_ln48_8, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2983 'dmul' 'mul1_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2984 [3/5] (3.33ns)   --->   "%mul2_8 = dmul i64 %bitcast_ln48_79, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2984 'dmul' 'mul2_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2985 [4/5] (3.33ns)   --->   "%mul3_8 = dmul i64 %bitcast_ln48_80, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2985 'dmul' 'mul3_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2986 [4/5] (3.33ns)   --->   "%mul1_9 = dmul i64 %bitcast_ln48_9, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2986 'dmul' 'mul1_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2987 [1/1] (0.00ns)   --->   "%bitcast_ln48_82 = bitcast i64 %u_load_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2987 'bitcast' 'bitcast_ln48_82' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 2988 [5/5] (3.33ns)   --->   "%mul2_9 = dmul i64 %bitcast_ln48_82, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2988 'dmul' 'mul2_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2989 [1/1] (0.00ns)   --->   "%bitcast_ln48_83 = bitcast i64 %u_load_74" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2989 'bitcast' 'bitcast_ln48_83' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_17 : Operation 2990 [5/5] (3.33ns)   --->   "%mul3_9 = dmul i64 %bitcast_ln48_83, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2990 'dmul' 'mul3_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2991 [1/2] (1.64ns)   --->   "%u_load_10 = load i12 %u_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2991 'load' 'u_load_10' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_17 : Operation 2992 [1/2] (1.64ns)   --->   "%u_load_75 = load i12 %u_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2992 'load' 'u_load_75' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_17 : Operation 2993 [2/2] (1.64ns)   --->   "%u_load_76 = load i12 %u_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2993 'load' 'u_load_76' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_17 : Operation 2994 [2/2] (1.64ns)   --->   "%u_load_11 = load i12 %u_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2994 'load' 'u_load_11' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_17 : Operation 2995 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606263077852865977, i12 %p_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2995 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_17 : Operation 2996 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606266643858555639, i12 %p_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 2996 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 18 <SV = 17> <Delay = 3.33>
ST_18 : Operation 2997 [1/1] (0.72ns)   --->   "%add_ln48_11 = add i10 %zext_ln48_4, i10 720" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2997 'add' 'add_ln48_11' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2998 [1/1] (0.00ns)   --->   "%zext_ln48_17 = zext i10 %add_ln48_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2998 'zext' 'zext_ln48_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 2999 [1/1] (0.00ns)   --->   "%u_addr_36 = getelementptr i64 %u, i64 0, i64 %zext_ln48_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 2999 'getelementptr' 'u_addr_36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 3000 [1/1] (0.74ns)   --->   "%add_ln47_19 = add i12 %sub_ln43, i12 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3000 'add' 'add_ln47_19' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3001 [1/1] (0.00ns)   --->   "%zext_ln47_22 = zext i12 %add_ln47_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3001 'zext' 'zext_ln47_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 3002 [1/1] (0.00ns)   --->   "%p_addr_24 = getelementptr i64 %p, i64 0, i64 %zext_ln47_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3002 'getelementptr' 'p_addr_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 3003 [1/1] (0.74ns)   --->   "%add_ln47_20 = add i12 %sub_ln43, i12 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3003 'add' 'add_ln47_20' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3004 [1/1] (0.00ns)   --->   "%zext_ln47_23 = zext i12 %add_ln47_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3004 'zext' 'zext_ln47_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 3005 [1/1] (0.00ns)   --->   "%p_addr_25 = getelementptr i64 %p, i64 0, i64 %zext_ln47_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3005 'getelementptr' 'p_addr_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 3006 [1/1] (0.72ns)   --->   "%add_ln48_121 = add i10 %zext_ln48_132, i10 720" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3006 'add' 'add_ln48_121' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3007 [1/1] (0.00ns)   --->   "%zext_ln48_145 = zext i10 %add_ln48_121" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3007 'zext' 'zext_ln48_145' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 3008 [1/1] (0.00ns)   --->   "%u_addr_37 = getelementptr i64 %u, i64 0, i64 %zext_ln48_145" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3008 'getelementptr' 'u_addr_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 3009 [5/5] (2.89ns)   --->   "%sub1 = dadd i64 %sub, i64 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3009 'dadd' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3010 [2/5] (2.89ns)   --->   "%sub_1 = dsub i64 %add1_1, i64 %mul3_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3010 'dsub' 'sub_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3011 [3/5] (2.89ns)   --->   "%sub_2 = dsub i64 %add1_2, i64 %mul3_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3011 'dsub' 'sub_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3012 [5/5] (2.89ns)   --->   "%sub_3 = dsub i64 %add1_3, i64 %mul3_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3012 'dsub' 'sub_3' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3013 [1/5] (2.89ns)   --->   "%add1_4 = dadd i64 %mul1_4, i64 %mul2_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3013 'dadd' 'add1_4' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3014 [3/5] (2.89ns)   --->   "%add1_5 = dadd i64 %mul1_5, i64 %mul2_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3014 'dadd' 'add1_5' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3015 [4/5] (2.89ns)   --->   "%add1_6 = dadd i64 %mul1_6, i64 %mul2_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3015 'dadd' 'add1_6' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3016 [1/5] (3.33ns)   --->   "%mul2_7 = dmul i64 %bitcast_ln48_76, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3016 'dmul' 'mul2_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3017 [1/5] (3.33ns)   --->   "%mul3_7 = dmul i64 %bitcast_ln48_77, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3017 'dmul' 'mul3_7' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3018 [2/5] (3.33ns)   --->   "%mul1_8 = dmul i64 %bitcast_ln48_8, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3018 'dmul' 'mul1_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3019 [2/5] (3.33ns)   --->   "%mul2_8 = dmul i64 %bitcast_ln48_79, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3019 'dmul' 'mul2_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3020 [3/5] (3.33ns)   --->   "%mul3_8 = dmul i64 %bitcast_ln48_80, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3020 'dmul' 'mul3_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3021 [3/5] (3.33ns)   --->   "%mul1_9 = dmul i64 %bitcast_ln48_9, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3021 'dmul' 'mul1_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3022 [4/5] (3.33ns)   --->   "%mul2_9 = dmul i64 %bitcast_ln48_82, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3022 'dmul' 'mul2_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3023 [4/5] (3.33ns)   --->   "%mul3_9 = dmul i64 %bitcast_ln48_83, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3023 'dmul' 'mul3_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3024 [1/1] (0.00ns)   --->   "%bitcast_ln48_10 = bitcast i64 %u_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3024 'bitcast' 'bitcast_ln48_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 3025 [5/5] (3.33ns)   --->   "%mul1_s = dmul i64 %bitcast_ln48_10, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3025 'dmul' 'mul1_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3026 [1/1] (0.00ns)   --->   "%bitcast_ln48_85 = bitcast i64 %u_load_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3026 'bitcast' 'bitcast_ln48_85' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_18 : Operation 3027 [5/5] (3.33ns)   --->   "%mul2_s = dmul i64 %bitcast_ln48_85, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3027 'dmul' 'mul2_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 3028 [1/2] (1.64ns)   --->   "%u_load_76 = load i12 %u_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3028 'load' 'u_load_76' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_18 : Operation 3029 [1/2] (1.64ns)   --->   "%u_load_11 = load i12 %u_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3029 'load' 'u_load_11' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_18 : Operation 3030 [2/2] (1.64ns)   --->   "%u_load_77 = load i12 %u_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3030 'load' 'u_load_77' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_18 : Operation 3031 [2/2] (1.64ns)   --->   "%u_load_78 = load i12 %u_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3031 'load' 'u_load_78' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_18 : Operation 3032 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606269522628299635, i12 %p_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3032 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_18 : Operation 3033 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606271848100044557, i12 %p_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3033 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 19 <SV = 18> <Delay = 3.33>
ST_19 : Operation 3034 [1/1] (0.71ns)   --->   "%add_ln48_12 = add i9 %zext_ln48_3, i9 268" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3034 'add' 'add_ln48_12' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3035 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i9 %add_ln48_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3035 'sext' 'sext_ln48_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 3036 [1/1] (0.00ns)   --->   "%zext_ln48_18 = zext i10 %sext_ln48_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3036 'zext' 'zext_ln48_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 3037 [1/1] (0.00ns)   --->   "%u_addr_39 = getelementptr i64 %u, i64 0, i64 %zext_ln48_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3037 'getelementptr' 'u_addr_39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 3038 [1/1] (0.74ns)   --->   "%add_ln47_21 = add i12 %sub_ln43, i12 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3038 'add' 'add_ln47_21' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3039 [1/1] (0.00ns)   --->   "%zext_ln47_24 = zext i12 %add_ln47_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3039 'zext' 'zext_ln47_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 3040 [1/1] (0.00ns)   --->   "%p_addr_26 = getelementptr i64 %p, i64 0, i64 %zext_ln47_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3040 'getelementptr' 'p_addr_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 3041 [1/1] (0.74ns)   --->   "%add_ln47_22 = add i12 %sub_ln43, i12 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3041 'add' 'add_ln47_22' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln47_25 = zext i12 %add_ln47_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3042 'zext' 'zext_ln47_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 3043 [1/1] (0.00ns)   --->   "%p_addr_27 = getelementptr i64 %p, i64 0, i64 %zext_ln47_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3043 'getelementptr' 'p_addr_27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 3044 [1/1] (0.71ns)   --->   "%add_ln48_67 = add i9 %zext_ln48_67, i9 268" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3044 'add' 'add_ln48_67' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3045 [1/1] (0.00ns)   --->   "%sext_ln48_21 = sext i9 %add_ln48_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3045 'sext' 'sext_ln48_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 3046 [1/1] (0.00ns)   --->   "%zext_ln48_82 = zext i10 %sext_ln48_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3046 'zext' 'zext_ln48_82' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 3047 [1/1] (0.00ns)   --->   "%u_addr_38 = getelementptr i64 %u, i64 0, i64 %zext_ln48_82" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3047 'getelementptr' 'u_addr_38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 3048 [4/5] (2.89ns)   --->   "%sub1 = dadd i64 %sub, i64 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3048 'dadd' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3049 [1/5] (2.89ns)   --->   "%sub_1 = dsub i64 %add1_1, i64 %mul3_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3049 'dsub' 'sub_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3050 [2/5] (2.89ns)   --->   "%sub_2 = dsub i64 %add1_2, i64 %mul3_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3050 'dsub' 'sub_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3051 [4/5] (2.89ns)   --->   "%sub_3 = dsub i64 %add1_3, i64 %mul3_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3051 'dsub' 'sub_3' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3052 [5/5] (2.89ns)   --->   "%sub_4 = dsub i64 %add1_4, i64 %mul3_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3052 'dsub' 'sub_4' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3053 [2/5] (2.89ns)   --->   "%add1_5 = dadd i64 %mul1_5, i64 %mul2_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3053 'dadd' 'add1_5' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3054 [3/5] (2.89ns)   --->   "%add1_6 = dadd i64 %mul1_6, i64 %mul2_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3054 'dadd' 'add1_6' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3055 [5/5] (2.89ns)   --->   "%add1_7 = dadd i64 %mul1_7, i64 %mul2_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3055 'dadd' 'add1_7' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3056 [1/5] (3.33ns)   --->   "%mul1_8 = dmul i64 %bitcast_ln48_8, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3056 'dmul' 'mul1_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3057 [1/5] (3.33ns)   --->   "%mul2_8 = dmul i64 %bitcast_ln48_79, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3057 'dmul' 'mul2_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3058 [2/5] (3.33ns)   --->   "%mul3_8 = dmul i64 %bitcast_ln48_80, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3058 'dmul' 'mul3_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3059 [2/5] (3.33ns)   --->   "%mul1_9 = dmul i64 %bitcast_ln48_9, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3059 'dmul' 'mul1_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3060 [3/5] (3.33ns)   --->   "%mul2_9 = dmul i64 %bitcast_ln48_82, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3060 'dmul' 'mul2_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3061 [3/5] (3.33ns)   --->   "%mul3_9 = dmul i64 %bitcast_ln48_83, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3061 'dmul' 'mul3_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3062 [4/5] (3.33ns)   --->   "%mul1_s = dmul i64 %bitcast_ln48_10, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3062 'dmul' 'mul1_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3063 [4/5] (3.33ns)   --->   "%mul2_s = dmul i64 %bitcast_ln48_85, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3063 'dmul' 'mul2_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3064 [1/1] (0.00ns)   --->   "%bitcast_ln48_86 = bitcast i64 %u_load_76" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3064 'bitcast' 'bitcast_ln48_86' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 3065 [5/5] (3.33ns)   --->   "%mul3_s = dmul i64 %bitcast_ln48_86, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3065 'dmul' 'mul3_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3066 [1/1] (0.00ns)   --->   "%bitcast_ln48_11 = bitcast i64 %u_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3066 'bitcast' 'bitcast_ln48_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_19 : Operation 3067 [5/5] (3.33ns)   --->   "%mul1_10 = dmul i64 %bitcast_ln48_11, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3067 'dmul' 'mul1_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3068 [1/2] (1.64ns)   --->   "%u_load_77 = load i12 %u_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3068 'load' 'u_load_77' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_19 : Operation 3069 [1/2] (1.64ns)   --->   "%u_load_78 = load i12 %u_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3069 'load' 'u_load_78' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_19 : Operation 3070 [2/2] (1.64ns)   --->   "%u_load_79 = load i12 %u_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3070 'load' 'u_load_79' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_19 : Operation 3071 [2/2] (1.64ns)   --->   "%u_load_80 = load i12 %u_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3071 'load' 'u_load_80' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_19 : Operation 3072 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606273727593252573, i12 %p_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3072 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_19 : Operation 3073 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606275247275338529, i12 %p_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3073 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 20 <SV = 19> <Delay = 3.33>
ST_20 : Operation 3074 [1/1] (0.74ns)   --->   "%add_ln47_23 = add i12 %sub_ln43, i12 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3074 'add' 'add_ln47_23' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3075 [1/1] (0.00ns)   --->   "%zext_ln47_26 = zext i12 %add_ln47_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3075 'zext' 'zext_ln47_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 3076 [1/1] (0.00ns)   --->   "%p_addr_28 = getelementptr i64 %p, i64 0, i64 %zext_ln47_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3076 'getelementptr' 'p_addr_28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 3077 [1/1] (0.74ns)   --->   "%add_ln47_24 = add i12 %sub_ln43, i12 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3077 'add' 'add_ln47_24' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3078 [1/1] (0.00ns)   --->   "%zext_ln47_27 = zext i12 %add_ln47_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3078 'zext' 'zext_ln47_27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 3079 [1/1] (0.00ns)   --->   "%p_addr_29 = getelementptr i64 %p, i64 0, i64 %zext_ln47_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3079 'getelementptr' 'p_addr_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 3080 [1/1] (0.71ns)   --->   "%add_ln48_68 = add i9 %zext_ln48_67, i9 328" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3080 'add' 'add_ln48_68' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3081 [1/1] (0.00ns)   --->   "%sext_ln48_22 = sext i9 %add_ln48_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3081 'sext' 'sext_ln48_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 3082 [1/1] (0.00ns)   --->   "%zext_ln48_83 = zext i10 %sext_ln48_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3082 'zext' 'zext_ln48_83' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 3083 [1/1] (0.00ns)   --->   "%u_addr_41 = getelementptr i64 %u, i64 0, i64 %zext_ln48_83" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3083 'getelementptr' 'u_addr_41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 3084 [1/1] (0.71ns)   --->   "%add_ln48_122 = add i9 %zext_ln48_131, i9 268" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3084 'add' 'add_ln48_122' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3085 [1/1] (0.00ns)   --->   "%sext_ln48_41 = sext i9 %add_ln48_122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3085 'sext' 'sext_ln48_41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln48_146 = zext i10 %sext_ln48_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3086 'zext' 'zext_ln48_146' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 3087 [1/1] (0.00ns)   --->   "%u_addr_40 = getelementptr i64 %u, i64 0, i64 %zext_ln48_146" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3087 'getelementptr' 'u_addr_40' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 3088 [3/5] (2.89ns)   --->   "%sub1 = dadd i64 %sub, i64 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3088 'dadd' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3089 [1/5] (2.89ns)   --->   "%sub_2 = dsub i64 %add1_2, i64 %mul3_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3089 'dsub' 'sub_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3090 [3/5] (2.89ns)   --->   "%sub_3 = dsub i64 %add1_3, i64 %mul3_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3090 'dsub' 'sub_3' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3091 [4/5] (2.89ns)   --->   "%sub_4 = dsub i64 %add1_4, i64 %mul3_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3091 'dsub' 'sub_4' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3092 [1/5] (2.89ns)   --->   "%add1_5 = dadd i64 %mul1_5, i64 %mul2_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3092 'dadd' 'add1_5' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3093 [2/5] (2.89ns)   --->   "%add1_6 = dadd i64 %mul1_6, i64 %mul2_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3093 'dadd' 'add1_6' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3094 [4/5] (2.89ns)   --->   "%add1_7 = dadd i64 %mul1_7, i64 %mul2_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3094 'dadd' 'add1_7' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3095 [5/5] (2.89ns)   --->   "%add1_8 = dadd i64 %mul1_8, i64 %mul2_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3095 'dadd' 'add1_8' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3096 [1/5] (3.33ns)   --->   "%mul3_8 = dmul i64 %bitcast_ln48_80, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3096 'dmul' 'mul3_8' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3097 [1/5] (3.33ns)   --->   "%mul1_9 = dmul i64 %bitcast_ln48_9, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3097 'dmul' 'mul1_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3098 [2/5] (3.33ns)   --->   "%mul2_9 = dmul i64 %bitcast_ln48_82, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3098 'dmul' 'mul2_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3099 [2/5] (3.33ns)   --->   "%mul3_9 = dmul i64 %bitcast_ln48_83, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3099 'dmul' 'mul3_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3100 [3/5] (3.33ns)   --->   "%mul1_s = dmul i64 %bitcast_ln48_10, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3100 'dmul' 'mul1_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3101 [3/5] (3.33ns)   --->   "%mul2_s = dmul i64 %bitcast_ln48_85, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3101 'dmul' 'mul2_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3102 [4/5] (3.33ns)   --->   "%mul3_s = dmul i64 %bitcast_ln48_86, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3102 'dmul' 'mul3_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3103 [4/5] (3.33ns)   --->   "%mul1_10 = dmul i64 %bitcast_ln48_11, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3103 'dmul' 'mul1_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3104 [1/1] (0.00ns)   --->   "%bitcast_ln48_88 = bitcast i64 %u_load_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3104 'bitcast' 'bitcast_ln48_88' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 3105 [5/5] (3.33ns)   --->   "%mul2_10 = dmul i64 %bitcast_ln48_88, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3105 'dmul' 'mul2_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3106 [1/1] (0.00ns)   --->   "%bitcast_ln48_89 = bitcast i64 %u_load_78" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3106 'bitcast' 'bitcast_ln48_89' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_20 : Operation 3107 [5/5] (3.33ns)   --->   "%mul3_10 = dmul i64 %bitcast_ln48_89, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3107 'dmul' 'mul3_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3108 [1/2] (1.64ns)   --->   "%u_load_79 = load i12 %u_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3108 'load' 'u_load_79' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_20 : Operation 3109 [1/2] (1.64ns)   --->   "%u_load_80 = load i12 %u_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3109 'load' 'u_load_80' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_20 : Operation 3110 [2/2] (1.64ns)   --->   "%u_load_81 = load i12 %u_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3110 'load' 'u_load_81' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_20 : Operation 3111 [2/2] (1.64ns)   --->   "%u_load_13 = load i12 %u_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3111 'load' 'u_load_13' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_20 : Operation 3112 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606276476445796144, i12 %p_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3112 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_20 : Operation 3113 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606277470913515803, i12 %p_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3113 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 21 <SV = 20> <Delay = 3.33>
ST_21 : Operation 3114 [1/1] (0.71ns)   --->   "%add_ln48_13 = add i9 %zext_ln48_3, i9 328" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3114 'add' 'add_ln48_13' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln48_2 = sext i9 %add_ln48_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3115 'sext' 'sext_ln48_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 3116 [1/1] (0.00ns)   --->   "%zext_ln48_19 = zext i10 %sext_ln48_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3116 'zext' 'zext_ln48_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 3117 [1/1] (0.00ns)   --->   "%u_addr_42 = getelementptr i64 %u, i64 0, i64 %zext_ln48_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3117 'getelementptr' 'u_addr_42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 3118 [1/1] (0.74ns)   --->   "%add_ln47_25 = add i12 %sub_ln43, i12 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3118 'add' 'add_ln47_25' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3119 [1/1] (0.00ns)   --->   "%zext_ln47_28 = zext i12 %add_ln47_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3119 'zext' 'zext_ln47_28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 3120 [1/1] (0.00ns)   --->   "%p_addr_30 = getelementptr i64 %p, i64 0, i64 %zext_ln47_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3120 'getelementptr' 'p_addr_30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 3121 [1/1] (0.74ns)   --->   "%add_ln47_26 = add i12 %sub_ln43, i12 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3121 'add' 'add_ln47_26' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3122 [1/1] (0.00ns)   --->   "%zext_ln47_29 = zext i12 %add_ln47_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3122 'zext' 'zext_ln47_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 3123 [1/1] (0.00ns)   --->   "%p_addr_31 = getelementptr i64 %p, i64 0, i64 %zext_ln47_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3123 'getelementptr' 'p_addr_31' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 3124 [1/1] (0.71ns)   --->   "%add_ln48_123 = add i9 %zext_ln48_131, i9 328" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3124 'add' 'add_ln48_123' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3125 [1/1] (0.00ns)   --->   "%sext_ln48_42 = sext i9 %add_ln48_123" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3125 'sext' 'sext_ln48_42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 3126 [1/1] (0.00ns)   --->   "%zext_ln48_147 = zext i10 %sext_ln48_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3126 'zext' 'zext_ln48_147' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 3127 [1/1] (0.00ns)   --->   "%u_addr_43 = getelementptr i64 %u, i64 0, i64 %zext_ln48_147" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3127 'getelementptr' 'u_addr_43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 3128 [2/5] (2.89ns)   --->   "%sub1 = dadd i64 %sub, i64 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3128 'dadd' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3129 [2/5] (2.89ns)   --->   "%sub_3 = dsub i64 %add1_3, i64 %mul3_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3129 'dsub' 'sub_3' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3130 [3/5] (2.89ns)   --->   "%sub_4 = dsub i64 %add1_4, i64 %mul3_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3130 'dsub' 'sub_4' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3131 [5/5] (2.89ns)   --->   "%sub_5 = dsub i64 %add1_5, i64 %mul3_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3131 'dsub' 'sub_5' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3132 [1/5] (2.89ns)   --->   "%add1_6 = dadd i64 %mul1_6, i64 %mul2_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3132 'dadd' 'add1_6' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3133 [3/5] (2.89ns)   --->   "%add1_7 = dadd i64 %mul1_7, i64 %mul2_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3133 'dadd' 'add1_7' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3134 [4/5] (2.89ns)   --->   "%add1_8 = dadd i64 %mul1_8, i64 %mul2_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3134 'dadd' 'add1_8' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3135 [1/5] (3.33ns)   --->   "%mul2_9 = dmul i64 %bitcast_ln48_82, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3135 'dmul' 'mul2_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3136 [1/5] (3.33ns)   --->   "%mul3_9 = dmul i64 %bitcast_ln48_83, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3136 'dmul' 'mul3_9' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3137 [2/5] (3.33ns)   --->   "%mul1_s = dmul i64 %bitcast_ln48_10, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3137 'dmul' 'mul1_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3138 [2/5] (3.33ns)   --->   "%mul2_s = dmul i64 %bitcast_ln48_85, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3138 'dmul' 'mul2_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3139 [3/5] (3.33ns)   --->   "%mul3_s = dmul i64 %bitcast_ln48_86, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3139 'dmul' 'mul3_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3140 [3/5] (3.33ns)   --->   "%mul1_10 = dmul i64 %bitcast_ln48_11, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3140 'dmul' 'mul1_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3141 [4/5] (3.33ns)   --->   "%mul2_10 = dmul i64 %bitcast_ln48_88, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3141 'dmul' 'mul2_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3142 [4/5] (3.33ns)   --->   "%mul3_10 = dmul i64 %bitcast_ln48_89, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3142 'dmul' 'mul3_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3143 [1/1] (0.00ns)   --->   "%bitcast_ln48_12 = bitcast i64 %u_load_79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3143 'bitcast' 'bitcast_ln48_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 3144 [5/5] (3.33ns)   --->   "%mul1_11 = dmul i64 %bitcast_ln48_12, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3144 'dmul' 'mul1_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3145 [1/1] (0.00ns)   --->   "%bitcast_ln48_91 = bitcast i64 %u_load_80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3145 'bitcast' 'bitcast_ln48_91' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 3146 [5/5] (3.33ns)   --->   "%mul2_11 = dmul i64 %bitcast_ln48_91, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3146 'dmul' 'mul2_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3147 [1/2] (1.64ns)   --->   "%u_load_81 = load i12 %u_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3147 'load' 'u_load_81' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_21 : Operation 3148 [1/2] (1.64ns)   --->   "%u_load_13 = load i12 %u_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3148 'load' 'u_load_13' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_21 : Operation 3149 [2/2] (1.64ns)   --->   "%u_load_82 = load i12 %u_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3149 'load' 'u_load_82' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_21 : Operation 3150 [2/2] (1.64ns)   --->   "%u_load_83 = load i12 %u_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3150 'load' 'u_load_83' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_21 : Operation 3151 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606278275672270801, i12 %p_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3151 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_21 : Operation 3152 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606278927028803039, i12 %p_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3152 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 22 <SV = 21> <Delay = 3.33>
ST_22 : Operation 3153 [1/1] (0.70ns)   --->   "%add_ln48_14 = add i8 %zext_ln48_2, i8 132" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3153 'add' 'add_ln48_14' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3154 [1/1] (0.00ns)   --->   "%sext_ln48_3 = sext i8 %add_ln48_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3154 'sext' 'sext_ln48_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 3155 [1/1] (0.00ns)   --->   "%zext_ln48_20 = zext i10 %sext_ln48_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3155 'zext' 'zext_ln48_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 3156 [1/1] (0.00ns)   --->   "%u_addr_45 = getelementptr i64 %u, i64 0, i64 %zext_ln48_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3156 'getelementptr' 'u_addr_45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 3157 [1/1] (0.74ns)   --->   "%add_ln47_27 = add i12 %sub_ln43, i12 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3157 'add' 'add_ln47_27' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3158 [1/1] (0.00ns)   --->   "%zext_ln47_30 = zext i12 %add_ln47_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3158 'zext' 'zext_ln47_30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 3159 [1/1] (0.00ns)   --->   "%p_addr_32 = getelementptr i64 %p, i64 0, i64 %zext_ln47_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3159 'getelementptr' 'p_addr_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 3160 [1/1] (0.74ns)   --->   "%add_ln47_28 = add i12 %sub_ln43, i12 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3160 'add' 'add_ln47_28' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3161 [1/1] (0.00ns)   --->   "%zext_ln47_31 = zext i12 %add_ln47_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3161 'zext' 'zext_ln47_31' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 3162 [1/1] (0.00ns)   --->   "%p_addr_33 = getelementptr i64 %p, i64 0, i64 %zext_ln47_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3162 'getelementptr' 'p_addr_33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 3163 [1/1] (0.70ns)   --->   "%add_ln48_69 = add i8 %zext_ln48_66, i8 132" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3163 'add' 'add_ln48_69' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3164 [1/1] (0.00ns)   --->   "%sext_ln48_23 = sext i8 %add_ln48_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3164 'sext' 'sext_ln48_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 3165 [1/1] (0.00ns)   --->   "%zext_ln48_84 = zext i10 %sext_ln48_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3165 'zext' 'zext_ln48_84' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 3166 [1/1] (0.00ns)   --->   "%u_addr_44 = getelementptr i64 %u, i64 0, i64 %zext_ln48_84" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3166 'getelementptr' 'u_addr_44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 3167 [1/5] (2.89ns)   --->   "%sub1 = dadd i64 %sub, i64 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3167 'dadd' 'sub1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3168 [1/5] (2.89ns)   --->   "%sub_3 = dsub i64 %add1_3, i64 %mul3_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3168 'dsub' 'sub_3' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3169 [2/5] (2.89ns)   --->   "%sub_4 = dsub i64 %add1_4, i64 %mul3_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3169 'dsub' 'sub_4' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3170 [4/5] (2.89ns)   --->   "%sub_5 = dsub i64 %add1_5, i64 %mul3_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3170 'dsub' 'sub_5' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3171 [5/5] (2.89ns)   --->   "%sub_6 = dsub i64 %add1_6, i64 %mul3_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3171 'dsub' 'sub_6' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3172 [2/5] (2.89ns)   --->   "%add1_7 = dadd i64 %mul1_7, i64 %mul2_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3172 'dadd' 'add1_7' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3173 [3/5] (2.89ns)   --->   "%add1_8 = dadd i64 %mul1_8, i64 %mul2_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3173 'dadd' 'add1_8' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3174 [5/5] (2.89ns)   --->   "%add1_9 = dadd i64 %mul1_9, i64 %mul2_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3174 'dadd' 'add1_9' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3175 [1/5] (3.33ns)   --->   "%mul1_s = dmul i64 %bitcast_ln48_10, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3175 'dmul' 'mul1_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3176 [1/5] (3.33ns)   --->   "%mul2_s = dmul i64 %bitcast_ln48_85, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3176 'dmul' 'mul2_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3177 [2/5] (3.33ns)   --->   "%mul3_s = dmul i64 %bitcast_ln48_86, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3177 'dmul' 'mul3_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3178 [2/5] (3.33ns)   --->   "%mul1_10 = dmul i64 %bitcast_ln48_11, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3178 'dmul' 'mul1_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3179 [3/5] (3.33ns)   --->   "%mul2_10 = dmul i64 %bitcast_ln48_88, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3179 'dmul' 'mul2_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3180 [3/5] (3.33ns)   --->   "%mul3_10 = dmul i64 %bitcast_ln48_89, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3180 'dmul' 'mul3_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3181 [4/5] (3.33ns)   --->   "%mul1_11 = dmul i64 %bitcast_ln48_12, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3181 'dmul' 'mul1_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3182 [4/5] (3.33ns)   --->   "%mul2_11 = dmul i64 %bitcast_ln48_91, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3182 'dmul' 'mul2_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3183 [1/1] (0.00ns)   --->   "%bitcast_ln48_92 = bitcast i64 %u_load_81" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3183 'bitcast' 'bitcast_ln48_92' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 3184 [5/5] (3.33ns)   --->   "%mul3_11 = dmul i64 %bitcast_ln48_92, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3184 'dmul' 'mul3_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3185 [1/1] (0.00ns)   --->   "%bitcast_ln48_94 = bitcast i64 %u_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3185 'bitcast' 'bitcast_ln48_94' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_22 : Operation 3186 [5/5] (3.33ns)   --->   "%mul1_12 = dmul i64 %bitcast_ln48_94, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3186 'dmul' 'mul1_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3187 [1/2] (1.64ns)   --->   "%u_load_82 = load i12 %u_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3187 'load' 'u_load_82' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_22 : Operation 3188 [1/2] (1.64ns)   --->   "%u_load_83 = load i12 %u_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3188 'load' 'u_load_83' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_22 : Operation 3189 [2/2] (1.64ns)   --->   "%u_load_14 = load i12 %u_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3189 'load' 'u_load_14' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_22 : Operation 3190 [2/2] (1.64ns)   --->   "%u_load_84 = load i12 %u_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3190 'load' 'u_load_84' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_22 : Operation 3191 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606279454301157529, i12 %p_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3191 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_22 : Operation 3192 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606279881177770106, i12 %p_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3192 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 23 <SV = 22> <Delay = 3.33>
ST_23 : Operation 3193 [1/1] (0.74ns)   --->   "%add_ln47_29 = add i12 %sub_ln43, i12 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3193 'add' 'add_ln47_29' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3194 [1/1] (0.00ns)   --->   "%zext_ln47_32 = zext i12 %add_ln47_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3194 'zext' 'zext_ln47_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 3195 [1/1] (0.00ns)   --->   "%p_addr_34 = getelementptr i64 %p, i64 0, i64 %zext_ln47_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3195 'getelementptr' 'p_addr_34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 3196 [1/1] (0.74ns)   --->   "%add_ln47_30 = add i12 %sub_ln43, i12 34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3196 'add' 'add_ln47_30' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3197 [1/1] (0.00ns)   --->   "%zext_ln47_33 = zext i12 %add_ln47_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3197 'zext' 'zext_ln47_33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 3198 [1/1] (0.00ns)   --->   "%p_addr_35 = getelementptr i64 %p, i64 0, i64 %zext_ln47_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3198 'getelementptr' 'p_addr_35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 3199 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3199 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 3200 [1/1] (0.00ns)   --->   "%sext_ln48_24 = sext i7 %tmp_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3200 'sext' 'sext_ln48_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 3201 [1/1] (0.00ns)   --->   "%zext_ln48_85 = zext i10 %sext_ln48_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3201 'zext' 'zext_ln48_85' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 3202 [1/1] (0.00ns)   --->   "%u_addr_47 = getelementptr i64 %u, i64 0, i64 %zext_ln48_85" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3202 'getelementptr' 'u_addr_47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 3203 [1/1] (0.70ns)   --->   "%add_ln48_124 = add i8 %zext_ln48_130, i8 132" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3203 'add' 'add_ln48_124' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln48_43 = sext i8 %add_ln48_124" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3204 'sext' 'sext_ln48_43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 3205 [1/1] (0.00ns)   --->   "%zext_ln48_148 = zext i10 %sext_ln48_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3205 'zext' 'zext_ln48_148' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 3206 [1/1] (0.00ns)   --->   "%u_addr_46 = getelementptr i64 %u, i64 0, i64 %zext_ln48_148" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3206 'getelementptr' 'u_addr_46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 3207 [22/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3207 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3208 [1/5] (2.89ns)   --->   "%sub_4 = dsub i64 %add1_4, i64 %mul3_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3208 'dsub' 'sub_4' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3209 [3/5] (2.89ns)   --->   "%sub_5 = dsub i64 %add1_5, i64 %mul3_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3209 'dsub' 'sub_5' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3210 [4/5] (2.89ns)   --->   "%sub_6 = dsub i64 %add1_6, i64 %mul3_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3210 'dsub' 'sub_6' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3211 [1/5] (2.89ns)   --->   "%add1_7 = dadd i64 %mul1_7, i64 %mul2_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3211 'dadd' 'add1_7' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3212 [2/5] (2.89ns)   --->   "%add1_8 = dadd i64 %mul1_8, i64 %mul2_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3212 'dadd' 'add1_8' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3213 [4/5] (2.89ns)   --->   "%add1_9 = dadd i64 %mul1_9, i64 %mul2_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3213 'dadd' 'add1_9' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3214 [5/5] (2.89ns)   --->   "%add1_s = dadd i64 %mul1_s, i64 %mul2_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3214 'dadd' 'add1_s' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3215 [1/5] (3.33ns)   --->   "%mul3_s = dmul i64 %bitcast_ln48_86, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3215 'dmul' 'mul3_s' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3216 [1/5] (3.33ns)   --->   "%mul1_10 = dmul i64 %bitcast_ln48_11, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3216 'dmul' 'mul1_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3217 [2/5] (3.33ns)   --->   "%mul2_10 = dmul i64 %bitcast_ln48_88, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3217 'dmul' 'mul2_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3218 [2/5] (3.33ns)   --->   "%mul3_10 = dmul i64 %bitcast_ln48_89, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3218 'dmul' 'mul3_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3219 [3/5] (3.33ns)   --->   "%mul1_11 = dmul i64 %bitcast_ln48_12, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3219 'dmul' 'mul1_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3220 [3/5] (3.33ns)   --->   "%mul2_11 = dmul i64 %bitcast_ln48_91, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3220 'dmul' 'mul2_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3221 [4/5] (3.33ns)   --->   "%mul3_11 = dmul i64 %bitcast_ln48_92, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3221 'dmul' 'mul3_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3222 [4/5] (3.33ns)   --->   "%mul1_12 = dmul i64 %bitcast_ln48_94, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3222 'dmul' 'mul1_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3223 [1/1] (0.00ns)   --->   "%bitcast_ln48_95 = bitcast i64 %u_load_82" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3223 'bitcast' 'bitcast_ln48_95' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 3224 [5/5] (3.33ns)   --->   "%mul2_12 = dmul i64 %bitcast_ln48_95, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3224 'dmul' 'mul2_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3225 [1/1] (0.00ns)   --->   "%bitcast_ln48_96 = bitcast i64 %u_load_83" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3225 'bitcast' 'bitcast_ln48_96' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_23 : Operation 3226 [5/5] (3.33ns)   --->   "%mul3_12 = dmul i64 %bitcast_ln48_96, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3226 'dmul' 'mul3_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3227 [1/2] (1.64ns)   --->   "%u_load_14 = load i12 %u_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3227 'load' 'u_load_14' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_23 : Operation 3228 [1/2] (1.64ns)   --->   "%u_load_84 = load i12 %u_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3228 'load' 'u_load_84' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_23 : Operation 3229 [2/2] (1.64ns)   --->   "%u_load_85 = load i12 %u_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3229 'load' 'u_load_85' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_23 : Operation 3230 [2/2] (1.64ns)   --->   "%u_load_15 = load i12 %u_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3230 'load' 'u_load_15' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_23 : Operation 3231 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606280226807520294, i12 %p_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3231 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_23 : Operation 3232 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606280506675614067, i12 %p_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3232 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 24 <SV = 23> <Delay = 3.33>
ST_24 : Operation 3233 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3233 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln48_4 = sext i7 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3234 'sext' 'sext_ln48_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3235 [1/1] (0.00ns)   --->   "%zext_ln48_21 = zext i10 %sext_ln48_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3235 'zext' 'zext_ln48_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3236 [1/1] (0.00ns)   --->   "%u_addr_48 = getelementptr i64 %u, i64 0, i64 %zext_ln48_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3236 'getelementptr' 'u_addr_48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3237 [1/1] (0.74ns)   --->   "%add_ln47_31 = add i12 %sub_ln43, i12 35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3237 'add' 'add_ln47_31' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3238 [1/1] (0.00ns)   --->   "%zext_ln47_34 = zext i12 %add_ln47_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3238 'zext' 'zext_ln47_34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3239 [1/1] (0.00ns)   --->   "%p_addr_36 = getelementptr i64 %p, i64 0, i64 %zext_ln47_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3239 'getelementptr' 'p_addr_36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3240 [1/1] (0.74ns)   --->   "%add_ln47_32 = add i12 %sub_ln43, i12 36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3240 'add' 'add_ln47_32' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3241 [1/1] (0.00ns)   --->   "%zext_ln47_35 = zext i12 %add_ln47_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3241 'zext' 'zext_ln47_35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3242 [1/1] (0.00ns)   --->   "%p_addr_37 = getelementptr i64 %p, i64 0, i64 %zext_ln47_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3242 'getelementptr' 'p_addr_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3243 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %indvars_iv_next50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3243 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln48_44 = sext i7 %tmp_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3244 'sext' 'sext_ln48_44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3245 [1/1] (0.00ns)   --->   "%zext_ln48_149 = zext i10 %sext_ln48_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3245 'zext' 'zext_ln48_149' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3246 [1/1] (0.00ns)   --->   "%u_addr_49 = getelementptr i64 %u, i64 0, i64 %zext_ln48_149" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3246 'getelementptr' 'u_addr_49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3247 [21/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3247 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3248 [2/5] (2.89ns)   --->   "%sub_5 = dsub i64 %add1_5, i64 %mul3_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3248 'dsub' 'sub_5' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3249 [3/5] (2.89ns)   --->   "%sub_6 = dsub i64 %add1_6, i64 %mul3_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3249 'dsub' 'sub_6' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3250 [5/5] (2.89ns)   --->   "%sub_7 = dsub i64 %add1_7, i64 %mul3_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3250 'dsub' 'sub_7' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3251 [1/5] (2.89ns)   --->   "%add1_8 = dadd i64 %mul1_8, i64 %mul2_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3251 'dadd' 'add1_8' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3252 [3/5] (2.89ns)   --->   "%add1_9 = dadd i64 %mul1_9, i64 %mul2_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3252 'dadd' 'add1_9' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3253 [4/5] (2.89ns)   --->   "%add1_s = dadd i64 %mul1_s, i64 %mul2_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3253 'dadd' 'add1_s' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3254 [1/5] (3.33ns)   --->   "%mul2_10 = dmul i64 %bitcast_ln48_88, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3254 'dmul' 'mul2_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3255 [1/5] (3.33ns)   --->   "%mul3_10 = dmul i64 %bitcast_ln48_89, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3255 'dmul' 'mul3_10' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3256 [2/5] (3.33ns)   --->   "%mul1_11 = dmul i64 %bitcast_ln48_12, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3256 'dmul' 'mul1_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3257 [2/5] (3.33ns)   --->   "%mul2_11 = dmul i64 %bitcast_ln48_91, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3257 'dmul' 'mul2_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3258 [3/5] (3.33ns)   --->   "%mul3_11 = dmul i64 %bitcast_ln48_92, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3258 'dmul' 'mul3_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3259 [3/5] (3.33ns)   --->   "%mul1_12 = dmul i64 %bitcast_ln48_94, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3259 'dmul' 'mul1_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3260 [4/5] (3.33ns)   --->   "%mul2_12 = dmul i64 %bitcast_ln48_95, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3260 'dmul' 'mul2_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3261 [4/5] (3.33ns)   --->   "%mul3_12 = dmul i64 %bitcast_ln48_96, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3261 'dmul' 'mul3_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3262 [1/1] (0.00ns)   --->   "%bitcast_ln48_14 = bitcast i64 %u_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3262 'bitcast' 'bitcast_ln48_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3263 [5/5] (3.33ns)   --->   "%mul1_13 = dmul i64 %bitcast_ln48_14, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3263 'dmul' 'mul1_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3264 [1/1] (0.00ns)   --->   "%bitcast_ln48_98 = bitcast i64 %u_load_84" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3264 'bitcast' 'bitcast_ln48_98' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_24 : Operation 3265 [5/5] (3.33ns)   --->   "%mul2_13 = dmul i64 %bitcast_ln48_98, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3265 'dmul' 'mul2_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3266 [1/2] (1.64ns)   --->   "%u_load_85 = load i12 %u_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3266 'load' 'u_load_85' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_24 : Operation 3267 [1/2] (1.64ns)   --->   "%u_load_15 = load i12 %u_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3267 'load' 'u_load_15' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_24 : Operation 3268 [2/2] (1.64ns)   --->   "%u_load_86 = load i12 %u_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3268 'load' 'u_load_86' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_24 : Operation 3269 [2/2] (1.64ns)   --->   "%u_load_87 = load i12 %u_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3269 'load' 'u_load_87' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_24 : Operation 3270 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606280733308433303, i12 %p_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3270 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_24 : Operation 3271 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606280916841444316, i12 %p_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3271 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 25 <SV = 24> <Delay = 3.33>
ST_25 : Operation 3272 [1/1] (0.73ns)   --->   "%add_ln48_15 = add i11 %zext_ln48_1, i11 1020" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3272 'add' 'add_ln48_15' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3273 [1/1] (0.00ns)   --->   "%zext_ln48_22 = zext i11 %add_ln48_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3273 'zext' 'zext_ln48_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 3274 [1/1] (0.00ns)   --->   "%u_addr_51 = getelementptr i64 %u, i64 0, i64 %zext_ln48_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3274 'getelementptr' 'u_addr_51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 3275 [1/1] (0.74ns)   --->   "%add_ln47_33 = add i12 %sub_ln43, i12 37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3275 'add' 'add_ln47_33' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3276 [1/1] (0.00ns)   --->   "%zext_ln47_36 = zext i12 %add_ln47_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3276 'zext' 'zext_ln47_36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 3277 [1/1] (0.00ns)   --->   "%p_addr_38 = getelementptr i64 %p, i64 0, i64 %zext_ln47_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3277 'getelementptr' 'p_addr_38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 3278 [1/1] (0.74ns)   --->   "%add_ln47_34 = add i12 %sub_ln43, i12 38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3278 'add' 'add_ln47_34' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3279 [1/1] (0.00ns)   --->   "%zext_ln47_37 = zext i12 %add_ln47_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3279 'zext' 'zext_ln47_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 3280 [1/1] (0.00ns)   --->   "%p_addr_39 = getelementptr i64 %p, i64 0, i64 %zext_ln47_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3280 'getelementptr' 'p_addr_39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 3281 [1/1] (0.00ns)   --->   "%zext_ln48_65 = zext i6 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3281 'zext' 'zext_ln48_65' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 3282 [1/1] (0.73ns)   --->   "%add_ln48_70 = add i11 %zext_ln48_65, i11 1020" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3282 'add' 'add_ln48_70' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3283 [1/1] (0.00ns)   --->   "%zext_ln48_86 = zext i11 %add_ln48_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3283 'zext' 'zext_ln48_86' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 3284 [1/1] (0.00ns)   --->   "%u_addr_50 = getelementptr i64 %u, i64 0, i64 %zext_ln48_86" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3284 'getelementptr' 'u_addr_50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 3285 [20/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3285 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3286 [1/5] (2.89ns)   --->   "%sub_5 = dsub i64 %add1_5, i64 %mul3_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3286 'dsub' 'sub_5' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3287 [2/5] (2.89ns)   --->   "%sub_6 = dsub i64 %add1_6, i64 %mul3_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3287 'dsub' 'sub_6' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3288 [4/5] (2.89ns)   --->   "%sub_7 = dsub i64 %add1_7, i64 %mul3_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3288 'dsub' 'sub_7' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3289 [5/5] (2.89ns)   --->   "%sub_8 = dsub i64 %add1_8, i64 %mul3_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3289 'dsub' 'sub_8' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3290 [2/5] (2.89ns)   --->   "%add1_9 = dadd i64 %mul1_9, i64 %mul2_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3290 'dadd' 'add1_9' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3291 [3/5] (2.89ns)   --->   "%add1_s = dadd i64 %mul1_s, i64 %mul2_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3291 'dadd' 'add1_s' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3292 [5/5] (2.89ns)   --->   "%add1_10 = dadd i64 %mul1_10, i64 %mul2_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3292 'dadd' 'add1_10' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3293 [1/5] (3.33ns)   --->   "%mul1_11 = dmul i64 %bitcast_ln48_12, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3293 'dmul' 'mul1_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3294 [1/5] (3.33ns)   --->   "%mul2_11 = dmul i64 %bitcast_ln48_91, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3294 'dmul' 'mul2_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3295 [2/5] (3.33ns)   --->   "%mul3_11 = dmul i64 %bitcast_ln48_92, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3295 'dmul' 'mul3_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3296 [2/5] (3.33ns)   --->   "%mul1_12 = dmul i64 %bitcast_ln48_94, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3296 'dmul' 'mul1_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3297 [3/5] (3.33ns)   --->   "%mul2_12 = dmul i64 %bitcast_ln48_95, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3297 'dmul' 'mul2_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3298 [3/5] (3.33ns)   --->   "%mul3_12 = dmul i64 %bitcast_ln48_96, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3298 'dmul' 'mul3_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3299 [4/5] (3.33ns)   --->   "%mul1_13 = dmul i64 %bitcast_ln48_14, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3299 'dmul' 'mul1_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3300 [4/5] (3.33ns)   --->   "%mul2_13 = dmul i64 %bitcast_ln48_98, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3300 'dmul' 'mul2_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3301 [1/1] (0.00ns)   --->   "%bitcast_ln48_99 = bitcast i64 %u_load_85" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3301 'bitcast' 'bitcast_ln48_99' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 3302 [5/5] (3.33ns)   --->   "%mul3_13 = dmul i64 %bitcast_ln48_99, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3302 'dmul' 'mul3_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3303 [1/1] (0.00ns)   --->   "%bitcast_ln48_15 = bitcast i64 %u_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3303 'bitcast' 'bitcast_ln48_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_25 : Operation 3304 [5/5] (3.33ns)   --->   "%mul1_14 = dmul i64 %bitcast_ln48_15, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3304 'dmul' 'mul1_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3305 [1/2] (1.64ns)   --->   "%u_load_86 = load i12 %u_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3305 'load' 'u_load_86' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_25 : Operation 3306 [1/2] (1.64ns)   --->   "%u_load_87 = load i12 %u_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3306 'load' 'u_load_87' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_25 : Operation 3307 [2/2] (1.64ns)   --->   "%u_load_16 = load i12 %u_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3307 'load' 'u_load_16' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_25 : Operation 3308 [2/2] (1.64ns)   --->   "%u_load_88 = load i12 %u_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3308 'load' 'u_load_88' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_25 : Operation 3309 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281065477227300, i12 %p_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3309 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_25 : Operation 3310 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281185855185878, i12 %p_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3310 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 26 <SV = 25> <Delay = 3.33>
ST_26 : Operation 3311 [1/1] (0.74ns)   --->   "%add_ln47_35 = add i12 %sub_ln43, i12 39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3311 'add' 'add_ln47_35' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3312 [1/1] (0.00ns)   --->   "%zext_ln47_38 = zext i12 %add_ln47_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3312 'zext' 'zext_ln47_38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 3313 [1/1] (0.00ns)   --->   "%p_addr_40 = getelementptr i64 %p, i64 0, i64 %zext_ln47_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3313 'getelementptr' 'p_addr_40' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 3314 [1/1] (0.74ns)   --->   "%add_ln47_36 = add i12 %sub_ln43, i12 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3314 'add' 'add_ln47_36' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3315 [1/1] (0.00ns)   --->   "%zext_ln47_39 = zext i12 %add_ln47_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3315 'zext' 'zext_ln47_39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 3316 [1/1] (0.00ns)   --->   "%p_addr_41 = getelementptr i64 %p, i64 0, i64 %zext_ln47_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3316 'getelementptr' 'p_addr_41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 3317 [1/1] (0.73ns)   --->   "%add_ln48_71 = add i11 %zext_ln48_65, i11 1080" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3317 'add' 'add_ln48_71' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3318 [1/1] (0.00ns)   --->   "%zext_ln48_87 = zext i11 %add_ln48_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3318 'zext' 'zext_ln48_87' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 3319 [1/1] (0.00ns)   --->   "%u_addr_53 = getelementptr i64 %u, i64 0, i64 %zext_ln48_87" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3319 'getelementptr' 'u_addr_53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 3320 [1/1] (0.00ns)   --->   "%zext_ln48_129 = zext i6 %indvars_iv_next50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3320 'zext' 'zext_ln48_129' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 3321 [1/1] (0.73ns)   --->   "%add_ln48_125 = add i11 %zext_ln48_129, i11 1020" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3321 'add' 'add_ln48_125' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3322 [1/1] (0.00ns)   --->   "%zext_ln48_150 = zext i11 %add_ln48_125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3322 'zext' 'zext_ln48_150' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 3323 [1/1] (0.00ns)   --->   "%u_addr_52 = getelementptr i64 %u, i64 0, i64 %zext_ln48_150" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3323 'getelementptr' 'u_addr_52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 3324 [19/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3324 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3325 [1/5] (2.89ns)   --->   "%sub_6 = dsub i64 %add1_6, i64 %mul3_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3325 'dsub' 'sub_6' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3326 [3/5] (2.89ns)   --->   "%sub_7 = dsub i64 %add1_7, i64 %mul3_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3326 'dsub' 'sub_7' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3327 [4/5] (2.89ns)   --->   "%sub_8 = dsub i64 %add1_8, i64 %mul3_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3327 'dsub' 'sub_8' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3328 [1/5] (2.89ns)   --->   "%add1_9 = dadd i64 %mul1_9, i64 %mul2_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3328 'dadd' 'add1_9' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3329 [2/5] (2.89ns)   --->   "%add1_s = dadd i64 %mul1_s, i64 %mul2_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3329 'dadd' 'add1_s' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3330 [4/5] (2.89ns)   --->   "%add1_10 = dadd i64 %mul1_10, i64 %mul2_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3330 'dadd' 'add1_10' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3331 [5/5] (2.89ns)   --->   "%add1_11 = dadd i64 %mul1_11, i64 %mul2_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3331 'dadd' 'add1_11' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3332 [1/5] (3.33ns)   --->   "%mul3_11 = dmul i64 %bitcast_ln48_92, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3332 'dmul' 'mul3_11' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3333 [1/5] (3.33ns)   --->   "%mul1_12 = dmul i64 %bitcast_ln48_94, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3333 'dmul' 'mul1_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3334 [2/5] (3.33ns)   --->   "%mul2_12 = dmul i64 %bitcast_ln48_95, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3334 'dmul' 'mul2_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3335 [2/5] (3.33ns)   --->   "%mul3_12 = dmul i64 %bitcast_ln48_96, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3335 'dmul' 'mul3_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3336 [3/5] (3.33ns)   --->   "%mul1_13 = dmul i64 %bitcast_ln48_14, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3336 'dmul' 'mul1_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3337 [3/5] (3.33ns)   --->   "%mul2_13 = dmul i64 %bitcast_ln48_98, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3337 'dmul' 'mul2_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3338 [4/5] (3.33ns)   --->   "%mul3_13 = dmul i64 %bitcast_ln48_99, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3338 'dmul' 'mul3_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3339 [4/5] (3.33ns)   --->   "%mul1_14 = dmul i64 %bitcast_ln48_15, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3339 'dmul' 'mul1_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3340 [1/1] (0.00ns)   --->   "%bitcast_ln48_101 = bitcast i64 %u_load_86" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3340 'bitcast' 'bitcast_ln48_101' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 3341 [5/5] (3.33ns)   --->   "%mul2_14 = dmul i64 %bitcast_ln48_101, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3341 'dmul' 'mul2_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3342 [1/1] (0.00ns)   --->   "%bitcast_ln48_102 = bitcast i64 %u_load_87" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3342 'bitcast' 'bitcast_ln48_102' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_26 : Operation 3343 [5/5] (3.33ns)   --->   "%mul3_14 = dmul i64 %bitcast_ln48_102, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3343 'dmul' 'mul3_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3344 [1/2] (1.64ns)   --->   "%u_load_16 = load i12 %u_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3344 'load' 'u_load_16' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_26 : Operation 3345 [1/2] (1.64ns)   --->   "%u_load_88 = load i12 %u_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3345 'load' 'u_load_88' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_26 : Operation 3346 [2/2] (1.64ns)   --->   "%u_load_89 = load i12 %u_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3346 'load' 'u_load_89' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_26 : Operation 3347 [2/2] (1.64ns)   --->   "%u_load_17 = load i12 %u_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3347 'load' 'u_load_17' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_26 : Operation 3348 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281283350163956, i12 %p_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3348 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_26 : Operation 3349 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281362313769776, i12 %p_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3349 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 27 <SV = 26> <Delay = 3.33>
ST_27 : Operation 3350 [1/1] (0.73ns)   --->   "%add_ln48_16 = add i11 %zext_ln48_1, i11 1080" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3350 'add' 'add_ln48_16' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3351 [1/1] (0.00ns)   --->   "%zext_ln48_23 = zext i11 %add_ln48_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3351 'zext' 'zext_ln48_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 3352 [1/1] (0.00ns)   --->   "%u_addr_54 = getelementptr i64 %u, i64 0, i64 %zext_ln48_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3352 'getelementptr' 'u_addr_54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 3353 [1/1] (0.74ns)   --->   "%add_ln47_37 = add i12 %sub_ln43, i12 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3353 'add' 'add_ln47_37' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3354 [1/1] (0.00ns)   --->   "%zext_ln47_40 = zext i12 %add_ln47_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3354 'zext' 'zext_ln47_40' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 3355 [1/1] (0.00ns)   --->   "%p_addr_42 = getelementptr i64 %p, i64 0, i64 %zext_ln47_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3355 'getelementptr' 'p_addr_42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 3356 [1/1] (0.74ns)   --->   "%add_ln47_38 = add i12 %sub_ln43, i12 42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3356 'add' 'add_ln47_38' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3357 [1/1] (0.00ns)   --->   "%zext_ln47_41 = zext i12 %add_ln47_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3357 'zext' 'zext_ln47_41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 3358 [1/1] (0.00ns)   --->   "%p_addr_43 = getelementptr i64 %p, i64 0, i64 %zext_ln47_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3358 'getelementptr' 'p_addr_43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 3359 [1/1] (0.73ns)   --->   "%add_ln48_126 = add i11 %zext_ln48_129, i11 1080" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3359 'add' 'add_ln48_126' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3360 [1/1] (0.00ns)   --->   "%zext_ln48_151 = zext i11 %add_ln48_126" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3360 'zext' 'zext_ln48_151' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 3361 [1/1] (0.00ns)   --->   "%u_addr_55 = getelementptr i64 %u, i64 0, i64 %zext_ln48_151" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3361 'getelementptr' 'u_addr_55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 3362 [18/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3362 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3363 [2/5] (2.89ns)   --->   "%sub_7 = dsub i64 %add1_7, i64 %mul3_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3363 'dsub' 'sub_7' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3364 [3/5] (2.89ns)   --->   "%sub_8 = dsub i64 %add1_8, i64 %mul3_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3364 'dsub' 'sub_8' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3365 [5/5] (2.89ns)   --->   "%sub_9 = dsub i64 %add1_9, i64 %mul3_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3365 'dsub' 'sub_9' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3366 [1/5] (2.89ns)   --->   "%add1_s = dadd i64 %mul1_s, i64 %mul2_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3366 'dadd' 'add1_s' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3367 [3/5] (2.89ns)   --->   "%add1_10 = dadd i64 %mul1_10, i64 %mul2_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3367 'dadd' 'add1_10' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3368 [4/5] (2.89ns)   --->   "%add1_11 = dadd i64 %mul1_11, i64 %mul2_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3368 'dadd' 'add1_11' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3369 [1/5] (3.33ns)   --->   "%mul2_12 = dmul i64 %bitcast_ln48_95, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3369 'dmul' 'mul2_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3370 [1/5] (3.33ns)   --->   "%mul3_12 = dmul i64 %bitcast_ln48_96, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3370 'dmul' 'mul3_12' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3371 [2/5] (3.33ns)   --->   "%mul1_13 = dmul i64 %bitcast_ln48_14, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3371 'dmul' 'mul1_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3372 [2/5] (3.33ns)   --->   "%mul2_13 = dmul i64 %bitcast_ln48_98, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3372 'dmul' 'mul2_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3373 [3/5] (3.33ns)   --->   "%mul3_13 = dmul i64 %bitcast_ln48_99, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3373 'dmul' 'mul3_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3374 [3/5] (3.33ns)   --->   "%mul1_14 = dmul i64 %bitcast_ln48_15, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3374 'dmul' 'mul1_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3375 [4/5] (3.33ns)   --->   "%mul2_14 = dmul i64 %bitcast_ln48_101, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3375 'dmul' 'mul2_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3376 [4/5] (3.33ns)   --->   "%mul3_14 = dmul i64 %bitcast_ln48_102, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3376 'dmul' 'mul3_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3377 [1/1] (0.00ns)   --->   "%bitcast_ln48_16 = bitcast i64 %u_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3377 'bitcast' 'bitcast_ln48_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 3378 [5/5] (3.33ns)   --->   "%mul1_15 = dmul i64 %bitcast_ln48_16, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3378 'dmul' 'mul1_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3379 [1/1] (0.00ns)   --->   "%bitcast_ln48_104 = bitcast i64 %u_load_88" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3379 'bitcast' 'bitcast_ln48_104' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_27 : Operation 3380 [5/5] (3.33ns)   --->   "%mul2_15 = dmul i64 %bitcast_ln48_104, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3380 'dmul' 'mul2_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3381 [1/2] (1.64ns)   --->   "%u_load_89 = load i12 %u_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3381 'load' 'u_load_89' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_27 : Operation 3382 [1/2] (1.64ns)   --->   "%u_load_17 = load i12 %u_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3382 'load' 'u_load_17' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_27 : Operation 3383 [2/2] (1.64ns)   --->   "%u_load_90 = load i12 %u_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3383 'load' 'u_load_90' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_27 : Operation 3384 [2/2] (1.64ns)   --->   "%u_load_91 = load i12 %u_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3384 'load' 'u_load_91' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_27 : Operation 3385 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281426269484231, i12 %p_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3385 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_27 : Operation 3386 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281478070459876, i12 %p_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3386 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 28 <SV = 27> <Delay = 3.33>
ST_28 : Operation 3387 [1/1] (0.73ns)   --->   "%add_ln48_17 = add i11 %zext_ln48_1, i11 1140" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3387 'add' 'add_ln48_17' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3388 [1/1] (0.00ns)   --->   "%zext_ln48_24 = zext i11 %add_ln48_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3388 'zext' 'zext_ln48_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 3389 [1/1] (0.00ns)   --->   "%u_addr_57 = getelementptr i64 %u, i64 0, i64 %zext_ln48_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3389 'getelementptr' 'u_addr_57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 3390 [1/1] (0.74ns)   --->   "%add_ln47_39 = add i12 %sub_ln43, i12 43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3390 'add' 'add_ln47_39' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3391 [1/1] (0.00ns)   --->   "%zext_ln47_42 = zext i12 %add_ln47_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3391 'zext' 'zext_ln47_42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 3392 [1/1] (0.00ns)   --->   "%p_addr_44 = getelementptr i64 %p, i64 0, i64 %zext_ln47_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3392 'getelementptr' 'p_addr_44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 3393 [1/1] (0.74ns)   --->   "%add_ln47_40 = add i12 %sub_ln43, i12 44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3393 'add' 'add_ln47_40' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3394 [1/1] (0.00ns)   --->   "%zext_ln47_43 = zext i12 %add_ln47_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3394 'zext' 'zext_ln47_43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 3395 [1/1] (0.00ns)   --->   "%p_addr_45 = getelementptr i64 %p, i64 0, i64 %zext_ln47_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3395 'getelementptr' 'p_addr_45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 3396 [1/1] (0.73ns)   --->   "%add_ln48_72 = add i11 %zext_ln48_65, i11 1140" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3396 'add' 'add_ln48_72' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3397 [1/1] (0.00ns)   --->   "%zext_ln48_88 = zext i11 %add_ln48_72" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3397 'zext' 'zext_ln48_88' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 3398 [1/1] (0.00ns)   --->   "%u_addr_56 = getelementptr i64 %u, i64 0, i64 %zext_ln48_88" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3398 'getelementptr' 'u_addr_56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 3399 [17/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3399 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3400 [1/5] (2.89ns)   --->   "%sub_7 = dsub i64 %add1_7, i64 %mul3_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3400 'dsub' 'sub_7' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3401 [2/5] (2.89ns)   --->   "%sub_8 = dsub i64 %add1_8, i64 %mul3_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3401 'dsub' 'sub_8' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3402 [4/5] (2.89ns)   --->   "%sub_9 = dsub i64 %add1_9, i64 %mul3_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3402 'dsub' 'sub_9' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3403 [5/5] (2.89ns)   --->   "%sub_s = dsub i64 %add1_s, i64 %mul3_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3403 'dsub' 'sub_s' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3404 [2/5] (2.89ns)   --->   "%add1_10 = dadd i64 %mul1_10, i64 %mul2_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3404 'dadd' 'add1_10' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3405 [3/5] (2.89ns)   --->   "%add1_11 = dadd i64 %mul1_11, i64 %mul2_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3405 'dadd' 'add1_11' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3406 [5/5] (2.89ns)   --->   "%add1_12 = dadd i64 %mul1_12, i64 %mul2_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3406 'dadd' 'add1_12' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3407 [1/5] (3.33ns)   --->   "%mul1_13 = dmul i64 %bitcast_ln48_14, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3407 'dmul' 'mul1_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3408 [1/5] (3.33ns)   --->   "%mul2_13 = dmul i64 %bitcast_ln48_98, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3408 'dmul' 'mul2_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3409 [2/5] (3.33ns)   --->   "%mul3_13 = dmul i64 %bitcast_ln48_99, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3409 'dmul' 'mul3_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3410 [2/5] (3.33ns)   --->   "%mul1_14 = dmul i64 %bitcast_ln48_15, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3410 'dmul' 'mul1_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3411 [3/5] (3.33ns)   --->   "%mul2_14 = dmul i64 %bitcast_ln48_101, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3411 'dmul' 'mul2_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3412 [3/5] (3.33ns)   --->   "%mul3_14 = dmul i64 %bitcast_ln48_102, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3412 'dmul' 'mul3_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3413 [4/5] (3.33ns)   --->   "%mul1_15 = dmul i64 %bitcast_ln48_16, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3413 'dmul' 'mul1_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3414 [4/5] (3.33ns)   --->   "%mul2_15 = dmul i64 %bitcast_ln48_104, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3414 'dmul' 'mul2_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3415 [1/1] (0.00ns)   --->   "%bitcast_ln48_105 = bitcast i64 %u_load_89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3415 'bitcast' 'bitcast_ln48_105' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 3416 [5/5] (3.33ns)   --->   "%mul3_15 = dmul i64 %bitcast_ln48_105, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3416 'dmul' 'mul3_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3417 [1/1] (0.00ns)   --->   "%bitcast_ln48_17 = bitcast i64 %u_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3417 'bitcast' 'bitcast_ln48_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_28 : Operation 3418 [5/5] (3.33ns)   --->   "%mul1_16 = dmul i64 %bitcast_ln48_17, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3418 'dmul' 'mul1_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3419 [1/2] (1.64ns)   --->   "%u_load_90 = load i12 %u_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3419 'load' 'u_load_90' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_28 : Operation 3420 [1/2] (1.64ns)   --->   "%u_load_91 = load i12 %u_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3420 'load' 'u_load_91' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_28 : Operation 3421 [2/2] (1.64ns)   --->   "%u_load_18 = load i12 %u_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3421 'load' 'u_load_18' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_28 : Operation 3422 [2/2] (1.64ns)   --->   "%u_load_92 = load i12 %u_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3422 'load' 'u_load_92' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_28 : Operation 3423 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281520027181594, i12 %p_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3423 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_28 : Operation 3424 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281554010769099, i12 %p_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3424 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 29 <SV = 28> <Delay = 3.33>
ST_29 : Operation 3425 [1/1] (0.74ns)   --->   "%add_ln47_41 = add i12 %sub_ln43, i12 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3425 'add' 'add_ln47_41' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3426 [1/1] (0.00ns)   --->   "%zext_ln47_44 = zext i12 %add_ln47_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3426 'zext' 'zext_ln47_44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 3427 [1/1] (0.00ns)   --->   "%p_addr_46 = getelementptr i64 %p, i64 0, i64 %zext_ln47_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3427 'getelementptr' 'p_addr_46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 3428 [1/1] (0.74ns)   --->   "%add_ln47_42 = add i12 %sub_ln43, i12 46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3428 'add' 'add_ln47_42' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3429 [1/1] (0.00ns)   --->   "%zext_ln47_45 = zext i12 %add_ln47_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3429 'zext' 'zext_ln47_45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 3430 [1/1] (0.00ns)   --->   "%p_addr_47 = getelementptr i64 %p, i64 0, i64 %zext_ln47_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3430 'getelementptr' 'p_addr_47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 3431 [1/1] (0.73ns)   --->   "%add_ln48_73 = add i11 %zext_ln48_65, i11 1200" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3431 'add' 'add_ln48_73' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3432 [1/1] (0.00ns)   --->   "%zext_ln48_89 = zext i11 %add_ln48_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3432 'zext' 'zext_ln48_89' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 3433 [1/1] (0.00ns)   --->   "%u_addr_59 = getelementptr i64 %u, i64 0, i64 %zext_ln48_89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3433 'getelementptr' 'u_addr_59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 3434 [1/1] (0.73ns)   --->   "%add_ln48_127 = add i11 %zext_ln48_129, i11 1140" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3434 'add' 'add_ln48_127' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3435 [1/1] (0.00ns)   --->   "%zext_ln48_152 = zext i11 %add_ln48_127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3435 'zext' 'zext_ln48_152' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 3436 [1/1] (0.00ns)   --->   "%u_addr_58 = getelementptr i64 %u, i64 0, i64 %zext_ln48_152" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3436 'getelementptr' 'u_addr_58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 3437 [16/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3437 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3438 [1/5] (2.89ns)   --->   "%sub_8 = dsub i64 %add1_8, i64 %mul3_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3438 'dsub' 'sub_8' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3439 [3/5] (2.89ns)   --->   "%sub_9 = dsub i64 %add1_9, i64 %mul3_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3439 'dsub' 'sub_9' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3440 [4/5] (2.89ns)   --->   "%sub_s = dsub i64 %add1_s, i64 %mul3_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3440 'dsub' 'sub_s' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3441 [1/5] (2.89ns)   --->   "%add1_10 = dadd i64 %mul1_10, i64 %mul2_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3441 'dadd' 'add1_10' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3442 [2/5] (2.89ns)   --->   "%add1_11 = dadd i64 %mul1_11, i64 %mul2_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3442 'dadd' 'add1_11' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3443 [4/5] (2.89ns)   --->   "%add1_12 = dadd i64 %mul1_12, i64 %mul2_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3443 'dadd' 'add1_12' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3444 [5/5] (2.89ns)   --->   "%add1_13 = dadd i64 %mul1_13, i64 %mul2_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3444 'dadd' 'add1_13' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3445 [1/5] (3.33ns)   --->   "%mul3_13 = dmul i64 %bitcast_ln48_99, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3445 'dmul' 'mul3_13' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3446 [1/5] (3.33ns)   --->   "%mul1_14 = dmul i64 %bitcast_ln48_15, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3446 'dmul' 'mul1_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3447 [2/5] (3.33ns)   --->   "%mul2_14 = dmul i64 %bitcast_ln48_101, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3447 'dmul' 'mul2_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3448 [2/5] (3.33ns)   --->   "%mul3_14 = dmul i64 %bitcast_ln48_102, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3448 'dmul' 'mul3_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3449 [3/5] (3.33ns)   --->   "%mul1_15 = dmul i64 %bitcast_ln48_16, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3449 'dmul' 'mul1_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3450 [3/5] (3.33ns)   --->   "%mul2_15 = dmul i64 %bitcast_ln48_104, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3450 'dmul' 'mul2_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3451 [4/5] (3.33ns)   --->   "%mul3_15 = dmul i64 %bitcast_ln48_105, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3451 'dmul' 'mul3_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3452 [4/5] (3.33ns)   --->   "%mul1_16 = dmul i64 %bitcast_ln48_17, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3452 'dmul' 'mul1_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3453 [1/1] (0.00ns)   --->   "%bitcast_ln48_107 = bitcast i64 %u_load_90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3453 'bitcast' 'bitcast_ln48_107' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 3454 [5/5] (3.33ns)   --->   "%mul2_16 = dmul i64 %bitcast_ln48_107, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3454 'dmul' 'mul2_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3455 [1/1] (0.00ns)   --->   "%bitcast_ln48_108 = bitcast i64 %u_load_91" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3455 'bitcast' 'bitcast_ln48_108' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_29 : Operation 3456 [5/5] (3.33ns)   --->   "%mul3_16 = dmul i64 %bitcast_ln48_108, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3456 'dmul' 'mul3_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3457 [1/2] (1.64ns)   --->   "%u_load_18 = load i12 %u_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3457 'load' 'u_load_18' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_29 : Operation 3458 [1/2] (1.64ns)   --->   "%u_load_92 = load i12 %u_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3458 'load' 'u_load_92' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_29 : Operation 3459 [2/2] (1.64ns)   --->   "%u_load_93 = load i12 %u_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3459 'load' 'u_load_93' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_29 : Operation 3460 [2/2] (1.64ns)   --->   "%u_load_19 = load i12 %u_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3460 'load' 'u_load_19' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_29 : Operation 3461 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281581536584643, i12 %p_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3461 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_29 : Operation 3462 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281603831911109, i12 %p_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3462 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 30 <SV = 29> <Delay = 3.33>
ST_30 : Operation 3463 [1/1] (0.73ns)   --->   "%add_ln48_18 = add i11 %zext_ln48_1, i11 1200" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3463 'add' 'add_ln48_18' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3464 [1/1] (0.00ns)   --->   "%zext_ln48_25 = zext i11 %add_ln48_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3464 'zext' 'zext_ln48_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 3465 [1/1] (0.00ns)   --->   "%u_addr = getelementptr i64 %u, i64 0, i64 %zext_ln48_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3465 'getelementptr' 'u_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 3466 [1/1] (0.74ns)   --->   "%add_ln47_43 = add i12 %sub_ln43, i12 47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3466 'add' 'add_ln47_43' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3467 [1/1] (0.00ns)   --->   "%zext_ln47_46 = zext i12 %add_ln47_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3467 'zext' 'zext_ln47_46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 3468 [1/1] (0.00ns)   --->   "%p_addr_48 = getelementptr i64 %p, i64 0, i64 %zext_ln47_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3468 'getelementptr' 'p_addr_48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 3469 [1/1] (0.74ns)   --->   "%add_ln47_44 = add i12 %sub_ln43, i12 48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3469 'add' 'add_ln47_44' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3470 [1/1] (0.00ns)   --->   "%zext_ln47_47 = zext i12 %add_ln47_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3470 'zext' 'zext_ln47_47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 3471 [1/1] (0.00ns)   --->   "%p_addr_49 = getelementptr i64 %p, i64 0, i64 %zext_ln47_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3471 'getelementptr' 'p_addr_49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 3472 [1/1] (0.73ns)   --->   "%add_ln48_128 = add i11 %zext_ln48_129, i11 1200" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3472 'add' 'add_ln48_128' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3473 [1/1] (0.00ns)   --->   "%zext_ln48_153 = zext i11 %add_ln48_128" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3473 'zext' 'zext_ln48_153' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 3474 [1/1] (0.00ns)   --->   "%u_addr_61 = getelementptr i64 %u, i64 0, i64 %zext_ln48_153" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3474 'getelementptr' 'u_addr_61' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 3475 [15/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3475 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3476 [2/5] (2.89ns)   --->   "%sub_9 = dsub i64 %add1_9, i64 %mul3_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3476 'dsub' 'sub_9' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3477 [3/5] (2.89ns)   --->   "%sub_s = dsub i64 %add1_s, i64 %mul3_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3477 'dsub' 'sub_s' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3478 [5/5] (2.89ns)   --->   "%sub_10 = dsub i64 %add1_10, i64 %mul3_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3478 'dsub' 'sub_10' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3479 [1/5] (2.89ns)   --->   "%add1_11 = dadd i64 %mul1_11, i64 %mul2_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3479 'dadd' 'add1_11' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3480 [3/5] (2.89ns)   --->   "%add1_12 = dadd i64 %mul1_12, i64 %mul2_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3480 'dadd' 'add1_12' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3481 [4/5] (2.89ns)   --->   "%add1_13 = dadd i64 %mul1_13, i64 %mul2_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3481 'dadd' 'add1_13' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3482 [1/5] (3.33ns)   --->   "%mul2_14 = dmul i64 %bitcast_ln48_101, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3482 'dmul' 'mul2_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3483 [1/5] (3.33ns)   --->   "%mul3_14 = dmul i64 %bitcast_ln48_102, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3483 'dmul' 'mul3_14' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3484 [2/5] (3.33ns)   --->   "%mul1_15 = dmul i64 %bitcast_ln48_16, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3484 'dmul' 'mul1_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3485 [2/5] (3.33ns)   --->   "%mul2_15 = dmul i64 %bitcast_ln48_104, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3485 'dmul' 'mul2_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3486 [3/5] (3.33ns)   --->   "%mul3_15 = dmul i64 %bitcast_ln48_105, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3486 'dmul' 'mul3_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3487 [3/5] (3.33ns)   --->   "%mul1_16 = dmul i64 %bitcast_ln48_17, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3487 'dmul' 'mul1_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3488 [4/5] (3.33ns)   --->   "%mul2_16 = dmul i64 %bitcast_ln48_107, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3488 'dmul' 'mul2_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3489 [4/5] (3.33ns)   --->   "%mul3_16 = dmul i64 %bitcast_ln48_108, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3489 'dmul' 'mul3_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3490 [1/1] (0.00ns)   --->   "%bitcast_ln48_18 = bitcast i64 %u_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3490 'bitcast' 'bitcast_ln48_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 3491 [5/5] (3.33ns)   --->   "%mul1_17 = dmul i64 %bitcast_ln48_18, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3491 'dmul' 'mul1_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3492 [1/1] (0.00ns)   --->   "%bitcast_ln48_110 = bitcast i64 %u_load_92" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3492 'bitcast' 'bitcast_ln48_110' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_30 : Operation 3493 [5/5] (3.33ns)   --->   "%mul2_17 = dmul i64 %bitcast_ln48_110, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3493 'dmul' 'mul2_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3494 [1/2] (1.64ns)   --->   "%u_load_93 = load i12 %u_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3494 'load' 'u_load_93' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_30 : Operation 3495 [1/2] (1.64ns)   --->   "%u_load_19 = load i12 %u_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3495 'load' 'u_load_19' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_30 : Operation 3496 [2/2] (1.64ns)   --->   "%u_load_94 = load i12 %u_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3496 'load' 'u_load_94' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_30 : Operation 3497 [2/2] (1.64ns)   --->   "%u_load_95 = load i12 %u_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3497 'load' 'u_load_95' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_30 : Operation 3498 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281621890742317, i12 %p_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3498 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_30 : Operation 3499 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281636518144165, i12 %p_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3499 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 31 <SV = 30> <Delay = 3.33>
ST_31 : Operation 3500 [1/1] (0.73ns)   --->   "%add_ln48_19 = add i11 %zext_ln48_1, i11 1260" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3500 'add' 'add_ln48_19' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3501 [1/1] (0.00ns)   --->   "%zext_ln48_26 = zext i11 %add_ln48_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3501 'zext' 'zext_ln48_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 3502 [1/1] (0.00ns)   --->   "%u_addr_60 = getelementptr i64 %u, i64 0, i64 %zext_ln48_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3502 'getelementptr' 'u_addr_60' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 3503 [1/1] (0.74ns)   --->   "%add_ln47_45 = add i12 %sub_ln43, i12 49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3503 'add' 'add_ln47_45' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3504 [1/1] (0.00ns)   --->   "%zext_ln47_48 = zext i12 %add_ln47_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3504 'zext' 'zext_ln47_48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 3505 [1/1] (0.00ns)   --->   "%p_addr_50 = getelementptr i64 %p, i64 0, i64 %zext_ln47_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3505 'getelementptr' 'p_addr_50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 3506 [1/1] (0.74ns)   --->   "%add_ln47_46 = add i12 %sub_ln43, i12 50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3506 'add' 'add_ln47_46' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3507 [1/1] (0.00ns)   --->   "%zext_ln47_49 = zext i12 %add_ln47_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3507 'zext' 'zext_ln47_49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 3508 [1/1] (0.00ns)   --->   "%p_addr_51 = getelementptr i64 %p, i64 0, i64 %zext_ln47_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3508 'getelementptr' 'p_addr_51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 3509 [1/1] (0.73ns)   --->   "%add_ln48_74 = add i11 %zext_ln48_65, i11 1260" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3509 'add' 'add_ln48_74' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3510 [1/1] (0.00ns)   --->   "%zext_ln48_90 = zext i11 %add_ln48_74" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3510 'zext' 'zext_ln48_90' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 3511 [1/1] (0.00ns)   --->   "%u_addr_62 = getelementptr i64 %u, i64 0, i64 %zext_ln48_90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3511 'getelementptr' 'u_addr_62' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 3512 [14/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3512 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3513 [1/5] (2.89ns)   --->   "%sub_9 = dsub i64 %add1_9, i64 %mul3_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3513 'dsub' 'sub_9' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3514 [2/5] (2.89ns)   --->   "%sub_s = dsub i64 %add1_s, i64 %mul3_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3514 'dsub' 'sub_s' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3515 [4/5] (2.89ns)   --->   "%sub_10 = dsub i64 %add1_10, i64 %mul3_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3515 'dsub' 'sub_10' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3516 [5/5] (2.89ns)   --->   "%sub_11 = dsub i64 %add1_11, i64 %mul3_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3516 'dsub' 'sub_11' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3517 [2/5] (2.89ns)   --->   "%add1_12 = dadd i64 %mul1_12, i64 %mul2_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3517 'dadd' 'add1_12' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3518 [3/5] (2.89ns)   --->   "%add1_13 = dadd i64 %mul1_13, i64 %mul2_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3518 'dadd' 'add1_13' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3519 [5/5] (2.89ns)   --->   "%add1_14 = dadd i64 %mul1_14, i64 %mul2_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3519 'dadd' 'add1_14' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3520 [1/5] (3.33ns)   --->   "%mul1_15 = dmul i64 %bitcast_ln48_16, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3520 'dmul' 'mul1_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3521 [1/5] (3.33ns)   --->   "%mul2_15 = dmul i64 %bitcast_ln48_104, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3521 'dmul' 'mul2_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3522 [2/5] (3.33ns)   --->   "%mul3_15 = dmul i64 %bitcast_ln48_105, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3522 'dmul' 'mul3_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3523 [2/5] (3.33ns)   --->   "%mul1_16 = dmul i64 %bitcast_ln48_17, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3523 'dmul' 'mul1_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3524 [3/5] (3.33ns)   --->   "%mul2_16 = dmul i64 %bitcast_ln48_107, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3524 'dmul' 'mul2_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3525 [3/5] (3.33ns)   --->   "%mul3_16 = dmul i64 %bitcast_ln48_108, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3525 'dmul' 'mul3_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3526 [4/5] (3.33ns)   --->   "%mul1_17 = dmul i64 %bitcast_ln48_18, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3526 'dmul' 'mul1_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3527 [4/5] (3.33ns)   --->   "%mul2_17 = dmul i64 %bitcast_ln48_110, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3527 'dmul' 'mul2_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3528 [1/1] (0.00ns)   --->   "%bitcast_ln48_111 = bitcast i64 %u_load_93" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3528 'bitcast' 'bitcast_ln48_111' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 3529 [5/5] (3.33ns)   --->   "%mul3_17 = dmul i64 %bitcast_ln48_111, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3529 'dmul' 'mul3_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3530 [1/1] (0.00ns)   --->   "%bitcast_ln48_19 = bitcast i64 %u_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3530 'bitcast' 'bitcast_ln48_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_31 : Operation 3531 [5/5] (3.33ns)   --->   "%mul1_18 = dmul i64 %bitcast_ln48_19, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3531 'dmul' 'mul1_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3532 [1/2] (1.64ns)   --->   "%u_load_94 = load i12 %u_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3532 'load' 'u_load_94' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_31 : Operation 3533 [1/2] (1.64ns)   --->   "%u_load_95 = load i12 %u_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3533 'load' 'u_load_95' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_31 : Operation 3534 [2/2] (1.64ns)   --->   "%u_load_20 = load i12 %u_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3534 'load' 'u_load_20' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_31 : Operation 3535 [2/2] (1.64ns)   --->   "%u_load_96 = load i12 %u_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3535 'load' 'u_load_96' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_31 : Operation 3536 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281648366174703, i12 %p_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3536 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_31 : Operation 3537 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281657962971211, i12 %p_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3537 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 32 <SV = 31> <Delay = 3.33>
ST_32 : Operation 3538 [1/1] (0.74ns)   --->   "%add_ln47_47 = add i12 %sub_ln43, i12 51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3538 'add' 'add_ln47_47' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3539 [1/1] (0.00ns)   --->   "%zext_ln47_50 = zext i12 %add_ln47_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3539 'zext' 'zext_ln47_50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 3540 [1/1] (0.00ns)   --->   "%p_addr_52 = getelementptr i64 %p, i64 0, i64 %zext_ln47_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3540 'getelementptr' 'p_addr_52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 3541 [1/1] (0.74ns)   --->   "%add_ln47_48 = add i12 %sub_ln43, i12 52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3541 'add' 'add_ln47_48' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3542 [1/1] (0.00ns)   --->   "%zext_ln47_51 = zext i12 %add_ln47_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3542 'zext' 'zext_ln47_51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 3543 [1/1] (0.00ns)   --->   "%p_addr_53 = getelementptr i64 %p, i64 0, i64 %zext_ln47_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3543 'getelementptr' 'p_addr_53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 3544 [1/1] (0.73ns)   --->   "%add_ln48_75 = add i11 %zext_ln48_65, i11 1320" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3544 'add' 'add_ln48_75' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3545 [1/1] (0.00ns)   --->   "%zext_ln48_91 = zext i11 %add_ln48_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3545 'zext' 'zext_ln48_91' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 3546 [1/1] (0.00ns)   --->   "%u_addr_65 = getelementptr i64 %u, i64 0, i64 %zext_ln48_91" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3546 'getelementptr' 'u_addr_65' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 3547 [1/1] (0.73ns)   --->   "%add_ln48_129 = add i11 %zext_ln48_129, i11 1260" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3547 'add' 'add_ln48_129' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3548 [1/1] (0.00ns)   --->   "%zext_ln48_154 = zext i11 %add_ln48_129" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3548 'zext' 'zext_ln48_154' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 3549 [1/1] (0.00ns)   --->   "%u_addr_64 = getelementptr i64 %u, i64 0, i64 %zext_ln48_154" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3549 'getelementptr' 'u_addr_64' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 3550 [13/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3550 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3551 [1/5] (2.89ns)   --->   "%sub_s = dsub i64 %add1_s, i64 %mul3_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3551 'dsub' 'sub_s' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3552 [3/5] (2.89ns)   --->   "%sub_10 = dsub i64 %add1_10, i64 %mul3_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3552 'dsub' 'sub_10' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3553 [4/5] (2.89ns)   --->   "%sub_11 = dsub i64 %add1_11, i64 %mul3_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3553 'dsub' 'sub_11' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3554 [1/5] (2.89ns)   --->   "%add1_12 = dadd i64 %mul1_12, i64 %mul2_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3554 'dadd' 'add1_12' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3555 [2/5] (2.89ns)   --->   "%add1_13 = dadd i64 %mul1_13, i64 %mul2_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3555 'dadd' 'add1_13' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3556 [4/5] (2.89ns)   --->   "%add1_14 = dadd i64 %mul1_14, i64 %mul2_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3556 'dadd' 'add1_14' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3557 [5/5] (2.89ns)   --->   "%add1_15 = dadd i64 %mul1_15, i64 %mul2_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3557 'dadd' 'add1_15' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3558 [1/5] (3.33ns)   --->   "%mul3_15 = dmul i64 %bitcast_ln48_105, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3558 'dmul' 'mul3_15' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3559 [1/5] (3.33ns)   --->   "%mul1_16 = dmul i64 %bitcast_ln48_17, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3559 'dmul' 'mul1_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3560 [2/5] (3.33ns)   --->   "%mul2_16 = dmul i64 %bitcast_ln48_107, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3560 'dmul' 'mul2_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3561 [2/5] (3.33ns)   --->   "%mul3_16 = dmul i64 %bitcast_ln48_108, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3561 'dmul' 'mul3_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3562 [3/5] (3.33ns)   --->   "%mul1_17 = dmul i64 %bitcast_ln48_18, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3562 'dmul' 'mul1_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3563 [3/5] (3.33ns)   --->   "%mul2_17 = dmul i64 %bitcast_ln48_110, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3563 'dmul' 'mul2_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3564 [4/5] (3.33ns)   --->   "%mul3_17 = dmul i64 %bitcast_ln48_111, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3564 'dmul' 'mul3_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3565 [4/5] (3.33ns)   --->   "%mul1_18 = dmul i64 %bitcast_ln48_19, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3565 'dmul' 'mul1_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3566 [1/1] (0.00ns)   --->   "%bitcast_ln48_113 = bitcast i64 %u_load_94" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3566 'bitcast' 'bitcast_ln48_113' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 3567 [5/5] (3.33ns)   --->   "%mul2_18 = dmul i64 %bitcast_ln48_113, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3567 'dmul' 'mul2_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3568 [1/1] (0.00ns)   --->   "%bitcast_ln48_114 = bitcast i64 %u_load_95" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3568 'bitcast' 'bitcast_ln48_114' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_32 : Operation 3569 [5/5] (3.33ns)   --->   "%mul3_18 = dmul i64 %bitcast_ln48_114, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3569 'dmul' 'mul3_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3570 [1/2] (1.64ns)   --->   "%u_load_20 = load i12 %u_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3570 'load' 'u_load_20' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_32 : Operation 3571 [1/2] (1.64ns)   --->   "%u_load_96 = load i12 %u_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3571 'load' 'u_load_96' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_32 : Operation 3572 [2/2] (1.64ns)   --->   "%u_load_97 = load i12 %u_addr_64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3572 'load' 'u_load_97' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_32 : Operation 3573 [2/2] (1.64ns)   --->   "%u_load_21 = load i12 %u_addr_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3573 'load' 'u_load_21' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_32 : Operation 3574 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281665736305375, i12 %p_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3574 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_32 : Operation 3575 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281672032659461, i12 %p_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3575 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 33 <SV = 32> <Delay = 3.33>
ST_33 : Operation 3576 [1/1] (0.73ns)   --->   "%add_ln48_20 = add i11 %zext_ln48_1, i11 1320" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3576 'add' 'add_ln48_20' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3577 [1/1] (0.00ns)   --->   "%zext_ln48_27 = zext i11 %add_ln48_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3577 'zext' 'zext_ln48_27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 3578 [1/1] (0.00ns)   --->   "%u_addr_63 = getelementptr i64 %u, i64 0, i64 %zext_ln48_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3578 'getelementptr' 'u_addr_63' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 3579 [1/1] (0.74ns)   --->   "%add_ln47_49 = add i12 %sub_ln43, i12 53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3579 'add' 'add_ln47_49' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3580 [1/1] (0.00ns)   --->   "%zext_ln47_52 = zext i12 %add_ln47_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3580 'zext' 'zext_ln47_52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 3581 [1/1] (0.00ns)   --->   "%p_addr_54 = getelementptr i64 %p, i64 0, i64 %zext_ln47_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3581 'getelementptr' 'p_addr_54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 3582 [1/1] (0.74ns)   --->   "%add_ln47_50 = add i12 %sub_ln43, i12 54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3582 'add' 'add_ln47_50' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3583 [1/1] (0.00ns)   --->   "%zext_ln47_53 = zext i12 %add_ln47_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3583 'zext' 'zext_ln47_53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 3584 [1/1] (0.00ns)   --->   "%p_addr_55 = getelementptr i64 %p, i64 0, i64 %zext_ln47_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3584 'getelementptr' 'p_addr_55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 3585 [1/1] (0.73ns)   --->   "%add_ln48_130 = add i11 %zext_ln48_129, i11 1320" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3585 'add' 'add_ln48_130' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3586 [1/1] (0.00ns)   --->   "%zext_ln48_155 = zext i11 %add_ln48_130" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3586 'zext' 'zext_ln48_155' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 3587 [1/1] (0.00ns)   --->   "%u_addr_67 = getelementptr i64 %u, i64 0, i64 %zext_ln48_155" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3587 'getelementptr' 'u_addr_67' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 3588 [12/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3588 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3589 [2/5] (2.89ns)   --->   "%sub_10 = dsub i64 %add1_10, i64 %mul3_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3589 'dsub' 'sub_10' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3590 [3/5] (2.89ns)   --->   "%sub_11 = dsub i64 %add1_11, i64 %mul3_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3590 'dsub' 'sub_11' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3591 [5/5] (2.89ns)   --->   "%sub_12 = dsub i64 %add1_12, i64 %mul3_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3591 'dsub' 'sub_12' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3592 [1/5] (2.89ns)   --->   "%add1_13 = dadd i64 %mul1_13, i64 %mul2_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3592 'dadd' 'add1_13' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3593 [3/5] (2.89ns)   --->   "%add1_14 = dadd i64 %mul1_14, i64 %mul2_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3593 'dadd' 'add1_14' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3594 [4/5] (2.89ns)   --->   "%add1_15 = dadd i64 %mul1_15, i64 %mul2_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3594 'dadd' 'add1_15' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3595 [1/5] (3.33ns)   --->   "%mul2_16 = dmul i64 %bitcast_ln48_107, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3595 'dmul' 'mul2_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3596 [1/5] (3.33ns)   --->   "%mul3_16 = dmul i64 %bitcast_ln48_108, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3596 'dmul' 'mul3_16' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3597 [2/5] (3.33ns)   --->   "%mul1_17 = dmul i64 %bitcast_ln48_18, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3597 'dmul' 'mul1_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3598 [2/5] (3.33ns)   --->   "%mul2_17 = dmul i64 %bitcast_ln48_110, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3598 'dmul' 'mul2_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3599 [3/5] (3.33ns)   --->   "%mul3_17 = dmul i64 %bitcast_ln48_111, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3599 'dmul' 'mul3_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3600 [3/5] (3.33ns)   --->   "%mul1_18 = dmul i64 %bitcast_ln48_19, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3600 'dmul' 'mul1_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3601 [4/5] (3.33ns)   --->   "%mul2_18 = dmul i64 %bitcast_ln48_113, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3601 'dmul' 'mul2_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3602 [4/5] (3.33ns)   --->   "%mul3_18 = dmul i64 %bitcast_ln48_114, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3602 'dmul' 'mul3_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3603 [1/1] (0.00ns)   --->   "%bitcast_ln48_20 = bitcast i64 %u_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3603 'bitcast' 'bitcast_ln48_20' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 3604 [5/5] (3.33ns)   --->   "%mul1_19 = dmul i64 %bitcast_ln48_20, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3604 'dmul' 'mul1_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3605 [1/1] (0.00ns)   --->   "%bitcast_ln48_116 = bitcast i64 %u_load_96" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3605 'bitcast' 'bitcast_ln48_116' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_33 : Operation 3606 [5/5] (3.33ns)   --->   "%mul2_19 = dmul i64 %bitcast_ln48_116, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3606 'dmul' 'mul2_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3607 [1/2] (1.64ns)   --->   "%u_load_97 = load i12 %u_addr_64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3607 'load' 'u_load_97' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_33 : Operation 3608 [1/2] (1.64ns)   --->   "%u_load_21 = load i12 %u_addr_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3608 'load' 'u_load_21' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_33 : Operation 3609 [2/2] (1.64ns)   --->   "%u_load_98 = load i12 %u_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3609 'load' 'u_load_98' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_33 : Operation 3610 [2/2] (1.64ns)   --->   "%u_load_99 = load i12 %u_addr_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3610 'load' 'u_load_99' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_33 : Operation 3611 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281677132675705, i12 %p_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3611 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_33 : Operation 3612 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281681263668808, i12 %p_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3612 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 34 <SV = 33> <Delay = 3.33>
ST_34 : Operation 3613 [1/1] (0.73ns)   --->   "%add_ln48_21 = add i11 %zext_ln48_1, i11 1380" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3613 'add' 'add_ln48_21' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3614 [1/1] (0.00ns)   --->   "%zext_ln48_28 = zext i11 %add_ln48_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3614 'zext' 'zext_ln48_28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 3615 [1/1] (0.00ns)   --->   "%u_addr_66 = getelementptr i64 %u, i64 0, i64 %zext_ln48_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3615 'getelementptr' 'u_addr_66' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 3616 [1/1] (0.74ns)   --->   "%add_ln47_51 = add i12 %sub_ln43, i12 55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3616 'add' 'add_ln47_51' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3617 [1/1] (0.00ns)   --->   "%zext_ln47_54 = zext i12 %add_ln47_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3617 'zext' 'zext_ln47_54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 3618 [1/1] (0.00ns)   --->   "%p_addr_56 = getelementptr i64 %p, i64 0, i64 %zext_ln47_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3618 'getelementptr' 'p_addr_56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 3619 [1/1] (0.74ns)   --->   "%add_ln47_52 = add i12 %sub_ln43, i12 56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3619 'add' 'add_ln47_52' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3620 [1/1] (0.00ns)   --->   "%zext_ln47_55 = zext i12 %add_ln47_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3620 'zext' 'zext_ln47_55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 3621 [1/1] (0.00ns)   --->   "%p_addr_57 = getelementptr i64 %p, i64 0, i64 %zext_ln47_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3621 'getelementptr' 'p_addr_57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 3622 [1/1] (0.73ns)   --->   "%add_ln48_76 = add i11 %zext_ln48_65, i11 1380" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3622 'add' 'add_ln48_76' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3623 [1/1] (0.00ns)   --->   "%zext_ln48_92 = zext i11 %add_ln48_76" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3623 'zext' 'zext_ln48_92' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 3624 [1/1] (0.00ns)   --->   "%u_addr_68 = getelementptr i64 %u, i64 0, i64 %zext_ln48_92" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3624 'getelementptr' 'u_addr_68' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 3625 [11/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3625 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3626 [1/5] (2.89ns)   --->   "%sub_10 = dsub i64 %add1_10, i64 %mul3_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3626 'dsub' 'sub_10' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3627 [2/5] (2.89ns)   --->   "%sub_11 = dsub i64 %add1_11, i64 %mul3_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3627 'dsub' 'sub_11' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3628 [4/5] (2.89ns)   --->   "%sub_12 = dsub i64 %add1_12, i64 %mul3_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3628 'dsub' 'sub_12' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3629 [5/5] (2.89ns)   --->   "%sub_13 = dsub i64 %add1_13, i64 %mul3_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3629 'dsub' 'sub_13' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3630 [2/5] (2.89ns)   --->   "%add1_14 = dadd i64 %mul1_14, i64 %mul2_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3630 'dadd' 'add1_14' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3631 [3/5] (2.89ns)   --->   "%add1_15 = dadd i64 %mul1_15, i64 %mul2_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3631 'dadd' 'add1_15' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3632 [5/5] (2.89ns)   --->   "%add1_16 = dadd i64 %mul1_16, i64 %mul2_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3632 'dadd' 'add1_16' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3633 [1/5] (3.33ns)   --->   "%mul1_17 = dmul i64 %bitcast_ln48_18, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3633 'dmul' 'mul1_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3634 [1/5] (3.33ns)   --->   "%mul2_17 = dmul i64 %bitcast_ln48_110, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3634 'dmul' 'mul2_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3635 [2/5] (3.33ns)   --->   "%mul3_17 = dmul i64 %bitcast_ln48_111, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3635 'dmul' 'mul3_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3636 [2/5] (3.33ns)   --->   "%mul1_18 = dmul i64 %bitcast_ln48_19, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3636 'dmul' 'mul1_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3637 [3/5] (3.33ns)   --->   "%mul2_18 = dmul i64 %bitcast_ln48_113, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3637 'dmul' 'mul2_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3638 [3/5] (3.33ns)   --->   "%mul3_18 = dmul i64 %bitcast_ln48_114, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3638 'dmul' 'mul3_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3639 [4/5] (3.33ns)   --->   "%mul1_19 = dmul i64 %bitcast_ln48_20, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3639 'dmul' 'mul1_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3640 [4/5] (3.33ns)   --->   "%mul2_19 = dmul i64 %bitcast_ln48_116, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3640 'dmul' 'mul2_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3641 [1/1] (0.00ns)   --->   "%bitcast_ln48_117 = bitcast i64 %u_load_97" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3641 'bitcast' 'bitcast_ln48_117' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 3642 [5/5] (3.33ns)   --->   "%mul3_19 = dmul i64 %bitcast_ln48_117, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3642 'dmul' 'mul3_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3643 [1/1] (0.00ns)   --->   "%bitcast_ln48_21 = bitcast i64 %u_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3643 'bitcast' 'bitcast_ln48_21' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_34 : Operation 3644 [5/5] (3.33ns)   --->   "%mul1_20 = dmul i64 %bitcast_ln48_21, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3644 'dmul' 'mul1_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3645 [1/2] (1.64ns)   --->   "%u_load_98 = load i12 %u_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3645 'load' 'u_load_98' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_34 : Operation 3646 [1/2] (1.64ns)   --->   "%u_load_99 = load i12 %u_addr_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3646 'load' 'u_load_99' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_34 : Operation 3647 [2/2] (1.64ns)   --->   "%u_load_22 = load i12 %u_addr_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3647 'load' 'u_load_22' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_34 : Operation 3648 [2/2] (1.64ns)   --->   "%u_load_100 = load i12 %u_addr_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3648 'load' 'u_load_100' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_34 : Operation 3649 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281684609760065, i12 %p_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3649 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_34 : Operation 3650 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281687320085351, i12 %p_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3650 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 35 <SV = 34> <Delay = 3.33>
ST_35 : Operation 3651 [1/1] (0.74ns)   --->   "%add_ln47_53 = add i12 %sub_ln43, i12 57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3651 'add' 'add_ln47_53' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3652 [1/1] (0.00ns)   --->   "%zext_ln47_56 = zext i12 %add_ln47_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3652 'zext' 'zext_ln47_56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 3653 [1/1] (0.00ns)   --->   "%p_addr_58 = getelementptr i64 %p, i64 0, i64 %zext_ln47_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3653 'getelementptr' 'p_addr_58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 3654 [1/1] (0.74ns)   --->   "%add_ln47_54 = add i12 %sub_ln43, i12 58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3654 'add' 'add_ln47_54' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3655 [1/1] (0.00ns)   --->   "%zext_ln47_57 = zext i12 %add_ln47_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3655 'zext' 'zext_ln47_57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 3656 [1/1] (0.00ns)   --->   "%p_addr_59 = getelementptr i64 %p, i64 0, i64 %zext_ln47_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3656 'getelementptr' 'p_addr_59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 3657 [1/1] (0.73ns)   --->   "%add_ln48_77 = add i11 %zext_ln48_65, i11 1440" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3657 'add' 'add_ln48_77' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3658 [1/1] (0.00ns)   --->   "%zext_ln48_93 = zext i11 %add_ln48_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3658 'zext' 'zext_ln48_93' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 3659 [1/1] (0.00ns)   --->   "%u_addr_71 = getelementptr i64 %u, i64 0, i64 %zext_ln48_93" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3659 'getelementptr' 'u_addr_71' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 3660 [1/1] (0.73ns)   --->   "%add_ln48_131 = add i11 %zext_ln48_129, i11 1380" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3660 'add' 'add_ln48_131' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3661 [1/1] (0.00ns)   --->   "%zext_ln48_156 = zext i11 %add_ln48_131" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3661 'zext' 'zext_ln48_156' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 3662 [1/1] (0.00ns)   --->   "%u_addr_70 = getelementptr i64 %u, i64 0, i64 %zext_ln48_156" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3662 'getelementptr' 'u_addr_70' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 3663 [10/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3663 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3664 [1/5] (2.89ns)   --->   "%sub_11 = dsub i64 %add1_11, i64 %mul3_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3664 'dsub' 'sub_11' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3665 [3/5] (2.89ns)   --->   "%sub_12 = dsub i64 %add1_12, i64 %mul3_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3665 'dsub' 'sub_12' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3666 [4/5] (2.89ns)   --->   "%sub_13 = dsub i64 %add1_13, i64 %mul3_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3666 'dsub' 'sub_13' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3667 [1/5] (2.89ns)   --->   "%add1_14 = dadd i64 %mul1_14, i64 %mul2_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3667 'dadd' 'add1_14' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3668 [2/5] (2.89ns)   --->   "%add1_15 = dadd i64 %mul1_15, i64 %mul2_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3668 'dadd' 'add1_15' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3669 [4/5] (2.89ns)   --->   "%add1_16 = dadd i64 %mul1_16, i64 %mul2_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3669 'dadd' 'add1_16' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3670 [5/5] (2.89ns)   --->   "%add1_17 = dadd i64 %mul1_17, i64 %mul2_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3670 'dadd' 'add1_17' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3671 [1/5] (3.33ns)   --->   "%mul3_17 = dmul i64 %bitcast_ln48_111, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3671 'dmul' 'mul3_17' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3672 [1/5] (3.33ns)   --->   "%mul1_18 = dmul i64 %bitcast_ln48_19, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3672 'dmul' 'mul1_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3673 [2/5] (3.33ns)   --->   "%mul2_18 = dmul i64 %bitcast_ln48_113, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3673 'dmul' 'mul2_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3674 [2/5] (3.33ns)   --->   "%mul3_18 = dmul i64 %bitcast_ln48_114, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3674 'dmul' 'mul3_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3675 [3/5] (3.33ns)   --->   "%mul1_19 = dmul i64 %bitcast_ln48_20, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3675 'dmul' 'mul1_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3676 [3/5] (3.33ns)   --->   "%mul2_19 = dmul i64 %bitcast_ln48_116, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3676 'dmul' 'mul2_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3677 [4/5] (3.33ns)   --->   "%mul3_19 = dmul i64 %bitcast_ln48_117, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3677 'dmul' 'mul3_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3678 [4/5] (3.33ns)   --->   "%mul1_20 = dmul i64 %bitcast_ln48_21, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3678 'dmul' 'mul1_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3679 [1/1] (0.00ns)   --->   "%bitcast_ln48_119 = bitcast i64 %u_load_98" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3679 'bitcast' 'bitcast_ln48_119' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 3680 [5/5] (3.33ns)   --->   "%mul2_20 = dmul i64 %bitcast_ln48_119, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3680 'dmul' 'mul2_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3681 [1/1] (0.00ns)   --->   "%bitcast_ln48_120 = bitcast i64 %u_load_99" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3681 'bitcast' 'bitcast_ln48_120' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_35 : Operation 3682 [5/5] (3.33ns)   --->   "%mul3_20 = dmul i64 %bitcast_ln48_120, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3682 'dmul' 'mul3_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3683 [1/2] (1.64ns)   --->   "%u_load_22 = load i12 %u_addr_68" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3683 'load' 'u_load_22' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_35 : Operation 3684 [1/2] (1.64ns)   --->   "%u_load_100 = load i12 %u_addr_66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3684 'load' 'u_load_100' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_35 : Operation 3685 [2/2] (1.64ns)   --->   "%u_load_101 = load i12 %u_addr_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3685 'load' 'u_load_101' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_35 : Operation 3686 [2/2] (1.64ns)   --->   "%u_load_23 = load i12 %u_addr_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3686 'load' 'u_load_23' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_35 : Operation 3687 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281689515443168, i12 %p_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3687 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_35 : Operation 3688 [1/1] (1.64ns)   --->   "%store_ln47 = store i64 4606281691293679285, i12 %p_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47]   --->   Operation 3688 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 36 <SV = 35> <Delay = 3.33>
ST_36 : Operation 3689 [1/1] (0.73ns)   --->   "%add_ln48_22 = add i11 %zext_ln48_1, i11 1440" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3689 'add' 'add_ln48_22' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3690 [1/1] (0.00ns)   --->   "%zext_ln48_29 = zext i11 %add_ln48_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3690 'zext' 'zext_ln48_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 3691 [1/1] (0.00ns)   --->   "%u_addr_69 = getelementptr i64 %u, i64 0, i64 %zext_ln48_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3691 'getelementptr' 'u_addr_69' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 3692 [1/1] (0.73ns)   --->   "%add_ln48_132 = add i11 %zext_ln48_129, i11 1440" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3692 'add' 'add_ln48_132' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3693 [1/1] (0.00ns)   --->   "%zext_ln48_157 = zext i11 %add_ln48_132" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3693 'zext' 'zext_ln48_157' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 3694 [1/1] (0.00ns)   --->   "%u_addr_73 = getelementptr i64 %u, i64 0, i64 %zext_ln48_157" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3694 'getelementptr' 'u_addr_73' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 3695 [9/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3695 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3696 [2/5] (2.89ns)   --->   "%sub_12 = dsub i64 %add1_12, i64 %mul3_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3696 'dsub' 'sub_12' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3697 [3/5] (2.89ns)   --->   "%sub_13 = dsub i64 %add1_13, i64 %mul3_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3697 'dsub' 'sub_13' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3698 [5/5] (2.89ns)   --->   "%sub_14 = dsub i64 %add1_14, i64 %mul3_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3698 'dsub' 'sub_14' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3699 [1/5] (2.89ns)   --->   "%add1_15 = dadd i64 %mul1_15, i64 %mul2_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3699 'dadd' 'add1_15' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3700 [3/5] (2.89ns)   --->   "%add1_16 = dadd i64 %mul1_16, i64 %mul2_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3700 'dadd' 'add1_16' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3701 [4/5] (2.89ns)   --->   "%add1_17 = dadd i64 %mul1_17, i64 %mul2_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3701 'dadd' 'add1_17' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3702 [1/5] (3.33ns)   --->   "%mul2_18 = dmul i64 %bitcast_ln48_113, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3702 'dmul' 'mul2_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3703 [1/5] (3.33ns)   --->   "%mul3_18 = dmul i64 %bitcast_ln48_114, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3703 'dmul' 'mul3_18' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3704 [2/5] (3.33ns)   --->   "%mul1_19 = dmul i64 %bitcast_ln48_20, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3704 'dmul' 'mul1_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3705 [2/5] (3.33ns)   --->   "%mul2_19 = dmul i64 %bitcast_ln48_116, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3705 'dmul' 'mul2_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3706 [3/5] (3.33ns)   --->   "%mul3_19 = dmul i64 %bitcast_ln48_117, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3706 'dmul' 'mul3_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3707 [3/5] (3.33ns)   --->   "%mul1_20 = dmul i64 %bitcast_ln48_21, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3707 'dmul' 'mul1_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3708 [4/5] (3.33ns)   --->   "%mul2_20 = dmul i64 %bitcast_ln48_119, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3708 'dmul' 'mul2_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3709 [4/5] (3.33ns)   --->   "%mul3_20 = dmul i64 %bitcast_ln48_120, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3709 'dmul' 'mul3_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3710 [1/1] (0.00ns)   --->   "%bitcast_ln48_22 = bitcast i64 %u_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3710 'bitcast' 'bitcast_ln48_22' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 3711 [5/5] (3.33ns)   --->   "%mul1_21 = dmul i64 %bitcast_ln48_22, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3711 'dmul' 'mul1_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3712 [1/1] (0.00ns)   --->   "%bitcast_ln48_122 = bitcast i64 %u_load_100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3712 'bitcast' 'bitcast_ln48_122' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_36 : Operation 3713 [5/5] (3.33ns)   --->   "%mul2_21 = dmul i64 %bitcast_ln48_122, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3713 'dmul' 'mul2_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3714 [1/2] (1.64ns)   --->   "%u_load_101 = load i12 %u_addr_70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3714 'load' 'u_load_101' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_36 : Operation 3715 [1/2] (1.64ns)   --->   "%u_load_23 = load i12 %u_addr_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3715 'load' 'u_load_23' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_36 : Operation 3716 [2/2] (1.64ns)   --->   "%u_load_102 = load i12 %u_addr_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3716 'load' 'u_load_102' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_36 : Operation 3717 [2/2] (1.64ns)   --->   "%u_load_103 = load i12 %u_addr_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3717 'load' 'u_load_103' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 37 <SV = 36> <Delay = 3.33>
ST_37 : Operation 3718 [1/1] (0.73ns)   --->   "%add_ln48_23 = add i11 %zext_ln48_1, i11 1500" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3718 'add' 'add_ln48_23' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3719 [1/1] (0.00ns)   --->   "%zext_ln48_30 = zext i11 %add_ln48_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3719 'zext' 'zext_ln48_30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 3720 [1/1] (0.00ns)   --->   "%u_addr_72 = getelementptr i64 %u, i64 0, i64 %zext_ln48_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3720 'getelementptr' 'u_addr_72' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 3721 [1/1] (0.73ns)   --->   "%add_ln48_78 = add i11 %zext_ln48_65, i11 1500" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3721 'add' 'add_ln48_78' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3722 [1/1] (0.00ns)   --->   "%zext_ln48_94 = zext i11 %add_ln48_78" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3722 'zext' 'zext_ln48_94' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 3723 [1/1] (0.00ns)   --->   "%u_addr_74 = getelementptr i64 %u, i64 0, i64 %zext_ln48_94" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3723 'getelementptr' 'u_addr_74' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 3724 [8/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3724 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3725 [1/5] (2.89ns)   --->   "%sub_12 = dsub i64 %add1_12, i64 %mul3_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3725 'dsub' 'sub_12' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3726 [2/5] (2.89ns)   --->   "%sub_13 = dsub i64 %add1_13, i64 %mul3_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3726 'dsub' 'sub_13' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3727 [4/5] (2.89ns)   --->   "%sub_14 = dsub i64 %add1_14, i64 %mul3_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3727 'dsub' 'sub_14' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3728 [5/5] (2.89ns)   --->   "%sub_15 = dsub i64 %add1_15, i64 %mul3_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3728 'dsub' 'sub_15' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3729 [2/5] (2.89ns)   --->   "%add1_16 = dadd i64 %mul1_16, i64 %mul2_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3729 'dadd' 'add1_16' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3730 [3/5] (2.89ns)   --->   "%add1_17 = dadd i64 %mul1_17, i64 %mul2_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3730 'dadd' 'add1_17' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3731 [5/5] (2.89ns)   --->   "%add1_18 = dadd i64 %mul1_18, i64 %mul2_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3731 'dadd' 'add1_18' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3732 [1/5] (3.33ns)   --->   "%mul1_19 = dmul i64 %bitcast_ln48_20, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3732 'dmul' 'mul1_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3733 [1/5] (3.33ns)   --->   "%mul2_19 = dmul i64 %bitcast_ln48_116, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3733 'dmul' 'mul2_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3734 [2/5] (3.33ns)   --->   "%mul3_19 = dmul i64 %bitcast_ln48_117, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3734 'dmul' 'mul3_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3735 [2/5] (3.33ns)   --->   "%mul1_20 = dmul i64 %bitcast_ln48_21, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3735 'dmul' 'mul1_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3736 [3/5] (3.33ns)   --->   "%mul2_20 = dmul i64 %bitcast_ln48_119, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3736 'dmul' 'mul2_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3737 [3/5] (3.33ns)   --->   "%mul3_20 = dmul i64 %bitcast_ln48_120, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3737 'dmul' 'mul3_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3738 [4/5] (3.33ns)   --->   "%mul1_21 = dmul i64 %bitcast_ln48_22, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3738 'dmul' 'mul1_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3739 [4/5] (3.33ns)   --->   "%mul2_21 = dmul i64 %bitcast_ln48_122, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3739 'dmul' 'mul2_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3740 [1/1] (0.00ns)   --->   "%bitcast_ln48_123 = bitcast i64 %u_load_101" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3740 'bitcast' 'bitcast_ln48_123' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 3741 [5/5] (3.33ns)   --->   "%mul3_21 = dmul i64 %bitcast_ln48_123, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3741 'dmul' 'mul3_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3742 [1/1] (0.00ns)   --->   "%bitcast_ln48_23 = bitcast i64 %u_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3742 'bitcast' 'bitcast_ln48_23' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_37 : Operation 3743 [5/5] (3.33ns)   --->   "%mul1_22 = dmul i64 %bitcast_ln48_23, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3743 'dmul' 'mul1_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3744 [1/2] (1.64ns)   --->   "%u_load_102 = load i12 %u_addr_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3744 'load' 'u_load_102' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_37 : Operation 3745 [1/2] (1.64ns)   --->   "%u_load_103 = load i12 %u_addr_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3745 'load' 'u_load_103' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_37 : Operation 3746 [2/2] (1.64ns)   --->   "%u_load_24 = load i12 %u_addr_74" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3746 'load' 'u_load_24' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_37 : Operation 3747 [2/2] (1.64ns)   --->   "%u_load_104 = load i12 %u_addr_72" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3747 'load' 'u_load_104' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 38 <SV = 37> <Delay = 3.33>
ST_38 : Operation 3748 [1/1] (0.72ns)   --->   "%add_ln48_79 = add i10 %zext_ln48_68, i10 536" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3748 'add' 'add_ln48_79' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3749 [1/1] (0.00ns)   --->   "%sext_ln48_25 = sext i10 %add_ln48_79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3749 'sext' 'sext_ln48_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 3750 [1/1] (0.00ns)   --->   "%zext_ln48_95 = zext i11 %sext_ln48_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3750 'zext' 'zext_ln48_95' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 3751 [1/1] (0.00ns)   --->   "%u_addr_77 = getelementptr i64 %u, i64 0, i64 %zext_ln48_95" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3751 'getelementptr' 'u_addr_77' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 3752 [1/1] (0.73ns)   --->   "%add_ln48_133 = add i11 %zext_ln48_129, i11 1500" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3752 'add' 'add_ln48_133' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3753 [1/1] (0.00ns)   --->   "%zext_ln48_158 = zext i11 %add_ln48_133" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3753 'zext' 'zext_ln48_158' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 3754 [1/1] (0.00ns)   --->   "%u_addr_76 = getelementptr i64 %u, i64 0, i64 %zext_ln48_158" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3754 'getelementptr' 'u_addr_76' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 3755 [7/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3755 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3756 [1/5] (2.89ns)   --->   "%sub_13 = dsub i64 %add1_13, i64 %mul3_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3756 'dsub' 'sub_13' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3757 [3/5] (2.89ns)   --->   "%sub_14 = dsub i64 %add1_14, i64 %mul3_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3757 'dsub' 'sub_14' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3758 [4/5] (2.89ns)   --->   "%sub_15 = dsub i64 %add1_15, i64 %mul3_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3758 'dsub' 'sub_15' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3759 [1/5] (2.89ns)   --->   "%add1_16 = dadd i64 %mul1_16, i64 %mul2_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3759 'dadd' 'add1_16' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3760 [2/5] (2.89ns)   --->   "%add1_17 = dadd i64 %mul1_17, i64 %mul2_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3760 'dadd' 'add1_17' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3761 [4/5] (2.89ns)   --->   "%add1_18 = dadd i64 %mul1_18, i64 %mul2_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3761 'dadd' 'add1_18' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3762 [5/5] (2.89ns)   --->   "%add1_19 = dadd i64 %mul1_19, i64 %mul2_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3762 'dadd' 'add1_19' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3763 [1/5] (3.33ns)   --->   "%mul3_19 = dmul i64 %bitcast_ln48_117, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3763 'dmul' 'mul3_19' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3764 [1/5] (3.33ns)   --->   "%mul1_20 = dmul i64 %bitcast_ln48_21, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3764 'dmul' 'mul1_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3765 [2/5] (3.33ns)   --->   "%mul2_20 = dmul i64 %bitcast_ln48_119, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3765 'dmul' 'mul2_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3766 [2/5] (3.33ns)   --->   "%mul3_20 = dmul i64 %bitcast_ln48_120, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3766 'dmul' 'mul3_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3767 [3/5] (3.33ns)   --->   "%mul1_21 = dmul i64 %bitcast_ln48_22, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3767 'dmul' 'mul1_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3768 [3/5] (3.33ns)   --->   "%mul2_21 = dmul i64 %bitcast_ln48_122, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3768 'dmul' 'mul2_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3769 [4/5] (3.33ns)   --->   "%mul3_21 = dmul i64 %bitcast_ln48_123, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3769 'dmul' 'mul3_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3770 [4/5] (3.33ns)   --->   "%mul1_22 = dmul i64 %bitcast_ln48_23, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3770 'dmul' 'mul1_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3771 [1/1] (0.00ns)   --->   "%bitcast_ln48_125 = bitcast i64 %u_load_102" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3771 'bitcast' 'bitcast_ln48_125' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 3772 [5/5] (3.33ns)   --->   "%mul2_22 = dmul i64 %bitcast_ln48_125, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3772 'dmul' 'mul2_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3773 [1/1] (0.00ns)   --->   "%bitcast_ln48_126 = bitcast i64 %u_load_103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3773 'bitcast' 'bitcast_ln48_126' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_38 : Operation 3774 [5/5] (3.33ns)   --->   "%mul3_22 = dmul i64 %bitcast_ln48_126, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3774 'dmul' 'mul3_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3775 [1/2] (1.64ns)   --->   "%u_load_24 = load i12 %u_addr_74" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3775 'load' 'u_load_24' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_38 : Operation 3776 [1/2] (1.64ns)   --->   "%u_load_104 = load i12 %u_addr_72" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3776 'load' 'u_load_104' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_38 : Operation 3777 [2/2] (1.64ns)   --->   "%u_load_105 = load i12 %u_addr_76" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3777 'load' 'u_load_105' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_38 : Operation 3778 [2/2] (1.64ns)   --->   "%u_load_106 = load i12 %u_addr_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3778 'load' 'u_load_106' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 39 <SV = 38> <Delay = 3.33>
ST_39 : Operation 3779 [1/1] (0.72ns)   --->   "%add_ln48_24 = add i10 %zext_ln48_4, i10 536" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3779 'add' 'add_ln48_24' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3780 [1/1] (0.00ns)   --->   "%sext_ln48_5 = sext i10 %add_ln48_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3780 'sext' 'sext_ln48_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 3781 [1/1] (0.00ns)   --->   "%zext_ln48_31 = zext i11 %sext_ln48_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3781 'zext' 'zext_ln48_31' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 3782 [1/1] (0.00ns)   --->   "%u_addr_75 = getelementptr i64 %u, i64 0, i64 %zext_ln48_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3782 'getelementptr' 'u_addr_75' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 3783 [1/1] (0.72ns)   --->   "%add_ln48_134 = add i10 %zext_ln48_132, i10 536" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3783 'add' 'add_ln48_134' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3784 [1/1] (0.00ns)   --->   "%sext_ln48_45 = sext i10 %add_ln48_134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3784 'sext' 'sext_ln48_45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 3785 [1/1] (0.00ns)   --->   "%zext_ln48_159 = zext i11 %sext_ln48_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3785 'zext' 'zext_ln48_159' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 3786 [1/1] (0.00ns)   --->   "%u_addr_79 = getelementptr i64 %u, i64 0, i64 %zext_ln48_159" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3786 'getelementptr' 'u_addr_79' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 3787 [6/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3787 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3788 [2/5] (2.89ns)   --->   "%sub_14 = dsub i64 %add1_14, i64 %mul3_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3788 'dsub' 'sub_14' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3789 [3/5] (2.89ns)   --->   "%sub_15 = dsub i64 %add1_15, i64 %mul3_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3789 'dsub' 'sub_15' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3790 [5/5] (2.89ns)   --->   "%sub_16 = dsub i64 %add1_16, i64 %mul3_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3790 'dsub' 'sub_16' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3791 [1/5] (2.89ns)   --->   "%add1_17 = dadd i64 %mul1_17, i64 %mul2_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3791 'dadd' 'add1_17' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3792 [3/5] (2.89ns)   --->   "%add1_18 = dadd i64 %mul1_18, i64 %mul2_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3792 'dadd' 'add1_18' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3793 [4/5] (2.89ns)   --->   "%add1_19 = dadd i64 %mul1_19, i64 %mul2_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3793 'dadd' 'add1_19' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3794 [1/5] (3.33ns)   --->   "%mul2_20 = dmul i64 %bitcast_ln48_119, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3794 'dmul' 'mul2_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3795 [1/5] (3.33ns)   --->   "%mul3_20 = dmul i64 %bitcast_ln48_120, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3795 'dmul' 'mul3_20' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3796 [2/5] (3.33ns)   --->   "%mul1_21 = dmul i64 %bitcast_ln48_22, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3796 'dmul' 'mul1_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3797 [2/5] (3.33ns)   --->   "%mul2_21 = dmul i64 %bitcast_ln48_122, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3797 'dmul' 'mul2_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3798 [3/5] (3.33ns)   --->   "%mul3_21 = dmul i64 %bitcast_ln48_123, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3798 'dmul' 'mul3_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3799 [3/5] (3.33ns)   --->   "%mul1_22 = dmul i64 %bitcast_ln48_23, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3799 'dmul' 'mul1_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3800 [4/5] (3.33ns)   --->   "%mul2_22 = dmul i64 %bitcast_ln48_125, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3800 'dmul' 'mul2_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3801 [4/5] (3.33ns)   --->   "%mul3_22 = dmul i64 %bitcast_ln48_126, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3801 'dmul' 'mul3_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3802 [1/1] (0.00ns)   --->   "%bitcast_ln48_24 = bitcast i64 %u_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3802 'bitcast' 'bitcast_ln48_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 3803 [5/5] (3.33ns)   --->   "%mul1_23 = dmul i64 %bitcast_ln48_24, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3803 'dmul' 'mul1_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3804 [1/1] (0.00ns)   --->   "%bitcast_ln48_128 = bitcast i64 %u_load_104" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3804 'bitcast' 'bitcast_ln48_128' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_39 : Operation 3805 [5/5] (3.33ns)   --->   "%mul2_23 = dmul i64 %bitcast_ln48_128, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3805 'dmul' 'mul2_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3806 [1/2] (1.64ns)   --->   "%u_load_105 = load i12 %u_addr_76" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3806 'load' 'u_load_105' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_39 : Operation 3807 [1/2] (1.64ns)   --->   "%u_load_106 = load i12 %u_addr_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3807 'load' 'u_load_106' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_39 : Operation 3808 [2/2] (1.64ns)   --->   "%u_load_107 = load i12 %u_addr_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3808 'load' 'u_load_107' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_39 : Operation 3809 [2/2] (1.64ns)   --->   "%u_load_108 = load i12 %u_addr_79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3809 'load' 'u_load_108' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 40 <SV = 39> <Delay = 3.33>
ST_40 : Operation 3810 [1/1] (0.72ns)   --->   "%add_ln48_25 = add i10 %zext_ln48_4, i10 596" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3810 'add' 'add_ln48_25' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3811 [1/1] (0.00ns)   --->   "%sext_ln48_6 = sext i10 %add_ln48_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3811 'sext' 'sext_ln48_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 3812 [1/1] (0.00ns)   --->   "%zext_ln48_32 = zext i11 %sext_ln48_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3812 'zext' 'zext_ln48_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 3813 [1/1] (0.00ns)   --->   "%u_addr_78 = getelementptr i64 %u, i64 0, i64 %zext_ln48_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3813 'getelementptr' 'u_addr_78' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 3814 [1/1] (0.72ns)   --->   "%add_ln48_80 = add i10 %zext_ln48_68, i10 596" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3814 'add' 'add_ln48_80' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3815 [1/1] (0.00ns)   --->   "%sext_ln48_26 = sext i10 %add_ln48_80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3815 'sext' 'sext_ln48_26' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 3816 [1/1] (0.00ns)   --->   "%zext_ln48_96 = zext i11 %sext_ln48_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3816 'zext' 'zext_ln48_96' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 3817 [1/1] (0.00ns)   --->   "%u_addr_80 = getelementptr i64 %u, i64 0, i64 %zext_ln48_96" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3817 'getelementptr' 'u_addr_80' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 3818 [5/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3818 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3819 [1/5] (2.89ns)   --->   "%sub_14 = dsub i64 %add1_14, i64 %mul3_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3819 'dsub' 'sub_14' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3820 [2/5] (2.89ns)   --->   "%sub_15 = dsub i64 %add1_15, i64 %mul3_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3820 'dsub' 'sub_15' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3821 [4/5] (2.89ns)   --->   "%sub_16 = dsub i64 %add1_16, i64 %mul3_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3821 'dsub' 'sub_16' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3822 [5/5] (2.89ns)   --->   "%sub_17 = dsub i64 %add1_17, i64 %mul3_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3822 'dsub' 'sub_17' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3823 [2/5] (2.89ns)   --->   "%add1_18 = dadd i64 %mul1_18, i64 %mul2_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3823 'dadd' 'add1_18' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3824 [3/5] (2.89ns)   --->   "%add1_19 = dadd i64 %mul1_19, i64 %mul2_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3824 'dadd' 'add1_19' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3825 [5/5] (2.89ns)   --->   "%add1_20 = dadd i64 %mul1_20, i64 %mul2_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3825 'dadd' 'add1_20' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3826 [1/5] (3.33ns)   --->   "%mul1_21 = dmul i64 %bitcast_ln48_22, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3826 'dmul' 'mul1_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3827 [1/5] (3.33ns)   --->   "%mul2_21 = dmul i64 %bitcast_ln48_122, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3827 'dmul' 'mul2_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3828 [2/5] (3.33ns)   --->   "%mul3_21 = dmul i64 %bitcast_ln48_123, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3828 'dmul' 'mul3_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3829 [2/5] (3.33ns)   --->   "%mul1_22 = dmul i64 %bitcast_ln48_23, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3829 'dmul' 'mul1_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3830 [3/5] (3.33ns)   --->   "%mul2_22 = dmul i64 %bitcast_ln48_125, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3830 'dmul' 'mul2_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3831 [3/5] (3.33ns)   --->   "%mul3_22 = dmul i64 %bitcast_ln48_126, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3831 'dmul' 'mul3_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3832 [4/5] (3.33ns)   --->   "%mul1_23 = dmul i64 %bitcast_ln48_24, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3832 'dmul' 'mul1_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3833 [4/5] (3.33ns)   --->   "%mul2_23 = dmul i64 %bitcast_ln48_128, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3833 'dmul' 'mul2_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3834 [1/1] (0.00ns)   --->   "%bitcast_ln48_129 = bitcast i64 %u_load_105" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3834 'bitcast' 'bitcast_ln48_129' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 3835 [5/5] (3.33ns)   --->   "%mul3_23 = dmul i64 %bitcast_ln48_129, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3835 'dmul' 'mul3_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3836 [1/1] (0.00ns)   --->   "%bitcast_ln48_25 = bitcast i64 %u_load_106" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3836 'bitcast' 'bitcast_ln48_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_40 : Operation 3837 [5/5] (3.33ns)   --->   "%mul1_24 = dmul i64 %bitcast_ln48_25, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3837 'dmul' 'mul1_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3838 [1/2] (1.64ns)   --->   "%u_load_107 = load i12 %u_addr_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3838 'load' 'u_load_107' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_40 : Operation 3839 [1/2] (1.64ns)   --->   "%u_load_108 = load i12 %u_addr_79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3839 'load' 'u_load_108' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_40 : Operation 3840 [2/2] (1.64ns)   --->   "%u_load_26 = load i12 %u_addr_80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3840 'load' 'u_load_26' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_40 : Operation 3841 [2/2] (1.64ns)   --->   "%u_load_109 = load i12 %u_addr_78" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3841 'load' 'u_load_109' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 41 <SV = 40> <Delay = 3.33>
ST_41 : Operation 3842 [1/1] (0.72ns)   --->   "%add_ln48_81 = add i10 %zext_ln48_68, i10 656" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3842 'add' 'add_ln48_81' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3843 [1/1] (0.00ns)   --->   "%sext_ln48_27 = sext i10 %add_ln48_81" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3843 'sext' 'sext_ln48_27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3844 [1/1] (0.00ns)   --->   "%zext_ln48_97 = zext i11 %sext_ln48_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3844 'zext' 'zext_ln48_97' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3845 [1/1] (0.00ns)   --->   "%u_addr_83 = getelementptr i64 %u, i64 0, i64 %zext_ln48_97" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3845 'getelementptr' 'u_addr_83' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3846 [1/1] (0.72ns)   --->   "%add_ln48_135 = add i10 %zext_ln48_132, i10 596" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3846 'add' 'add_ln48_135' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3847 [1/1] (0.00ns)   --->   "%sext_ln48_46 = sext i10 %add_ln48_135" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3847 'sext' 'sext_ln48_46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3848 [1/1] (0.00ns)   --->   "%zext_ln48_160 = zext i11 %sext_ln48_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3848 'zext' 'zext_ln48_160' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3849 [1/1] (0.00ns)   --->   "%u_addr_82 = getelementptr i64 %u, i64 0, i64 %zext_ln48_160" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3849 'getelementptr' 'u_addr_82' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3850 [4/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3850 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3851 [1/5] (2.89ns)   --->   "%sub_15 = dsub i64 %add1_15, i64 %mul3_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3851 'dsub' 'sub_15' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3852 [3/5] (2.89ns)   --->   "%sub_16 = dsub i64 %add1_16, i64 %mul3_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3852 'dsub' 'sub_16' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3853 [4/5] (2.89ns)   --->   "%sub_17 = dsub i64 %add1_17, i64 %mul3_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3853 'dsub' 'sub_17' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3854 [1/5] (2.89ns)   --->   "%add1_18 = dadd i64 %mul1_18, i64 %mul2_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3854 'dadd' 'add1_18' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3855 [2/5] (2.89ns)   --->   "%add1_19 = dadd i64 %mul1_19, i64 %mul2_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3855 'dadd' 'add1_19' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3856 [4/5] (2.89ns)   --->   "%add1_20 = dadd i64 %mul1_20, i64 %mul2_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3856 'dadd' 'add1_20' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3857 [5/5] (2.89ns)   --->   "%add1_21 = dadd i64 %mul1_21, i64 %mul2_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3857 'dadd' 'add1_21' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3858 [1/5] (3.33ns)   --->   "%mul3_21 = dmul i64 %bitcast_ln48_123, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3858 'dmul' 'mul3_21' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3859 [1/5] (3.33ns)   --->   "%mul1_22 = dmul i64 %bitcast_ln48_23, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3859 'dmul' 'mul1_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3860 [2/5] (3.33ns)   --->   "%mul2_22 = dmul i64 %bitcast_ln48_125, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3860 'dmul' 'mul2_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3861 [2/5] (3.33ns)   --->   "%mul3_22 = dmul i64 %bitcast_ln48_126, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3861 'dmul' 'mul3_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3862 [3/5] (3.33ns)   --->   "%mul1_23 = dmul i64 %bitcast_ln48_24, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3862 'dmul' 'mul1_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3863 [3/5] (3.33ns)   --->   "%mul2_23 = dmul i64 %bitcast_ln48_128, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3863 'dmul' 'mul2_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3864 [4/5] (3.33ns)   --->   "%mul3_23 = dmul i64 %bitcast_ln48_129, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3864 'dmul' 'mul3_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3865 [4/5] (3.33ns)   --->   "%mul1_24 = dmul i64 %bitcast_ln48_25, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3865 'dmul' 'mul1_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3866 [1/1] (0.00ns)   --->   "%bitcast_ln48_131 = bitcast i64 %u_load_107" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3866 'bitcast' 'bitcast_ln48_131' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3867 [5/5] (3.33ns)   --->   "%mul2_24 = dmul i64 %bitcast_ln48_131, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3867 'dmul' 'mul2_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3868 [1/1] (0.00ns)   --->   "%bitcast_ln48_132 = bitcast i64 %u_load_108" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3868 'bitcast' 'bitcast_ln48_132' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_41 : Operation 3869 [5/5] (3.33ns)   --->   "%mul3_24 = dmul i64 %bitcast_ln48_132, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3869 'dmul' 'mul3_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3870 [1/2] (1.64ns)   --->   "%u_load_26 = load i12 %u_addr_80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3870 'load' 'u_load_26' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_41 : Operation 3871 [1/2] (1.64ns)   --->   "%u_load_109 = load i12 %u_addr_78" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3871 'load' 'u_load_109' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_41 : Operation 3872 [2/2] (1.64ns)   --->   "%u_load_110 = load i12 %u_addr_82" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3872 'load' 'u_load_110' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_41 : Operation 3873 [2/2] (1.64ns)   --->   "%u_load_27 = load i12 %u_addr_83" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3873 'load' 'u_load_27' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 42 <SV = 41> <Delay = 3.33>
ST_42 : Operation 3874 [1/1] (0.72ns)   --->   "%add_ln48_26 = add i10 %zext_ln48_4, i10 656" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3874 'add' 'add_ln48_26' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3875 [1/1] (0.00ns)   --->   "%sext_ln48_7 = sext i10 %add_ln48_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3875 'sext' 'sext_ln48_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3876 [1/1] (0.00ns)   --->   "%zext_ln48_33 = zext i11 %sext_ln48_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3876 'zext' 'zext_ln48_33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3877 [1/1] (0.00ns)   --->   "%u_addr_81 = getelementptr i64 %u, i64 0, i64 %zext_ln48_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3877 'getelementptr' 'u_addr_81' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3878 [1/1] (0.72ns)   --->   "%add_ln48_136 = add i10 %zext_ln48_132, i10 656" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3878 'add' 'add_ln48_136' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3879 [1/1] (0.00ns)   --->   "%sext_ln48_47 = sext i10 %add_ln48_136" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3879 'sext' 'sext_ln48_47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3880 [1/1] (0.00ns)   --->   "%zext_ln48_161 = zext i11 %sext_ln48_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3880 'zext' 'zext_ln48_161' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3881 [1/1] (0.00ns)   --->   "%u_addr_85 = getelementptr i64 %u, i64 0, i64 %zext_ln48_161" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3881 'getelementptr' 'u_addr_85' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3882 [3/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3882 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3883 [2/5] (2.89ns)   --->   "%sub_16 = dsub i64 %add1_16, i64 %mul3_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3883 'dsub' 'sub_16' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3884 [3/5] (2.89ns)   --->   "%sub_17 = dsub i64 %add1_17, i64 %mul3_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3884 'dsub' 'sub_17' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3885 [5/5] (2.89ns)   --->   "%sub_18 = dsub i64 %add1_18, i64 %mul3_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3885 'dsub' 'sub_18' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3886 [1/5] (2.89ns)   --->   "%add1_19 = dadd i64 %mul1_19, i64 %mul2_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3886 'dadd' 'add1_19' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3887 [3/5] (2.89ns)   --->   "%add1_20 = dadd i64 %mul1_20, i64 %mul2_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3887 'dadd' 'add1_20' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3888 [4/5] (2.89ns)   --->   "%add1_21 = dadd i64 %mul1_21, i64 %mul2_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3888 'dadd' 'add1_21' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3889 [1/5] (3.33ns)   --->   "%mul2_22 = dmul i64 %bitcast_ln48_125, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3889 'dmul' 'mul2_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3890 [1/5] (3.33ns)   --->   "%mul3_22 = dmul i64 %bitcast_ln48_126, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3890 'dmul' 'mul3_22' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3891 [2/5] (3.33ns)   --->   "%mul1_23 = dmul i64 %bitcast_ln48_24, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3891 'dmul' 'mul1_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3892 [2/5] (3.33ns)   --->   "%mul2_23 = dmul i64 %bitcast_ln48_128, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3892 'dmul' 'mul2_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3893 [3/5] (3.33ns)   --->   "%mul3_23 = dmul i64 %bitcast_ln48_129, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3893 'dmul' 'mul3_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3894 [3/5] (3.33ns)   --->   "%mul1_24 = dmul i64 %bitcast_ln48_25, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3894 'dmul' 'mul1_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3895 [4/5] (3.33ns)   --->   "%mul2_24 = dmul i64 %bitcast_ln48_131, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3895 'dmul' 'mul2_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3896 [4/5] (3.33ns)   --->   "%mul3_24 = dmul i64 %bitcast_ln48_132, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3896 'dmul' 'mul3_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3897 [1/1] (0.00ns)   --->   "%bitcast_ln48_134 = bitcast i64 %u_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3897 'bitcast' 'bitcast_ln48_134' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3898 [5/5] (3.33ns)   --->   "%mul1_25 = dmul i64 %bitcast_ln48_134, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3898 'dmul' 'mul1_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3899 [1/1] (0.00ns)   --->   "%bitcast_ln48_135 = bitcast i64 %u_load_109" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3899 'bitcast' 'bitcast_ln48_135' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_42 : Operation 3900 [5/5] (3.33ns)   --->   "%mul2_25 = dmul i64 %bitcast_ln48_135, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3900 'dmul' 'mul2_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3901 [1/2] (1.64ns)   --->   "%u_load_110 = load i12 %u_addr_82" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3901 'load' 'u_load_110' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_42 : Operation 3902 [1/2] (1.64ns)   --->   "%u_load_27 = load i12 %u_addr_83" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3902 'load' 'u_load_27' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_42 : Operation 3903 [2/2] (1.64ns)   --->   "%u_load_111 = load i12 %u_addr_81" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3903 'load' 'u_load_111' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_42 : Operation 3904 [2/2] (1.64ns)   --->   "%u_load_112 = load i12 %u_addr_85" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3904 'load' 'u_load_112' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 43 <SV = 42> <Delay = 3.33>
ST_43 : Operation 3905 [1/1] (0.72ns)   --->   "%add_ln48_27 = add i10 %zext_ln48_4, i10 716" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3905 'add' 'add_ln48_27' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3906 [1/1] (0.00ns)   --->   "%sext_ln48_8 = sext i10 %add_ln48_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3906 'sext' 'sext_ln48_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3907 [1/1] (0.00ns)   --->   "%zext_ln48_34 = zext i11 %sext_ln48_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3907 'zext' 'zext_ln48_34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3908 [1/1] (0.00ns)   --->   "%u_addr_84 = getelementptr i64 %u, i64 0, i64 %zext_ln48_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3908 'getelementptr' 'u_addr_84' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3909 [1/1] (0.72ns)   --->   "%add_ln48_82 = add i10 %zext_ln48_68, i10 716" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3909 'add' 'add_ln48_82' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3910 [1/1] (0.00ns)   --->   "%sext_ln48_28 = sext i10 %add_ln48_82" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3910 'sext' 'sext_ln48_28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3911 [1/1] (0.00ns)   --->   "%zext_ln48_98 = zext i11 %sext_ln48_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3911 'zext' 'zext_ln48_98' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3912 [1/1] (0.00ns)   --->   "%u_addr_86 = getelementptr i64 %u, i64 0, i64 %zext_ln48_98" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3912 'getelementptr' 'u_addr_86' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3913 [2/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3913 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3914 [1/5] (2.89ns)   --->   "%sub_16 = dsub i64 %add1_16, i64 %mul3_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3914 'dsub' 'sub_16' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3915 [2/5] (2.89ns)   --->   "%sub_17 = dsub i64 %add1_17, i64 %mul3_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3915 'dsub' 'sub_17' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3916 [4/5] (2.89ns)   --->   "%sub_18 = dsub i64 %add1_18, i64 %mul3_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3916 'dsub' 'sub_18' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3917 [5/5] (2.89ns)   --->   "%sub_19 = dsub i64 %add1_19, i64 %mul3_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3917 'dsub' 'sub_19' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3918 [2/5] (2.89ns)   --->   "%add1_20 = dadd i64 %mul1_20, i64 %mul2_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3918 'dadd' 'add1_20' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3919 [3/5] (2.89ns)   --->   "%add1_21 = dadd i64 %mul1_21, i64 %mul2_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3919 'dadd' 'add1_21' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3920 [5/5] (2.89ns)   --->   "%add1_22 = dadd i64 %mul1_22, i64 %mul2_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3920 'dadd' 'add1_22' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3921 [1/5] (3.33ns)   --->   "%mul1_23 = dmul i64 %bitcast_ln48_24, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3921 'dmul' 'mul1_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3922 [1/5] (3.33ns)   --->   "%mul2_23 = dmul i64 %bitcast_ln48_128, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3922 'dmul' 'mul2_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3923 [2/5] (3.33ns)   --->   "%mul3_23 = dmul i64 %bitcast_ln48_129, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3923 'dmul' 'mul3_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3924 [2/5] (3.33ns)   --->   "%mul1_24 = dmul i64 %bitcast_ln48_25, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3924 'dmul' 'mul1_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3925 [3/5] (3.33ns)   --->   "%mul2_24 = dmul i64 %bitcast_ln48_131, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3925 'dmul' 'mul2_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3926 [3/5] (3.33ns)   --->   "%mul3_24 = dmul i64 %bitcast_ln48_132, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3926 'dmul' 'mul3_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3927 [4/5] (3.33ns)   --->   "%mul1_25 = dmul i64 %bitcast_ln48_134, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3927 'dmul' 'mul1_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3928 [4/5] (3.33ns)   --->   "%mul2_25 = dmul i64 %bitcast_ln48_135, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3928 'dmul' 'mul2_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3929 [1/1] (0.00ns)   --->   "%bitcast_ln48_136 = bitcast i64 %u_load_110" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3929 'bitcast' 'bitcast_ln48_136' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3930 [5/5] (3.33ns)   --->   "%mul3_25 = dmul i64 %bitcast_ln48_136, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3930 'dmul' 'mul3_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3931 [1/1] (0.00ns)   --->   "%bitcast_ln48_27 = bitcast i64 %u_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3931 'bitcast' 'bitcast_ln48_27' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_43 : Operation 3932 [5/5] (3.33ns)   --->   "%mul1_26 = dmul i64 %bitcast_ln48_27, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3932 'dmul' 'mul1_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3933 [1/2] (1.64ns)   --->   "%u_load_111 = load i12 %u_addr_81" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3933 'load' 'u_load_111' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_43 : Operation 3934 [1/2] (1.64ns)   --->   "%u_load_112 = load i12 %u_addr_85" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3934 'load' 'u_load_112' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_43 : Operation 3935 [2/2] (1.64ns)   --->   "%u_load_28 = load i12 %u_addr_86" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3935 'load' 'u_load_28' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_43 : Operation 3936 [2/2] (1.64ns)   --->   "%u_load_113 = load i12 %u_addr_84" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3936 'load' 'u_load_113' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 44 <SV = 43> <Delay = 3.33>
ST_44 : Operation 3937 [1/1] (0.71ns)   --->   "%add_ln48_83 = add i9 %zext_ln48_67, i9 264" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3937 'add' 'add_ln48_83' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3938 [1/1] (0.00ns)   --->   "%sext_ln48_29 = sext i9 %add_ln48_83" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3938 'sext' 'sext_ln48_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3939 [1/1] (0.00ns)   --->   "%zext_ln48_99 = zext i11 %sext_ln48_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3939 'zext' 'zext_ln48_99' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3940 [1/1] (0.00ns)   --->   "%u_addr_89 = getelementptr i64 %u, i64 0, i64 %zext_ln48_99" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3940 'getelementptr' 'u_addr_89' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3941 [1/1] (0.72ns)   --->   "%add_ln48_137 = add i10 %zext_ln48_132, i10 716" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3941 'add' 'add_ln48_137' <Predicate = (!icmp_ln41)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3942 [1/1] (0.00ns)   --->   "%sext_ln48_48 = sext i10 %add_ln48_137" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3942 'sext' 'sext_ln48_48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3943 [1/1] (0.00ns)   --->   "%zext_ln48_162 = zext i11 %sext_ln48_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3943 'zext' 'zext_ln48_162' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3944 [1/1] (0.00ns)   --->   "%u_addr_88 = getelementptr i64 %u, i64 0, i64 %zext_ln48_162" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3944 'getelementptr' 'u_addr_88' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3945 [1/22] (3.31ns)   --->   "%div1 = ddiv i64 %sub1, i64 181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3945 'ddiv' 'div1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3946 [1/5] (2.89ns)   --->   "%sub_17 = dsub i64 %add1_17, i64 %mul3_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3946 'dsub' 'sub_17' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3947 [3/5] (2.89ns)   --->   "%sub_18 = dsub i64 %add1_18, i64 %mul3_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3947 'dsub' 'sub_18' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3948 [4/5] (2.89ns)   --->   "%sub_19 = dsub i64 %add1_19, i64 %mul3_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3948 'dsub' 'sub_19' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3949 [1/5] (2.89ns)   --->   "%add1_20 = dadd i64 %mul1_20, i64 %mul2_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3949 'dadd' 'add1_20' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3950 [2/5] (2.89ns)   --->   "%add1_21 = dadd i64 %mul1_21, i64 %mul2_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3950 'dadd' 'add1_21' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3951 [4/5] (2.89ns)   --->   "%add1_22 = dadd i64 %mul1_22, i64 %mul2_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3951 'dadd' 'add1_22' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3952 [5/5] (2.89ns)   --->   "%add1_23 = dadd i64 %mul1_23, i64 %mul2_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3952 'dadd' 'add1_23' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3953 [1/5] (3.33ns)   --->   "%mul3_23 = dmul i64 %bitcast_ln48_129, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3953 'dmul' 'mul3_23' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3954 [1/5] (3.33ns)   --->   "%mul1_24 = dmul i64 %bitcast_ln48_25, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3954 'dmul' 'mul1_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3955 [2/5] (3.33ns)   --->   "%mul2_24 = dmul i64 %bitcast_ln48_131, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3955 'dmul' 'mul2_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3956 [2/5] (3.33ns)   --->   "%mul3_24 = dmul i64 %bitcast_ln48_132, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3956 'dmul' 'mul3_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3957 [3/5] (3.33ns)   --->   "%mul1_25 = dmul i64 %bitcast_ln48_134, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3957 'dmul' 'mul1_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3958 [3/5] (3.33ns)   --->   "%mul2_25 = dmul i64 %bitcast_ln48_135, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3958 'dmul' 'mul2_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3959 [4/5] (3.33ns)   --->   "%mul3_25 = dmul i64 %bitcast_ln48_136, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3959 'dmul' 'mul3_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3960 [4/5] (3.33ns)   --->   "%mul1_26 = dmul i64 %bitcast_ln48_27, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3960 'dmul' 'mul1_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3961 [1/1] (0.00ns)   --->   "%bitcast_ln48_138 = bitcast i64 %u_load_111" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3961 'bitcast' 'bitcast_ln48_138' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3962 [5/5] (3.33ns)   --->   "%mul2_26 = dmul i64 %bitcast_ln48_138, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3962 'dmul' 'mul2_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3963 [1/1] (0.00ns)   --->   "%bitcast_ln48_139 = bitcast i64 %u_load_112" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3963 'bitcast' 'bitcast_ln48_139' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_44 : Operation 3964 [5/5] (3.33ns)   --->   "%mul3_26 = dmul i64 %bitcast_ln48_139, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3964 'dmul' 'mul3_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3965 [1/2] (1.64ns)   --->   "%u_load_28 = load i12 %u_addr_86" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3965 'load' 'u_load_28' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_44 : Operation 3966 [1/2] (1.64ns)   --->   "%u_load_113 = load i12 %u_addr_84" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3966 'load' 'u_load_113' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_44 : Operation 3967 [2/2] (1.64ns)   --->   "%u_load_114 = load i12 %u_addr_88" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3967 'load' 'u_load_114' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_44 : Operation 3968 [2/2] (1.64ns)   --->   "%u_load_29 = load i12 %u_addr_89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3968 'load' 'u_load_29' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 45 <SV = 44> <Delay = 3.33>
ST_45 : Operation 3969 [1/1] (0.71ns)   --->   "%add_ln48_28 = add i9 %zext_ln48_3, i9 264" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3969 'add' 'add_ln48_28' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3970 [1/1] (0.00ns)   --->   "%sext_ln48_9 = sext i9 %add_ln48_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3970 'sext' 'sext_ln48_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3971 [1/1] (0.00ns)   --->   "%zext_ln48_35 = zext i11 %sext_ln48_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3971 'zext' 'zext_ln48_35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3972 [1/1] (0.00ns)   --->   "%u_addr_87 = getelementptr i64 %u, i64 0, i64 %zext_ln48_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3972 'getelementptr' 'u_addr_87' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3973 [1/1] (0.71ns)   --->   "%add_ln48_138 = add i9 %zext_ln48_131, i9 264" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3973 'add' 'add_ln48_138' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3974 [1/1] (0.00ns)   --->   "%sext_ln48_49 = sext i9 %add_ln48_138" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3974 'sext' 'sext_ln48_49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3975 [1/1] (0.00ns)   --->   "%zext_ln48_163 = zext i11 %sext_ln48_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3975 'zext' 'zext_ln48_163' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3976 [1/1] (0.00ns)   --->   "%u_addr_91 = getelementptr i64 %u, i64 0, i64 %zext_ln48_163" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3976 'getelementptr' 'u_addr_91' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3977 [1/1] (0.00ns)   --->   "%bitcast_ln48_3 = bitcast i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3977 'bitcast' 'bitcast_ln48_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3978 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_3, i12 %q_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3978 'store' 'store_ln48' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_45 : Operation 3979 [5/5] (3.33ns)   --->   "%mul4_1 = dmul i64 %div1, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3979 'dmul' 'mul4_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3980 [2/5] (2.89ns)   --->   "%sub_18 = dsub i64 %add1_18, i64 %mul3_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3980 'dsub' 'sub_18' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3981 [3/5] (2.89ns)   --->   "%sub_19 = dsub i64 %add1_19, i64 %mul3_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3981 'dsub' 'sub_19' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3982 [5/5] (2.89ns)   --->   "%sub_20 = dsub i64 %add1_20, i64 %mul3_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3982 'dsub' 'sub_20' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3983 [1/5] (2.89ns)   --->   "%add1_21 = dadd i64 %mul1_21, i64 %mul2_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3983 'dadd' 'add1_21' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3984 [3/5] (2.89ns)   --->   "%add1_22 = dadd i64 %mul1_22, i64 %mul2_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3984 'dadd' 'add1_22' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3985 [4/5] (2.89ns)   --->   "%add1_23 = dadd i64 %mul1_23, i64 %mul2_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3985 'dadd' 'add1_23' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3986 [1/5] (3.33ns)   --->   "%mul2_24 = dmul i64 %bitcast_ln48_131, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3986 'dmul' 'mul2_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3987 [1/5] (3.33ns)   --->   "%mul3_24 = dmul i64 %bitcast_ln48_132, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3987 'dmul' 'mul3_24' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3988 [2/5] (3.33ns)   --->   "%mul1_25 = dmul i64 %bitcast_ln48_134, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3988 'dmul' 'mul1_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3989 [2/5] (3.33ns)   --->   "%mul2_25 = dmul i64 %bitcast_ln48_135, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3989 'dmul' 'mul2_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3990 [3/5] (3.33ns)   --->   "%mul3_25 = dmul i64 %bitcast_ln48_136, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3990 'dmul' 'mul3_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3991 [3/5] (3.33ns)   --->   "%mul1_26 = dmul i64 %bitcast_ln48_27, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3991 'dmul' 'mul1_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3992 [4/5] (3.33ns)   --->   "%mul2_26 = dmul i64 %bitcast_ln48_138, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3992 'dmul' 'mul2_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3993 [4/5] (3.33ns)   --->   "%mul3_26 = dmul i64 %bitcast_ln48_139, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3993 'dmul' 'mul3_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3994 [1/1] (0.00ns)   --->   "%bitcast_ln48_28 = bitcast i64 %u_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3994 'bitcast' 'bitcast_ln48_28' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3995 [5/5] (3.33ns)   --->   "%mul1_27 = dmul i64 %bitcast_ln48_28, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3995 'dmul' 'mul1_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3996 [1/1] (0.00ns)   --->   "%bitcast_ln48_141 = bitcast i64 %u_load_113" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3996 'bitcast' 'bitcast_ln48_141' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_45 : Operation 3997 [5/5] (3.33ns)   --->   "%mul2_27 = dmul i64 %bitcast_ln48_141, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3997 'dmul' 'mul2_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3998 [1/2] (1.64ns)   --->   "%u_load_114 = load i12 %u_addr_88" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3998 'load' 'u_load_114' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_45 : Operation 3999 [1/2] (1.64ns)   --->   "%u_load_29 = load i12 %u_addr_89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 3999 'load' 'u_load_29' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_45 : Operation 4000 [2/2] (1.64ns)   --->   "%u_load_115 = load i12 %u_addr_87" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4000 'load' 'u_load_115' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_45 : Operation 4001 [2/2] (1.64ns)   --->   "%u_load_116 = load i12 %u_addr_91" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4001 'load' 'u_load_116' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 46 <SV = 45> <Delay = 3.33>
ST_46 : Operation 4002 [1/1] (0.71ns)   --->   "%add_ln48_29 = add i9 %zext_ln48_3, i9 324" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4002 'add' 'add_ln48_29' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4003 [1/1] (0.00ns)   --->   "%sext_ln48_10 = sext i9 %add_ln48_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4003 'sext' 'sext_ln48_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 4004 [1/1] (0.00ns)   --->   "%zext_ln48_36 = zext i11 %sext_ln48_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4004 'zext' 'zext_ln48_36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 4005 [1/1] (0.00ns)   --->   "%u_addr_90 = getelementptr i64 %u, i64 0, i64 %zext_ln48_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4005 'getelementptr' 'u_addr_90' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 4006 [1/1] (0.71ns)   --->   "%add_ln48_84 = add i9 %zext_ln48_67, i9 324" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4006 'add' 'add_ln48_84' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4007 [1/1] (0.00ns)   --->   "%sext_ln48_30 = sext i9 %add_ln48_84" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4007 'sext' 'sext_ln48_30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 4008 [1/1] (0.00ns)   --->   "%zext_ln48_100 = zext i11 %sext_ln48_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4008 'zext' 'zext_ln48_100' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 4009 [1/1] (0.00ns)   --->   "%u_addr_92 = getelementptr i64 %u, i64 0, i64 %zext_ln48_100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4009 'getelementptr' 'u_addr_92' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 4010 [4/5] (3.33ns)   --->   "%mul4_1 = dmul i64 %div1, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4010 'dmul' 'mul4_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4011 [1/5] (2.89ns)   --->   "%sub_18 = dsub i64 %add1_18, i64 %mul3_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4011 'dsub' 'sub_18' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4012 [2/5] (2.89ns)   --->   "%sub_19 = dsub i64 %add1_19, i64 %mul3_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4012 'dsub' 'sub_19' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4013 [4/5] (2.89ns)   --->   "%sub_20 = dsub i64 %add1_20, i64 %mul3_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4013 'dsub' 'sub_20' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4014 [5/5] (2.89ns)   --->   "%sub_21 = dsub i64 %add1_21, i64 %mul3_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4014 'dsub' 'sub_21' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4015 [2/5] (2.89ns)   --->   "%add1_22 = dadd i64 %mul1_22, i64 %mul2_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4015 'dadd' 'add1_22' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4016 [3/5] (2.89ns)   --->   "%add1_23 = dadd i64 %mul1_23, i64 %mul2_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4016 'dadd' 'add1_23' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4017 [5/5] (2.89ns)   --->   "%add1_24 = dadd i64 %mul1_24, i64 %mul2_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4017 'dadd' 'add1_24' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4018 [1/5] (3.33ns)   --->   "%mul1_25 = dmul i64 %bitcast_ln48_134, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4018 'dmul' 'mul1_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4019 [1/5] (3.33ns)   --->   "%mul2_25 = dmul i64 %bitcast_ln48_135, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4019 'dmul' 'mul2_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4020 [2/5] (3.33ns)   --->   "%mul3_25 = dmul i64 %bitcast_ln48_136, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4020 'dmul' 'mul3_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4021 [2/5] (3.33ns)   --->   "%mul1_26 = dmul i64 %bitcast_ln48_27, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4021 'dmul' 'mul1_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4022 [3/5] (3.33ns)   --->   "%mul2_26 = dmul i64 %bitcast_ln48_138, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4022 'dmul' 'mul2_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4023 [3/5] (3.33ns)   --->   "%mul3_26 = dmul i64 %bitcast_ln48_139, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4023 'dmul' 'mul3_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4024 [4/5] (3.33ns)   --->   "%mul1_27 = dmul i64 %bitcast_ln48_28, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4024 'dmul' 'mul1_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4025 [4/5] (3.33ns)   --->   "%mul2_27 = dmul i64 %bitcast_ln48_141, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4025 'dmul' 'mul2_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4026 [1/1] (0.00ns)   --->   "%bitcast_ln48_142 = bitcast i64 %u_load_114" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4026 'bitcast' 'bitcast_ln48_142' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 4027 [5/5] (3.33ns)   --->   "%mul3_27 = dmul i64 %bitcast_ln48_142, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4027 'dmul' 'mul3_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4028 [1/1] (0.00ns)   --->   "%bitcast_ln48_29 = bitcast i64 %u_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4028 'bitcast' 'bitcast_ln48_29' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 4029 [5/5] (3.33ns)   --->   "%mul1_28 = dmul i64 %bitcast_ln48_29, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4029 'dmul' 'mul1_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4030 [1/2] (1.64ns)   --->   "%u_load_115 = load i12 %u_addr_87" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4030 'load' 'u_load_115' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_46 : Operation 4031 [1/2] (1.64ns)   --->   "%u_load_116 = load i12 %u_addr_91" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4031 'load' 'u_load_116' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_46 : Operation 4032 [2/2] (1.64ns)   --->   "%u_load_30 = load i12 %u_addr_92" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4032 'load' 'u_load_30' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_46 : Operation 4033 [2/2] (1.64ns)   --->   "%u_load_117 = load i12 %u_addr_90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4033 'load' 'u_load_117' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_46 : Operation 4034 [2/2] (1.64ns)   --->   "%q_load_9 = load i12 %q_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 4034 'load' 'q_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 47 <SV = 46> <Delay = 3.33>
ST_47 : Operation 4035 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4035 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 4036 [1/1] (0.00ns)   --->   "%sext_ln48_31 = sext i8 %tmp_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4036 'sext' 'sext_ln48_31' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 4037 [1/1] (0.00ns)   --->   "%zext_ln48_101 = zext i11 %sext_ln48_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4037 'zext' 'zext_ln48_101' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 4038 [1/1] (0.00ns)   --->   "%u_addr_95 = getelementptr i64 %u, i64 0, i64 %zext_ln48_101" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4038 'getelementptr' 'u_addr_95' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 4039 [1/1] (0.71ns)   --->   "%add_ln48_139 = add i9 %zext_ln48_131, i9 324" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4039 'add' 'add_ln48_139' <Predicate = (!icmp_ln41)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4040 [1/1] (0.00ns)   --->   "%sext_ln48_50 = sext i9 %add_ln48_139" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4040 'sext' 'sext_ln48_50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 4041 [1/1] (0.00ns)   --->   "%zext_ln48_164 = zext i11 %sext_ln48_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4041 'zext' 'zext_ln48_164' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 4042 [1/1] (0.00ns)   --->   "%u_addr_94 = getelementptr i64 %u, i64 0, i64 %zext_ln48_164" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4042 'getelementptr' 'u_addr_94' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 4043 [3/5] (3.33ns)   --->   "%mul4_1 = dmul i64 %div1, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4043 'dmul' 'mul4_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4044 [1/5] (2.89ns)   --->   "%sub_19 = dsub i64 %add1_19, i64 %mul3_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4044 'dsub' 'sub_19' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4045 [3/5] (2.89ns)   --->   "%sub_20 = dsub i64 %add1_20, i64 %mul3_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4045 'dsub' 'sub_20' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4046 [4/5] (2.89ns)   --->   "%sub_21 = dsub i64 %add1_21, i64 %mul3_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4046 'dsub' 'sub_21' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4047 [1/5] (2.89ns)   --->   "%add1_22 = dadd i64 %mul1_22, i64 %mul2_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4047 'dadd' 'add1_22' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4048 [2/5] (2.89ns)   --->   "%add1_23 = dadd i64 %mul1_23, i64 %mul2_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4048 'dadd' 'add1_23' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4049 [4/5] (2.89ns)   --->   "%add1_24 = dadd i64 %mul1_24, i64 %mul2_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4049 'dadd' 'add1_24' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4050 [5/5] (2.89ns)   --->   "%add1_25 = dadd i64 %mul1_25, i64 %mul2_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4050 'dadd' 'add1_25' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4051 [1/5] (3.33ns)   --->   "%mul3_25 = dmul i64 %bitcast_ln48_136, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4051 'dmul' 'mul3_25' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4052 [1/5] (3.33ns)   --->   "%mul1_26 = dmul i64 %bitcast_ln48_27, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4052 'dmul' 'mul1_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4053 [2/5] (3.33ns)   --->   "%mul2_26 = dmul i64 %bitcast_ln48_138, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4053 'dmul' 'mul2_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4054 [2/5] (3.33ns)   --->   "%mul3_26 = dmul i64 %bitcast_ln48_139, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4054 'dmul' 'mul3_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4055 [3/5] (3.33ns)   --->   "%mul1_27 = dmul i64 %bitcast_ln48_28, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4055 'dmul' 'mul1_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4056 [3/5] (3.33ns)   --->   "%mul2_27 = dmul i64 %bitcast_ln48_141, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4056 'dmul' 'mul2_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4057 [4/5] (3.33ns)   --->   "%mul3_27 = dmul i64 %bitcast_ln48_142, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4057 'dmul' 'mul3_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4058 [4/5] (3.33ns)   --->   "%mul1_28 = dmul i64 %bitcast_ln48_29, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4058 'dmul' 'mul1_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4059 [1/1] (0.00ns)   --->   "%bitcast_ln48_144 = bitcast i64 %u_load_115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4059 'bitcast' 'bitcast_ln48_144' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 4060 [5/5] (3.33ns)   --->   "%mul2_28 = dmul i64 %bitcast_ln48_144, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4060 'dmul' 'mul2_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4061 [1/1] (0.00ns)   --->   "%bitcast_ln48_145 = bitcast i64 %u_load_116" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4061 'bitcast' 'bitcast_ln48_145' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_47 : Operation 4062 [5/5] (3.33ns)   --->   "%mul3_28 = dmul i64 %bitcast_ln48_145, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4062 'dmul' 'mul3_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4063 [1/2] (1.64ns)   --->   "%u_load_30 = load i12 %u_addr_92" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4063 'load' 'u_load_30' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_47 : Operation 4064 [1/2] (1.64ns)   --->   "%u_load_117 = load i12 %u_addr_90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4064 'load' 'u_load_117' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_47 : Operation 4065 [2/2] (1.64ns)   --->   "%u_load_118 = load i12 %u_addr_94" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4065 'load' 'u_load_118' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_47 : Operation 4066 [2/2] (1.64ns)   --->   "%u_load_31 = load i12 %u_addr_95" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4066 'load' 'u_load_31' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_47 : Operation 4067 [1/2] (1.64ns)   --->   "%q_load_9 = load i12 %q_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 4067 'load' 'q_load_9' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 48 <SV = 47> <Delay = 3.33>
ST_48 : Operation 4068 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4068 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 4069 [1/1] (0.00ns)   --->   "%sext_ln48_11 = sext i8 %tmp_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4069 'sext' 'sext_ln48_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 4070 [1/1] (0.00ns)   --->   "%zext_ln48_37 = zext i11 %sext_ln48_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4070 'zext' 'zext_ln48_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 4071 [1/1] (0.00ns)   --->   "%u_addr_93 = getelementptr i64 %u, i64 0, i64 %zext_ln48_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4071 'getelementptr' 'u_addr_93' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 4072 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %indvars_iv_next50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4072 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln48_51 = sext i8 %tmp_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4073 'sext' 'sext_ln48_51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 4074 [1/1] (0.00ns)   --->   "%zext_ln48_165 = zext i11 %sext_ln48_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4074 'zext' 'zext_ln48_165' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 4075 [1/1] (0.00ns)   --->   "%u_addr_97 = getelementptr i64 %u, i64 0, i64 %zext_ln48_165" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4075 'getelementptr' 'u_addr_97' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 4076 [2/5] (3.33ns)   --->   "%mul4_1 = dmul i64 %div1, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4076 'dmul' 'mul4_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4077 [2/5] (2.89ns)   --->   "%sub_20 = dsub i64 %add1_20, i64 %mul3_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4077 'dsub' 'sub_20' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4078 [3/5] (2.89ns)   --->   "%sub_21 = dsub i64 %add1_21, i64 %mul3_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4078 'dsub' 'sub_21' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4079 [5/5] (2.89ns)   --->   "%sub_22 = dsub i64 %add1_22, i64 %mul3_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4079 'dsub' 'sub_22' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4080 [1/5] (2.89ns)   --->   "%add1_23 = dadd i64 %mul1_23, i64 %mul2_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4080 'dadd' 'add1_23' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4081 [3/5] (2.89ns)   --->   "%add1_24 = dadd i64 %mul1_24, i64 %mul2_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4081 'dadd' 'add1_24' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4082 [4/5] (2.89ns)   --->   "%add1_25 = dadd i64 %mul1_25, i64 %mul2_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4082 'dadd' 'add1_25' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4083 [1/5] (3.33ns)   --->   "%mul2_26 = dmul i64 %bitcast_ln48_138, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4083 'dmul' 'mul2_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4084 [1/5] (3.33ns)   --->   "%mul3_26 = dmul i64 %bitcast_ln48_139, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4084 'dmul' 'mul3_26' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4085 [2/5] (3.33ns)   --->   "%mul1_27 = dmul i64 %bitcast_ln48_28, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4085 'dmul' 'mul1_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4086 [2/5] (3.33ns)   --->   "%mul2_27 = dmul i64 %bitcast_ln48_141, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4086 'dmul' 'mul2_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4087 [3/5] (3.33ns)   --->   "%mul3_27 = dmul i64 %bitcast_ln48_142, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4087 'dmul' 'mul3_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4088 [3/5] (3.33ns)   --->   "%mul1_28 = dmul i64 %bitcast_ln48_29, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4088 'dmul' 'mul1_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4089 [4/5] (3.33ns)   --->   "%mul2_28 = dmul i64 %bitcast_ln48_144, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4089 'dmul' 'mul2_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4090 [4/5] (3.33ns)   --->   "%mul3_28 = dmul i64 %bitcast_ln48_145, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4090 'dmul' 'mul3_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4091 [1/1] (0.00ns)   --->   "%bitcast_ln48_30 = bitcast i64 %u_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4091 'bitcast' 'bitcast_ln48_30' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 4092 [5/5] (3.33ns)   --->   "%mul1_29 = dmul i64 %bitcast_ln48_30, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4092 'dmul' 'mul1_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4093 [1/1] (0.00ns)   --->   "%bitcast_ln48_147 = bitcast i64 %u_load_117" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4093 'bitcast' 'bitcast_ln48_147' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_48 : Operation 4094 [5/5] (3.33ns)   --->   "%mul2_29 = dmul i64 %bitcast_ln48_147, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4094 'dmul' 'mul2_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4095 [1/2] (1.64ns)   --->   "%u_load_118 = load i12 %u_addr_94" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4095 'load' 'u_load_118' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_48 : Operation 4096 [1/2] (1.64ns)   --->   "%u_load_31 = load i12 %u_addr_95" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4096 'load' 'u_load_31' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_48 : Operation 4097 [2/2] (1.64ns)   --->   "%u_load_119 = load i12 %u_addr_93" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4097 'load' 'u_load_119' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_48 : Operation 4098 [2/2] (1.64ns)   --->   "%u_load_120 = load i12 %u_addr_97" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4098 'load' 'u_load_120' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 49 <SV = 48> <Delay = 3.33>
ST_49 : Operation 4099 [1/1] (0.70ns)   --->   "%add_ln48_30 = add i8 %zext_ln48_2, i8 188" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4099 'add' 'add_ln48_30' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4100 [1/1] (0.00ns)   --->   "%sext_ln48_12 = sext i8 %add_ln48_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4100 'sext' 'sext_ln48_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 4101 [1/1] (0.00ns)   --->   "%zext_ln48_38 = zext i11 %sext_ln48_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4101 'zext' 'zext_ln48_38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 4102 [1/1] (0.00ns)   --->   "%u_addr_96 = getelementptr i64 %u, i64 0, i64 %zext_ln48_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4102 'getelementptr' 'u_addr_96' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 4103 [1/1] (0.70ns)   --->   "%add_ln48_85 = add i8 %zext_ln48_66, i8 188" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4103 'add' 'add_ln48_85' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4104 [1/1] (0.00ns)   --->   "%sext_ln48_32 = sext i8 %add_ln48_85" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4104 'sext' 'sext_ln48_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 4105 [1/1] (0.00ns)   --->   "%zext_ln48_102 = zext i11 %sext_ln48_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4105 'zext' 'zext_ln48_102' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 4106 [1/1] (0.00ns)   --->   "%u_addr_98 = getelementptr i64 %u, i64 0, i64 %zext_ln48_102" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4106 'getelementptr' 'u_addr_98' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 4107 [1/5] (3.33ns)   --->   "%mul4_1 = dmul i64 %div1, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4107 'dmul' 'mul4_1' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4108 [1/5] (2.89ns)   --->   "%sub_20 = dsub i64 %add1_20, i64 %mul3_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4108 'dsub' 'sub_20' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4109 [2/5] (2.89ns)   --->   "%sub_21 = dsub i64 %add1_21, i64 %mul3_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4109 'dsub' 'sub_21' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4110 [4/5] (2.89ns)   --->   "%sub_22 = dsub i64 %add1_22, i64 %mul3_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4110 'dsub' 'sub_22' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4111 [5/5] (2.89ns)   --->   "%sub_23 = dsub i64 %add1_23, i64 %mul3_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4111 'dsub' 'sub_23' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4112 [2/5] (2.89ns)   --->   "%add1_24 = dadd i64 %mul1_24, i64 %mul2_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4112 'dadd' 'add1_24' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4113 [3/5] (2.89ns)   --->   "%add1_25 = dadd i64 %mul1_25, i64 %mul2_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4113 'dadd' 'add1_25' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4114 [5/5] (2.89ns)   --->   "%add1_26 = dadd i64 %mul1_26, i64 %mul2_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4114 'dadd' 'add1_26' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4115 [1/5] (3.33ns)   --->   "%mul1_27 = dmul i64 %bitcast_ln48_28, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4115 'dmul' 'mul1_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4116 [1/5] (3.33ns)   --->   "%mul2_27 = dmul i64 %bitcast_ln48_141, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4116 'dmul' 'mul2_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4117 [2/5] (3.33ns)   --->   "%mul3_27 = dmul i64 %bitcast_ln48_142, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4117 'dmul' 'mul3_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4118 [2/5] (3.33ns)   --->   "%mul1_28 = dmul i64 %bitcast_ln48_29, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4118 'dmul' 'mul1_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4119 [3/5] (3.33ns)   --->   "%mul2_28 = dmul i64 %bitcast_ln48_144, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4119 'dmul' 'mul2_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4120 [3/5] (3.33ns)   --->   "%mul3_28 = dmul i64 %bitcast_ln48_145, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4120 'dmul' 'mul3_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4121 [4/5] (3.33ns)   --->   "%mul1_29 = dmul i64 %bitcast_ln48_30, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4121 'dmul' 'mul1_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4122 [4/5] (3.33ns)   --->   "%mul2_29 = dmul i64 %bitcast_ln48_147, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4122 'dmul' 'mul2_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4123 [1/1] (0.00ns)   --->   "%bitcast_ln48_148 = bitcast i64 %u_load_118" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4123 'bitcast' 'bitcast_ln48_148' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 4124 [5/5] (3.33ns)   --->   "%mul3_29 = dmul i64 %bitcast_ln48_148, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4124 'dmul' 'mul3_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4125 [1/1] (0.00ns)   --->   "%bitcast_ln48_31 = bitcast i64 %u_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4125 'bitcast' 'bitcast_ln48_31' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_49 : Operation 4126 [5/5] (3.33ns)   --->   "%mul1_30 = dmul i64 %bitcast_ln48_31, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4126 'dmul' 'mul1_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4127 [1/2] (1.64ns)   --->   "%u_load_119 = load i12 %u_addr_93" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4127 'load' 'u_load_119' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_49 : Operation 4128 [1/2] (1.64ns)   --->   "%u_load_120 = load i12 %u_addr_97" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4128 'load' 'u_load_120' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_49 : Operation 4129 [2/2] (1.64ns)   --->   "%u_load_32 = load i12 %u_addr_98" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4129 'load' 'u_load_32' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_49 : Operation 4130 [2/2] (1.64ns)   --->   "%u_load_121 = load i12 %u_addr_96" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4130 'load' 'u_load_121' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 50 <SV = 49> <Delay = 3.33>
ST_50 : Operation 4131 [1/1] (0.00ns)   --->   "%zext_ln48_64 = zext i6 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4131 'zext' 'zext_ln48_64' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 4132 [1/1] (0.74ns)   --->   "%add_ln48_86 = add i12 %zext_ln48_64, i12 2040" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4132 'add' 'add_ln48_86' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4133 [1/1] (0.00ns)   --->   "%zext_ln48_103 = zext i12 %add_ln48_86" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4133 'zext' 'zext_ln48_103' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 4134 [1/1] (0.00ns)   --->   "%u_addr_101 = getelementptr i64 %u, i64 0, i64 %zext_ln48_103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4134 'getelementptr' 'u_addr_101' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 4135 [1/1] (0.70ns)   --->   "%add_ln48_140 = add i8 %zext_ln48_130, i8 188" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4135 'add' 'add_ln48_140' <Predicate = (!icmp_ln41)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln48_52 = sext i8 %add_ln48_140" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4136 'sext' 'sext_ln48_52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 4137 [1/1] (0.00ns)   --->   "%zext_ln48_166 = zext i11 %sext_ln48_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4137 'zext' 'zext_ln48_166' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 4138 [1/1] (0.00ns)   --->   "%u_addr_100 = getelementptr i64 %u, i64 0, i64 %zext_ln48_166" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4138 'getelementptr' 'u_addr_100' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 4139 [5/5] (2.89ns)   --->   "%sub1_1 = dsub i64 %sub_1, i64 %mul4_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4139 'dsub' 'sub1_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4140 [1/5] (2.89ns)   --->   "%sub_21 = dsub i64 %add1_21, i64 %mul3_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4140 'dsub' 'sub_21' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4141 [3/5] (2.89ns)   --->   "%sub_22 = dsub i64 %add1_22, i64 %mul3_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4141 'dsub' 'sub_22' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4142 [4/5] (2.89ns)   --->   "%sub_23 = dsub i64 %add1_23, i64 %mul3_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4142 'dsub' 'sub_23' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4143 [1/5] (2.89ns)   --->   "%add1_24 = dadd i64 %mul1_24, i64 %mul2_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4143 'dadd' 'add1_24' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4144 [2/5] (2.89ns)   --->   "%add1_25 = dadd i64 %mul1_25, i64 %mul2_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4144 'dadd' 'add1_25' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4145 [4/5] (2.89ns)   --->   "%add1_26 = dadd i64 %mul1_26, i64 %mul2_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4145 'dadd' 'add1_26' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4146 [5/5] (2.89ns)   --->   "%add1_27 = dadd i64 %mul1_27, i64 %mul2_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4146 'dadd' 'add1_27' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4147 [1/5] (3.33ns)   --->   "%mul3_27 = dmul i64 %bitcast_ln48_142, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4147 'dmul' 'mul3_27' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4148 [1/5] (3.33ns)   --->   "%mul1_28 = dmul i64 %bitcast_ln48_29, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4148 'dmul' 'mul1_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4149 [2/5] (3.33ns)   --->   "%mul2_28 = dmul i64 %bitcast_ln48_144, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4149 'dmul' 'mul2_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4150 [2/5] (3.33ns)   --->   "%mul3_28 = dmul i64 %bitcast_ln48_145, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4150 'dmul' 'mul3_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4151 [3/5] (3.33ns)   --->   "%mul1_29 = dmul i64 %bitcast_ln48_30, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4151 'dmul' 'mul1_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4152 [3/5] (3.33ns)   --->   "%mul2_29 = dmul i64 %bitcast_ln48_147, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4152 'dmul' 'mul2_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4153 [4/5] (3.33ns)   --->   "%mul3_29 = dmul i64 %bitcast_ln48_148, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4153 'dmul' 'mul3_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4154 [4/5] (3.33ns)   --->   "%mul1_30 = dmul i64 %bitcast_ln48_31, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4154 'dmul' 'mul1_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4155 [1/1] (0.00ns)   --->   "%bitcast_ln48_150 = bitcast i64 %u_load_119" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4155 'bitcast' 'bitcast_ln48_150' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 4156 [5/5] (3.33ns)   --->   "%mul2_30 = dmul i64 %bitcast_ln48_150, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4156 'dmul' 'mul2_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4157 [1/1] (0.00ns)   --->   "%bitcast_ln48_151 = bitcast i64 %u_load_120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4157 'bitcast' 'bitcast_ln48_151' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_50 : Operation 4158 [5/5] (3.33ns)   --->   "%mul3_30 = dmul i64 %bitcast_ln48_151, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4158 'dmul' 'mul3_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4159 [1/2] (1.64ns)   --->   "%u_load_32 = load i12 %u_addr_98" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4159 'load' 'u_load_32' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_50 : Operation 4160 [1/2] (1.64ns)   --->   "%u_load_121 = load i12 %u_addr_96" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4160 'load' 'u_load_121' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_50 : Operation 4161 [2/2] (1.64ns)   --->   "%u_load_122 = load i12 %u_addr_100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4161 'load' 'u_load_122' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_50 : Operation 4162 [2/2] (1.64ns)   --->   "%u_load_33 = load i12 %u_addr_101" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4162 'load' 'u_load_33' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 51 <SV = 50> <Delay = 3.33>
ST_51 : Operation 4163 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4163 'zext' 'zext_ln48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 4164 [1/1] (0.74ns)   --->   "%add_ln48_31 = add i12 %zext_ln48, i12 2040" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4164 'add' 'add_ln48_31' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4165 [1/1] (0.00ns)   --->   "%zext_ln48_39 = zext i12 %add_ln48_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4165 'zext' 'zext_ln48_39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 4166 [1/1] (0.00ns)   --->   "%u_addr_99 = getelementptr i64 %u, i64 0, i64 %zext_ln48_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4166 'getelementptr' 'u_addr_99' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 4167 [1/1] (0.00ns)   --->   "%zext_ln48_128 = zext i6 %indvars_iv_next50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4167 'zext' 'zext_ln48_128' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 4168 [1/1] (0.74ns)   --->   "%add_ln48_141 = add i12 %zext_ln48_128, i12 2040" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4168 'add' 'add_ln48_141' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4169 [1/1] (0.00ns)   --->   "%zext_ln48_167 = zext i12 %add_ln48_141" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4169 'zext' 'zext_ln48_167' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 4170 [1/1] (0.00ns)   --->   "%u_addr_103 = getelementptr i64 %u, i64 0, i64 %zext_ln48_167" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4170 'getelementptr' 'u_addr_103' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 4171 [4/5] (2.89ns)   --->   "%sub1_1 = dsub i64 %sub_1, i64 %mul4_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4171 'dsub' 'sub1_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4172 [2/5] (2.89ns)   --->   "%sub_22 = dsub i64 %add1_22, i64 %mul3_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4172 'dsub' 'sub_22' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4173 [3/5] (2.89ns)   --->   "%sub_23 = dsub i64 %add1_23, i64 %mul3_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4173 'dsub' 'sub_23' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4174 [5/5] (2.89ns)   --->   "%sub_24 = dsub i64 %add1_24, i64 %mul3_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4174 'dsub' 'sub_24' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4175 [1/5] (2.89ns)   --->   "%add1_25 = dadd i64 %mul1_25, i64 %mul2_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4175 'dadd' 'add1_25' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4176 [3/5] (2.89ns)   --->   "%add1_26 = dadd i64 %mul1_26, i64 %mul2_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4176 'dadd' 'add1_26' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4177 [4/5] (2.89ns)   --->   "%add1_27 = dadd i64 %mul1_27, i64 %mul2_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4177 'dadd' 'add1_27' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4178 [1/5] (3.33ns)   --->   "%mul2_28 = dmul i64 %bitcast_ln48_144, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4178 'dmul' 'mul2_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4179 [1/5] (3.33ns)   --->   "%mul3_28 = dmul i64 %bitcast_ln48_145, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4179 'dmul' 'mul3_28' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4180 [2/5] (3.33ns)   --->   "%mul1_29 = dmul i64 %bitcast_ln48_30, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4180 'dmul' 'mul1_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4181 [2/5] (3.33ns)   --->   "%mul2_29 = dmul i64 %bitcast_ln48_147, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4181 'dmul' 'mul2_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4182 [3/5] (3.33ns)   --->   "%mul3_29 = dmul i64 %bitcast_ln48_148, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4182 'dmul' 'mul3_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4183 [3/5] (3.33ns)   --->   "%mul1_30 = dmul i64 %bitcast_ln48_31, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4183 'dmul' 'mul1_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4184 [4/5] (3.33ns)   --->   "%mul2_30 = dmul i64 %bitcast_ln48_150, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4184 'dmul' 'mul2_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4185 [4/5] (3.33ns)   --->   "%mul3_30 = dmul i64 %bitcast_ln48_151, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4185 'dmul' 'mul3_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4186 [1/1] (0.00ns)   --->   "%bitcast_ln48_32 = bitcast i64 %u_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4186 'bitcast' 'bitcast_ln48_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 4187 [5/5] (3.33ns)   --->   "%mul1_31 = dmul i64 %bitcast_ln48_32, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4187 'dmul' 'mul1_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4188 [1/1] (0.00ns)   --->   "%bitcast_ln48_153 = bitcast i64 %u_load_121" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4188 'bitcast' 'bitcast_ln48_153' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_51 : Operation 4189 [5/5] (3.33ns)   --->   "%mul2_31 = dmul i64 %bitcast_ln48_153, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4189 'dmul' 'mul2_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4190 [1/2] (1.64ns)   --->   "%u_load_122 = load i12 %u_addr_100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4190 'load' 'u_load_122' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_51 : Operation 4191 [1/2] (1.64ns)   --->   "%u_load_33 = load i12 %u_addr_101" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4191 'load' 'u_load_33' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_51 : Operation 4192 [2/2] (1.64ns)   --->   "%u_load_123 = load i12 %u_addr_99" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4192 'load' 'u_load_123' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_51 : Operation 4193 [2/2] (1.64ns)   --->   "%u_load_124 = load i12 %u_addr_103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4193 'load' 'u_load_124' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 52 <SV = 51> <Delay = 3.33>
ST_52 : Operation 4194 [1/1] (0.74ns)   --->   "%add_ln48_32 = add i12 %zext_ln48, i12 2100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4194 'add' 'add_ln48_32' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4195 [1/1] (0.00ns)   --->   "%zext_ln48_40 = zext i12 %add_ln48_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4195 'zext' 'zext_ln48_40' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_52 : Operation 4196 [1/1] (0.00ns)   --->   "%u_addr_102 = getelementptr i64 %u, i64 0, i64 %zext_ln48_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4196 'getelementptr' 'u_addr_102' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_52 : Operation 4197 [1/1] (0.74ns)   --->   "%add_ln48_87 = add i12 %zext_ln48_64, i12 2100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4197 'add' 'add_ln48_87' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4198 [1/1] (0.00ns)   --->   "%zext_ln48_104 = zext i12 %add_ln48_87" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4198 'zext' 'zext_ln48_104' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_52 : Operation 4199 [1/1] (0.00ns)   --->   "%u_addr_104 = getelementptr i64 %u, i64 0, i64 %zext_ln48_104" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4199 'getelementptr' 'u_addr_104' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_52 : Operation 4200 [3/5] (2.89ns)   --->   "%sub1_1 = dsub i64 %sub_1, i64 %mul4_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4200 'dsub' 'sub1_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4201 [1/5] (2.89ns)   --->   "%sub_22 = dsub i64 %add1_22, i64 %mul3_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4201 'dsub' 'sub_22' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4202 [2/5] (2.89ns)   --->   "%sub_23 = dsub i64 %add1_23, i64 %mul3_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4202 'dsub' 'sub_23' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4203 [4/5] (2.89ns)   --->   "%sub_24 = dsub i64 %add1_24, i64 %mul3_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4203 'dsub' 'sub_24' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4204 [5/5] (2.89ns)   --->   "%sub_25 = dsub i64 %add1_25, i64 %mul3_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4204 'dsub' 'sub_25' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4205 [2/5] (2.89ns)   --->   "%add1_26 = dadd i64 %mul1_26, i64 %mul2_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4205 'dadd' 'add1_26' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4206 [3/5] (2.89ns)   --->   "%add1_27 = dadd i64 %mul1_27, i64 %mul2_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4206 'dadd' 'add1_27' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4207 [5/5] (2.89ns)   --->   "%add1_28 = dadd i64 %mul1_28, i64 %mul2_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4207 'dadd' 'add1_28' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4208 [1/5] (3.33ns)   --->   "%mul1_29 = dmul i64 %bitcast_ln48_30, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4208 'dmul' 'mul1_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4209 [1/5] (3.33ns)   --->   "%mul2_29 = dmul i64 %bitcast_ln48_147, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4209 'dmul' 'mul2_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4210 [2/5] (3.33ns)   --->   "%mul3_29 = dmul i64 %bitcast_ln48_148, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4210 'dmul' 'mul3_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4211 [2/5] (3.33ns)   --->   "%mul1_30 = dmul i64 %bitcast_ln48_31, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4211 'dmul' 'mul1_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4212 [3/5] (3.33ns)   --->   "%mul2_30 = dmul i64 %bitcast_ln48_150, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4212 'dmul' 'mul2_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4213 [3/5] (3.33ns)   --->   "%mul3_30 = dmul i64 %bitcast_ln48_151, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4213 'dmul' 'mul3_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4214 [4/5] (3.33ns)   --->   "%mul1_31 = dmul i64 %bitcast_ln48_32, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4214 'dmul' 'mul1_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4215 [4/5] (3.33ns)   --->   "%mul2_31 = dmul i64 %bitcast_ln48_153, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4215 'dmul' 'mul2_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4216 [1/1] (0.00ns)   --->   "%bitcast_ln48_154 = bitcast i64 %u_load_122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4216 'bitcast' 'bitcast_ln48_154' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_52 : Operation 4217 [5/5] (3.33ns)   --->   "%mul3_31 = dmul i64 %bitcast_ln48_154, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4217 'dmul' 'mul3_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4218 [1/1] (0.00ns)   --->   "%bitcast_ln48_33 = bitcast i64 %u_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4218 'bitcast' 'bitcast_ln48_33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_52 : Operation 4219 [5/5] (3.33ns)   --->   "%mul1_32 = dmul i64 %bitcast_ln48_33, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4219 'dmul' 'mul1_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4220 [1/2] (1.64ns)   --->   "%u_load_123 = load i12 %u_addr_99" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4220 'load' 'u_load_123' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_52 : Operation 4221 [1/2] (1.64ns)   --->   "%u_load_124 = load i12 %u_addr_103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4221 'load' 'u_load_124' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_52 : Operation 4222 [2/2] (1.64ns)   --->   "%u_load_34 = load i12 %u_addr_104" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4222 'load' 'u_load_34' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_52 : Operation 4223 [2/2] (1.64ns)   --->   "%u_load_125 = load i12 %u_addr_102" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4223 'load' 'u_load_125' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 53 <SV = 52> <Delay = 3.33>
ST_53 : Operation 4224 [1/1] (0.74ns)   --->   "%add_ln48_88 = add i12 %zext_ln48_64, i12 2160" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4224 'add' 'add_ln48_88' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4225 [1/1] (0.00ns)   --->   "%zext_ln48_105 = zext i12 %add_ln48_88" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4225 'zext' 'zext_ln48_105' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_53 : Operation 4226 [1/1] (0.00ns)   --->   "%u_addr_107 = getelementptr i64 %u, i64 0, i64 %zext_ln48_105" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4226 'getelementptr' 'u_addr_107' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_53 : Operation 4227 [1/1] (0.74ns)   --->   "%add_ln48_142 = add i12 %zext_ln48_128, i12 2100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4227 'add' 'add_ln48_142' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4228 [1/1] (0.00ns)   --->   "%zext_ln48_168 = zext i12 %add_ln48_142" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4228 'zext' 'zext_ln48_168' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_53 : Operation 4229 [1/1] (0.00ns)   --->   "%u_addr_106 = getelementptr i64 %u, i64 0, i64 %zext_ln48_168" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4229 'getelementptr' 'u_addr_106' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_53 : Operation 4230 [2/5] (2.89ns)   --->   "%sub1_1 = dsub i64 %sub_1, i64 %mul4_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4230 'dsub' 'sub1_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4231 [1/5] (2.89ns)   --->   "%sub_23 = dsub i64 %add1_23, i64 %mul3_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4231 'dsub' 'sub_23' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4232 [3/5] (2.89ns)   --->   "%sub_24 = dsub i64 %add1_24, i64 %mul3_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4232 'dsub' 'sub_24' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4233 [4/5] (2.89ns)   --->   "%sub_25 = dsub i64 %add1_25, i64 %mul3_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4233 'dsub' 'sub_25' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4234 [1/5] (2.89ns)   --->   "%add1_26 = dadd i64 %mul1_26, i64 %mul2_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4234 'dadd' 'add1_26' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4235 [2/5] (2.89ns)   --->   "%add1_27 = dadd i64 %mul1_27, i64 %mul2_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4235 'dadd' 'add1_27' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4236 [4/5] (2.89ns)   --->   "%add1_28 = dadd i64 %mul1_28, i64 %mul2_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4236 'dadd' 'add1_28' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4237 [5/5] (2.89ns)   --->   "%add1_29 = dadd i64 %mul1_29, i64 %mul2_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4237 'dadd' 'add1_29' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4238 [1/5] (3.33ns)   --->   "%mul3_29 = dmul i64 %bitcast_ln48_148, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4238 'dmul' 'mul3_29' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4239 [1/5] (3.33ns)   --->   "%mul1_30 = dmul i64 %bitcast_ln48_31, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4239 'dmul' 'mul1_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4240 [2/5] (3.33ns)   --->   "%mul2_30 = dmul i64 %bitcast_ln48_150, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4240 'dmul' 'mul2_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4241 [2/5] (3.33ns)   --->   "%mul3_30 = dmul i64 %bitcast_ln48_151, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4241 'dmul' 'mul3_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4242 [3/5] (3.33ns)   --->   "%mul1_31 = dmul i64 %bitcast_ln48_32, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4242 'dmul' 'mul1_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4243 [3/5] (3.33ns)   --->   "%mul2_31 = dmul i64 %bitcast_ln48_153, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4243 'dmul' 'mul2_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4244 [4/5] (3.33ns)   --->   "%mul3_31 = dmul i64 %bitcast_ln48_154, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4244 'dmul' 'mul3_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4245 [4/5] (3.33ns)   --->   "%mul1_32 = dmul i64 %bitcast_ln48_33, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4245 'dmul' 'mul1_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4246 [1/1] (0.00ns)   --->   "%bitcast_ln48_156 = bitcast i64 %u_load_123" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4246 'bitcast' 'bitcast_ln48_156' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_53 : Operation 4247 [5/5] (3.33ns)   --->   "%mul2_32 = dmul i64 %bitcast_ln48_156, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4247 'dmul' 'mul2_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4248 [1/1] (0.00ns)   --->   "%bitcast_ln48_157 = bitcast i64 %u_load_124" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4248 'bitcast' 'bitcast_ln48_157' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_53 : Operation 4249 [5/5] (3.33ns)   --->   "%mul3_32 = dmul i64 %bitcast_ln48_157, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4249 'dmul' 'mul3_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4250 [1/2] (1.64ns)   --->   "%u_load_34 = load i12 %u_addr_104" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4250 'load' 'u_load_34' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_53 : Operation 4251 [1/2] (1.64ns)   --->   "%u_load_125 = load i12 %u_addr_102" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4251 'load' 'u_load_125' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_53 : Operation 4252 [2/2] (1.64ns)   --->   "%u_load_126 = load i12 %u_addr_106" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4252 'load' 'u_load_126' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_53 : Operation 4253 [2/2] (1.64ns)   --->   "%u_load_35 = load i12 %u_addr_107" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4253 'load' 'u_load_35' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 54 <SV = 53> <Delay = 3.33>
ST_54 : Operation 4254 [1/1] (0.74ns)   --->   "%add_ln48_33 = add i12 %zext_ln48, i12 2160" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4254 'add' 'add_ln48_33' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4255 [1/1] (0.00ns)   --->   "%zext_ln48_41 = zext i12 %add_ln48_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4255 'zext' 'zext_ln48_41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_54 : Operation 4256 [1/1] (0.00ns)   --->   "%u_addr_105 = getelementptr i64 %u, i64 0, i64 %zext_ln48_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4256 'getelementptr' 'u_addr_105' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_54 : Operation 4257 [1/1] (0.74ns)   --->   "%add_ln48_143 = add i12 %zext_ln48_128, i12 2160" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4257 'add' 'add_ln48_143' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4258 [1/1] (0.00ns)   --->   "%zext_ln48_169 = zext i12 %add_ln48_143" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4258 'zext' 'zext_ln48_169' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_54 : Operation 4259 [1/1] (0.00ns)   --->   "%u_addr_109 = getelementptr i64 %u, i64 0, i64 %zext_ln48_169" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4259 'getelementptr' 'u_addr_109' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_54 : Operation 4260 [1/5] (2.89ns)   --->   "%sub1_1 = dsub i64 %sub_1, i64 %mul4_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4260 'dsub' 'sub1_1' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4261 [2/5] (2.89ns)   --->   "%sub_24 = dsub i64 %add1_24, i64 %mul3_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4261 'dsub' 'sub_24' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4262 [3/5] (2.89ns)   --->   "%sub_25 = dsub i64 %add1_25, i64 %mul3_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4262 'dsub' 'sub_25' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4263 [5/5] (2.89ns)   --->   "%sub_26 = dsub i64 %add1_26, i64 %mul3_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4263 'dsub' 'sub_26' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4264 [1/5] (2.89ns)   --->   "%add1_27 = dadd i64 %mul1_27, i64 %mul2_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4264 'dadd' 'add1_27' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4265 [3/5] (2.89ns)   --->   "%add1_28 = dadd i64 %mul1_28, i64 %mul2_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4265 'dadd' 'add1_28' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4266 [4/5] (2.89ns)   --->   "%add1_29 = dadd i64 %mul1_29, i64 %mul2_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4266 'dadd' 'add1_29' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4267 [1/5] (3.33ns)   --->   "%mul2_30 = dmul i64 %bitcast_ln48_150, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4267 'dmul' 'mul2_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4268 [1/5] (3.33ns)   --->   "%mul3_30 = dmul i64 %bitcast_ln48_151, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4268 'dmul' 'mul3_30' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4269 [2/5] (3.33ns)   --->   "%mul1_31 = dmul i64 %bitcast_ln48_32, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4269 'dmul' 'mul1_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4270 [2/5] (3.33ns)   --->   "%mul2_31 = dmul i64 %bitcast_ln48_153, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4270 'dmul' 'mul2_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4271 [3/5] (3.33ns)   --->   "%mul3_31 = dmul i64 %bitcast_ln48_154, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4271 'dmul' 'mul3_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4272 [3/5] (3.33ns)   --->   "%mul1_32 = dmul i64 %bitcast_ln48_33, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4272 'dmul' 'mul1_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4273 [4/5] (3.33ns)   --->   "%mul2_32 = dmul i64 %bitcast_ln48_156, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4273 'dmul' 'mul2_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4274 [4/5] (3.33ns)   --->   "%mul3_32 = dmul i64 %bitcast_ln48_157, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4274 'dmul' 'mul3_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4275 [1/1] (0.00ns)   --->   "%bitcast_ln48_34 = bitcast i64 %u_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4275 'bitcast' 'bitcast_ln48_34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_54 : Operation 4276 [5/5] (3.33ns)   --->   "%mul1_33 = dmul i64 %bitcast_ln48_34, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4276 'dmul' 'mul1_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4277 [1/1] (0.00ns)   --->   "%bitcast_ln48_159 = bitcast i64 %u_load_125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4277 'bitcast' 'bitcast_ln48_159' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_54 : Operation 4278 [5/5] (3.33ns)   --->   "%mul2_33 = dmul i64 %bitcast_ln48_159, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4278 'dmul' 'mul2_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4279 [1/2] (1.64ns)   --->   "%u_load_126 = load i12 %u_addr_106" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4279 'load' 'u_load_126' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_54 : Operation 4280 [1/2] (1.64ns)   --->   "%u_load_35 = load i12 %u_addr_107" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4280 'load' 'u_load_35' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_54 : Operation 4281 [2/2] (1.64ns)   --->   "%u_load_127 = load i12 %u_addr_105" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4281 'load' 'u_load_127' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_54 : Operation 4282 [2/2] (1.64ns)   --->   "%u_load_128 = load i12 %u_addr_109" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4282 'load' 'u_load_128' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 55 <SV = 54> <Delay = 3.33>
ST_55 : Operation 4283 [1/1] (0.74ns)   --->   "%add_ln48_34 = add i12 %zext_ln48, i12 2220" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4283 'add' 'add_ln48_34' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4284 [1/1] (0.00ns)   --->   "%zext_ln48_42 = zext i12 %add_ln48_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4284 'zext' 'zext_ln48_42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_55 : Operation 4285 [1/1] (0.00ns)   --->   "%u_addr_108 = getelementptr i64 %u, i64 0, i64 %zext_ln48_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4285 'getelementptr' 'u_addr_108' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_55 : Operation 4286 [1/1] (0.74ns)   --->   "%add_ln48_89 = add i12 %zext_ln48_64, i12 2220" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4286 'add' 'add_ln48_89' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4287 [1/1] (0.00ns)   --->   "%zext_ln48_106 = zext i12 %add_ln48_89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4287 'zext' 'zext_ln48_106' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_55 : Operation 4288 [1/1] (0.00ns)   --->   "%u_addr_110 = getelementptr i64 %u, i64 0, i64 %zext_ln48_106" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4288 'getelementptr' 'u_addr_110' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_55 : Operation 4289 [22/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4289 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4290 [1/5] (2.89ns)   --->   "%sub_24 = dsub i64 %add1_24, i64 %mul3_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4290 'dsub' 'sub_24' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4291 [2/5] (2.89ns)   --->   "%sub_25 = dsub i64 %add1_25, i64 %mul3_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4291 'dsub' 'sub_25' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4292 [4/5] (2.89ns)   --->   "%sub_26 = dsub i64 %add1_26, i64 %mul3_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4292 'dsub' 'sub_26' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4293 [5/5] (2.89ns)   --->   "%sub_27 = dsub i64 %add1_27, i64 %mul3_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4293 'dsub' 'sub_27' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4294 [2/5] (2.89ns)   --->   "%add1_28 = dadd i64 %mul1_28, i64 %mul2_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4294 'dadd' 'add1_28' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4295 [3/5] (2.89ns)   --->   "%add1_29 = dadd i64 %mul1_29, i64 %mul2_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4295 'dadd' 'add1_29' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4296 [5/5] (2.89ns)   --->   "%add1_30 = dadd i64 %mul1_30, i64 %mul2_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4296 'dadd' 'add1_30' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4297 [1/5] (3.33ns)   --->   "%mul1_31 = dmul i64 %bitcast_ln48_32, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4297 'dmul' 'mul1_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4298 [1/5] (3.33ns)   --->   "%mul2_31 = dmul i64 %bitcast_ln48_153, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4298 'dmul' 'mul2_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4299 [2/5] (3.33ns)   --->   "%mul3_31 = dmul i64 %bitcast_ln48_154, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4299 'dmul' 'mul3_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4300 [2/5] (3.33ns)   --->   "%mul1_32 = dmul i64 %bitcast_ln48_33, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4300 'dmul' 'mul1_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4301 [3/5] (3.33ns)   --->   "%mul2_32 = dmul i64 %bitcast_ln48_156, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4301 'dmul' 'mul2_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4302 [3/5] (3.33ns)   --->   "%mul3_32 = dmul i64 %bitcast_ln48_157, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4302 'dmul' 'mul3_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4303 [4/5] (3.33ns)   --->   "%mul1_33 = dmul i64 %bitcast_ln48_34, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4303 'dmul' 'mul1_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4304 [4/5] (3.33ns)   --->   "%mul2_33 = dmul i64 %bitcast_ln48_159, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4304 'dmul' 'mul2_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4305 [1/1] (0.00ns)   --->   "%bitcast_ln48_160 = bitcast i64 %u_load_126" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4305 'bitcast' 'bitcast_ln48_160' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_55 : Operation 4306 [5/5] (3.33ns)   --->   "%mul3_33 = dmul i64 %bitcast_ln48_160, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4306 'dmul' 'mul3_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4307 [1/1] (0.00ns)   --->   "%bitcast_ln48_35 = bitcast i64 %u_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4307 'bitcast' 'bitcast_ln48_35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_55 : Operation 4308 [5/5] (3.33ns)   --->   "%mul1_34 = dmul i64 %bitcast_ln48_35, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4308 'dmul' 'mul1_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4309 [1/2] (1.64ns)   --->   "%u_load_127 = load i12 %u_addr_105" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4309 'load' 'u_load_127' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_55 : Operation 4310 [1/2] (1.64ns)   --->   "%u_load_128 = load i12 %u_addr_109" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4310 'load' 'u_load_128' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_55 : Operation 4311 [2/2] (1.64ns)   --->   "%u_load_36 = load i12 %u_addr_110" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4311 'load' 'u_load_36' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_55 : Operation 4312 [2/2] (1.64ns)   --->   "%u_load_129 = load i12 %u_addr_108" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4312 'load' 'u_load_129' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 56 <SV = 55> <Delay = 3.33>
ST_56 : Operation 4313 [1/1] (0.74ns)   --->   "%add_ln48_90 = add i12 %zext_ln48_64, i12 2280" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4313 'add' 'add_ln48_90' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4314 [1/1] (0.00ns)   --->   "%zext_ln48_107 = zext i12 %add_ln48_90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4314 'zext' 'zext_ln48_107' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_56 : Operation 4315 [1/1] (0.00ns)   --->   "%u_addr_113 = getelementptr i64 %u, i64 0, i64 %zext_ln48_107" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4315 'getelementptr' 'u_addr_113' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_56 : Operation 4316 [1/1] (0.74ns)   --->   "%add_ln48_144 = add i12 %zext_ln48_128, i12 2220" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4316 'add' 'add_ln48_144' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4317 [1/1] (0.00ns)   --->   "%zext_ln48_170 = zext i12 %add_ln48_144" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4317 'zext' 'zext_ln48_170' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_56 : Operation 4318 [1/1] (0.00ns)   --->   "%u_addr_112 = getelementptr i64 %u, i64 0, i64 %zext_ln48_170" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4318 'getelementptr' 'u_addr_112' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_56 : Operation 4319 [21/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4319 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4320 [1/5] (2.89ns)   --->   "%sub_25 = dsub i64 %add1_25, i64 %mul3_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4320 'dsub' 'sub_25' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4321 [3/5] (2.89ns)   --->   "%sub_26 = dsub i64 %add1_26, i64 %mul3_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4321 'dsub' 'sub_26' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4322 [4/5] (2.89ns)   --->   "%sub_27 = dsub i64 %add1_27, i64 %mul3_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4322 'dsub' 'sub_27' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4323 [1/5] (2.89ns)   --->   "%add1_28 = dadd i64 %mul1_28, i64 %mul2_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4323 'dadd' 'add1_28' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4324 [2/5] (2.89ns)   --->   "%add1_29 = dadd i64 %mul1_29, i64 %mul2_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4324 'dadd' 'add1_29' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4325 [4/5] (2.89ns)   --->   "%add1_30 = dadd i64 %mul1_30, i64 %mul2_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4325 'dadd' 'add1_30' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4326 [5/5] (2.89ns)   --->   "%add1_31 = dadd i64 %mul1_31, i64 %mul2_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4326 'dadd' 'add1_31' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4327 [1/5] (3.33ns)   --->   "%mul3_31 = dmul i64 %bitcast_ln48_154, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4327 'dmul' 'mul3_31' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4328 [1/5] (3.33ns)   --->   "%mul1_32 = dmul i64 %bitcast_ln48_33, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4328 'dmul' 'mul1_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4329 [2/5] (3.33ns)   --->   "%mul2_32 = dmul i64 %bitcast_ln48_156, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4329 'dmul' 'mul2_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4330 [2/5] (3.33ns)   --->   "%mul3_32 = dmul i64 %bitcast_ln48_157, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4330 'dmul' 'mul3_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4331 [3/5] (3.33ns)   --->   "%mul1_33 = dmul i64 %bitcast_ln48_34, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4331 'dmul' 'mul1_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4332 [3/5] (3.33ns)   --->   "%mul2_33 = dmul i64 %bitcast_ln48_159, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4332 'dmul' 'mul2_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4333 [4/5] (3.33ns)   --->   "%mul3_33 = dmul i64 %bitcast_ln48_160, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4333 'dmul' 'mul3_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4334 [4/5] (3.33ns)   --->   "%mul1_34 = dmul i64 %bitcast_ln48_35, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4334 'dmul' 'mul1_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4335 [1/1] (0.00ns)   --->   "%bitcast_ln48_162 = bitcast i64 %u_load_127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4335 'bitcast' 'bitcast_ln48_162' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_56 : Operation 4336 [5/5] (3.33ns)   --->   "%mul2_34 = dmul i64 %bitcast_ln48_162, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4336 'dmul' 'mul2_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4337 [1/1] (0.00ns)   --->   "%bitcast_ln48_163 = bitcast i64 %u_load_128" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4337 'bitcast' 'bitcast_ln48_163' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_56 : Operation 4338 [5/5] (3.33ns)   --->   "%mul3_34 = dmul i64 %bitcast_ln48_163, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4338 'dmul' 'mul3_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4339 [1/2] (1.64ns)   --->   "%u_load_36 = load i12 %u_addr_110" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4339 'load' 'u_load_36' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_56 : Operation 4340 [1/2] (1.64ns)   --->   "%u_load_129 = load i12 %u_addr_108" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4340 'load' 'u_load_129' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_56 : Operation 4341 [2/2] (1.64ns)   --->   "%u_load_130 = load i12 %u_addr_112" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4341 'load' 'u_load_130' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_56 : Operation 4342 [2/2] (1.64ns)   --->   "%u_load_37 = load i12 %u_addr_113" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4342 'load' 'u_load_37' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 57 <SV = 56> <Delay = 3.33>
ST_57 : Operation 4343 [1/1] (0.74ns)   --->   "%add_ln48_35 = add i12 %zext_ln48, i12 2280" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4343 'add' 'add_ln48_35' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4344 [1/1] (0.00ns)   --->   "%zext_ln48_43 = zext i12 %add_ln48_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4344 'zext' 'zext_ln48_43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_57 : Operation 4345 [1/1] (0.00ns)   --->   "%u_addr_111 = getelementptr i64 %u, i64 0, i64 %zext_ln48_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4345 'getelementptr' 'u_addr_111' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_57 : Operation 4346 [1/1] (0.74ns)   --->   "%add_ln48_145 = add i12 %zext_ln48_128, i12 2280" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4346 'add' 'add_ln48_145' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4347 [1/1] (0.00ns)   --->   "%zext_ln48_171 = zext i12 %add_ln48_145" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4347 'zext' 'zext_ln48_171' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_57 : Operation 4348 [1/1] (0.00ns)   --->   "%u_addr_115 = getelementptr i64 %u, i64 0, i64 %zext_ln48_171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4348 'getelementptr' 'u_addr_115' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_57 : Operation 4349 [20/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4349 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4350 [2/5] (2.89ns)   --->   "%sub_26 = dsub i64 %add1_26, i64 %mul3_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4350 'dsub' 'sub_26' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4351 [3/5] (2.89ns)   --->   "%sub_27 = dsub i64 %add1_27, i64 %mul3_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4351 'dsub' 'sub_27' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4352 [5/5] (2.89ns)   --->   "%sub_28 = dsub i64 %add1_28, i64 %mul3_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4352 'dsub' 'sub_28' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4353 [1/5] (2.89ns)   --->   "%add1_29 = dadd i64 %mul1_29, i64 %mul2_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4353 'dadd' 'add1_29' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4354 [3/5] (2.89ns)   --->   "%add1_30 = dadd i64 %mul1_30, i64 %mul2_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4354 'dadd' 'add1_30' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4355 [4/5] (2.89ns)   --->   "%add1_31 = dadd i64 %mul1_31, i64 %mul2_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4355 'dadd' 'add1_31' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4356 [1/5] (3.33ns)   --->   "%mul2_32 = dmul i64 %bitcast_ln48_156, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4356 'dmul' 'mul2_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4357 [1/5] (3.33ns)   --->   "%mul3_32 = dmul i64 %bitcast_ln48_157, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4357 'dmul' 'mul3_32' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4358 [2/5] (3.33ns)   --->   "%mul1_33 = dmul i64 %bitcast_ln48_34, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4358 'dmul' 'mul1_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4359 [2/5] (3.33ns)   --->   "%mul2_33 = dmul i64 %bitcast_ln48_159, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4359 'dmul' 'mul2_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4360 [3/5] (3.33ns)   --->   "%mul3_33 = dmul i64 %bitcast_ln48_160, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4360 'dmul' 'mul3_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4361 [3/5] (3.33ns)   --->   "%mul1_34 = dmul i64 %bitcast_ln48_35, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4361 'dmul' 'mul1_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4362 [4/5] (3.33ns)   --->   "%mul2_34 = dmul i64 %bitcast_ln48_162, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4362 'dmul' 'mul2_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4363 [4/5] (3.33ns)   --->   "%mul3_34 = dmul i64 %bitcast_ln48_163, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4363 'dmul' 'mul3_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4364 [1/1] (0.00ns)   --->   "%bitcast_ln48_36 = bitcast i64 %u_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4364 'bitcast' 'bitcast_ln48_36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_57 : Operation 4365 [5/5] (3.33ns)   --->   "%mul1_35 = dmul i64 %bitcast_ln48_36, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4365 'dmul' 'mul1_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4366 [1/1] (0.00ns)   --->   "%bitcast_ln48_165 = bitcast i64 %u_load_129" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4366 'bitcast' 'bitcast_ln48_165' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_57 : Operation 4367 [5/5] (3.33ns)   --->   "%mul2_35 = dmul i64 %bitcast_ln48_165, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4367 'dmul' 'mul2_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4368 [1/2] (1.64ns)   --->   "%u_load_130 = load i12 %u_addr_112" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4368 'load' 'u_load_130' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_57 : Operation 4369 [1/2] (1.64ns)   --->   "%u_load_37 = load i12 %u_addr_113" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4369 'load' 'u_load_37' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_57 : Operation 4370 [2/2] (1.64ns)   --->   "%u_load_131 = load i12 %u_addr_111" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4370 'load' 'u_load_131' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_57 : Operation 4371 [2/2] (1.64ns)   --->   "%u_load_132 = load i12 %u_addr_115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4371 'load' 'u_load_132' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 58 <SV = 57> <Delay = 3.33>
ST_58 : Operation 4372 [1/1] (0.74ns)   --->   "%add_ln48_36 = add i12 %zext_ln48, i12 2340" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4372 'add' 'add_ln48_36' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4373 [1/1] (0.00ns)   --->   "%zext_ln48_44 = zext i12 %add_ln48_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4373 'zext' 'zext_ln48_44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_58 : Operation 4374 [1/1] (0.00ns)   --->   "%u_addr_114 = getelementptr i64 %u, i64 0, i64 %zext_ln48_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4374 'getelementptr' 'u_addr_114' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_58 : Operation 4375 [1/1] (0.74ns)   --->   "%add_ln48_91 = add i12 %zext_ln48_64, i12 2340" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4375 'add' 'add_ln48_91' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4376 [1/1] (0.00ns)   --->   "%zext_ln48_108 = zext i12 %add_ln48_91" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4376 'zext' 'zext_ln48_108' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_58 : Operation 4377 [1/1] (0.00ns)   --->   "%u_addr_116 = getelementptr i64 %u, i64 0, i64 %zext_ln48_108" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4377 'getelementptr' 'u_addr_116' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_58 : Operation 4378 [19/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4378 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4379 [1/5] (2.89ns)   --->   "%sub_26 = dsub i64 %add1_26, i64 %mul3_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4379 'dsub' 'sub_26' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4380 [2/5] (2.89ns)   --->   "%sub_27 = dsub i64 %add1_27, i64 %mul3_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4380 'dsub' 'sub_27' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4381 [4/5] (2.89ns)   --->   "%sub_28 = dsub i64 %add1_28, i64 %mul3_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4381 'dsub' 'sub_28' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4382 [5/5] (2.89ns)   --->   "%sub_29 = dsub i64 %add1_29, i64 %mul3_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4382 'dsub' 'sub_29' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4383 [2/5] (2.89ns)   --->   "%add1_30 = dadd i64 %mul1_30, i64 %mul2_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4383 'dadd' 'add1_30' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4384 [3/5] (2.89ns)   --->   "%add1_31 = dadd i64 %mul1_31, i64 %mul2_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4384 'dadd' 'add1_31' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4385 [5/5] (2.89ns)   --->   "%add1_32 = dadd i64 %mul1_32, i64 %mul2_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4385 'dadd' 'add1_32' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4386 [1/5] (3.33ns)   --->   "%mul1_33 = dmul i64 %bitcast_ln48_34, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4386 'dmul' 'mul1_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4387 [1/5] (3.33ns)   --->   "%mul2_33 = dmul i64 %bitcast_ln48_159, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4387 'dmul' 'mul2_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4388 [2/5] (3.33ns)   --->   "%mul3_33 = dmul i64 %bitcast_ln48_160, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4388 'dmul' 'mul3_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4389 [2/5] (3.33ns)   --->   "%mul1_34 = dmul i64 %bitcast_ln48_35, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4389 'dmul' 'mul1_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4390 [3/5] (3.33ns)   --->   "%mul2_34 = dmul i64 %bitcast_ln48_162, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4390 'dmul' 'mul2_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4391 [3/5] (3.33ns)   --->   "%mul3_34 = dmul i64 %bitcast_ln48_163, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4391 'dmul' 'mul3_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4392 [4/5] (3.33ns)   --->   "%mul1_35 = dmul i64 %bitcast_ln48_36, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4392 'dmul' 'mul1_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4393 [4/5] (3.33ns)   --->   "%mul2_35 = dmul i64 %bitcast_ln48_165, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4393 'dmul' 'mul2_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4394 [1/1] (0.00ns)   --->   "%bitcast_ln48_166 = bitcast i64 %u_load_130" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4394 'bitcast' 'bitcast_ln48_166' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_58 : Operation 4395 [5/5] (3.33ns)   --->   "%mul3_35 = dmul i64 %bitcast_ln48_166, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4395 'dmul' 'mul3_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4396 [1/1] (0.00ns)   --->   "%bitcast_ln48_37 = bitcast i64 %u_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4396 'bitcast' 'bitcast_ln48_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_58 : Operation 4397 [5/5] (3.33ns)   --->   "%mul1_36 = dmul i64 %bitcast_ln48_37, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4397 'dmul' 'mul1_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4398 [1/2] (1.64ns)   --->   "%u_load_131 = load i12 %u_addr_111" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4398 'load' 'u_load_131' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_58 : Operation 4399 [1/2] (1.64ns)   --->   "%u_load_132 = load i12 %u_addr_115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4399 'load' 'u_load_132' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_58 : Operation 4400 [2/2] (1.64ns)   --->   "%u_load_133 = load i12 %u_addr_116" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4400 'load' 'u_load_133' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_58 : Operation 4401 [2/2] (1.64ns)   --->   "%u_load_134 = load i12 %u_addr_114" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4401 'load' 'u_load_134' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 59 <SV = 58> <Delay = 3.33>
ST_59 : Operation 4402 [1/1] (0.74ns)   --->   "%add_ln48_92 = add i12 %zext_ln48_64, i12 2400" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4402 'add' 'add_ln48_92' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4403 [1/1] (0.00ns)   --->   "%zext_ln48_109 = zext i12 %add_ln48_92" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4403 'zext' 'zext_ln48_109' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_59 : Operation 4404 [1/1] (0.00ns)   --->   "%u_addr_119 = getelementptr i64 %u, i64 0, i64 %zext_ln48_109" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4404 'getelementptr' 'u_addr_119' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_59 : Operation 4405 [1/1] (0.74ns)   --->   "%add_ln48_146 = add i12 %zext_ln48_128, i12 2340" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4405 'add' 'add_ln48_146' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4406 [1/1] (0.00ns)   --->   "%zext_ln48_172 = zext i12 %add_ln48_146" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4406 'zext' 'zext_ln48_172' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_59 : Operation 4407 [1/1] (0.00ns)   --->   "%u_addr_118 = getelementptr i64 %u, i64 0, i64 %zext_ln48_172" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4407 'getelementptr' 'u_addr_118' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_59 : Operation 4408 [18/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4408 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4409 [1/5] (2.89ns)   --->   "%sub_27 = dsub i64 %add1_27, i64 %mul3_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4409 'dsub' 'sub_27' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4410 [3/5] (2.89ns)   --->   "%sub_28 = dsub i64 %add1_28, i64 %mul3_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4410 'dsub' 'sub_28' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4411 [4/5] (2.89ns)   --->   "%sub_29 = dsub i64 %add1_29, i64 %mul3_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4411 'dsub' 'sub_29' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4412 [1/5] (2.89ns)   --->   "%add1_30 = dadd i64 %mul1_30, i64 %mul2_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4412 'dadd' 'add1_30' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4413 [2/5] (2.89ns)   --->   "%add1_31 = dadd i64 %mul1_31, i64 %mul2_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4413 'dadd' 'add1_31' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4414 [4/5] (2.89ns)   --->   "%add1_32 = dadd i64 %mul1_32, i64 %mul2_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4414 'dadd' 'add1_32' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4415 [5/5] (2.89ns)   --->   "%add1_33 = dadd i64 %mul1_33, i64 %mul2_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4415 'dadd' 'add1_33' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4416 [1/5] (3.33ns)   --->   "%mul3_33 = dmul i64 %bitcast_ln48_160, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4416 'dmul' 'mul3_33' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4417 [1/5] (3.33ns)   --->   "%mul1_34 = dmul i64 %bitcast_ln48_35, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4417 'dmul' 'mul1_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4418 [2/5] (3.33ns)   --->   "%mul2_34 = dmul i64 %bitcast_ln48_162, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4418 'dmul' 'mul2_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4419 [2/5] (3.33ns)   --->   "%mul3_34 = dmul i64 %bitcast_ln48_163, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4419 'dmul' 'mul3_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4420 [3/5] (3.33ns)   --->   "%mul1_35 = dmul i64 %bitcast_ln48_36, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4420 'dmul' 'mul1_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4421 [3/5] (3.33ns)   --->   "%mul2_35 = dmul i64 %bitcast_ln48_165, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4421 'dmul' 'mul2_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4422 [4/5] (3.33ns)   --->   "%mul3_35 = dmul i64 %bitcast_ln48_166, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4422 'dmul' 'mul3_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4423 [4/5] (3.33ns)   --->   "%mul1_36 = dmul i64 %bitcast_ln48_37, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4423 'dmul' 'mul1_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4424 [1/1] (0.00ns)   --->   "%bitcast_ln48_168 = bitcast i64 %u_load_131" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4424 'bitcast' 'bitcast_ln48_168' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_59 : Operation 4425 [5/5] (3.33ns)   --->   "%mul2_36 = dmul i64 %bitcast_ln48_168, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4425 'dmul' 'mul2_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4426 [1/1] (0.00ns)   --->   "%bitcast_ln48_169 = bitcast i64 %u_load_132" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4426 'bitcast' 'bitcast_ln48_169' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_59 : Operation 4427 [5/5] (3.33ns)   --->   "%mul3_36 = dmul i64 %bitcast_ln48_169, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4427 'dmul' 'mul3_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4428 [1/2] (1.64ns)   --->   "%u_load_133 = load i12 %u_addr_116" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4428 'load' 'u_load_133' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_59 : Operation 4429 [1/2] (1.64ns)   --->   "%u_load_134 = load i12 %u_addr_114" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4429 'load' 'u_load_134' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_59 : Operation 4430 [2/2] (1.64ns)   --->   "%u_load_135 = load i12 %u_addr_118" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4430 'load' 'u_load_135' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_59 : Operation 4431 [2/2] (1.64ns)   --->   "%u_load_39 = load i12 %u_addr_119" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4431 'load' 'u_load_39' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 60 <SV = 59> <Delay = 3.33>
ST_60 : Operation 4432 [1/1] (0.74ns)   --->   "%add_ln48_37 = add i12 %zext_ln48, i12 2400" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4432 'add' 'add_ln48_37' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4433 [1/1] (0.00ns)   --->   "%zext_ln48_45 = zext i12 %add_ln48_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4433 'zext' 'zext_ln48_45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_60 : Operation 4434 [1/1] (0.00ns)   --->   "%u_addr_117 = getelementptr i64 %u, i64 0, i64 %zext_ln48_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4434 'getelementptr' 'u_addr_117' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_60 : Operation 4435 [1/1] (0.74ns)   --->   "%add_ln48_147 = add i12 %zext_ln48_128, i12 2400" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4435 'add' 'add_ln48_147' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4436 [1/1] (0.00ns)   --->   "%zext_ln48_173 = zext i12 %add_ln48_147" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4436 'zext' 'zext_ln48_173' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_60 : Operation 4437 [1/1] (0.00ns)   --->   "%u_addr_121 = getelementptr i64 %u, i64 0, i64 %zext_ln48_173" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4437 'getelementptr' 'u_addr_121' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_60 : Operation 4438 [17/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4438 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4439 [2/5] (2.89ns)   --->   "%sub_28 = dsub i64 %add1_28, i64 %mul3_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4439 'dsub' 'sub_28' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4440 [3/5] (2.89ns)   --->   "%sub_29 = dsub i64 %add1_29, i64 %mul3_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4440 'dsub' 'sub_29' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4441 [5/5] (2.89ns)   --->   "%sub_30 = dsub i64 %add1_30, i64 %mul3_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4441 'dsub' 'sub_30' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4442 [1/5] (2.89ns)   --->   "%add1_31 = dadd i64 %mul1_31, i64 %mul2_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4442 'dadd' 'add1_31' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4443 [3/5] (2.89ns)   --->   "%add1_32 = dadd i64 %mul1_32, i64 %mul2_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4443 'dadd' 'add1_32' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4444 [4/5] (2.89ns)   --->   "%add1_33 = dadd i64 %mul1_33, i64 %mul2_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4444 'dadd' 'add1_33' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4445 [1/5] (3.33ns)   --->   "%mul2_34 = dmul i64 %bitcast_ln48_162, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4445 'dmul' 'mul2_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4446 [1/5] (3.33ns)   --->   "%mul3_34 = dmul i64 %bitcast_ln48_163, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4446 'dmul' 'mul3_34' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4447 [2/5] (3.33ns)   --->   "%mul1_35 = dmul i64 %bitcast_ln48_36, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4447 'dmul' 'mul1_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4448 [2/5] (3.33ns)   --->   "%mul2_35 = dmul i64 %bitcast_ln48_165, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4448 'dmul' 'mul2_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4449 [3/5] (3.33ns)   --->   "%mul3_35 = dmul i64 %bitcast_ln48_166, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4449 'dmul' 'mul3_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4450 [3/5] (3.33ns)   --->   "%mul1_36 = dmul i64 %bitcast_ln48_37, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4450 'dmul' 'mul1_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4451 [4/5] (3.33ns)   --->   "%mul2_36 = dmul i64 %bitcast_ln48_168, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4451 'dmul' 'mul2_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4452 [4/5] (3.33ns)   --->   "%mul3_36 = dmul i64 %bitcast_ln48_169, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4452 'dmul' 'mul3_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4453 [1/1] (0.00ns)   --->   "%bitcast_ln48_38 = bitcast i64 %u_load_133" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4453 'bitcast' 'bitcast_ln48_38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_60 : Operation 4454 [5/5] (3.33ns)   --->   "%mul1_37 = dmul i64 %bitcast_ln48_38, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4454 'dmul' 'mul1_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4455 [1/1] (0.00ns)   --->   "%bitcast_ln48_171 = bitcast i64 %u_load_134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4455 'bitcast' 'bitcast_ln48_171' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_60 : Operation 4456 [5/5] (3.33ns)   --->   "%mul2_37 = dmul i64 %bitcast_ln48_171, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4456 'dmul' 'mul2_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4457 [1/2] (1.64ns)   --->   "%u_load_135 = load i12 %u_addr_118" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4457 'load' 'u_load_135' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_60 : Operation 4458 [1/2] (1.64ns)   --->   "%u_load_39 = load i12 %u_addr_119" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4458 'load' 'u_load_39' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_60 : Operation 4459 [2/2] (1.64ns)   --->   "%u_load_136 = load i12 %u_addr_117" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4459 'load' 'u_load_136' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_60 : Operation 4460 [2/2] (1.64ns)   --->   "%u_load_137 = load i12 %u_addr_121" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4460 'load' 'u_load_137' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 61 <SV = 60> <Delay = 3.33>
ST_61 : Operation 4461 [1/1] (0.74ns)   --->   "%add_ln48_38 = add i12 %zext_ln48, i12 2460" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4461 'add' 'add_ln48_38' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4462 [1/1] (0.00ns)   --->   "%zext_ln48_46 = zext i12 %add_ln48_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4462 'zext' 'zext_ln48_46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_61 : Operation 4463 [1/1] (0.00ns)   --->   "%u_addr_120 = getelementptr i64 %u, i64 0, i64 %zext_ln48_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4463 'getelementptr' 'u_addr_120' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_61 : Operation 4464 [1/1] (0.74ns)   --->   "%add_ln48_93 = add i12 %zext_ln48_64, i12 2460" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4464 'add' 'add_ln48_93' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4465 [1/1] (0.00ns)   --->   "%zext_ln48_110 = zext i12 %add_ln48_93" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4465 'zext' 'zext_ln48_110' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_61 : Operation 4466 [1/1] (0.00ns)   --->   "%u_addr_122 = getelementptr i64 %u, i64 0, i64 %zext_ln48_110" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4466 'getelementptr' 'u_addr_122' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_61 : Operation 4467 [16/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4467 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4468 [1/5] (2.89ns)   --->   "%sub_28 = dsub i64 %add1_28, i64 %mul3_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4468 'dsub' 'sub_28' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4469 [2/5] (2.89ns)   --->   "%sub_29 = dsub i64 %add1_29, i64 %mul3_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4469 'dsub' 'sub_29' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4470 [4/5] (2.89ns)   --->   "%sub_30 = dsub i64 %add1_30, i64 %mul3_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4470 'dsub' 'sub_30' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4471 [5/5] (2.89ns)   --->   "%sub_31 = dsub i64 %add1_31, i64 %mul3_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4471 'dsub' 'sub_31' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4472 [2/5] (2.89ns)   --->   "%add1_32 = dadd i64 %mul1_32, i64 %mul2_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4472 'dadd' 'add1_32' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4473 [3/5] (2.89ns)   --->   "%add1_33 = dadd i64 %mul1_33, i64 %mul2_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4473 'dadd' 'add1_33' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4474 [5/5] (2.89ns)   --->   "%add1_34 = dadd i64 %mul1_34, i64 %mul2_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4474 'dadd' 'add1_34' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4475 [1/5] (3.33ns)   --->   "%mul1_35 = dmul i64 %bitcast_ln48_36, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4475 'dmul' 'mul1_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4476 [1/5] (3.33ns)   --->   "%mul2_35 = dmul i64 %bitcast_ln48_165, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4476 'dmul' 'mul2_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4477 [2/5] (3.33ns)   --->   "%mul3_35 = dmul i64 %bitcast_ln48_166, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4477 'dmul' 'mul3_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4478 [2/5] (3.33ns)   --->   "%mul1_36 = dmul i64 %bitcast_ln48_37, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4478 'dmul' 'mul1_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4479 [3/5] (3.33ns)   --->   "%mul2_36 = dmul i64 %bitcast_ln48_168, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4479 'dmul' 'mul2_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4480 [3/5] (3.33ns)   --->   "%mul3_36 = dmul i64 %bitcast_ln48_169, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4480 'dmul' 'mul3_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4481 [4/5] (3.33ns)   --->   "%mul1_37 = dmul i64 %bitcast_ln48_38, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4481 'dmul' 'mul1_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4482 [4/5] (3.33ns)   --->   "%mul2_37 = dmul i64 %bitcast_ln48_171, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4482 'dmul' 'mul2_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4483 [1/1] (0.00ns)   --->   "%bitcast_ln48_172 = bitcast i64 %u_load_135" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4483 'bitcast' 'bitcast_ln48_172' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_61 : Operation 4484 [5/5] (3.33ns)   --->   "%mul3_37 = dmul i64 %bitcast_ln48_172, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4484 'dmul' 'mul3_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4485 [1/1] (0.00ns)   --->   "%bitcast_ln48_174 = bitcast i64 %u_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4485 'bitcast' 'bitcast_ln48_174' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_61 : Operation 4486 [5/5] (3.33ns)   --->   "%mul1_38 = dmul i64 %bitcast_ln48_174, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4486 'dmul' 'mul1_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4487 [1/2] (1.64ns)   --->   "%u_load_136 = load i12 %u_addr_117" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4487 'load' 'u_load_136' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_61 : Operation 4488 [1/2] (1.64ns)   --->   "%u_load_137 = load i12 %u_addr_121" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4488 'load' 'u_load_137' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_61 : Operation 4489 [2/2] (1.64ns)   --->   "%u_load_40 = load i12 %u_addr_122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4489 'load' 'u_load_40' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_61 : Operation 4490 [2/2] (1.64ns)   --->   "%u_load_138 = load i12 %u_addr_120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4490 'load' 'u_load_138' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 62 <SV = 61> <Delay = 3.33>
ST_62 : Operation 4491 [1/1] (0.74ns)   --->   "%add_ln48_94 = add i12 %zext_ln48_64, i12 2520" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4491 'add' 'add_ln48_94' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4492 [1/1] (0.00ns)   --->   "%zext_ln48_111 = zext i12 %add_ln48_94" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4492 'zext' 'zext_ln48_111' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_62 : Operation 4493 [1/1] (0.00ns)   --->   "%u_addr_125 = getelementptr i64 %u, i64 0, i64 %zext_ln48_111" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4493 'getelementptr' 'u_addr_125' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_62 : Operation 4494 [1/1] (0.74ns)   --->   "%add_ln48_148 = add i12 %zext_ln48_128, i12 2460" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4494 'add' 'add_ln48_148' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4495 [1/1] (0.00ns)   --->   "%zext_ln48_174 = zext i12 %add_ln48_148" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4495 'zext' 'zext_ln48_174' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_62 : Operation 4496 [1/1] (0.00ns)   --->   "%u_addr_124 = getelementptr i64 %u, i64 0, i64 %zext_ln48_174" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4496 'getelementptr' 'u_addr_124' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_62 : Operation 4497 [15/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4497 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4498 [1/5] (2.89ns)   --->   "%sub_29 = dsub i64 %add1_29, i64 %mul3_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4498 'dsub' 'sub_29' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4499 [3/5] (2.89ns)   --->   "%sub_30 = dsub i64 %add1_30, i64 %mul3_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4499 'dsub' 'sub_30' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4500 [4/5] (2.89ns)   --->   "%sub_31 = dsub i64 %add1_31, i64 %mul3_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4500 'dsub' 'sub_31' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4501 [1/5] (2.89ns)   --->   "%add1_32 = dadd i64 %mul1_32, i64 %mul2_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4501 'dadd' 'add1_32' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4502 [2/5] (2.89ns)   --->   "%add1_33 = dadd i64 %mul1_33, i64 %mul2_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4502 'dadd' 'add1_33' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4503 [4/5] (2.89ns)   --->   "%add1_34 = dadd i64 %mul1_34, i64 %mul2_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4503 'dadd' 'add1_34' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4504 [5/5] (2.89ns)   --->   "%add1_35 = dadd i64 %mul1_35, i64 %mul2_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4504 'dadd' 'add1_35' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4505 [1/5] (3.33ns)   --->   "%mul3_35 = dmul i64 %bitcast_ln48_166, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4505 'dmul' 'mul3_35' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4506 [1/5] (3.33ns)   --->   "%mul1_36 = dmul i64 %bitcast_ln48_37, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4506 'dmul' 'mul1_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4507 [2/5] (3.33ns)   --->   "%mul2_36 = dmul i64 %bitcast_ln48_168, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4507 'dmul' 'mul2_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4508 [2/5] (3.33ns)   --->   "%mul3_36 = dmul i64 %bitcast_ln48_169, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4508 'dmul' 'mul3_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4509 [3/5] (3.33ns)   --->   "%mul1_37 = dmul i64 %bitcast_ln48_38, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4509 'dmul' 'mul1_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4510 [3/5] (3.33ns)   --->   "%mul2_37 = dmul i64 %bitcast_ln48_171, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4510 'dmul' 'mul2_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4511 [4/5] (3.33ns)   --->   "%mul3_37 = dmul i64 %bitcast_ln48_172, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4511 'dmul' 'mul3_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4512 [4/5] (3.33ns)   --->   "%mul1_38 = dmul i64 %bitcast_ln48_174, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4512 'dmul' 'mul1_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4513 [1/1] (0.00ns)   --->   "%bitcast_ln48_175 = bitcast i64 %u_load_136" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4513 'bitcast' 'bitcast_ln48_175' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_62 : Operation 4514 [5/5] (3.33ns)   --->   "%mul2_38 = dmul i64 %bitcast_ln48_175, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4514 'dmul' 'mul2_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4515 [1/1] (0.00ns)   --->   "%bitcast_ln48_176 = bitcast i64 %u_load_137" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4515 'bitcast' 'bitcast_ln48_176' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_62 : Operation 4516 [5/5] (3.33ns)   --->   "%mul3_38 = dmul i64 %bitcast_ln48_176, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4516 'dmul' 'mul3_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4517 [1/2] (1.64ns)   --->   "%u_load_40 = load i12 %u_addr_122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4517 'load' 'u_load_40' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_62 : Operation 4518 [1/2] (1.64ns)   --->   "%u_load_138 = load i12 %u_addr_120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4518 'load' 'u_load_138' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_62 : Operation 4519 [2/2] (1.64ns)   --->   "%u_load_139 = load i12 %u_addr_124" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4519 'load' 'u_load_139' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_62 : Operation 4520 [2/2] (1.64ns)   --->   "%u_load_41 = load i12 %u_addr_125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4520 'load' 'u_load_41' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 63 <SV = 62> <Delay = 3.33>
ST_63 : Operation 4521 [1/1] (0.74ns)   --->   "%add_ln48_39 = add i12 %zext_ln48, i12 2520" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4521 'add' 'add_ln48_39' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4522 [1/1] (0.00ns)   --->   "%zext_ln48_47 = zext i12 %add_ln48_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4522 'zext' 'zext_ln48_47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_63 : Operation 4523 [1/1] (0.00ns)   --->   "%u_addr_123 = getelementptr i64 %u, i64 0, i64 %zext_ln48_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4523 'getelementptr' 'u_addr_123' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_63 : Operation 4524 [1/1] (0.74ns)   --->   "%add_ln48_149 = add i12 %zext_ln48_128, i12 2520" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4524 'add' 'add_ln48_149' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4525 [1/1] (0.00ns)   --->   "%zext_ln48_175 = zext i12 %add_ln48_149" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4525 'zext' 'zext_ln48_175' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_63 : Operation 4526 [1/1] (0.00ns)   --->   "%u_addr_127 = getelementptr i64 %u, i64 0, i64 %zext_ln48_175" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4526 'getelementptr' 'u_addr_127' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_63 : Operation 4527 [14/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4527 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4528 [2/5] (2.89ns)   --->   "%sub_30 = dsub i64 %add1_30, i64 %mul3_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4528 'dsub' 'sub_30' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4529 [3/5] (2.89ns)   --->   "%sub_31 = dsub i64 %add1_31, i64 %mul3_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4529 'dsub' 'sub_31' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4530 [5/5] (2.89ns)   --->   "%sub_32 = dsub i64 %add1_32, i64 %mul3_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4530 'dsub' 'sub_32' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4531 [1/5] (2.89ns)   --->   "%add1_33 = dadd i64 %mul1_33, i64 %mul2_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4531 'dadd' 'add1_33' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4532 [3/5] (2.89ns)   --->   "%add1_34 = dadd i64 %mul1_34, i64 %mul2_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4532 'dadd' 'add1_34' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4533 [4/5] (2.89ns)   --->   "%add1_35 = dadd i64 %mul1_35, i64 %mul2_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4533 'dadd' 'add1_35' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4534 [1/5] (3.33ns)   --->   "%mul2_36 = dmul i64 %bitcast_ln48_168, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4534 'dmul' 'mul2_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4535 [1/5] (3.33ns)   --->   "%mul3_36 = dmul i64 %bitcast_ln48_169, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4535 'dmul' 'mul3_36' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4536 [2/5] (3.33ns)   --->   "%mul1_37 = dmul i64 %bitcast_ln48_38, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4536 'dmul' 'mul1_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4537 [2/5] (3.33ns)   --->   "%mul2_37 = dmul i64 %bitcast_ln48_171, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4537 'dmul' 'mul2_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4538 [3/5] (3.33ns)   --->   "%mul3_37 = dmul i64 %bitcast_ln48_172, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4538 'dmul' 'mul3_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4539 [3/5] (3.33ns)   --->   "%mul1_38 = dmul i64 %bitcast_ln48_174, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4539 'dmul' 'mul1_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4540 [4/5] (3.33ns)   --->   "%mul2_38 = dmul i64 %bitcast_ln48_175, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4540 'dmul' 'mul2_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4541 [4/5] (3.33ns)   --->   "%mul3_38 = dmul i64 %bitcast_ln48_176, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4541 'dmul' 'mul3_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4542 [1/1] (0.00ns)   --->   "%bitcast_ln48_40 = bitcast i64 %u_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4542 'bitcast' 'bitcast_ln48_40' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_63 : Operation 4543 [5/5] (3.33ns)   --->   "%mul1_39 = dmul i64 %bitcast_ln48_40, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4543 'dmul' 'mul1_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4544 [1/1] (0.00ns)   --->   "%bitcast_ln48_178 = bitcast i64 %u_load_138" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4544 'bitcast' 'bitcast_ln48_178' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_63 : Operation 4545 [5/5] (3.33ns)   --->   "%mul2_39 = dmul i64 %bitcast_ln48_178, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4545 'dmul' 'mul2_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4546 [1/2] (1.64ns)   --->   "%u_load_139 = load i12 %u_addr_124" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4546 'load' 'u_load_139' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_63 : Operation 4547 [1/2] (1.64ns)   --->   "%u_load_41 = load i12 %u_addr_125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4547 'load' 'u_load_41' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_63 : Operation 4548 [2/2] (1.64ns)   --->   "%u_load_140 = load i12 %u_addr_123" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4548 'load' 'u_load_140' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_63 : Operation 4549 [2/2] (1.64ns)   --->   "%u_load_141 = load i12 %u_addr_127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4549 'load' 'u_load_141' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 64 <SV = 63> <Delay = 3.33>
ST_64 : Operation 4550 [1/1] (0.74ns)   --->   "%add_ln48_40 = add i12 %zext_ln48, i12 2580" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4550 'add' 'add_ln48_40' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4551 [1/1] (0.00ns)   --->   "%zext_ln48_48 = zext i12 %add_ln48_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4551 'zext' 'zext_ln48_48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_64 : Operation 4552 [1/1] (0.00ns)   --->   "%u_addr_126 = getelementptr i64 %u, i64 0, i64 %zext_ln48_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4552 'getelementptr' 'u_addr_126' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_64 : Operation 4553 [1/1] (0.74ns)   --->   "%add_ln48_95 = add i12 %zext_ln48_64, i12 2580" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4553 'add' 'add_ln48_95' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4554 [1/1] (0.00ns)   --->   "%zext_ln48_112 = zext i12 %add_ln48_95" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4554 'zext' 'zext_ln48_112' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_64 : Operation 4555 [1/1] (0.00ns)   --->   "%u_addr_128 = getelementptr i64 %u, i64 0, i64 %zext_ln48_112" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4555 'getelementptr' 'u_addr_128' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_64 : Operation 4556 [13/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4556 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4557 [1/5] (2.89ns)   --->   "%sub_30 = dsub i64 %add1_30, i64 %mul3_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4557 'dsub' 'sub_30' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4558 [2/5] (2.89ns)   --->   "%sub_31 = dsub i64 %add1_31, i64 %mul3_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4558 'dsub' 'sub_31' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4559 [4/5] (2.89ns)   --->   "%sub_32 = dsub i64 %add1_32, i64 %mul3_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4559 'dsub' 'sub_32' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4560 [5/5] (2.89ns)   --->   "%sub_33 = dsub i64 %add1_33, i64 %mul3_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4560 'dsub' 'sub_33' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4561 [2/5] (2.89ns)   --->   "%add1_34 = dadd i64 %mul1_34, i64 %mul2_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4561 'dadd' 'add1_34' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4562 [3/5] (2.89ns)   --->   "%add1_35 = dadd i64 %mul1_35, i64 %mul2_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4562 'dadd' 'add1_35' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4563 [5/5] (2.89ns)   --->   "%add1_36 = dadd i64 %mul1_36, i64 %mul2_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4563 'dadd' 'add1_36' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4564 [1/5] (3.33ns)   --->   "%mul1_37 = dmul i64 %bitcast_ln48_38, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4564 'dmul' 'mul1_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4565 [1/5] (3.33ns)   --->   "%mul2_37 = dmul i64 %bitcast_ln48_171, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4565 'dmul' 'mul2_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4566 [2/5] (3.33ns)   --->   "%mul3_37 = dmul i64 %bitcast_ln48_172, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4566 'dmul' 'mul3_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4567 [2/5] (3.33ns)   --->   "%mul1_38 = dmul i64 %bitcast_ln48_174, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4567 'dmul' 'mul1_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4568 [3/5] (3.33ns)   --->   "%mul2_38 = dmul i64 %bitcast_ln48_175, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4568 'dmul' 'mul2_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4569 [3/5] (3.33ns)   --->   "%mul3_38 = dmul i64 %bitcast_ln48_176, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4569 'dmul' 'mul3_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4570 [4/5] (3.33ns)   --->   "%mul1_39 = dmul i64 %bitcast_ln48_40, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4570 'dmul' 'mul1_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4571 [4/5] (3.33ns)   --->   "%mul2_39 = dmul i64 %bitcast_ln48_178, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4571 'dmul' 'mul2_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4572 [1/1] (0.00ns)   --->   "%bitcast_ln48_179 = bitcast i64 %u_load_139" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4572 'bitcast' 'bitcast_ln48_179' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_64 : Operation 4573 [5/5] (3.33ns)   --->   "%mul3_39 = dmul i64 %bitcast_ln48_179, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4573 'dmul' 'mul3_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4574 [1/1] (0.00ns)   --->   "%bitcast_ln48_41 = bitcast i64 %u_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4574 'bitcast' 'bitcast_ln48_41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_64 : Operation 4575 [5/5] (3.33ns)   --->   "%mul1_40 = dmul i64 %bitcast_ln48_41, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4575 'dmul' 'mul1_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4576 [1/2] (1.64ns)   --->   "%u_load_140 = load i12 %u_addr_123" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4576 'load' 'u_load_140' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_64 : Operation 4577 [1/2] (1.64ns)   --->   "%u_load_141 = load i12 %u_addr_127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4577 'load' 'u_load_141' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_64 : Operation 4578 [2/2] (1.64ns)   --->   "%u_load_42 = load i12 %u_addr_128" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4578 'load' 'u_load_42' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_64 : Operation 4579 [2/2] (1.64ns)   --->   "%u_load_142 = load i12 %u_addr_126" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4579 'load' 'u_load_142' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 65 <SV = 64> <Delay = 3.33>
ST_65 : Operation 4580 [1/1] (0.74ns)   --->   "%add_ln48_96 = add i12 %zext_ln48_64, i12 2640" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4580 'add' 'add_ln48_96' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4581 [1/1] (0.00ns)   --->   "%zext_ln48_113 = zext i12 %add_ln48_96" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4581 'zext' 'zext_ln48_113' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_65 : Operation 4582 [1/1] (0.00ns)   --->   "%u_addr_131 = getelementptr i64 %u, i64 0, i64 %zext_ln48_113" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4582 'getelementptr' 'u_addr_131' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_65 : Operation 4583 [1/1] (0.74ns)   --->   "%add_ln48_150 = add i12 %zext_ln48_128, i12 2580" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4583 'add' 'add_ln48_150' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4584 [1/1] (0.00ns)   --->   "%zext_ln48_176 = zext i12 %add_ln48_150" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4584 'zext' 'zext_ln48_176' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_65 : Operation 4585 [1/1] (0.00ns)   --->   "%u_addr_130 = getelementptr i64 %u, i64 0, i64 %zext_ln48_176" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4585 'getelementptr' 'u_addr_130' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_65 : Operation 4586 [12/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4586 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4587 [1/5] (2.89ns)   --->   "%sub_31 = dsub i64 %add1_31, i64 %mul3_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4587 'dsub' 'sub_31' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4588 [3/5] (2.89ns)   --->   "%sub_32 = dsub i64 %add1_32, i64 %mul3_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4588 'dsub' 'sub_32' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4589 [4/5] (2.89ns)   --->   "%sub_33 = dsub i64 %add1_33, i64 %mul3_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4589 'dsub' 'sub_33' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4590 [1/5] (2.89ns)   --->   "%add1_34 = dadd i64 %mul1_34, i64 %mul2_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4590 'dadd' 'add1_34' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4591 [2/5] (2.89ns)   --->   "%add1_35 = dadd i64 %mul1_35, i64 %mul2_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4591 'dadd' 'add1_35' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4592 [4/5] (2.89ns)   --->   "%add1_36 = dadd i64 %mul1_36, i64 %mul2_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4592 'dadd' 'add1_36' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4593 [5/5] (2.89ns)   --->   "%add1_37 = dadd i64 %mul1_37, i64 %mul2_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4593 'dadd' 'add1_37' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4594 [1/5] (3.33ns)   --->   "%mul3_37 = dmul i64 %bitcast_ln48_172, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4594 'dmul' 'mul3_37' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4595 [1/5] (3.33ns)   --->   "%mul1_38 = dmul i64 %bitcast_ln48_174, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4595 'dmul' 'mul1_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4596 [2/5] (3.33ns)   --->   "%mul2_38 = dmul i64 %bitcast_ln48_175, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4596 'dmul' 'mul2_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4597 [2/5] (3.33ns)   --->   "%mul3_38 = dmul i64 %bitcast_ln48_176, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4597 'dmul' 'mul3_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4598 [3/5] (3.33ns)   --->   "%mul1_39 = dmul i64 %bitcast_ln48_40, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4598 'dmul' 'mul1_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4599 [3/5] (3.33ns)   --->   "%mul2_39 = dmul i64 %bitcast_ln48_178, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4599 'dmul' 'mul2_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4600 [4/5] (3.33ns)   --->   "%mul3_39 = dmul i64 %bitcast_ln48_179, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4600 'dmul' 'mul3_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4601 [4/5] (3.33ns)   --->   "%mul1_40 = dmul i64 %bitcast_ln48_41, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4601 'dmul' 'mul1_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4602 [1/1] (0.00ns)   --->   "%bitcast_ln48_181 = bitcast i64 %u_load_140" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4602 'bitcast' 'bitcast_ln48_181' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_65 : Operation 4603 [5/5] (3.33ns)   --->   "%mul2_40 = dmul i64 %bitcast_ln48_181, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4603 'dmul' 'mul2_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4604 [1/1] (0.00ns)   --->   "%bitcast_ln48_182 = bitcast i64 %u_load_141" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4604 'bitcast' 'bitcast_ln48_182' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_65 : Operation 4605 [5/5] (3.33ns)   --->   "%mul3_40 = dmul i64 %bitcast_ln48_182, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4605 'dmul' 'mul3_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4606 [1/2] (1.64ns)   --->   "%u_load_42 = load i12 %u_addr_128" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4606 'load' 'u_load_42' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_65 : Operation 4607 [1/2] (1.64ns)   --->   "%u_load_142 = load i12 %u_addr_126" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4607 'load' 'u_load_142' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_65 : Operation 4608 [2/2] (1.64ns)   --->   "%u_load_143 = load i12 %u_addr_130" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4608 'load' 'u_load_143' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_65 : Operation 4609 [2/2] (1.64ns)   --->   "%u_load_43 = load i12 %u_addr_131" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4609 'load' 'u_load_43' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 66 <SV = 65> <Delay = 3.33>
ST_66 : Operation 4610 [1/1] (0.74ns)   --->   "%add_ln48_41 = add i12 %zext_ln48, i12 2640" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4610 'add' 'add_ln48_41' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4611 [1/1] (0.00ns)   --->   "%zext_ln48_49 = zext i12 %add_ln48_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4611 'zext' 'zext_ln48_49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_66 : Operation 4612 [1/1] (0.00ns)   --->   "%u_addr_129 = getelementptr i64 %u, i64 0, i64 %zext_ln48_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4612 'getelementptr' 'u_addr_129' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_66 : Operation 4613 [1/1] (0.74ns)   --->   "%add_ln48_151 = add i12 %zext_ln48_128, i12 2640" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4613 'add' 'add_ln48_151' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4614 [1/1] (0.00ns)   --->   "%zext_ln48_177 = zext i12 %add_ln48_151" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4614 'zext' 'zext_ln48_177' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_66 : Operation 4615 [1/1] (0.00ns)   --->   "%u_addr_133 = getelementptr i64 %u, i64 0, i64 %zext_ln48_177" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4615 'getelementptr' 'u_addr_133' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_66 : Operation 4616 [11/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4616 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4617 [2/5] (2.89ns)   --->   "%sub_32 = dsub i64 %add1_32, i64 %mul3_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4617 'dsub' 'sub_32' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4618 [3/5] (2.89ns)   --->   "%sub_33 = dsub i64 %add1_33, i64 %mul3_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4618 'dsub' 'sub_33' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4619 [5/5] (2.89ns)   --->   "%sub_34 = dsub i64 %add1_34, i64 %mul3_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4619 'dsub' 'sub_34' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4620 [1/5] (2.89ns)   --->   "%add1_35 = dadd i64 %mul1_35, i64 %mul2_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4620 'dadd' 'add1_35' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4621 [3/5] (2.89ns)   --->   "%add1_36 = dadd i64 %mul1_36, i64 %mul2_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4621 'dadd' 'add1_36' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4622 [4/5] (2.89ns)   --->   "%add1_37 = dadd i64 %mul1_37, i64 %mul2_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4622 'dadd' 'add1_37' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4623 [1/5] (3.33ns)   --->   "%mul2_38 = dmul i64 %bitcast_ln48_175, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4623 'dmul' 'mul2_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4624 [1/5] (3.33ns)   --->   "%mul3_38 = dmul i64 %bitcast_ln48_176, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4624 'dmul' 'mul3_38' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4625 [2/5] (3.33ns)   --->   "%mul1_39 = dmul i64 %bitcast_ln48_40, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4625 'dmul' 'mul1_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4626 [2/5] (3.33ns)   --->   "%mul2_39 = dmul i64 %bitcast_ln48_178, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4626 'dmul' 'mul2_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4627 [3/5] (3.33ns)   --->   "%mul3_39 = dmul i64 %bitcast_ln48_179, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4627 'dmul' 'mul3_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4628 [3/5] (3.33ns)   --->   "%mul1_40 = dmul i64 %bitcast_ln48_41, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4628 'dmul' 'mul1_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4629 [4/5] (3.33ns)   --->   "%mul2_40 = dmul i64 %bitcast_ln48_181, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4629 'dmul' 'mul2_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4630 [4/5] (3.33ns)   --->   "%mul3_40 = dmul i64 %bitcast_ln48_182, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4630 'dmul' 'mul3_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4631 [1/1] (0.00ns)   --->   "%bitcast_ln48_42 = bitcast i64 %u_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4631 'bitcast' 'bitcast_ln48_42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_66 : Operation 4632 [5/5] (3.33ns)   --->   "%mul1_41 = dmul i64 %bitcast_ln48_42, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4632 'dmul' 'mul1_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4633 [1/1] (0.00ns)   --->   "%bitcast_ln48_184 = bitcast i64 %u_load_142" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4633 'bitcast' 'bitcast_ln48_184' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_66 : Operation 4634 [5/5] (3.33ns)   --->   "%mul2_41 = dmul i64 %bitcast_ln48_184, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4634 'dmul' 'mul2_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4635 [1/2] (1.64ns)   --->   "%u_load_143 = load i12 %u_addr_130" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4635 'load' 'u_load_143' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_66 : Operation 4636 [1/2] (1.64ns)   --->   "%u_load_43 = load i12 %u_addr_131" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4636 'load' 'u_load_43' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_66 : Operation 4637 [2/2] (1.64ns)   --->   "%u_load_144 = load i12 %u_addr_129" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4637 'load' 'u_load_144' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_66 : Operation 4638 [2/2] (1.64ns)   --->   "%u_load_145 = load i12 %u_addr_133" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4638 'load' 'u_load_145' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 67 <SV = 66> <Delay = 3.33>
ST_67 : Operation 4639 [1/1] (0.74ns)   --->   "%add_ln48_42 = add i12 %zext_ln48, i12 2700" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4639 'add' 'add_ln48_42' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4640 [1/1] (0.00ns)   --->   "%zext_ln48_50 = zext i12 %add_ln48_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4640 'zext' 'zext_ln48_50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_67 : Operation 4641 [1/1] (0.00ns)   --->   "%u_addr_132 = getelementptr i64 %u, i64 0, i64 %zext_ln48_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4641 'getelementptr' 'u_addr_132' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_67 : Operation 4642 [1/1] (0.74ns)   --->   "%add_ln48_97 = add i12 %zext_ln48_64, i12 2700" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4642 'add' 'add_ln48_97' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4643 [1/1] (0.00ns)   --->   "%zext_ln48_114 = zext i12 %add_ln48_97" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4643 'zext' 'zext_ln48_114' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_67 : Operation 4644 [1/1] (0.00ns)   --->   "%u_addr_134 = getelementptr i64 %u, i64 0, i64 %zext_ln48_114" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4644 'getelementptr' 'u_addr_134' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_67 : Operation 4645 [10/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4645 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4646 [1/5] (2.89ns)   --->   "%sub_32 = dsub i64 %add1_32, i64 %mul3_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4646 'dsub' 'sub_32' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4647 [2/5] (2.89ns)   --->   "%sub_33 = dsub i64 %add1_33, i64 %mul3_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4647 'dsub' 'sub_33' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4648 [4/5] (2.89ns)   --->   "%sub_34 = dsub i64 %add1_34, i64 %mul3_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4648 'dsub' 'sub_34' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4649 [5/5] (2.89ns)   --->   "%sub_35 = dsub i64 %add1_35, i64 %mul3_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4649 'dsub' 'sub_35' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4650 [2/5] (2.89ns)   --->   "%add1_36 = dadd i64 %mul1_36, i64 %mul2_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4650 'dadd' 'add1_36' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4651 [3/5] (2.89ns)   --->   "%add1_37 = dadd i64 %mul1_37, i64 %mul2_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4651 'dadd' 'add1_37' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4652 [5/5] (2.89ns)   --->   "%add1_38 = dadd i64 %mul1_38, i64 %mul2_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4652 'dadd' 'add1_38' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4653 [1/5] (3.33ns)   --->   "%mul1_39 = dmul i64 %bitcast_ln48_40, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4653 'dmul' 'mul1_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4654 [1/5] (3.33ns)   --->   "%mul2_39 = dmul i64 %bitcast_ln48_178, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4654 'dmul' 'mul2_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4655 [2/5] (3.33ns)   --->   "%mul3_39 = dmul i64 %bitcast_ln48_179, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4655 'dmul' 'mul3_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4656 [2/5] (3.33ns)   --->   "%mul1_40 = dmul i64 %bitcast_ln48_41, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4656 'dmul' 'mul1_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4657 [3/5] (3.33ns)   --->   "%mul2_40 = dmul i64 %bitcast_ln48_181, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4657 'dmul' 'mul2_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4658 [3/5] (3.33ns)   --->   "%mul3_40 = dmul i64 %bitcast_ln48_182, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4658 'dmul' 'mul3_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4659 [4/5] (3.33ns)   --->   "%mul1_41 = dmul i64 %bitcast_ln48_42, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4659 'dmul' 'mul1_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4660 [4/5] (3.33ns)   --->   "%mul2_41 = dmul i64 %bitcast_ln48_184, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4660 'dmul' 'mul2_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4661 [1/1] (0.00ns)   --->   "%bitcast_ln48_185 = bitcast i64 %u_load_143" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4661 'bitcast' 'bitcast_ln48_185' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_67 : Operation 4662 [5/5] (3.33ns)   --->   "%mul3_41 = dmul i64 %bitcast_ln48_185, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4662 'dmul' 'mul3_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4663 [1/1] (0.00ns)   --->   "%bitcast_ln48_43 = bitcast i64 %u_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4663 'bitcast' 'bitcast_ln48_43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_67 : Operation 4664 [5/5] (3.33ns)   --->   "%mul1_42 = dmul i64 %bitcast_ln48_43, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4664 'dmul' 'mul1_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4665 [1/2] (1.64ns)   --->   "%u_load_144 = load i12 %u_addr_129" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4665 'load' 'u_load_144' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_67 : Operation 4666 [1/2] (1.64ns)   --->   "%u_load_145 = load i12 %u_addr_133" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4666 'load' 'u_load_145' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_67 : Operation 4667 [2/2] (1.64ns)   --->   "%u_load_44 = load i12 %u_addr_134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4667 'load' 'u_load_44' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_67 : Operation 4668 [2/2] (1.64ns)   --->   "%u_load_146 = load i12 %u_addr_132" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4668 'load' 'u_load_146' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 68 <SV = 67> <Delay = 3.33>
ST_68 : Operation 4669 [1/1] (0.74ns)   --->   "%add_ln48_98 = add i12 %zext_ln48_64, i12 2760" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4669 'add' 'add_ln48_98' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4670 [1/1] (0.00ns)   --->   "%zext_ln48_115 = zext i12 %add_ln48_98" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4670 'zext' 'zext_ln48_115' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_68 : Operation 4671 [1/1] (0.00ns)   --->   "%u_addr_137 = getelementptr i64 %u, i64 0, i64 %zext_ln48_115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4671 'getelementptr' 'u_addr_137' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_68 : Operation 4672 [1/1] (0.74ns)   --->   "%add_ln48_152 = add i12 %zext_ln48_128, i12 2700" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4672 'add' 'add_ln48_152' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4673 [1/1] (0.00ns)   --->   "%zext_ln48_178 = zext i12 %add_ln48_152" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4673 'zext' 'zext_ln48_178' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_68 : Operation 4674 [1/1] (0.00ns)   --->   "%u_addr_136 = getelementptr i64 %u, i64 0, i64 %zext_ln48_178" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4674 'getelementptr' 'u_addr_136' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_68 : Operation 4675 [9/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4675 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4676 [1/5] (2.89ns)   --->   "%sub_33 = dsub i64 %add1_33, i64 %mul3_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4676 'dsub' 'sub_33' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4677 [3/5] (2.89ns)   --->   "%sub_34 = dsub i64 %add1_34, i64 %mul3_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4677 'dsub' 'sub_34' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4678 [4/5] (2.89ns)   --->   "%sub_35 = dsub i64 %add1_35, i64 %mul3_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4678 'dsub' 'sub_35' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4679 [1/5] (2.89ns)   --->   "%add1_36 = dadd i64 %mul1_36, i64 %mul2_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4679 'dadd' 'add1_36' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4680 [2/5] (2.89ns)   --->   "%add1_37 = dadd i64 %mul1_37, i64 %mul2_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4680 'dadd' 'add1_37' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4681 [4/5] (2.89ns)   --->   "%add1_38 = dadd i64 %mul1_38, i64 %mul2_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4681 'dadd' 'add1_38' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4682 [5/5] (2.89ns)   --->   "%add1_39 = dadd i64 %mul1_39, i64 %mul2_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4682 'dadd' 'add1_39' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4683 [1/5] (3.33ns)   --->   "%mul3_39 = dmul i64 %bitcast_ln48_179, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4683 'dmul' 'mul3_39' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4684 [1/5] (3.33ns)   --->   "%mul1_40 = dmul i64 %bitcast_ln48_41, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4684 'dmul' 'mul1_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4685 [2/5] (3.33ns)   --->   "%mul2_40 = dmul i64 %bitcast_ln48_181, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4685 'dmul' 'mul2_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4686 [2/5] (3.33ns)   --->   "%mul3_40 = dmul i64 %bitcast_ln48_182, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4686 'dmul' 'mul3_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4687 [3/5] (3.33ns)   --->   "%mul1_41 = dmul i64 %bitcast_ln48_42, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4687 'dmul' 'mul1_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4688 [3/5] (3.33ns)   --->   "%mul2_41 = dmul i64 %bitcast_ln48_184, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4688 'dmul' 'mul2_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4689 [4/5] (3.33ns)   --->   "%mul3_41 = dmul i64 %bitcast_ln48_185, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4689 'dmul' 'mul3_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4690 [4/5] (3.33ns)   --->   "%mul1_42 = dmul i64 %bitcast_ln48_43, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4690 'dmul' 'mul1_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4691 [1/1] (0.00ns)   --->   "%bitcast_ln48_187 = bitcast i64 %u_load_144" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4691 'bitcast' 'bitcast_ln48_187' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_68 : Operation 4692 [5/5] (3.33ns)   --->   "%mul2_42 = dmul i64 %bitcast_ln48_187, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4692 'dmul' 'mul2_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4693 [1/1] (0.00ns)   --->   "%bitcast_ln48_188 = bitcast i64 %u_load_145" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4693 'bitcast' 'bitcast_ln48_188' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_68 : Operation 4694 [5/5] (3.33ns)   --->   "%mul3_42 = dmul i64 %bitcast_ln48_188, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4694 'dmul' 'mul3_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4695 [1/2] (1.64ns)   --->   "%u_load_44 = load i12 %u_addr_134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4695 'load' 'u_load_44' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_68 : Operation 4696 [1/2] (1.64ns)   --->   "%u_load_146 = load i12 %u_addr_132" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4696 'load' 'u_load_146' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_68 : Operation 4697 [2/2] (1.64ns)   --->   "%u_load_147 = load i12 %u_addr_136" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4697 'load' 'u_load_147' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_68 : Operation 4698 [2/2] (1.64ns)   --->   "%u_load_45 = load i12 %u_addr_137" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4698 'load' 'u_load_45' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 69 <SV = 68> <Delay = 3.33>
ST_69 : Operation 4699 [1/1] (0.74ns)   --->   "%add_ln48_43 = add i12 %zext_ln48, i12 2760" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4699 'add' 'add_ln48_43' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4700 [1/1] (0.00ns)   --->   "%zext_ln48_51 = zext i12 %add_ln48_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4700 'zext' 'zext_ln48_51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_69 : Operation 4701 [1/1] (0.00ns)   --->   "%u_addr_135 = getelementptr i64 %u, i64 0, i64 %zext_ln48_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4701 'getelementptr' 'u_addr_135' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_69 : Operation 4702 [1/1] (0.74ns)   --->   "%add_ln48_153 = add i12 %zext_ln48_128, i12 2760" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4702 'add' 'add_ln48_153' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4703 [1/1] (0.00ns)   --->   "%zext_ln48_179 = zext i12 %add_ln48_153" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4703 'zext' 'zext_ln48_179' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_69 : Operation 4704 [1/1] (0.00ns)   --->   "%u_addr_139 = getelementptr i64 %u, i64 0, i64 %zext_ln48_179" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4704 'getelementptr' 'u_addr_139' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_69 : Operation 4705 [8/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4705 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4706 [2/5] (2.89ns)   --->   "%sub_34 = dsub i64 %add1_34, i64 %mul3_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4706 'dsub' 'sub_34' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4707 [3/5] (2.89ns)   --->   "%sub_35 = dsub i64 %add1_35, i64 %mul3_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4707 'dsub' 'sub_35' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4708 [5/5] (2.89ns)   --->   "%sub_36 = dsub i64 %add1_36, i64 %mul3_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4708 'dsub' 'sub_36' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4709 [1/5] (2.89ns)   --->   "%add1_37 = dadd i64 %mul1_37, i64 %mul2_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4709 'dadd' 'add1_37' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4710 [3/5] (2.89ns)   --->   "%add1_38 = dadd i64 %mul1_38, i64 %mul2_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4710 'dadd' 'add1_38' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4711 [4/5] (2.89ns)   --->   "%add1_39 = dadd i64 %mul1_39, i64 %mul2_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4711 'dadd' 'add1_39' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4712 [1/5] (3.33ns)   --->   "%mul2_40 = dmul i64 %bitcast_ln48_181, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4712 'dmul' 'mul2_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4713 [1/5] (3.33ns)   --->   "%mul3_40 = dmul i64 %bitcast_ln48_182, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4713 'dmul' 'mul3_40' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4714 [2/5] (3.33ns)   --->   "%mul1_41 = dmul i64 %bitcast_ln48_42, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4714 'dmul' 'mul1_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4715 [2/5] (3.33ns)   --->   "%mul2_41 = dmul i64 %bitcast_ln48_184, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4715 'dmul' 'mul2_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4716 [3/5] (3.33ns)   --->   "%mul3_41 = dmul i64 %bitcast_ln48_185, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4716 'dmul' 'mul3_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4717 [3/5] (3.33ns)   --->   "%mul1_42 = dmul i64 %bitcast_ln48_43, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4717 'dmul' 'mul1_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4718 [4/5] (3.33ns)   --->   "%mul2_42 = dmul i64 %bitcast_ln48_187, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4718 'dmul' 'mul2_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4719 [4/5] (3.33ns)   --->   "%mul3_42 = dmul i64 %bitcast_ln48_188, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4719 'dmul' 'mul3_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4720 [1/1] (0.00ns)   --->   "%bitcast_ln48_44 = bitcast i64 %u_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4720 'bitcast' 'bitcast_ln48_44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_69 : Operation 4721 [5/5] (3.33ns)   --->   "%mul1_43 = dmul i64 %bitcast_ln48_44, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4721 'dmul' 'mul1_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4722 [1/1] (0.00ns)   --->   "%bitcast_ln48_190 = bitcast i64 %u_load_146" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4722 'bitcast' 'bitcast_ln48_190' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_69 : Operation 4723 [5/5] (3.33ns)   --->   "%mul2_43 = dmul i64 %bitcast_ln48_190, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4723 'dmul' 'mul2_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4724 [1/2] (1.64ns)   --->   "%u_load_147 = load i12 %u_addr_136" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4724 'load' 'u_load_147' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_69 : Operation 4725 [1/2] (1.64ns)   --->   "%u_load_45 = load i12 %u_addr_137" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4725 'load' 'u_load_45' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_69 : Operation 4726 [2/2] (1.64ns)   --->   "%u_load_148 = load i12 %u_addr_135" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4726 'load' 'u_load_148' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_69 : Operation 4727 [2/2] (1.64ns)   --->   "%u_load_149 = load i12 %u_addr_139" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4727 'load' 'u_load_149' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 70 <SV = 69> <Delay = 3.33>
ST_70 : Operation 4728 [1/1] (0.74ns)   --->   "%add_ln48_44 = add i12 %zext_ln48, i12 2820" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4728 'add' 'add_ln48_44' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4729 [1/1] (0.00ns)   --->   "%zext_ln48_52 = zext i12 %add_ln48_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4729 'zext' 'zext_ln48_52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_70 : Operation 4730 [1/1] (0.00ns)   --->   "%u_addr_138 = getelementptr i64 %u, i64 0, i64 %zext_ln48_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4730 'getelementptr' 'u_addr_138' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_70 : Operation 4731 [1/1] (0.74ns)   --->   "%add_ln48_99 = add i12 %zext_ln48_64, i12 2820" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4731 'add' 'add_ln48_99' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4732 [1/1] (0.00ns)   --->   "%zext_ln48_116 = zext i12 %add_ln48_99" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4732 'zext' 'zext_ln48_116' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_70 : Operation 4733 [1/1] (0.00ns)   --->   "%u_addr_140 = getelementptr i64 %u, i64 0, i64 %zext_ln48_116" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4733 'getelementptr' 'u_addr_140' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_70 : Operation 4734 [7/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4734 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4735 [1/5] (2.89ns)   --->   "%sub_34 = dsub i64 %add1_34, i64 %mul3_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4735 'dsub' 'sub_34' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4736 [2/5] (2.89ns)   --->   "%sub_35 = dsub i64 %add1_35, i64 %mul3_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4736 'dsub' 'sub_35' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4737 [4/5] (2.89ns)   --->   "%sub_36 = dsub i64 %add1_36, i64 %mul3_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4737 'dsub' 'sub_36' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4738 [5/5] (2.89ns)   --->   "%sub_37 = dsub i64 %add1_37, i64 %mul3_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4738 'dsub' 'sub_37' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4739 [2/5] (2.89ns)   --->   "%add1_38 = dadd i64 %mul1_38, i64 %mul2_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4739 'dadd' 'add1_38' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4740 [3/5] (2.89ns)   --->   "%add1_39 = dadd i64 %mul1_39, i64 %mul2_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4740 'dadd' 'add1_39' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4741 [5/5] (2.89ns)   --->   "%add1_40 = dadd i64 %mul1_40, i64 %mul2_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4741 'dadd' 'add1_40' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4742 [1/5] (3.33ns)   --->   "%mul1_41 = dmul i64 %bitcast_ln48_42, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4742 'dmul' 'mul1_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4743 [1/5] (3.33ns)   --->   "%mul2_41 = dmul i64 %bitcast_ln48_184, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4743 'dmul' 'mul2_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4744 [2/5] (3.33ns)   --->   "%mul3_41 = dmul i64 %bitcast_ln48_185, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4744 'dmul' 'mul3_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4745 [2/5] (3.33ns)   --->   "%mul1_42 = dmul i64 %bitcast_ln48_43, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4745 'dmul' 'mul1_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4746 [3/5] (3.33ns)   --->   "%mul2_42 = dmul i64 %bitcast_ln48_187, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4746 'dmul' 'mul2_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4747 [3/5] (3.33ns)   --->   "%mul3_42 = dmul i64 %bitcast_ln48_188, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4747 'dmul' 'mul3_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4748 [4/5] (3.33ns)   --->   "%mul1_43 = dmul i64 %bitcast_ln48_44, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4748 'dmul' 'mul1_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4749 [4/5] (3.33ns)   --->   "%mul2_43 = dmul i64 %bitcast_ln48_190, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4749 'dmul' 'mul2_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4750 [1/1] (0.00ns)   --->   "%bitcast_ln48_191 = bitcast i64 %u_load_147" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4750 'bitcast' 'bitcast_ln48_191' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_70 : Operation 4751 [5/5] (3.33ns)   --->   "%mul3_43 = dmul i64 %bitcast_ln48_191, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4751 'dmul' 'mul3_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4752 [1/1] (0.00ns)   --->   "%bitcast_ln48_45 = bitcast i64 %u_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4752 'bitcast' 'bitcast_ln48_45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_70 : Operation 4753 [5/5] (3.33ns)   --->   "%mul1_44 = dmul i64 %bitcast_ln48_45, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4753 'dmul' 'mul1_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4754 [1/2] (1.64ns)   --->   "%u_load_148 = load i12 %u_addr_135" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4754 'load' 'u_load_148' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_70 : Operation 4755 [1/2] (1.64ns)   --->   "%u_load_149 = load i12 %u_addr_139" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4755 'load' 'u_load_149' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_70 : Operation 4756 [2/2] (1.64ns)   --->   "%u_load_46 = load i12 %u_addr_140" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4756 'load' 'u_load_46' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_70 : Operation 4757 [2/2] (1.64ns)   --->   "%u_load_150 = load i12 %u_addr_138" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4757 'load' 'u_load_150' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 71 <SV = 70> <Delay = 3.33>
ST_71 : Operation 4758 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 45, i6 %empty_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4758 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_71 : Operation 4759 [1/1] (0.00ns)   --->   "%zext_ln48_117 = zext i12 %tmp_7_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4759 'zext' 'zext_ln48_117' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_71 : Operation 4760 [1/1] (0.00ns)   --->   "%u_addr_143 = getelementptr i64 %u, i64 0, i64 %zext_ln48_117" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4760 'getelementptr' 'u_addr_143' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_71 : Operation 4761 [1/1] (0.74ns)   --->   "%add_ln48_154 = add i12 %zext_ln48_128, i12 2820" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4761 'add' 'add_ln48_154' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4762 [1/1] (0.00ns)   --->   "%zext_ln48_180 = zext i12 %add_ln48_154" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4762 'zext' 'zext_ln48_180' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_71 : Operation 4763 [1/1] (0.00ns)   --->   "%u_addr_142 = getelementptr i64 %u, i64 0, i64 %zext_ln48_180" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4763 'getelementptr' 'u_addr_142' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_71 : Operation 4764 [6/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4764 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4765 [1/5] (2.89ns)   --->   "%sub_35 = dsub i64 %add1_35, i64 %mul3_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4765 'dsub' 'sub_35' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4766 [3/5] (2.89ns)   --->   "%sub_36 = dsub i64 %add1_36, i64 %mul3_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4766 'dsub' 'sub_36' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4767 [4/5] (2.89ns)   --->   "%sub_37 = dsub i64 %add1_37, i64 %mul3_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4767 'dsub' 'sub_37' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4768 [1/5] (2.89ns)   --->   "%add1_38 = dadd i64 %mul1_38, i64 %mul2_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4768 'dadd' 'add1_38' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4769 [2/5] (2.89ns)   --->   "%add1_39 = dadd i64 %mul1_39, i64 %mul2_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4769 'dadd' 'add1_39' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4770 [4/5] (2.89ns)   --->   "%add1_40 = dadd i64 %mul1_40, i64 %mul2_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4770 'dadd' 'add1_40' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4771 [5/5] (2.89ns)   --->   "%add1_41 = dadd i64 %mul1_41, i64 %mul2_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4771 'dadd' 'add1_41' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4772 [1/5] (3.33ns)   --->   "%mul3_41 = dmul i64 %bitcast_ln48_185, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4772 'dmul' 'mul3_41' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4773 [1/5] (3.33ns)   --->   "%mul1_42 = dmul i64 %bitcast_ln48_43, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4773 'dmul' 'mul1_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4774 [2/5] (3.33ns)   --->   "%mul2_42 = dmul i64 %bitcast_ln48_187, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4774 'dmul' 'mul2_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4775 [2/5] (3.33ns)   --->   "%mul3_42 = dmul i64 %bitcast_ln48_188, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4775 'dmul' 'mul3_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4776 [3/5] (3.33ns)   --->   "%mul1_43 = dmul i64 %bitcast_ln48_44, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4776 'dmul' 'mul1_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4777 [3/5] (3.33ns)   --->   "%mul2_43 = dmul i64 %bitcast_ln48_190, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4777 'dmul' 'mul2_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4778 [4/5] (3.33ns)   --->   "%mul3_43 = dmul i64 %bitcast_ln48_191, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4778 'dmul' 'mul3_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4779 [4/5] (3.33ns)   --->   "%mul1_44 = dmul i64 %bitcast_ln48_45, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4779 'dmul' 'mul1_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4780 [1/1] (0.00ns)   --->   "%bitcast_ln48_193 = bitcast i64 %u_load_148" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4780 'bitcast' 'bitcast_ln48_193' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_71 : Operation 4781 [5/5] (3.33ns)   --->   "%mul2_44 = dmul i64 %bitcast_ln48_193, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4781 'dmul' 'mul2_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4782 [1/1] (0.00ns)   --->   "%bitcast_ln48_194 = bitcast i64 %u_load_149" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4782 'bitcast' 'bitcast_ln48_194' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_71 : Operation 4783 [5/5] (3.33ns)   --->   "%mul3_44 = dmul i64 %bitcast_ln48_194, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4783 'dmul' 'mul3_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4784 [1/2] (1.64ns)   --->   "%u_load_46 = load i12 %u_addr_140" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4784 'load' 'u_load_46' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_71 : Operation 4785 [1/2] (1.64ns)   --->   "%u_load_150 = load i12 %u_addr_138" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4785 'load' 'u_load_150' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_71 : Operation 4786 [2/2] (1.64ns)   --->   "%u_load_151 = load i12 %u_addr_142" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4786 'load' 'u_load_151' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_71 : Operation 4787 [2/2] (1.64ns)   --->   "%u_load_47 = load i12 %u_addr_143" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4787 'load' 'u_load_47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 72 <SV = 71> <Delay = 3.33>
ST_72 : Operation 4788 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 45, i6 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4788 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_72 : Operation 4789 [1/1] (0.00ns)   --->   "%zext_ln48_53 = zext i12 %tmp_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4789 'zext' 'zext_ln48_53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_72 : Operation 4790 [1/1] (0.00ns)   --->   "%u_addr_141 = getelementptr i64 %u, i64 0, i64 %zext_ln48_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4790 'getelementptr' 'u_addr_141' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_72 : Operation 4791 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 45, i6 %indvars_iv_next50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4791 'bitconcatenate' 'tmp_10_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_72 : Operation 4792 [1/1] (0.00ns)   --->   "%zext_ln48_181 = zext i12 %tmp_10_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4792 'zext' 'zext_ln48_181' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_72 : Operation 4793 [1/1] (0.00ns)   --->   "%u_addr_145 = getelementptr i64 %u, i64 0, i64 %zext_ln48_181" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4793 'getelementptr' 'u_addr_145' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_72 : Operation 4794 [5/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4794 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4795 [2/5] (2.89ns)   --->   "%sub_36 = dsub i64 %add1_36, i64 %mul3_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4795 'dsub' 'sub_36' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4796 [3/5] (2.89ns)   --->   "%sub_37 = dsub i64 %add1_37, i64 %mul3_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4796 'dsub' 'sub_37' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4797 [5/5] (2.89ns)   --->   "%sub_38 = dsub i64 %add1_38, i64 %mul3_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4797 'dsub' 'sub_38' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4798 [1/5] (2.89ns)   --->   "%add1_39 = dadd i64 %mul1_39, i64 %mul2_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4798 'dadd' 'add1_39' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4799 [3/5] (2.89ns)   --->   "%add1_40 = dadd i64 %mul1_40, i64 %mul2_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4799 'dadd' 'add1_40' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4800 [4/5] (2.89ns)   --->   "%add1_41 = dadd i64 %mul1_41, i64 %mul2_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4800 'dadd' 'add1_41' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4801 [1/5] (3.33ns)   --->   "%mul2_42 = dmul i64 %bitcast_ln48_187, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4801 'dmul' 'mul2_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4802 [1/5] (3.33ns)   --->   "%mul3_42 = dmul i64 %bitcast_ln48_188, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4802 'dmul' 'mul3_42' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4803 [2/5] (3.33ns)   --->   "%mul1_43 = dmul i64 %bitcast_ln48_44, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4803 'dmul' 'mul1_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4804 [2/5] (3.33ns)   --->   "%mul2_43 = dmul i64 %bitcast_ln48_190, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4804 'dmul' 'mul2_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4805 [3/5] (3.33ns)   --->   "%mul3_43 = dmul i64 %bitcast_ln48_191, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4805 'dmul' 'mul3_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4806 [3/5] (3.33ns)   --->   "%mul1_44 = dmul i64 %bitcast_ln48_45, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4806 'dmul' 'mul1_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4807 [4/5] (3.33ns)   --->   "%mul2_44 = dmul i64 %bitcast_ln48_193, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4807 'dmul' 'mul2_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4808 [4/5] (3.33ns)   --->   "%mul3_44 = dmul i64 %bitcast_ln48_194, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4808 'dmul' 'mul3_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4809 [1/1] (0.00ns)   --->   "%bitcast_ln48_46 = bitcast i64 %u_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4809 'bitcast' 'bitcast_ln48_46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_72 : Operation 4810 [5/5] (3.33ns)   --->   "%mul1_45 = dmul i64 %bitcast_ln48_46, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4810 'dmul' 'mul1_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4811 [1/1] (0.00ns)   --->   "%bitcast_ln48_196 = bitcast i64 %u_load_150" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4811 'bitcast' 'bitcast_ln48_196' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_72 : Operation 4812 [5/5] (3.33ns)   --->   "%mul2_45 = dmul i64 %bitcast_ln48_196, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4812 'dmul' 'mul2_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4813 [1/2] (1.64ns)   --->   "%u_load_151 = load i12 %u_addr_142" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4813 'load' 'u_load_151' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_72 : Operation 4814 [1/2] (1.64ns)   --->   "%u_load_47 = load i12 %u_addr_143" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4814 'load' 'u_load_47' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_72 : Operation 4815 [2/2] (1.64ns)   --->   "%u_load_152 = load i12 %u_addr_141" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4815 'load' 'u_load_152' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_72 : Operation 4816 [2/2] (1.64ns)   --->   "%u_load_153 = load i12 %u_addr_145" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4816 'load' 'u_load_153' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 73 <SV = 72> <Delay = 3.33>
ST_73 : Operation 4817 [1/1] (0.74ns)   --->   "%add_ln48_45 = add i12 %zext_ln48, i12 2940" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4817 'add' 'add_ln48_45' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4818 [1/1] (0.00ns)   --->   "%zext_ln48_54 = zext i12 %add_ln48_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4818 'zext' 'zext_ln48_54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_73 : Operation 4819 [1/1] (0.00ns)   --->   "%u_addr_144 = getelementptr i64 %u, i64 0, i64 %zext_ln48_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4819 'getelementptr' 'u_addr_144' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_73 : Operation 4820 [1/1] (0.74ns)   --->   "%add_ln48_100 = add i12 %zext_ln48_64, i12 2940" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4820 'add' 'add_ln48_100' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4821 [1/1] (0.00ns)   --->   "%zext_ln48_118 = zext i12 %add_ln48_100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4821 'zext' 'zext_ln48_118' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_73 : Operation 4822 [1/1] (0.00ns)   --->   "%u_addr_146 = getelementptr i64 %u, i64 0, i64 %zext_ln48_118" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4822 'getelementptr' 'u_addr_146' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_73 : Operation 4823 [4/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4823 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4824 [1/5] (2.89ns)   --->   "%sub_36 = dsub i64 %add1_36, i64 %mul3_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4824 'dsub' 'sub_36' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4825 [2/5] (2.89ns)   --->   "%sub_37 = dsub i64 %add1_37, i64 %mul3_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4825 'dsub' 'sub_37' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4826 [4/5] (2.89ns)   --->   "%sub_38 = dsub i64 %add1_38, i64 %mul3_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4826 'dsub' 'sub_38' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4827 [5/5] (2.89ns)   --->   "%sub_39 = dsub i64 %add1_39, i64 %mul3_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4827 'dsub' 'sub_39' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4828 [2/5] (2.89ns)   --->   "%add1_40 = dadd i64 %mul1_40, i64 %mul2_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4828 'dadd' 'add1_40' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4829 [3/5] (2.89ns)   --->   "%add1_41 = dadd i64 %mul1_41, i64 %mul2_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4829 'dadd' 'add1_41' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4830 [5/5] (2.89ns)   --->   "%add1_42 = dadd i64 %mul1_42, i64 %mul2_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4830 'dadd' 'add1_42' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4831 [1/5] (3.33ns)   --->   "%mul1_43 = dmul i64 %bitcast_ln48_44, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4831 'dmul' 'mul1_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4832 [1/5] (3.33ns)   --->   "%mul2_43 = dmul i64 %bitcast_ln48_190, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4832 'dmul' 'mul2_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4833 [2/5] (3.33ns)   --->   "%mul3_43 = dmul i64 %bitcast_ln48_191, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4833 'dmul' 'mul3_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4834 [2/5] (3.33ns)   --->   "%mul1_44 = dmul i64 %bitcast_ln48_45, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4834 'dmul' 'mul1_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4835 [3/5] (3.33ns)   --->   "%mul2_44 = dmul i64 %bitcast_ln48_193, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4835 'dmul' 'mul2_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4836 [3/5] (3.33ns)   --->   "%mul3_44 = dmul i64 %bitcast_ln48_194, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4836 'dmul' 'mul3_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4837 [4/5] (3.33ns)   --->   "%mul1_45 = dmul i64 %bitcast_ln48_46, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4837 'dmul' 'mul1_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4838 [4/5] (3.33ns)   --->   "%mul2_45 = dmul i64 %bitcast_ln48_196, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4838 'dmul' 'mul2_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4839 [1/1] (0.00ns)   --->   "%bitcast_ln48_197 = bitcast i64 %u_load_151" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4839 'bitcast' 'bitcast_ln48_197' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_73 : Operation 4840 [5/5] (3.33ns)   --->   "%mul3_45 = dmul i64 %bitcast_ln48_197, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4840 'dmul' 'mul3_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4841 [1/1] (0.00ns)   --->   "%bitcast_ln48_47 = bitcast i64 %u_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4841 'bitcast' 'bitcast_ln48_47' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_73 : Operation 4842 [5/5] (3.33ns)   --->   "%mul1_46 = dmul i64 %bitcast_ln48_47, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4842 'dmul' 'mul1_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4843 [1/2] (1.64ns)   --->   "%u_load_152 = load i12 %u_addr_141" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4843 'load' 'u_load_152' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_73 : Operation 4844 [1/2] (1.64ns)   --->   "%u_load_153 = load i12 %u_addr_145" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4844 'load' 'u_load_153' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_73 : Operation 4845 [2/2] (1.64ns)   --->   "%u_load_48 = load i12 %u_addr_146" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4845 'load' 'u_load_48' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_73 : Operation 4846 [2/2] (1.64ns)   --->   "%u_load_154 = load i12 %u_addr_144" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4846 'load' 'u_load_154' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 74 <SV = 73> <Delay = 3.33>
ST_74 : Operation 4847 [1/1] (0.74ns)   --->   "%add_ln48_101 = add i12 %zext_ln48_64, i12 3000" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4847 'add' 'add_ln48_101' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4848 [1/1] (0.00ns)   --->   "%zext_ln48_119 = zext i12 %add_ln48_101" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4848 'zext' 'zext_ln48_119' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_74 : Operation 4849 [1/1] (0.00ns)   --->   "%u_addr_149 = getelementptr i64 %u, i64 0, i64 %zext_ln48_119" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4849 'getelementptr' 'u_addr_149' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_74 : Operation 4850 [1/1] (0.74ns)   --->   "%add_ln48_155 = add i12 %zext_ln48_128, i12 2940" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4850 'add' 'add_ln48_155' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4851 [1/1] (0.00ns)   --->   "%zext_ln48_182 = zext i12 %add_ln48_155" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4851 'zext' 'zext_ln48_182' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_74 : Operation 4852 [1/1] (0.00ns)   --->   "%u_addr_148 = getelementptr i64 %u, i64 0, i64 %zext_ln48_182" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4852 'getelementptr' 'u_addr_148' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_74 : Operation 4853 [3/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4853 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4854 [1/5] (2.89ns)   --->   "%sub_37 = dsub i64 %add1_37, i64 %mul3_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4854 'dsub' 'sub_37' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4855 [3/5] (2.89ns)   --->   "%sub_38 = dsub i64 %add1_38, i64 %mul3_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4855 'dsub' 'sub_38' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4856 [4/5] (2.89ns)   --->   "%sub_39 = dsub i64 %add1_39, i64 %mul3_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4856 'dsub' 'sub_39' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4857 [1/5] (2.89ns)   --->   "%add1_40 = dadd i64 %mul1_40, i64 %mul2_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4857 'dadd' 'add1_40' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4858 [2/5] (2.89ns)   --->   "%add1_41 = dadd i64 %mul1_41, i64 %mul2_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4858 'dadd' 'add1_41' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4859 [4/5] (2.89ns)   --->   "%add1_42 = dadd i64 %mul1_42, i64 %mul2_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4859 'dadd' 'add1_42' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4860 [5/5] (2.89ns)   --->   "%add1_43 = dadd i64 %mul1_43, i64 %mul2_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4860 'dadd' 'add1_43' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4861 [1/5] (3.33ns)   --->   "%mul3_43 = dmul i64 %bitcast_ln48_191, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4861 'dmul' 'mul3_43' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4862 [1/5] (3.33ns)   --->   "%mul1_44 = dmul i64 %bitcast_ln48_45, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4862 'dmul' 'mul1_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4863 [2/5] (3.33ns)   --->   "%mul2_44 = dmul i64 %bitcast_ln48_193, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4863 'dmul' 'mul2_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4864 [2/5] (3.33ns)   --->   "%mul3_44 = dmul i64 %bitcast_ln48_194, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4864 'dmul' 'mul3_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4865 [3/5] (3.33ns)   --->   "%mul1_45 = dmul i64 %bitcast_ln48_46, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4865 'dmul' 'mul1_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4866 [3/5] (3.33ns)   --->   "%mul2_45 = dmul i64 %bitcast_ln48_196, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4866 'dmul' 'mul2_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4867 [4/5] (3.33ns)   --->   "%mul3_45 = dmul i64 %bitcast_ln48_197, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4867 'dmul' 'mul3_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4868 [4/5] (3.33ns)   --->   "%mul1_46 = dmul i64 %bitcast_ln48_47, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4868 'dmul' 'mul1_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4869 [1/1] (0.00ns)   --->   "%bitcast_ln48_199 = bitcast i64 %u_load_152" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4869 'bitcast' 'bitcast_ln48_199' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_74 : Operation 4870 [5/5] (3.33ns)   --->   "%mul2_46 = dmul i64 %bitcast_ln48_199, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4870 'dmul' 'mul2_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4871 [1/1] (0.00ns)   --->   "%bitcast_ln48_200 = bitcast i64 %u_load_153" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4871 'bitcast' 'bitcast_ln48_200' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_74 : Operation 4872 [5/5] (3.33ns)   --->   "%mul3_46 = dmul i64 %bitcast_ln48_200, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4872 'dmul' 'mul3_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4873 [1/2] (1.64ns)   --->   "%u_load_48 = load i12 %u_addr_146" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4873 'load' 'u_load_48' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_74 : Operation 4874 [1/2] (1.64ns)   --->   "%u_load_154 = load i12 %u_addr_144" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4874 'load' 'u_load_154' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_74 : Operation 4875 [2/2] (1.64ns)   --->   "%u_load_155 = load i12 %u_addr_148" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4875 'load' 'u_load_155' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_74 : Operation 4876 [2/2] (1.64ns)   --->   "%u_load_49 = load i12 %u_addr_149" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4876 'load' 'u_load_49' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 75 <SV = 74> <Delay = 3.33>
ST_75 : Operation 4877 [1/1] (0.74ns)   --->   "%add_ln48_46 = add i12 %zext_ln48, i12 3000" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4877 'add' 'add_ln48_46' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4878 [1/1] (0.00ns)   --->   "%zext_ln48_55 = zext i12 %add_ln48_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4878 'zext' 'zext_ln48_55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_75 : Operation 4879 [1/1] (0.00ns)   --->   "%u_addr_147 = getelementptr i64 %u, i64 0, i64 %zext_ln48_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4879 'getelementptr' 'u_addr_147' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_75 : Operation 4880 [1/1] (0.74ns)   --->   "%add_ln48_156 = add i12 %zext_ln48_128, i12 3000" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4880 'add' 'add_ln48_156' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4881 [1/1] (0.00ns)   --->   "%zext_ln48_183 = zext i12 %add_ln48_156" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4881 'zext' 'zext_ln48_183' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_75 : Operation 4882 [1/1] (0.00ns)   --->   "%u_addr_151 = getelementptr i64 %u, i64 0, i64 %zext_ln48_183" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4882 'getelementptr' 'u_addr_151' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_75 : Operation 4883 [2/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4883 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4884 [2/5] (2.89ns)   --->   "%sub_38 = dsub i64 %add1_38, i64 %mul3_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4884 'dsub' 'sub_38' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4885 [3/5] (2.89ns)   --->   "%sub_39 = dsub i64 %add1_39, i64 %mul3_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4885 'dsub' 'sub_39' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4886 [5/5] (2.89ns)   --->   "%sub_40 = dsub i64 %add1_40, i64 %mul3_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4886 'dsub' 'sub_40' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4887 [1/5] (2.89ns)   --->   "%add1_41 = dadd i64 %mul1_41, i64 %mul2_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4887 'dadd' 'add1_41' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4888 [3/5] (2.89ns)   --->   "%add1_42 = dadd i64 %mul1_42, i64 %mul2_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4888 'dadd' 'add1_42' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4889 [4/5] (2.89ns)   --->   "%add1_43 = dadd i64 %mul1_43, i64 %mul2_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4889 'dadd' 'add1_43' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4890 [1/5] (3.33ns)   --->   "%mul2_44 = dmul i64 %bitcast_ln48_193, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4890 'dmul' 'mul2_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4891 [1/5] (3.33ns)   --->   "%mul3_44 = dmul i64 %bitcast_ln48_194, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4891 'dmul' 'mul3_44' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4892 [2/5] (3.33ns)   --->   "%mul1_45 = dmul i64 %bitcast_ln48_46, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4892 'dmul' 'mul1_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4893 [2/5] (3.33ns)   --->   "%mul2_45 = dmul i64 %bitcast_ln48_196, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4893 'dmul' 'mul2_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4894 [3/5] (3.33ns)   --->   "%mul3_45 = dmul i64 %bitcast_ln48_197, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4894 'dmul' 'mul3_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4895 [3/5] (3.33ns)   --->   "%mul1_46 = dmul i64 %bitcast_ln48_47, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4895 'dmul' 'mul1_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4896 [4/5] (3.33ns)   --->   "%mul2_46 = dmul i64 %bitcast_ln48_199, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4896 'dmul' 'mul2_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4897 [4/5] (3.33ns)   --->   "%mul3_46 = dmul i64 %bitcast_ln48_200, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4897 'dmul' 'mul3_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4898 [1/1] (0.00ns)   --->   "%bitcast_ln48_48 = bitcast i64 %u_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4898 'bitcast' 'bitcast_ln48_48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_75 : Operation 4899 [5/5] (3.33ns)   --->   "%mul1_47 = dmul i64 %bitcast_ln48_48, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4899 'dmul' 'mul1_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4900 [1/1] (0.00ns)   --->   "%bitcast_ln48_202 = bitcast i64 %u_load_154" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4900 'bitcast' 'bitcast_ln48_202' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_75 : Operation 4901 [5/5] (3.33ns)   --->   "%mul2_47 = dmul i64 %bitcast_ln48_202, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4901 'dmul' 'mul2_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4902 [1/2] (1.64ns)   --->   "%u_load_155 = load i12 %u_addr_148" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4902 'load' 'u_load_155' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_75 : Operation 4903 [1/2] (1.64ns)   --->   "%u_load_49 = load i12 %u_addr_149" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4903 'load' 'u_load_49' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_75 : Operation 4904 [2/2] (1.64ns)   --->   "%u_load_156 = load i12 %u_addr_147" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4904 'load' 'u_load_156' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_75 : Operation 4905 [2/2] (1.64ns)   --->   "%u_load_157 = load i12 %u_addr_151" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4905 'load' 'u_load_157' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 76 <SV = 75> <Delay = 3.33>
ST_76 : Operation 4906 [1/1] (0.74ns)   --->   "%add_ln48_47 = add i12 %zext_ln48, i12 3060" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4906 'add' 'add_ln48_47' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4907 [1/1] (0.00ns)   --->   "%zext_ln48_56 = zext i12 %add_ln48_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4907 'zext' 'zext_ln48_56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_76 : Operation 4908 [1/1] (0.00ns)   --->   "%u_addr_150 = getelementptr i64 %u, i64 0, i64 %zext_ln48_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4908 'getelementptr' 'u_addr_150' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_76 : Operation 4909 [1/1] (0.74ns)   --->   "%add_ln48_102 = add i12 %zext_ln48_64, i12 3060" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4909 'add' 'add_ln48_102' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4910 [1/1] (0.00ns)   --->   "%zext_ln48_120 = zext i12 %add_ln48_102" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4910 'zext' 'zext_ln48_120' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_76 : Operation 4911 [1/1] (0.00ns)   --->   "%u_addr_152 = getelementptr i64 %u, i64 0, i64 %zext_ln48_120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4911 'getelementptr' 'u_addr_152' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_76 : Operation 4912 [1/22] (3.31ns)   --->   "%div1_1 = ddiv i64 %sub1_1, i64 136.249" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4912 'ddiv' 'div1_1' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4913 [1/5] (2.89ns)   --->   "%sub_38 = dsub i64 %add1_38, i64 %mul3_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4913 'dsub' 'sub_38' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4914 [2/5] (2.89ns)   --->   "%sub_39 = dsub i64 %add1_39, i64 %mul3_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4914 'dsub' 'sub_39' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4915 [4/5] (2.89ns)   --->   "%sub_40 = dsub i64 %add1_40, i64 %mul3_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4915 'dsub' 'sub_40' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4916 [5/5] (2.89ns)   --->   "%sub_41 = dsub i64 %add1_41, i64 %mul3_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4916 'dsub' 'sub_41' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4917 [2/5] (2.89ns)   --->   "%add1_42 = dadd i64 %mul1_42, i64 %mul2_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4917 'dadd' 'add1_42' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4918 [3/5] (2.89ns)   --->   "%add1_43 = dadd i64 %mul1_43, i64 %mul2_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4918 'dadd' 'add1_43' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4919 [5/5] (2.89ns)   --->   "%add1_44 = dadd i64 %mul1_44, i64 %mul2_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4919 'dadd' 'add1_44' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4920 [1/5] (3.33ns)   --->   "%mul1_45 = dmul i64 %bitcast_ln48_46, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4920 'dmul' 'mul1_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4921 [1/5] (3.33ns)   --->   "%mul2_45 = dmul i64 %bitcast_ln48_196, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4921 'dmul' 'mul2_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4922 [2/5] (3.33ns)   --->   "%mul3_45 = dmul i64 %bitcast_ln48_197, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4922 'dmul' 'mul3_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4923 [2/5] (3.33ns)   --->   "%mul1_46 = dmul i64 %bitcast_ln48_47, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4923 'dmul' 'mul1_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4924 [3/5] (3.33ns)   --->   "%mul2_46 = dmul i64 %bitcast_ln48_199, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4924 'dmul' 'mul2_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4925 [3/5] (3.33ns)   --->   "%mul3_46 = dmul i64 %bitcast_ln48_200, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4925 'dmul' 'mul3_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4926 [4/5] (3.33ns)   --->   "%mul1_47 = dmul i64 %bitcast_ln48_48, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4926 'dmul' 'mul1_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4927 [4/5] (3.33ns)   --->   "%mul2_47 = dmul i64 %bitcast_ln48_202, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4927 'dmul' 'mul2_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4928 [1/1] (0.00ns)   --->   "%bitcast_ln48_203 = bitcast i64 %u_load_155" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4928 'bitcast' 'bitcast_ln48_203' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_76 : Operation 4929 [5/5] (3.33ns)   --->   "%mul3_47 = dmul i64 %bitcast_ln48_203, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4929 'dmul' 'mul3_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4930 [1/1] (0.00ns)   --->   "%bitcast_ln48_49 = bitcast i64 %u_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4930 'bitcast' 'bitcast_ln48_49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_76 : Operation 4931 [5/5] (3.33ns)   --->   "%mul1_48 = dmul i64 %bitcast_ln48_49, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4931 'dmul' 'mul1_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4932 [1/2] (1.64ns)   --->   "%u_load_156 = load i12 %u_addr_147" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4932 'load' 'u_load_156' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_76 : Operation 4933 [1/2] (1.64ns)   --->   "%u_load_157 = load i12 %u_addr_151" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4933 'load' 'u_load_157' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_76 : Operation 4934 [2/2] (1.64ns)   --->   "%u_load_50 = load i12 %u_addr_152" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4934 'load' 'u_load_50' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_76 : Operation 4935 [2/2] (1.64ns)   --->   "%u_load_158 = load i12 %u_addr_150" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4935 'load' 'u_load_158' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 77 <SV = 76> <Delay = 3.33>
ST_77 : Operation 4936 [1/1] (0.73ns)   --->   "%add_ln48_103 = add i11 %zext_ln48_65, i11 1072" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4936 'add' 'add_ln48_103' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4937 [1/1] (0.00ns)   --->   "%sext_ln48_33 = sext i11 %add_ln48_103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4937 'sext' 'sext_ln48_33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_77 : Operation 4938 [1/1] (0.00ns)   --->   "%zext_ln48_121 = zext i12 %sext_ln48_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4938 'zext' 'zext_ln48_121' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_77 : Operation 4939 [1/1] (0.00ns)   --->   "%u_addr_155 = getelementptr i64 %u, i64 0, i64 %zext_ln48_121" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4939 'getelementptr' 'u_addr_155' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_77 : Operation 4940 [1/1] (0.74ns)   --->   "%add_ln48_157 = add i12 %zext_ln48_128, i12 3060" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4940 'add' 'add_ln48_157' <Predicate = (!icmp_ln41)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4941 [1/1] (0.00ns)   --->   "%zext_ln48_184 = zext i12 %add_ln48_157" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4941 'zext' 'zext_ln48_184' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_77 : Operation 4942 [1/1] (0.00ns)   --->   "%u_addr_154 = getelementptr i64 %u, i64 0, i64 %zext_ln48_184" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4942 'getelementptr' 'u_addr_154' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_77 : Operation 4943 [1/1] (0.00ns)   --->   "%bitcast_ln48_60 = bitcast i64 %div1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4943 'bitcast' 'bitcast_ln48_60' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_77 : Operation 4944 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_60, i12 %q_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4944 'store' 'store_ln48' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_77 : Operation 4945 [5/5] (3.33ns)   --->   "%mul4_2 = dmul i64 %div1_1, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4945 'dmul' 'mul4_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4946 [1/5] (2.89ns)   --->   "%sub_39 = dsub i64 %add1_39, i64 %mul3_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4946 'dsub' 'sub_39' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4947 [3/5] (2.89ns)   --->   "%sub_40 = dsub i64 %add1_40, i64 %mul3_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4947 'dsub' 'sub_40' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4948 [4/5] (2.89ns)   --->   "%sub_41 = dsub i64 %add1_41, i64 %mul3_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4948 'dsub' 'sub_41' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4949 [1/5] (2.89ns)   --->   "%add1_42 = dadd i64 %mul1_42, i64 %mul2_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4949 'dadd' 'add1_42' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4950 [2/5] (2.89ns)   --->   "%add1_43 = dadd i64 %mul1_43, i64 %mul2_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4950 'dadd' 'add1_43' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4951 [4/5] (2.89ns)   --->   "%add1_44 = dadd i64 %mul1_44, i64 %mul2_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4951 'dadd' 'add1_44' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4952 [5/5] (2.89ns)   --->   "%add1_45 = dadd i64 %mul1_45, i64 %mul2_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4952 'dadd' 'add1_45' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4953 [1/5] (3.33ns)   --->   "%mul3_45 = dmul i64 %bitcast_ln48_197, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4953 'dmul' 'mul3_45' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4954 [1/5] (3.33ns)   --->   "%mul1_46 = dmul i64 %bitcast_ln48_47, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4954 'dmul' 'mul1_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4955 [2/5] (3.33ns)   --->   "%mul2_46 = dmul i64 %bitcast_ln48_199, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4955 'dmul' 'mul2_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4956 [2/5] (3.33ns)   --->   "%mul3_46 = dmul i64 %bitcast_ln48_200, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4956 'dmul' 'mul3_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4957 [3/5] (3.33ns)   --->   "%mul1_47 = dmul i64 %bitcast_ln48_48, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4957 'dmul' 'mul1_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4958 [3/5] (3.33ns)   --->   "%mul2_47 = dmul i64 %bitcast_ln48_202, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4958 'dmul' 'mul2_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4959 [4/5] (3.33ns)   --->   "%mul3_47 = dmul i64 %bitcast_ln48_203, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4959 'dmul' 'mul3_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4960 [4/5] (3.33ns)   --->   "%mul1_48 = dmul i64 %bitcast_ln48_49, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4960 'dmul' 'mul1_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4961 [1/1] (0.00ns)   --->   "%bitcast_ln48_205 = bitcast i64 %u_load_156" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4961 'bitcast' 'bitcast_ln48_205' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_77 : Operation 4962 [5/5] (3.33ns)   --->   "%mul2_48 = dmul i64 %bitcast_ln48_205, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4962 'dmul' 'mul2_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4963 [1/1] (0.00ns)   --->   "%bitcast_ln48_206 = bitcast i64 %u_load_157" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4963 'bitcast' 'bitcast_ln48_206' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_77 : Operation 4964 [5/5] (3.33ns)   --->   "%mul3_48 = dmul i64 %bitcast_ln48_206, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4964 'dmul' 'mul3_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4965 [1/2] (1.64ns)   --->   "%u_load_50 = load i12 %u_addr_152" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4965 'load' 'u_load_50' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_77 : Operation 4966 [1/2] (1.64ns)   --->   "%u_load_158 = load i12 %u_addr_150" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4966 'load' 'u_load_158' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_77 : Operation 4967 [2/2] (1.64ns)   --->   "%u_load_159 = load i12 %u_addr_154" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4967 'load' 'u_load_159' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_77 : Operation 4968 [2/2] (1.64ns)   --->   "%u_load_51 = load i12 %u_addr_155" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4968 'load' 'u_load_51' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 78 <SV = 77> <Delay = 3.33>
ST_78 : Operation 4969 [1/1] (0.73ns)   --->   "%add_ln48_48 = add i11 %zext_ln48_1, i11 1072" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4969 'add' 'add_ln48_48' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4970 [1/1] (0.00ns)   --->   "%sext_ln48_13 = sext i11 %add_ln48_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4970 'sext' 'sext_ln48_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_78 : Operation 4971 [1/1] (0.00ns)   --->   "%zext_ln48_57 = zext i12 %sext_ln48_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4971 'zext' 'zext_ln48_57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_78 : Operation 4972 [1/1] (0.00ns)   --->   "%u_addr_153 = getelementptr i64 %u, i64 0, i64 %zext_ln48_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4972 'getelementptr' 'u_addr_153' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_78 : Operation 4973 [1/1] (0.73ns)   --->   "%add_ln48_158 = add i11 %zext_ln48_129, i11 1072" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4973 'add' 'add_ln48_158' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4974 [1/1] (0.00ns)   --->   "%sext_ln48_53 = sext i11 %add_ln48_158" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4974 'sext' 'sext_ln48_53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_78 : Operation 4975 [1/1] (0.00ns)   --->   "%zext_ln48_185 = zext i12 %sext_ln48_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4975 'zext' 'zext_ln48_185' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_78 : Operation 4976 [1/1] (0.00ns)   --->   "%u_addr_157 = getelementptr i64 %u, i64 0, i64 %zext_ln48_185" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4976 'getelementptr' 'u_addr_157' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_78 : Operation 4977 [4/5] (3.33ns)   --->   "%mul4_2 = dmul i64 %div1_1, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4977 'dmul' 'mul4_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4978 [2/5] (2.89ns)   --->   "%sub_40 = dsub i64 %add1_40, i64 %mul3_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4978 'dsub' 'sub_40' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4979 [3/5] (2.89ns)   --->   "%sub_41 = dsub i64 %add1_41, i64 %mul3_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4979 'dsub' 'sub_41' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4980 [5/5] (2.89ns)   --->   "%sub_42 = dsub i64 %add1_42, i64 %mul3_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4980 'dsub' 'sub_42' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4981 [1/5] (2.89ns)   --->   "%add1_43 = dadd i64 %mul1_43, i64 %mul2_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4981 'dadd' 'add1_43' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4982 [3/5] (2.89ns)   --->   "%add1_44 = dadd i64 %mul1_44, i64 %mul2_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4982 'dadd' 'add1_44' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4983 [4/5] (2.89ns)   --->   "%add1_45 = dadd i64 %mul1_45, i64 %mul2_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4983 'dadd' 'add1_45' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4984 [1/5] (3.33ns)   --->   "%mul2_46 = dmul i64 %bitcast_ln48_199, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4984 'dmul' 'mul2_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4985 [1/5] (3.33ns)   --->   "%mul3_46 = dmul i64 %bitcast_ln48_200, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4985 'dmul' 'mul3_46' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4986 [2/5] (3.33ns)   --->   "%mul1_47 = dmul i64 %bitcast_ln48_48, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4986 'dmul' 'mul1_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4987 [2/5] (3.33ns)   --->   "%mul2_47 = dmul i64 %bitcast_ln48_202, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4987 'dmul' 'mul2_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4988 [3/5] (3.33ns)   --->   "%mul3_47 = dmul i64 %bitcast_ln48_203, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4988 'dmul' 'mul3_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4989 [3/5] (3.33ns)   --->   "%mul1_48 = dmul i64 %bitcast_ln48_49, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4989 'dmul' 'mul1_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4990 [4/5] (3.33ns)   --->   "%mul2_48 = dmul i64 %bitcast_ln48_205, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4990 'dmul' 'mul2_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4991 [4/5] (3.33ns)   --->   "%mul3_48 = dmul i64 %bitcast_ln48_206, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4991 'dmul' 'mul3_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4992 [1/1] (0.00ns)   --->   "%bitcast_ln48_50 = bitcast i64 %u_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4992 'bitcast' 'bitcast_ln48_50' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_78 : Operation 4993 [5/5] (3.33ns)   --->   "%mul1_49 = dmul i64 %bitcast_ln48_50, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4993 'dmul' 'mul1_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4994 [1/1] (0.00ns)   --->   "%bitcast_ln48_208 = bitcast i64 %u_load_158" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4994 'bitcast' 'bitcast_ln48_208' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_78 : Operation 4995 [5/5] (3.33ns)   --->   "%mul2_49 = dmul i64 %bitcast_ln48_208, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4995 'dmul' 'mul2_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4996 [1/2] (1.64ns)   --->   "%u_load_159 = load i12 %u_addr_154" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4996 'load' 'u_load_159' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_78 : Operation 4997 [1/2] (1.64ns)   --->   "%u_load_51 = load i12 %u_addr_155" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4997 'load' 'u_load_51' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_78 : Operation 4998 [2/2] (1.64ns)   --->   "%u_load_160 = load i12 %u_addr_153" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4998 'load' 'u_load_160' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_78 : Operation 4999 [2/2] (1.64ns)   --->   "%u_load_161 = load i12 %u_addr_157" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 4999 'load' 'u_load_161' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_78 : Operation 5000 [2/2] (1.64ns)   --->   "%q_load_8 = load i12 %q_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5000 'load' 'q_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 79 <SV = 78> <Delay = 3.33>
ST_79 : Operation 5001 [1/1] (0.73ns)   --->   "%add_ln48_49 = add i11 %zext_ln48_1, i11 1132" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5001 'add' 'add_ln48_49' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5002 [1/1] (0.00ns)   --->   "%sext_ln48_14 = sext i11 %add_ln48_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5002 'sext' 'sext_ln48_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_79 : Operation 5003 [1/1] (0.00ns)   --->   "%zext_ln48_58 = zext i12 %sext_ln48_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5003 'zext' 'zext_ln48_58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_79 : Operation 5004 [1/1] (0.00ns)   --->   "%u_addr_156 = getelementptr i64 %u, i64 0, i64 %zext_ln48_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5004 'getelementptr' 'u_addr_156' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_79 : Operation 5005 [1/1] (0.73ns)   --->   "%add_ln48_104 = add i11 %zext_ln48_65, i11 1132" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5005 'add' 'add_ln48_104' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5006 [1/1] (0.00ns)   --->   "%sext_ln48_34 = sext i11 %add_ln48_104" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5006 'sext' 'sext_ln48_34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_79 : Operation 5007 [1/1] (0.00ns)   --->   "%zext_ln48_122 = zext i12 %sext_ln48_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5007 'zext' 'zext_ln48_122' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_79 : Operation 5008 [1/1] (0.00ns)   --->   "%u_addr_158 = getelementptr i64 %u, i64 0, i64 %zext_ln48_122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5008 'getelementptr' 'u_addr_158' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_79 : Operation 5009 [3/5] (3.33ns)   --->   "%mul4_2 = dmul i64 %div1_1, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5009 'dmul' 'mul4_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5010 [1/5] (2.89ns)   --->   "%sub_40 = dsub i64 %add1_40, i64 %mul3_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5010 'dsub' 'sub_40' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5011 [2/5] (2.89ns)   --->   "%sub_41 = dsub i64 %add1_41, i64 %mul3_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5011 'dsub' 'sub_41' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5012 [4/5] (2.89ns)   --->   "%sub_42 = dsub i64 %add1_42, i64 %mul3_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5012 'dsub' 'sub_42' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5013 [5/5] (2.89ns)   --->   "%sub_43 = dsub i64 %add1_43, i64 %mul3_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5013 'dsub' 'sub_43' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5014 [2/5] (2.89ns)   --->   "%add1_44 = dadd i64 %mul1_44, i64 %mul2_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5014 'dadd' 'add1_44' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5015 [3/5] (2.89ns)   --->   "%add1_45 = dadd i64 %mul1_45, i64 %mul2_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5015 'dadd' 'add1_45' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5016 [5/5] (2.89ns)   --->   "%add1_46 = dadd i64 %mul1_46, i64 %mul2_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5016 'dadd' 'add1_46' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5017 [1/5] (3.33ns)   --->   "%mul1_47 = dmul i64 %bitcast_ln48_48, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5017 'dmul' 'mul1_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5018 [1/5] (3.33ns)   --->   "%mul2_47 = dmul i64 %bitcast_ln48_202, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5018 'dmul' 'mul2_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5019 [2/5] (3.33ns)   --->   "%mul3_47 = dmul i64 %bitcast_ln48_203, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5019 'dmul' 'mul3_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5020 [2/5] (3.33ns)   --->   "%mul1_48 = dmul i64 %bitcast_ln48_49, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5020 'dmul' 'mul1_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5021 [3/5] (3.33ns)   --->   "%mul2_48 = dmul i64 %bitcast_ln48_205, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5021 'dmul' 'mul2_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5022 [3/5] (3.33ns)   --->   "%mul3_48 = dmul i64 %bitcast_ln48_206, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5022 'dmul' 'mul3_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5023 [4/5] (3.33ns)   --->   "%mul1_49 = dmul i64 %bitcast_ln48_50, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5023 'dmul' 'mul1_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5024 [4/5] (3.33ns)   --->   "%mul2_49 = dmul i64 %bitcast_ln48_208, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5024 'dmul' 'mul2_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5025 [1/1] (0.00ns)   --->   "%bitcast_ln48_209 = bitcast i64 %u_load_159" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5025 'bitcast' 'bitcast_ln48_209' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_79 : Operation 5026 [5/5] (3.33ns)   --->   "%mul3_49 = dmul i64 %bitcast_ln48_209, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5026 'dmul' 'mul3_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5027 [1/1] (0.00ns)   --->   "%bitcast_ln48_51 = bitcast i64 %u_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5027 'bitcast' 'bitcast_ln48_51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_79 : Operation 5028 [5/5] (3.33ns)   --->   "%mul1_50 = dmul i64 %bitcast_ln48_51, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5028 'dmul' 'mul1_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5029 [1/2] (1.64ns)   --->   "%u_load_160 = load i12 %u_addr_153" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5029 'load' 'u_load_160' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_79 : Operation 5030 [1/2] (1.64ns)   --->   "%u_load_161 = load i12 %u_addr_157" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5030 'load' 'u_load_161' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_79 : Operation 5031 [2/2] (1.64ns)   --->   "%u_load_52 = load i12 %u_addr_158" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5031 'load' 'u_load_52' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_79 : Operation 5032 [2/2] (1.64ns)   --->   "%u_load_162 = load i12 %u_addr_156" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5032 'load' 'u_load_162' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_79 : Operation 5033 [1/2] (1.64ns)   --->   "%q_load_8 = load i12 %q_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5033 'load' 'q_load_8' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 80 <SV = 79> <Delay = 3.33>
ST_80 : Operation 5034 [1/1] (0.73ns)   --->   "%add_ln48_105 = add i11 %zext_ln48_65, i11 1192" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5034 'add' 'add_ln48_105' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5035 [1/1] (0.00ns)   --->   "%sext_ln48_35 = sext i11 %add_ln48_105" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5035 'sext' 'sext_ln48_35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_80 : Operation 5036 [1/1] (0.00ns)   --->   "%zext_ln48_123 = zext i12 %sext_ln48_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5036 'zext' 'zext_ln48_123' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_80 : Operation 5037 [1/1] (0.00ns)   --->   "%u_addr_161 = getelementptr i64 %u, i64 0, i64 %zext_ln48_123" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5037 'getelementptr' 'u_addr_161' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_80 : Operation 5038 [1/1] (0.73ns)   --->   "%add_ln48_159 = add i11 %zext_ln48_129, i11 1132" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5038 'add' 'add_ln48_159' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5039 [1/1] (0.00ns)   --->   "%sext_ln48_54 = sext i11 %add_ln48_159" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5039 'sext' 'sext_ln48_54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_80 : Operation 5040 [1/1] (0.00ns)   --->   "%zext_ln48_186 = zext i12 %sext_ln48_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5040 'zext' 'zext_ln48_186' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_80 : Operation 5041 [1/1] (0.00ns)   --->   "%u_addr_160 = getelementptr i64 %u, i64 0, i64 %zext_ln48_186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5041 'getelementptr' 'u_addr_160' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_80 : Operation 5042 [2/5] (3.33ns)   --->   "%mul4_2 = dmul i64 %div1_1, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5042 'dmul' 'mul4_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5043 [1/5] (2.89ns)   --->   "%sub_41 = dsub i64 %add1_41, i64 %mul3_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5043 'dsub' 'sub_41' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5044 [3/5] (2.89ns)   --->   "%sub_42 = dsub i64 %add1_42, i64 %mul3_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5044 'dsub' 'sub_42' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5045 [4/5] (2.89ns)   --->   "%sub_43 = dsub i64 %add1_43, i64 %mul3_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5045 'dsub' 'sub_43' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5046 [1/5] (2.89ns)   --->   "%add1_44 = dadd i64 %mul1_44, i64 %mul2_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5046 'dadd' 'add1_44' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5047 [2/5] (2.89ns)   --->   "%add1_45 = dadd i64 %mul1_45, i64 %mul2_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5047 'dadd' 'add1_45' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5048 [4/5] (2.89ns)   --->   "%add1_46 = dadd i64 %mul1_46, i64 %mul2_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5048 'dadd' 'add1_46' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5049 [5/5] (2.89ns)   --->   "%add1_47 = dadd i64 %mul1_47, i64 %mul2_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5049 'dadd' 'add1_47' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5050 [1/5] (3.33ns)   --->   "%mul3_47 = dmul i64 %bitcast_ln48_203, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5050 'dmul' 'mul3_47' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5051 [1/5] (3.33ns)   --->   "%mul1_48 = dmul i64 %bitcast_ln48_49, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5051 'dmul' 'mul1_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5052 [2/5] (3.33ns)   --->   "%mul2_48 = dmul i64 %bitcast_ln48_205, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5052 'dmul' 'mul2_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5053 [2/5] (3.33ns)   --->   "%mul3_48 = dmul i64 %bitcast_ln48_206, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5053 'dmul' 'mul3_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5054 [3/5] (3.33ns)   --->   "%mul1_49 = dmul i64 %bitcast_ln48_50, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5054 'dmul' 'mul1_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5055 [3/5] (3.33ns)   --->   "%mul2_49 = dmul i64 %bitcast_ln48_208, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5055 'dmul' 'mul2_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5056 [4/5] (3.33ns)   --->   "%mul3_49 = dmul i64 %bitcast_ln48_209, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5056 'dmul' 'mul3_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5057 [4/5] (3.33ns)   --->   "%mul1_50 = dmul i64 %bitcast_ln48_51, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5057 'dmul' 'mul1_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5058 [1/1] (0.00ns)   --->   "%bitcast_ln48_211 = bitcast i64 %u_load_160" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5058 'bitcast' 'bitcast_ln48_211' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_80 : Operation 5059 [5/5] (3.33ns)   --->   "%mul2_50 = dmul i64 %bitcast_ln48_211, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5059 'dmul' 'mul2_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5060 [1/1] (0.00ns)   --->   "%bitcast_ln48_212 = bitcast i64 %u_load_161" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5060 'bitcast' 'bitcast_ln48_212' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_80 : Operation 5061 [5/5] (3.33ns)   --->   "%mul3_50 = dmul i64 %bitcast_ln48_212, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5061 'dmul' 'mul3_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5062 [1/2] (1.64ns)   --->   "%u_load_52 = load i12 %u_addr_158" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5062 'load' 'u_load_52' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_80 : Operation 5063 [1/2] (1.64ns)   --->   "%u_load_162 = load i12 %u_addr_156" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5063 'load' 'u_load_162' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_80 : Operation 5064 [2/2] (1.64ns)   --->   "%u_load_163 = load i12 %u_addr_160" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5064 'load' 'u_load_163' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_80 : Operation 5065 [2/2] (1.64ns)   --->   "%u_load_53 = load i12 %u_addr_161" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5065 'load' 'u_load_53' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 81 <SV = 80> <Delay = 3.33>
ST_81 : Operation 5066 [1/1] (0.73ns)   --->   "%add_ln48_50 = add i11 %zext_ln48_1, i11 1192" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5066 'add' 'add_ln48_50' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5067 [1/1] (0.00ns)   --->   "%sext_ln48_15 = sext i11 %add_ln48_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5067 'sext' 'sext_ln48_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_81 : Operation 5068 [1/1] (0.00ns)   --->   "%zext_ln48_59 = zext i12 %sext_ln48_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5068 'zext' 'zext_ln48_59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_81 : Operation 5069 [1/1] (0.00ns)   --->   "%u_addr_159 = getelementptr i64 %u, i64 0, i64 %zext_ln48_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5069 'getelementptr' 'u_addr_159' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_81 : Operation 5070 [1/1] (0.73ns)   --->   "%add_ln48_160 = add i11 %zext_ln48_129, i11 1192" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5070 'add' 'add_ln48_160' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5071 [1/1] (0.00ns)   --->   "%sext_ln48_55 = sext i11 %add_ln48_160" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5071 'sext' 'sext_ln48_55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_81 : Operation 5072 [1/1] (0.00ns)   --->   "%zext_ln48_187 = zext i12 %sext_ln48_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5072 'zext' 'zext_ln48_187' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_81 : Operation 5073 [1/1] (0.00ns)   --->   "%u_addr_163 = getelementptr i64 %u, i64 0, i64 %zext_ln48_187" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5073 'getelementptr' 'u_addr_163' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_81 : Operation 5074 [1/5] (3.33ns)   --->   "%mul4_2 = dmul i64 %div1_1, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5074 'dmul' 'mul4_2' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5075 [2/5] (2.89ns)   --->   "%sub_42 = dsub i64 %add1_42, i64 %mul3_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5075 'dsub' 'sub_42' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5076 [3/5] (2.89ns)   --->   "%sub_43 = dsub i64 %add1_43, i64 %mul3_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5076 'dsub' 'sub_43' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5077 [5/5] (2.89ns)   --->   "%sub_44 = dsub i64 %add1_44, i64 %mul3_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5077 'dsub' 'sub_44' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5078 [1/5] (2.89ns)   --->   "%add1_45 = dadd i64 %mul1_45, i64 %mul2_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5078 'dadd' 'add1_45' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5079 [3/5] (2.89ns)   --->   "%add1_46 = dadd i64 %mul1_46, i64 %mul2_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5079 'dadd' 'add1_46' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5080 [4/5] (2.89ns)   --->   "%add1_47 = dadd i64 %mul1_47, i64 %mul2_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5080 'dadd' 'add1_47' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5081 [1/5] (3.33ns)   --->   "%mul2_48 = dmul i64 %bitcast_ln48_205, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5081 'dmul' 'mul2_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5082 [1/5] (3.33ns)   --->   "%mul3_48 = dmul i64 %bitcast_ln48_206, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5082 'dmul' 'mul3_48' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5083 [2/5] (3.33ns)   --->   "%mul1_49 = dmul i64 %bitcast_ln48_50, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5083 'dmul' 'mul1_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5084 [2/5] (3.33ns)   --->   "%mul2_49 = dmul i64 %bitcast_ln48_208, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5084 'dmul' 'mul2_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5085 [3/5] (3.33ns)   --->   "%mul3_49 = dmul i64 %bitcast_ln48_209, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5085 'dmul' 'mul3_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5086 [3/5] (3.33ns)   --->   "%mul1_50 = dmul i64 %bitcast_ln48_51, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5086 'dmul' 'mul1_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5087 [4/5] (3.33ns)   --->   "%mul2_50 = dmul i64 %bitcast_ln48_211, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5087 'dmul' 'mul2_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5088 [4/5] (3.33ns)   --->   "%mul3_50 = dmul i64 %bitcast_ln48_212, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5088 'dmul' 'mul3_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5089 [1/1] (0.00ns)   --->   "%bitcast_ln48_52 = bitcast i64 %u_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5089 'bitcast' 'bitcast_ln48_52' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_81 : Operation 5090 [5/5] (3.33ns)   --->   "%mul1_51 = dmul i64 %bitcast_ln48_52, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5090 'dmul' 'mul1_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5091 [1/1] (0.00ns)   --->   "%bitcast_ln48_214 = bitcast i64 %u_load_162" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5091 'bitcast' 'bitcast_ln48_214' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_81 : Operation 5092 [5/5] (3.33ns)   --->   "%mul2_51 = dmul i64 %bitcast_ln48_214, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5092 'dmul' 'mul2_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5093 [1/2] (1.64ns)   --->   "%u_load_163 = load i12 %u_addr_160" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5093 'load' 'u_load_163' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_81 : Operation 5094 [1/2] (1.64ns)   --->   "%u_load_53 = load i12 %u_addr_161" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5094 'load' 'u_load_53' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_81 : Operation 5095 [2/2] (1.64ns)   --->   "%u_load_164 = load i12 %u_addr_159" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5095 'load' 'u_load_164' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_81 : Operation 5096 [2/2] (1.64ns)   --->   "%u_load_165 = load i12 %u_addr_163" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5096 'load' 'u_load_165' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 82 <SV = 81> <Delay = 3.33>
ST_82 : Operation 5097 [1/1] (0.73ns)   --->   "%add_ln48_51 = add i11 %zext_ln48_1, i11 1252" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5097 'add' 'add_ln48_51' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5098 [1/1] (0.00ns)   --->   "%sext_ln48_16 = sext i11 %add_ln48_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5098 'sext' 'sext_ln48_16' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_82 : Operation 5099 [1/1] (0.00ns)   --->   "%zext_ln48_60 = zext i12 %sext_ln48_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5099 'zext' 'zext_ln48_60' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_82 : Operation 5100 [1/1] (0.00ns)   --->   "%u_addr_162 = getelementptr i64 %u, i64 0, i64 %zext_ln48_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5100 'getelementptr' 'u_addr_162' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_82 : Operation 5101 [1/1] (0.73ns)   --->   "%add_ln48_106 = add i11 %zext_ln48_65, i11 1252" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5101 'add' 'add_ln48_106' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5102 [1/1] (0.00ns)   --->   "%sext_ln48_36 = sext i11 %add_ln48_106" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5102 'sext' 'sext_ln48_36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_82 : Operation 5103 [1/1] (0.00ns)   --->   "%zext_ln48_124 = zext i12 %sext_ln48_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5103 'zext' 'zext_ln48_124' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_82 : Operation 5104 [1/1] (0.00ns)   --->   "%u_addr_164 = getelementptr i64 %u, i64 0, i64 %zext_ln48_124" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5104 'getelementptr' 'u_addr_164' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_82 : Operation 5105 [5/5] (2.89ns)   --->   "%sub1_2 = dsub i64 %sub_2, i64 %mul4_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5105 'dsub' 'sub1_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5106 [1/5] (2.89ns)   --->   "%sub_42 = dsub i64 %add1_42, i64 %mul3_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5106 'dsub' 'sub_42' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5107 [2/5] (2.89ns)   --->   "%sub_43 = dsub i64 %add1_43, i64 %mul3_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5107 'dsub' 'sub_43' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5108 [4/5] (2.89ns)   --->   "%sub_44 = dsub i64 %add1_44, i64 %mul3_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5108 'dsub' 'sub_44' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5109 [5/5] (2.89ns)   --->   "%sub_45 = dsub i64 %add1_45, i64 %mul3_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5109 'dsub' 'sub_45' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5110 [2/5] (2.89ns)   --->   "%add1_46 = dadd i64 %mul1_46, i64 %mul2_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5110 'dadd' 'add1_46' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5111 [3/5] (2.89ns)   --->   "%add1_47 = dadd i64 %mul1_47, i64 %mul2_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5111 'dadd' 'add1_47' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5112 [5/5] (2.89ns)   --->   "%add1_48 = dadd i64 %mul1_48, i64 %mul2_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5112 'dadd' 'add1_48' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5113 [1/5] (3.33ns)   --->   "%mul1_49 = dmul i64 %bitcast_ln48_50, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5113 'dmul' 'mul1_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5114 [1/5] (3.33ns)   --->   "%mul2_49 = dmul i64 %bitcast_ln48_208, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5114 'dmul' 'mul2_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5115 [2/5] (3.33ns)   --->   "%mul3_49 = dmul i64 %bitcast_ln48_209, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5115 'dmul' 'mul3_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5116 [2/5] (3.33ns)   --->   "%mul1_50 = dmul i64 %bitcast_ln48_51, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5116 'dmul' 'mul1_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5117 [3/5] (3.33ns)   --->   "%mul2_50 = dmul i64 %bitcast_ln48_211, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5117 'dmul' 'mul2_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5118 [3/5] (3.33ns)   --->   "%mul3_50 = dmul i64 %bitcast_ln48_212, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5118 'dmul' 'mul3_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5119 [4/5] (3.33ns)   --->   "%mul1_51 = dmul i64 %bitcast_ln48_52, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5119 'dmul' 'mul1_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5120 [4/5] (3.33ns)   --->   "%mul2_51 = dmul i64 %bitcast_ln48_214, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5120 'dmul' 'mul2_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5121 [1/1] (0.00ns)   --->   "%bitcast_ln48_215 = bitcast i64 %u_load_163" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5121 'bitcast' 'bitcast_ln48_215' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_82 : Operation 5122 [5/5] (3.33ns)   --->   "%mul3_51 = dmul i64 %bitcast_ln48_215, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5122 'dmul' 'mul3_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5123 [1/1] (0.00ns)   --->   "%bitcast_ln48_53 = bitcast i64 %u_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5123 'bitcast' 'bitcast_ln48_53' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_82 : Operation 5124 [5/5] (3.33ns)   --->   "%mul1_52 = dmul i64 %bitcast_ln48_53, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5124 'dmul' 'mul1_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5125 [1/2] (1.64ns)   --->   "%u_load_164 = load i12 %u_addr_159" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5125 'load' 'u_load_164' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_82 : Operation 5126 [1/2] (1.64ns)   --->   "%u_load_165 = load i12 %u_addr_163" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5126 'load' 'u_load_165' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_82 : Operation 5127 [2/2] (1.64ns)   --->   "%u_load_54 = load i12 %u_addr_164" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5127 'load' 'u_load_54' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_82 : Operation 5128 [2/2] (1.64ns)   --->   "%u_load_166 = load i12 %u_addr_162" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5128 'load' 'u_load_166' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 83 <SV = 82> <Delay = 3.33>
ST_83 : Operation 5129 [1/1] (0.73ns)   --->   "%add_ln48_107 = add i11 %zext_ln48_65, i11 1312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5129 'add' 'add_ln48_107' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5130 [1/1] (0.00ns)   --->   "%sext_ln48_37 = sext i11 %add_ln48_107" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5130 'sext' 'sext_ln48_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_83 : Operation 5131 [1/1] (0.00ns)   --->   "%zext_ln48_125 = zext i12 %sext_ln48_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5131 'zext' 'zext_ln48_125' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_83 : Operation 5132 [1/1] (0.00ns)   --->   "%u_addr_167 = getelementptr i64 %u, i64 0, i64 %zext_ln48_125" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5132 'getelementptr' 'u_addr_167' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_83 : Operation 5133 [1/1] (0.73ns)   --->   "%add_ln48_161 = add i11 %zext_ln48_129, i11 1252" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5133 'add' 'add_ln48_161' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5134 [1/1] (0.00ns)   --->   "%sext_ln48_56 = sext i11 %add_ln48_161" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5134 'sext' 'sext_ln48_56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_83 : Operation 5135 [1/1] (0.00ns)   --->   "%zext_ln48_188 = zext i12 %sext_ln48_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5135 'zext' 'zext_ln48_188' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_83 : Operation 5136 [1/1] (0.00ns)   --->   "%u_addr_166 = getelementptr i64 %u, i64 0, i64 %zext_ln48_188" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5136 'getelementptr' 'u_addr_166' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_83 : Operation 5137 [4/5] (2.89ns)   --->   "%sub1_2 = dsub i64 %sub_2, i64 %mul4_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5137 'dsub' 'sub1_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5138 [1/5] (2.89ns)   --->   "%sub_43 = dsub i64 %add1_43, i64 %mul3_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5138 'dsub' 'sub_43' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5139 [3/5] (2.89ns)   --->   "%sub_44 = dsub i64 %add1_44, i64 %mul3_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5139 'dsub' 'sub_44' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5140 [4/5] (2.89ns)   --->   "%sub_45 = dsub i64 %add1_45, i64 %mul3_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5140 'dsub' 'sub_45' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5141 [1/5] (2.89ns)   --->   "%add1_46 = dadd i64 %mul1_46, i64 %mul2_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5141 'dadd' 'add1_46' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5142 [2/5] (2.89ns)   --->   "%add1_47 = dadd i64 %mul1_47, i64 %mul2_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5142 'dadd' 'add1_47' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5143 [4/5] (2.89ns)   --->   "%add1_48 = dadd i64 %mul1_48, i64 %mul2_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5143 'dadd' 'add1_48' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5144 [5/5] (2.89ns)   --->   "%add1_49 = dadd i64 %mul1_49, i64 %mul2_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5144 'dadd' 'add1_49' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5145 [1/5] (3.33ns)   --->   "%mul3_49 = dmul i64 %bitcast_ln48_209, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5145 'dmul' 'mul3_49' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5146 [1/5] (3.33ns)   --->   "%mul1_50 = dmul i64 %bitcast_ln48_51, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5146 'dmul' 'mul1_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5147 [2/5] (3.33ns)   --->   "%mul2_50 = dmul i64 %bitcast_ln48_211, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5147 'dmul' 'mul2_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5148 [2/5] (3.33ns)   --->   "%mul3_50 = dmul i64 %bitcast_ln48_212, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5148 'dmul' 'mul3_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5149 [3/5] (3.33ns)   --->   "%mul1_51 = dmul i64 %bitcast_ln48_52, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5149 'dmul' 'mul1_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5150 [3/5] (3.33ns)   --->   "%mul2_51 = dmul i64 %bitcast_ln48_214, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5150 'dmul' 'mul2_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5151 [4/5] (3.33ns)   --->   "%mul3_51 = dmul i64 %bitcast_ln48_215, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5151 'dmul' 'mul3_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5152 [4/5] (3.33ns)   --->   "%mul1_52 = dmul i64 %bitcast_ln48_53, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5152 'dmul' 'mul1_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5153 [1/1] (0.00ns)   --->   "%bitcast_ln48_217 = bitcast i64 %u_load_164" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5153 'bitcast' 'bitcast_ln48_217' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_83 : Operation 5154 [5/5] (3.33ns)   --->   "%mul2_52 = dmul i64 %bitcast_ln48_217, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5154 'dmul' 'mul2_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5155 [1/1] (0.00ns)   --->   "%bitcast_ln48_218 = bitcast i64 %u_load_165" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5155 'bitcast' 'bitcast_ln48_218' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_83 : Operation 5156 [5/5] (3.33ns)   --->   "%mul3_52 = dmul i64 %bitcast_ln48_218, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5156 'dmul' 'mul3_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5157 [1/2] (1.64ns)   --->   "%u_load_54 = load i12 %u_addr_164" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5157 'load' 'u_load_54' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_83 : Operation 5158 [1/2] (1.64ns)   --->   "%u_load_166 = load i12 %u_addr_162" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5158 'load' 'u_load_166' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_83 : Operation 5159 [2/2] (1.64ns)   --->   "%u_load_167 = load i12 %u_addr_166" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5159 'load' 'u_load_167' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_83 : Operation 5160 [2/2] (1.64ns)   --->   "%u_load_55 = load i12 %u_addr_167" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5160 'load' 'u_load_55' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 84 <SV = 83> <Delay = 3.33>
ST_84 : Operation 5161 [1/1] (0.73ns)   --->   "%add_ln48_52 = add i11 %zext_ln48_1, i11 1312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5161 'add' 'add_ln48_52' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5162 [1/1] (0.00ns)   --->   "%sext_ln48_17 = sext i11 %add_ln48_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5162 'sext' 'sext_ln48_17' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 5163 [1/1] (0.00ns)   --->   "%zext_ln48_61 = zext i12 %sext_ln48_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5163 'zext' 'zext_ln48_61' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 5164 [1/1] (0.00ns)   --->   "%u_addr_165 = getelementptr i64 %u, i64 0, i64 %zext_ln48_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5164 'getelementptr' 'u_addr_165' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 5165 [1/1] (0.73ns)   --->   "%add_ln48_162 = add i11 %zext_ln48_129, i11 1312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5165 'add' 'add_ln48_162' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5166 [1/1] (0.00ns)   --->   "%sext_ln48_57 = sext i11 %add_ln48_162" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5166 'sext' 'sext_ln48_57' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 5167 [1/1] (0.00ns)   --->   "%zext_ln48_189 = zext i12 %sext_ln48_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5167 'zext' 'zext_ln48_189' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 5168 [1/1] (0.00ns)   --->   "%u_addr_169 = getelementptr i64 %u, i64 0, i64 %zext_ln48_189" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5168 'getelementptr' 'u_addr_169' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 5169 [3/5] (2.89ns)   --->   "%sub1_2 = dsub i64 %sub_2, i64 %mul4_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5169 'dsub' 'sub1_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5170 [2/5] (2.89ns)   --->   "%sub_44 = dsub i64 %add1_44, i64 %mul3_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5170 'dsub' 'sub_44' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5171 [3/5] (2.89ns)   --->   "%sub_45 = dsub i64 %add1_45, i64 %mul3_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5171 'dsub' 'sub_45' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5172 [5/5] (2.89ns)   --->   "%sub_46 = dsub i64 %add1_46, i64 %mul3_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5172 'dsub' 'sub_46' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5173 [1/5] (2.89ns)   --->   "%add1_47 = dadd i64 %mul1_47, i64 %mul2_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5173 'dadd' 'add1_47' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5174 [3/5] (2.89ns)   --->   "%add1_48 = dadd i64 %mul1_48, i64 %mul2_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5174 'dadd' 'add1_48' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5175 [4/5] (2.89ns)   --->   "%add1_49 = dadd i64 %mul1_49, i64 %mul2_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5175 'dadd' 'add1_49' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5176 [1/5] (3.33ns)   --->   "%mul2_50 = dmul i64 %bitcast_ln48_211, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5176 'dmul' 'mul2_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5177 [1/5] (3.33ns)   --->   "%mul3_50 = dmul i64 %bitcast_ln48_212, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5177 'dmul' 'mul3_50' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5178 [2/5] (3.33ns)   --->   "%mul1_51 = dmul i64 %bitcast_ln48_52, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5178 'dmul' 'mul1_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5179 [2/5] (3.33ns)   --->   "%mul2_51 = dmul i64 %bitcast_ln48_214, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5179 'dmul' 'mul2_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5180 [3/5] (3.33ns)   --->   "%mul3_51 = dmul i64 %bitcast_ln48_215, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5180 'dmul' 'mul3_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5181 [3/5] (3.33ns)   --->   "%mul1_52 = dmul i64 %bitcast_ln48_53, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5181 'dmul' 'mul1_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5182 [4/5] (3.33ns)   --->   "%mul2_52 = dmul i64 %bitcast_ln48_217, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5182 'dmul' 'mul2_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5183 [4/5] (3.33ns)   --->   "%mul3_52 = dmul i64 %bitcast_ln48_218, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5183 'dmul' 'mul3_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5184 [1/1] (0.00ns)   --->   "%bitcast_ln48_54 = bitcast i64 %u_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5184 'bitcast' 'bitcast_ln48_54' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 5185 [5/5] (3.33ns)   --->   "%mul1_53 = dmul i64 %bitcast_ln48_54, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5185 'dmul' 'mul1_53' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5186 [1/1] (0.00ns)   --->   "%bitcast_ln48_220 = bitcast i64 %u_load_166" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5186 'bitcast' 'bitcast_ln48_220' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_84 : Operation 5187 [5/5] (3.33ns)   --->   "%mul2_53 = dmul i64 %bitcast_ln48_220, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5187 'dmul' 'mul2_53' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5188 [1/2] (1.64ns)   --->   "%u_load_167 = load i12 %u_addr_166" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5188 'load' 'u_load_167' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_84 : Operation 5189 [1/2] (1.64ns)   --->   "%u_load_55 = load i12 %u_addr_167" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5189 'load' 'u_load_55' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_84 : Operation 5190 [2/2] (1.64ns)   --->   "%u_load_168 = load i12 %u_addr_165" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5190 'load' 'u_load_168' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_84 : Operation 5191 [2/2] (1.64ns)   --->   "%u_load_169 = load i12 %u_addr_169" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5191 'load' 'u_load_169' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 85 <SV = 84> <Delay = 3.33>
ST_85 : Operation 5192 [1/1] (0.73ns)   --->   "%add_ln48_53 = add i11 %zext_ln48_1, i11 1372" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5192 'add' 'add_ln48_53' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5193 [1/1] (0.00ns)   --->   "%sext_ln48_18 = sext i11 %add_ln48_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5193 'sext' 'sext_ln48_18' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_85 : Operation 5194 [1/1] (0.00ns)   --->   "%zext_ln48_62 = zext i12 %sext_ln48_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5194 'zext' 'zext_ln48_62' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_85 : Operation 5195 [1/1] (0.00ns)   --->   "%u_addr_168 = getelementptr i64 %u, i64 0, i64 %zext_ln48_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5195 'getelementptr' 'u_addr_168' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_85 : Operation 5196 [1/1] (0.73ns)   --->   "%add_ln48_108 = add i11 %zext_ln48_65, i11 1372" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5196 'add' 'add_ln48_108' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5197 [1/1] (0.00ns)   --->   "%sext_ln48_38 = sext i11 %add_ln48_108" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5197 'sext' 'sext_ln48_38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_85 : Operation 5198 [1/1] (0.00ns)   --->   "%zext_ln48_126 = zext i12 %sext_ln48_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5198 'zext' 'zext_ln48_126' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_85 : Operation 5199 [1/1] (0.00ns)   --->   "%u_addr_170 = getelementptr i64 %u, i64 0, i64 %zext_ln48_126" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5199 'getelementptr' 'u_addr_170' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_85 : Operation 5200 [2/5] (2.89ns)   --->   "%sub1_2 = dsub i64 %sub_2, i64 %mul4_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5200 'dsub' 'sub1_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5201 [1/5] (2.89ns)   --->   "%sub_44 = dsub i64 %add1_44, i64 %mul3_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5201 'dsub' 'sub_44' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5202 [2/5] (2.89ns)   --->   "%sub_45 = dsub i64 %add1_45, i64 %mul3_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5202 'dsub' 'sub_45' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5203 [4/5] (2.89ns)   --->   "%sub_46 = dsub i64 %add1_46, i64 %mul3_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5203 'dsub' 'sub_46' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5204 [5/5] (2.89ns)   --->   "%sub_47 = dsub i64 %add1_47, i64 %mul3_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5204 'dsub' 'sub_47' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5205 [2/5] (2.89ns)   --->   "%add1_48 = dadd i64 %mul1_48, i64 %mul2_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5205 'dadd' 'add1_48' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5206 [3/5] (2.89ns)   --->   "%add1_49 = dadd i64 %mul1_49, i64 %mul2_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5206 'dadd' 'add1_49' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5207 [5/5] (2.89ns)   --->   "%add1_50 = dadd i64 %mul1_50, i64 %mul2_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5207 'dadd' 'add1_50' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5208 [1/5] (3.33ns)   --->   "%mul1_51 = dmul i64 %bitcast_ln48_52, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5208 'dmul' 'mul1_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5209 [1/5] (3.33ns)   --->   "%mul2_51 = dmul i64 %bitcast_ln48_214, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5209 'dmul' 'mul2_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5210 [2/5] (3.33ns)   --->   "%mul3_51 = dmul i64 %bitcast_ln48_215, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5210 'dmul' 'mul3_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5211 [2/5] (3.33ns)   --->   "%mul1_52 = dmul i64 %bitcast_ln48_53, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5211 'dmul' 'mul1_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5212 [3/5] (3.33ns)   --->   "%mul2_52 = dmul i64 %bitcast_ln48_217, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5212 'dmul' 'mul2_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5213 [3/5] (3.33ns)   --->   "%mul3_52 = dmul i64 %bitcast_ln48_218, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5213 'dmul' 'mul3_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5214 [4/5] (3.33ns)   --->   "%mul1_53 = dmul i64 %bitcast_ln48_54, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5214 'dmul' 'mul1_53' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5215 [4/5] (3.33ns)   --->   "%mul2_53 = dmul i64 %bitcast_ln48_220, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5215 'dmul' 'mul2_53' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5216 [1/1] (0.00ns)   --->   "%bitcast_ln48_221 = bitcast i64 %u_load_167" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5216 'bitcast' 'bitcast_ln48_221' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_85 : Operation 5217 [5/5] (3.33ns)   --->   "%mul3_53 = dmul i64 %bitcast_ln48_221, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5217 'dmul' 'mul3_53' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5218 [1/1] (0.00ns)   --->   "%bitcast_ln48_55 = bitcast i64 %u_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5218 'bitcast' 'bitcast_ln48_55' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_85 : Operation 5219 [5/5] (3.33ns)   --->   "%mul1_54 = dmul i64 %bitcast_ln48_55, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5219 'dmul' 'mul1_54' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5220 [1/2] (1.64ns)   --->   "%u_load_168 = load i12 %u_addr_165" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5220 'load' 'u_load_168' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_85 : Operation 5221 [1/2] (1.64ns)   --->   "%u_load_169 = load i12 %u_addr_169" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5221 'load' 'u_load_169' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_85 : Operation 5222 [2/2] (1.64ns)   --->   "%u_load_56 = load i12 %u_addr_170" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5222 'load' 'u_load_56' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_85 : Operation 5223 [2/2] (1.64ns)   --->   "%u_load_170 = load i12 %u_addr_168" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5223 'load' 'u_load_170' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 86 <SV = 85> <Delay = 3.33>
ST_86 : Operation 5224 [1/1] (0.73ns)   --->   "%add_ln48_109 = add i11 %zext_ln48_65, i11 1432" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5224 'add' 'add_ln48_109' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5225 [1/1] (0.00ns)   --->   "%sext_ln48_39 = sext i11 %add_ln48_109" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5225 'sext' 'sext_ln48_39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_86 : Operation 5226 [1/1] (0.00ns)   --->   "%zext_ln48_127 = zext i12 %sext_ln48_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5226 'zext' 'zext_ln48_127' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_86 : Operation 5227 [1/1] (0.00ns)   --->   "%u_addr_173 = getelementptr i64 %u, i64 0, i64 %zext_ln48_127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5227 'getelementptr' 'u_addr_173' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_86 : Operation 5228 [1/1] (0.73ns)   --->   "%add_ln48_163 = add i11 %zext_ln48_129, i11 1372" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5228 'add' 'add_ln48_163' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5229 [1/1] (0.00ns)   --->   "%sext_ln48_58 = sext i11 %add_ln48_163" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5229 'sext' 'sext_ln48_58' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_86 : Operation 5230 [1/1] (0.00ns)   --->   "%zext_ln48_190 = zext i12 %sext_ln48_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5230 'zext' 'zext_ln48_190' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_86 : Operation 5231 [1/1] (0.00ns)   --->   "%u_addr_172 = getelementptr i64 %u, i64 0, i64 %zext_ln48_190" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5231 'getelementptr' 'u_addr_172' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_86 : Operation 5232 [1/5] (2.89ns)   --->   "%sub1_2 = dsub i64 %sub_2, i64 %mul4_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5232 'dsub' 'sub1_2' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5233 [1/5] (2.89ns)   --->   "%sub_45 = dsub i64 %add1_45, i64 %mul3_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5233 'dsub' 'sub_45' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5234 [3/5] (2.89ns)   --->   "%sub_46 = dsub i64 %add1_46, i64 %mul3_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5234 'dsub' 'sub_46' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5235 [4/5] (2.89ns)   --->   "%sub_47 = dsub i64 %add1_47, i64 %mul3_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5235 'dsub' 'sub_47' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5236 [1/5] (2.89ns)   --->   "%add1_48 = dadd i64 %mul1_48, i64 %mul2_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5236 'dadd' 'add1_48' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5237 [2/5] (2.89ns)   --->   "%add1_49 = dadd i64 %mul1_49, i64 %mul2_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5237 'dadd' 'add1_49' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5238 [4/5] (2.89ns)   --->   "%add1_50 = dadd i64 %mul1_50, i64 %mul2_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5238 'dadd' 'add1_50' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5239 [5/5] (2.89ns)   --->   "%add1_51 = dadd i64 %mul1_51, i64 %mul2_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5239 'dadd' 'add1_51' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5240 [1/5] (3.33ns)   --->   "%mul3_51 = dmul i64 %bitcast_ln48_215, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5240 'dmul' 'mul3_51' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5241 [1/5] (3.33ns)   --->   "%mul1_52 = dmul i64 %bitcast_ln48_53, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5241 'dmul' 'mul1_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5242 [2/5] (3.33ns)   --->   "%mul2_52 = dmul i64 %bitcast_ln48_217, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5242 'dmul' 'mul2_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5243 [2/5] (3.33ns)   --->   "%mul3_52 = dmul i64 %bitcast_ln48_218, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5243 'dmul' 'mul3_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5244 [3/5] (3.33ns)   --->   "%mul1_53 = dmul i64 %bitcast_ln48_54, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5244 'dmul' 'mul1_53' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5245 [3/5] (3.33ns)   --->   "%mul2_53 = dmul i64 %bitcast_ln48_220, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5245 'dmul' 'mul2_53' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5246 [4/5] (3.33ns)   --->   "%mul3_53 = dmul i64 %bitcast_ln48_221, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5246 'dmul' 'mul3_53' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5247 [4/5] (3.33ns)   --->   "%mul1_54 = dmul i64 %bitcast_ln48_55, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5247 'dmul' 'mul1_54' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5248 [1/1] (0.00ns)   --->   "%bitcast_ln48_223 = bitcast i64 %u_load_168" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5248 'bitcast' 'bitcast_ln48_223' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_86 : Operation 5249 [5/5] (3.33ns)   --->   "%mul2_54 = dmul i64 %bitcast_ln48_223, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5249 'dmul' 'mul2_54' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5250 [1/1] (0.00ns)   --->   "%bitcast_ln48_224 = bitcast i64 %u_load_169" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5250 'bitcast' 'bitcast_ln48_224' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_86 : Operation 5251 [5/5] (3.33ns)   --->   "%mul3_54 = dmul i64 %bitcast_ln48_224, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5251 'dmul' 'mul3_54' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5252 [1/2] (1.64ns)   --->   "%u_load_56 = load i12 %u_addr_170" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5252 'load' 'u_load_56' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_86 : Operation 5253 [1/2] (1.64ns)   --->   "%u_load_170 = load i12 %u_addr_168" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5253 'load' 'u_load_170' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_86 : Operation 5254 [2/2] (1.64ns)   --->   "%u_load_171 = load i12 %u_addr_172" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5254 'load' 'u_load_171' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_86 : Operation 5255 [2/2] (1.64ns)   --->   "%u_load_57 = load i12 %u_addr_173" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5255 'load' 'u_load_57' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 87 <SV = 86> <Delay = 3.33>
ST_87 : Operation 5256 [1/1] (0.73ns)   --->   "%add_ln48_54 = add i11 %zext_ln48_1, i11 1432" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5256 'add' 'add_ln48_54' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5257 [1/1] (0.00ns)   --->   "%sext_ln48_19 = sext i11 %add_ln48_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5257 'sext' 'sext_ln48_19' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_87 : Operation 5258 [1/1] (0.00ns)   --->   "%zext_ln48_63 = zext i12 %sext_ln48_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5258 'zext' 'zext_ln48_63' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_87 : Operation 5259 [1/1] (0.00ns)   --->   "%u_addr_171 = getelementptr i64 %u, i64 0, i64 %zext_ln48_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5259 'getelementptr' 'u_addr_171' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_87 : Operation 5260 [1/1] (0.73ns)   --->   "%add_ln48_164 = add i11 %zext_ln48_129, i11 1432" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5260 'add' 'add_ln48_164' <Predicate = (!icmp_ln41)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5261 [1/1] (0.00ns)   --->   "%sext_ln48_59 = sext i11 %add_ln48_164" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5261 'sext' 'sext_ln48_59' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_87 : Operation 5262 [1/1] (0.00ns)   --->   "%zext_ln48_191 = zext i12 %sext_ln48_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5262 'zext' 'zext_ln48_191' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_87 : Operation 5263 [1/1] (0.00ns)   --->   "%u_addr_174 = getelementptr i64 %u, i64 0, i64 %zext_ln48_191" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5263 'getelementptr' 'u_addr_174' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_87 : Operation 5264 [22/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5264 'ddiv' 'div1_2' <Predicate = (!icmp_ln41)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5265 [2/5] (2.89ns)   --->   "%sub_46 = dsub i64 %add1_46, i64 %mul3_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5265 'dsub' 'sub_46' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5266 [3/5] (2.89ns)   --->   "%sub_47 = dsub i64 %add1_47, i64 %mul3_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5266 'dsub' 'sub_47' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5267 [5/5] (2.89ns)   --->   "%sub_48 = dsub i64 %add1_48, i64 %mul3_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5267 'dsub' 'sub_48' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5268 [1/5] (2.89ns)   --->   "%add1_49 = dadd i64 %mul1_49, i64 %mul2_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5268 'dadd' 'add1_49' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5269 [3/5] (2.89ns)   --->   "%add1_50 = dadd i64 %mul1_50, i64 %mul2_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5269 'dadd' 'add1_50' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5270 [4/5] (2.89ns)   --->   "%add1_51 = dadd i64 %mul1_51, i64 %mul2_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5270 'dadd' 'add1_51' <Predicate = (!icmp_ln41)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5271 [1/5] (3.33ns)   --->   "%mul2_52 = dmul i64 %bitcast_ln48_217, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5271 'dmul' 'mul2_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5272 [1/5] (3.33ns)   --->   "%mul3_52 = dmul i64 %bitcast_ln48_218, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5272 'dmul' 'mul3_52' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5273 [2/5] (3.33ns)   --->   "%mul1_53 = dmul i64 %bitcast_ln48_54, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5273 'dmul' 'mul1_53' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5274 [2/5] (3.33ns)   --->   "%mul2_53 = dmul i64 %bitcast_ln48_220, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5274 'dmul' 'mul2_53' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5275 [3/5] (3.33ns)   --->   "%mul3_53 = dmul i64 %bitcast_ln48_221, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5275 'dmul' 'mul3_53' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5276 [3/5] (3.33ns)   --->   "%mul1_54 = dmul i64 %bitcast_ln48_55, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5276 'dmul' 'mul1_54' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5277 [4/5] (3.33ns)   --->   "%mul2_54 = dmul i64 %bitcast_ln48_223, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5277 'dmul' 'mul2_54' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5278 [4/5] (3.33ns)   --->   "%mul3_54 = dmul i64 %bitcast_ln48_224, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5278 'dmul' 'mul3_54' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5279 [1/1] (0.00ns)   --->   "%bitcast_ln48_56 = bitcast i64 %u_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5279 'bitcast' 'bitcast_ln48_56' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_87 : Operation 5280 [5/5] (3.33ns)   --->   "%mul1_55 = dmul i64 %bitcast_ln48_56, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5280 'dmul' 'mul1_55' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5281 [1/1] (0.00ns)   --->   "%bitcast_ln48_226 = bitcast i64 %u_load_170" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5281 'bitcast' 'bitcast_ln48_226' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_87 : Operation 5282 [5/5] (3.33ns)   --->   "%mul2_55 = dmul i64 %bitcast_ln48_226, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5282 'dmul' 'mul2_55' <Predicate = (!icmp_ln41)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5283 [1/2] (1.64ns)   --->   "%u_load_171 = load i12 %u_addr_172" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5283 'load' 'u_load_171' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_87 : Operation 5284 [1/2] (1.64ns)   --->   "%u_load_57 = load i12 %u_addr_173" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5284 'load' 'u_load_57' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_87 : Operation 5285 [2/2] (1.64ns)   --->   "%u_load_172 = load i12 %u_addr_171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5285 'load' 'u_load_172' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_87 : Operation 5286 [2/2] (1.64ns)   --->   "%u_load_173 = load i12 %u_addr_174" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5286 'load' 'u_load_173' <Predicate = (!icmp_ln41)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 88 <SV = 87> <Delay = 3.33>
ST_88 : Operation 5287 [21/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5287 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5288 [1/5] (2.89ns)   --->   "%sub_46 = dsub i64 %add1_46, i64 %mul3_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5288 'dsub' 'sub_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5289 [2/5] (2.89ns)   --->   "%sub_47 = dsub i64 %add1_47, i64 %mul3_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5289 'dsub' 'sub_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5290 [4/5] (2.89ns)   --->   "%sub_48 = dsub i64 %add1_48, i64 %mul3_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5290 'dsub' 'sub_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5291 [5/5] (2.89ns)   --->   "%sub_49 = dsub i64 %add1_49, i64 %mul3_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5291 'dsub' 'sub_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5292 [2/5] (2.89ns)   --->   "%add1_50 = dadd i64 %mul1_50, i64 %mul2_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5292 'dadd' 'add1_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5293 [3/5] (2.89ns)   --->   "%add1_51 = dadd i64 %mul1_51, i64 %mul2_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5293 'dadd' 'add1_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5294 [5/5] (2.89ns)   --->   "%add1_52 = dadd i64 %mul1_52, i64 %mul2_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5294 'dadd' 'add1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5295 [1/5] (3.33ns)   --->   "%mul1_53 = dmul i64 %bitcast_ln48_54, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5295 'dmul' 'mul1_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5296 [1/5] (3.33ns)   --->   "%mul2_53 = dmul i64 %bitcast_ln48_220, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5296 'dmul' 'mul2_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5297 [2/5] (3.33ns)   --->   "%mul3_53 = dmul i64 %bitcast_ln48_221, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5297 'dmul' 'mul3_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5298 [2/5] (3.33ns)   --->   "%mul1_54 = dmul i64 %bitcast_ln48_55, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5298 'dmul' 'mul1_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5299 [3/5] (3.33ns)   --->   "%mul2_54 = dmul i64 %bitcast_ln48_223, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5299 'dmul' 'mul2_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5300 [3/5] (3.33ns)   --->   "%mul3_54 = dmul i64 %bitcast_ln48_224, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5300 'dmul' 'mul3_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5301 [4/5] (3.33ns)   --->   "%mul1_55 = dmul i64 %bitcast_ln48_56, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5301 'dmul' 'mul1_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5302 [4/5] (3.33ns)   --->   "%mul2_55 = dmul i64 %bitcast_ln48_226, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5302 'dmul' 'mul2_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5303 [1/1] (0.00ns)   --->   "%bitcast_ln48_227 = bitcast i64 %u_load_171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5303 'bitcast' 'bitcast_ln48_227' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 5304 [5/5] (3.33ns)   --->   "%mul3_55 = dmul i64 %bitcast_ln48_227, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5304 'dmul' 'mul3_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5305 [1/1] (0.00ns)   --->   "%bitcast_ln48_57 = bitcast i64 %u_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5305 'bitcast' 'bitcast_ln48_57' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 5306 [5/5] (3.33ns)   --->   "%mul1_56 = dmul i64 %bitcast_ln48_57, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5306 'dmul' 'mul1_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5307 [1/2] (1.64ns)   --->   "%u_load_172 = load i12 %u_addr_171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5307 'load' 'u_load_172' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_88 : Operation 5308 [1/2] (1.64ns)   --->   "%u_load_173 = load i12 %u_addr_174" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5308 'load' 'u_load_173' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 89 <SV = 88> <Delay = 3.33>
ST_89 : Operation 5309 [20/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5309 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5310 [1/5] (2.89ns)   --->   "%sub_47 = dsub i64 %add1_47, i64 %mul3_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5310 'dsub' 'sub_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5311 [3/5] (2.89ns)   --->   "%sub_48 = dsub i64 %add1_48, i64 %mul3_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5311 'dsub' 'sub_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5312 [4/5] (2.89ns)   --->   "%sub_49 = dsub i64 %add1_49, i64 %mul3_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5312 'dsub' 'sub_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5313 [1/5] (2.89ns)   --->   "%add1_50 = dadd i64 %mul1_50, i64 %mul2_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5313 'dadd' 'add1_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5314 [2/5] (2.89ns)   --->   "%add1_51 = dadd i64 %mul1_51, i64 %mul2_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5314 'dadd' 'add1_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5315 [4/5] (2.89ns)   --->   "%add1_52 = dadd i64 %mul1_52, i64 %mul2_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5315 'dadd' 'add1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5316 [5/5] (2.89ns)   --->   "%add1_53 = dadd i64 %mul1_53, i64 %mul2_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5316 'dadd' 'add1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5317 [1/5] (3.33ns)   --->   "%mul3_53 = dmul i64 %bitcast_ln48_221, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5317 'dmul' 'mul3_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5318 [1/5] (3.33ns)   --->   "%mul1_54 = dmul i64 %bitcast_ln48_55, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5318 'dmul' 'mul1_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5319 [2/5] (3.33ns)   --->   "%mul2_54 = dmul i64 %bitcast_ln48_223, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5319 'dmul' 'mul2_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5320 [2/5] (3.33ns)   --->   "%mul3_54 = dmul i64 %bitcast_ln48_224, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5320 'dmul' 'mul3_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5321 [3/5] (3.33ns)   --->   "%mul1_55 = dmul i64 %bitcast_ln48_56, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5321 'dmul' 'mul1_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5322 [3/5] (3.33ns)   --->   "%mul2_55 = dmul i64 %bitcast_ln48_226, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5322 'dmul' 'mul2_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5323 [4/5] (3.33ns)   --->   "%mul3_55 = dmul i64 %bitcast_ln48_227, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5323 'dmul' 'mul3_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5324 [4/5] (3.33ns)   --->   "%mul1_56 = dmul i64 %bitcast_ln48_57, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5324 'dmul' 'mul1_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5325 [1/1] (0.00ns)   --->   "%bitcast_ln48_229 = bitcast i64 %u_load_172" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5325 'bitcast' 'bitcast_ln48_229' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 5326 [5/5] (3.33ns)   --->   "%mul2_56 = dmul i64 %bitcast_ln48_229, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5326 'dmul' 'mul2_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5327 [1/1] (0.00ns)   --->   "%bitcast_ln48_230 = bitcast i64 %u_load_173" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5327 'bitcast' 'bitcast_ln48_230' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 5328 [5/5] (3.33ns)   --->   "%mul3_56 = dmul i64 %bitcast_ln48_230, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5328 'dmul' 'mul3_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.33>
ST_90 : Operation 5329 [19/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5329 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5330 [2/5] (2.89ns)   --->   "%sub_48 = dsub i64 %add1_48, i64 %mul3_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5330 'dsub' 'sub_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5331 [3/5] (2.89ns)   --->   "%sub_49 = dsub i64 %add1_49, i64 %mul3_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5331 'dsub' 'sub_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5332 [5/5] (2.89ns)   --->   "%sub_50 = dsub i64 %add1_50, i64 %mul3_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5332 'dsub' 'sub_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5333 [1/5] (2.89ns)   --->   "%add1_51 = dadd i64 %mul1_51, i64 %mul2_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5333 'dadd' 'add1_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5334 [3/5] (2.89ns)   --->   "%add1_52 = dadd i64 %mul1_52, i64 %mul2_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5334 'dadd' 'add1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5335 [4/5] (2.89ns)   --->   "%add1_53 = dadd i64 %mul1_53, i64 %mul2_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5335 'dadd' 'add1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5336 [1/5] (3.33ns)   --->   "%mul2_54 = dmul i64 %bitcast_ln48_223, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5336 'dmul' 'mul2_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5337 [1/5] (3.33ns)   --->   "%mul3_54 = dmul i64 %bitcast_ln48_224, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5337 'dmul' 'mul3_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5338 [2/5] (3.33ns)   --->   "%mul1_55 = dmul i64 %bitcast_ln48_56, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5338 'dmul' 'mul1_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5339 [2/5] (3.33ns)   --->   "%mul2_55 = dmul i64 %bitcast_ln48_226, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5339 'dmul' 'mul2_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5340 [3/5] (3.33ns)   --->   "%mul3_55 = dmul i64 %bitcast_ln48_227, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5340 'dmul' 'mul3_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5341 [3/5] (3.33ns)   --->   "%mul1_56 = dmul i64 %bitcast_ln48_57, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5341 'dmul' 'mul1_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5342 [4/5] (3.33ns)   --->   "%mul2_56 = dmul i64 %bitcast_ln48_229, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5342 'dmul' 'mul2_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 5343 [4/5] (3.33ns)   --->   "%mul3_56 = dmul i64 %bitcast_ln48_230, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5343 'dmul' 'mul3_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.33>
ST_91 : Operation 5344 [18/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5344 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5345 [1/5] (2.89ns)   --->   "%sub_48 = dsub i64 %add1_48, i64 %mul3_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5345 'dsub' 'sub_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5346 [2/5] (2.89ns)   --->   "%sub_49 = dsub i64 %add1_49, i64 %mul3_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5346 'dsub' 'sub_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5347 [4/5] (2.89ns)   --->   "%sub_50 = dsub i64 %add1_50, i64 %mul3_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5347 'dsub' 'sub_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5348 [5/5] (2.89ns)   --->   "%sub_51 = dsub i64 %add1_51, i64 %mul3_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5348 'dsub' 'sub_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5349 [2/5] (2.89ns)   --->   "%add1_52 = dadd i64 %mul1_52, i64 %mul2_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5349 'dadd' 'add1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5350 [3/5] (2.89ns)   --->   "%add1_53 = dadd i64 %mul1_53, i64 %mul2_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5350 'dadd' 'add1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5351 [5/5] (2.89ns)   --->   "%add1_54 = dadd i64 %mul1_54, i64 %mul2_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5351 'dadd' 'add1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5352 [1/5] (3.33ns)   --->   "%mul1_55 = dmul i64 %bitcast_ln48_56, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5352 'dmul' 'mul1_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5353 [1/5] (3.33ns)   --->   "%mul2_55 = dmul i64 %bitcast_ln48_226, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5353 'dmul' 'mul2_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5354 [2/5] (3.33ns)   --->   "%mul3_55 = dmul i64 %bitcast_ln48_227, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5354 'dmul' 'mul3_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5355 [2/5] (3.33ns)   --->   "%mul1_56 = dmul i64 %bitcast_ln48_57, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5355 'dmul' 'mul1_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5356 [3/5] (3.33ns)   --->   "%mul2_56 = dmul i64 %bitcast_ln48_229, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5356 'dmul' 'mul2_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 5357 [3/5] (3.33ns)   --->   "%mul3_56 = dmul i64 %bitcast_ln48_230, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5357 'dmul' 'mul3_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.33>
ST_92 : Operation 5358 [17/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5358 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 5359 [1/5] (2.89ns)   --->   "%sub_49 = dsub i64 %add1_49, i64 %mul3_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5359 'dsub' 'sub_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 5360 [3/5] (2.89ns)   --->   "%sub_50 = dsub i64 %add1_50, i64 %mul3_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5360 'dsub' 'sub_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 5361 [4/5] (2.89ns)   --->   "%sub_51 = dsub i64 %add1_51, i64 %mul3_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5361 'dsub' 'sub_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 5362 [1/5] (2.89ns)   --->   "%add1_52 = dadd i64 %mul1_52, i64 %mul2_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5362 'dadd' 'add1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 5363 [2/5] (2.89ns)   --->   "%add1_53 = dadd i64 %mul1_53, i64 %mul2_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5363 'dadd' 'add1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 5364 [4/5] (2.89ns)   --->   "%add1_54 = dadd i64 %mul1_54, i64 %mul2_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5364 'dadd' 'add1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 5365 [5/5] (2.89ns)   --->   "%add1_55 = dadd i64 %mul1_55, i64 %mul2_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5365 'dadd' 'add1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 5366 [1/5] (3.33ns)   --->   "%mul3_55 = dmul i64 %bitcast_ln48_227, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5366 'dmul' 'mul3_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 5367 [1/5] (3.33ns)   --->   "%mul1_56 = dmul i64 %bitcast_ln48_57, i64 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5367 'dmul' 'mul1_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 5368 [2/5] (3.33ns)   --->   "%mul2_56 = dmul i64 %bitcast_ln48_229, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5368 'dmul' 'mul2_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 5369 [2/5] (3.33ns)   --->   "%mul3_56 = dmul i64 %bitcast_ln48_230, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5369 'dmul' 'mul3_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.33>
ST_93 : Operation 5370 [16/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5370 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 5371 [2/5] (2.89ns)   --->   "%sub_50 = dsub i64 %add1_50, i64 %mul3_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5371 'dsub' 'sub_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 5372 [3/5] (2.89ns)   --->   "%sub_51 = dsub i64 %add1_51, i64 %mul3_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5372 'dsub' 'sub_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 5373 [5/5] (2.89ns)   --->   "%sub_52 = dsub i64 %add1_52, i64 %mul3_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5373 'dsub' 'sub_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 5374 [1/5] (2.89ns)   --->   "%add1_53 = dadd i64 %mul1_53, i64 %mul2_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5374 'dadd' 'add1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 5375 [3/5] (2.89ns)   --->   "%add1_54 = dadd i64 %mul1_54, i64 %mul2_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5375 'dadd' 'add1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 5376 [4/5] (2.89ns)   --->   "%add1_55 = dadd i64 %mul1_55, i64 %mul2_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5376 'dadd' 'add1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 5377 [1/5] (3.33ns)   --->   "%mul2_56 = dmul i64 %bitcast_ln48_229, i64 -89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5377 'dmul' 'mul2_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 5378 [1/5] (3.33ns)   --->   "%mul3_56 = dmul i64 %bitcast_ln48_230, i64 -45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5378 'dmul' 'mul3_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.31>
ST_94 : Operation 5379 [15/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5379 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 5380 [1/5] (2.89ns)   --->   "%sub_50 = dsub i64 %add1_50, i64 %mul3_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5380 'dsub' 'sub_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 5381 [2/5] (2.89ns)   --->   "%sub_51 = dsub i64 %add1_51, i64 %mul3_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5381 'dsub' 'sub_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 5382 [4/5] (2.89ns)   --->   "%sub_52 = dsub i64 %add1_52, i64 %mul3_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5382 'dsub' 'sub_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 5383 [5/5] (2.89ns)   --->   "%sub_53 = dsub i64 %add1_53, i64 %mul3_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5383 'dsub' 'sub_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 5384 [2/5] (2.89ns)   --->   "%add1_54 = dadd i64 %mul1_54, i64 %mul2_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5384 'dadd' 'add1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 5385 [3/5] (2.89ns)   --->   "%add1_55 = dadd i64 %mul1_55, i64 %mul2_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5385 'dadd' 'add1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 5386 [5/5] (2.89ns)   --->   "%add1_56 = dadd i64 %mul1_56, i64 %mul2_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5386 'dadd' 'add1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.31>
ST_95 : Operation 5387 [14/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5387 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 5388 [1/5] (2.89ns)   --->   "%sub_51 = dsub i64 %add1_51, i64 %mul3_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5388 'dsub' 'sub_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 5389 [3/5] (2.89ns)   --->   "%sub_52 = dsub i64 %add1_52, i64 %mul3_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5389 'dsub' 'sub_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 5390 [4/5] (2.89ns)   --->   "%sub_53 = dsub i64 %add1_53, i64 %mul3_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5390 'dsub' 'sub_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 5391 [1/5] (2.89ns)   --->   "%add1_54 = dadd i64 %mul1_54, i64 %mul2_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5391 'dadd' 'add1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 5392 [2/5] (2.89ns)   --->   "%add1_55 = dadd i64 %mul1_55, i64 %mul2_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5392 'dadd' 'add1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 5393 [4/5] (2.89ns)   --->   "%add1_56 = dadd i64 %mul1_56, i64 %mul2_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5393 'dadd' 'add1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.31>
ST_96 : Operation 5394 [13/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5394 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 5395 [2/5] (2.89ns)   --->   "%sub_52 = dsub i64 %add1_52, i64 %mul3_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5395 'dsub' 'sub_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 5396 [3/5] (2.89ns)   --->   "%sub_53 = dsub i64 %add1_53, i64 %mul3_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5396 'dsub' 'sub_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 5397 [5/5] (2.89ns)   --->   "%sub_54 = dsub i64 %add1_54, i64 %mul3_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5397 'dsub' 'sub_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 5398 [1/5] (2.89ns)   --->   "%add1_55 = dadd i64 %mul1_55, i64 %mul2_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5398 'dadd' 'add1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 5399 [3/5] (2.89ns)   --->   "%add1_56 = dadd i64 %mul1_56, i64 %mul2_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5399 'dadd' 'add1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.31>
ST_97 : Operation 5400 [12/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5400 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 5401 [1/5] (2.89ns)   --->   "%sub_52 = dsub i64 %add1_52, i64 %mul3_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5401 'dsub' 'sub_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 5402 [2/5] (2.89ns)   --->   "%sub_53 = dsub i64 %add1_53, i64 %mul3_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5402 'dsub' 'sub_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 5403 [4/5] (2.89ns)   --->   "%sub_54 = dsub i64 %add1_54, i64 %mul3_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5403 'dsub' 'sub_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 5404 [5/5] (2.89ns)   --->   "%sub_55 = dsub i64 %add1_55, i64 %mul3_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5404 'dsub' 'sub_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 5405 [2/5] (2.89ns)   --->   "%add1_56 = dadd i64 %mul1_56, i64 %mul2_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5405 'dadd' 'add1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.31>
ST_98 : Operation 5406 [11/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5406 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 5407 [1/5] (2.89ns)   --->   "%sub_53 = dsub i64 %add1_53, i64 %mul3_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5407 'dsub' 'sub_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 5408 [3/5] (2.89ns)   --->   "%sub_54 = dsub i64 %add1_54, i64 %mul3_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5408 'dsub' 'sub_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 5409 [4/5] (2.89ns)   --->   "%sub_55 = dsub i64 %add1_55, i64 %mul3_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5409 'dsub' 'sub_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 5410 [1/5] (2.89ns)   --->   "%add1_56 = dadd i64 %mul1_56, i64 %mul2_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5410 'dadd' 'add1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.31>
ST_99 : Operation 5411 [10/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5411 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 5412 [2/5] (2.89ns)   --->   "%sub_54 = dsub i64 %add1_54, i64 %mul3_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5412 'dsub' 'sub_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 5413 [3/5] (2.89ns)   --->   "%sub_55 = dsub i64 %add1_55, i64 %mul3_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5413 'dsub' 'sub_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 5414 [5/5] (2.89ns)   --->   "%sub_56 = dsub i64 %add1_56, i64 %mul3_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5414 'dsub' 'sub_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.31>
ST_100 : Operation 5415 [9/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5415 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 5416 [1/5] (2.89ns)   --->   "%sub_54 = dsub i64 %add1_54, i64 %mul3_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5416 'dsub' 'sub_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 5417 [2/5] (2.89ns)   --->   "%sub_55 = dsub i64 %add1_55, i64 %mul3_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5417 'dsub' 'sub_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 5418 [4/5] (2.89ns)   --->   "%sub_56 = dsub i64 %add1_56, i64 %mul3_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5418 'dsub' 'sub_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.31>
ST_101 : Operation 5419 [8/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5419 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5420 [1/5] (2.89ns)   --->   "%sub_55 = dsub i64 %add1_55, i64 %mul3_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5420 'dsub' 'sub_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5421 [3/5] (2.89ns)   --->   "%sub_56 = dsub i64 %add1_56, i64 %mul3_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5421 'dsub' 'sub_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.31>
ST_102 : Operation 5422 [7/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5422 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5423 [2/5] (2.89ns)   --->   "%sub_56 = dsub i64 %add1_56, i64 %mul3_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5423 'dsub' 'sub_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 3.31>
ST_103 : Operation 5424 [6/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5424 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5425 [1/5] (2.89ns)   --->   "%sub_56 = dsub i64 %add1_56, i64 %mul3_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5425 'dsub' 'sub_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.31>
ST_104 : Operation 5426 [5/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5426 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 3.31>
ST_105 : Operation 5427 [4/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5427 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 3.31>
ST_106 : Operation 5428 [3/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5428 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 3.31>
ST_107 : Operation 5429 [2/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5429 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 3.31>
ST_108 : Operation 5430 [1/22] (3.31ns)   --->   "%div1_2 = ddiv i64 %sub1_2, i64 121.55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5430 'ddiv' 'div1_2' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 3.33>
ST_109 : Operation 5431 [1/1] (0.00ns)   --->   "%bitcast_ln48_63 = bitcast i64 %div1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5431 'bitcast' 'bitcast_ln48_63' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5432 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_63, i12 %q_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5432 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_109 : Operation 5433 [5/5] (3.33ns)   --->   "%mul4_3 = dmul i64 %div1_2, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5433 'dmul' 'mul4_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 3.33>
ST_110 : Operation 5434 [4/5] (3.33ns)   --->   "%mul4_3 = dmul i64 %div1_2, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5434 'dmul' 'mul4_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5435 [2/2] (1.64ns)   --->   "%q_load_7 = load i12 %q_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5435 'load' 'q_load_7' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 111 <SV = 110> <Delay = 3.33>
ST_111 : Operation 5436 [3/5] (3.33ns)   --->   "%mul4_3 = dmul i64 %div1_2, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5436 'dmul' 'mul4_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5437 [1/2] (1.64ns)   --->   "%q_load_7 = load i12 %q_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5437 'load' 'q_load_7' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 112 <SV = 111> <Delay = 3.33>
ST_112 : Operation 5438 [2/5] (3.33ns)   --->   "%mul4_3 = dmul i64 %div1_2, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5438 'dmul' 'mul4_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 3.33>
ST_113 : Operation 5439 [1/5] (3.33ns)   --->   "%mul4_3 = dmul i64 %div1_2, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5439 'dmul' 'mul4_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.89>
ST_114 : Operation 5440 [5/5] (2.89ns)   --->   "%sub1_3 = dsub i64 %sub_3, i64 %mul4_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5440 'dsub' 'sub1_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.89>
ST_115 : Operation 5441 [4/5] (2.89ns)   --->   "%sub1_3 = dsub i64 %sub_3, i64 %mul4_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5441 'dsub' 'sub1_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.89>
ST_116 : Operation 5442 [3/5] (2.89ns)   --->   "%sub1_3 = dsub i64 %sub_3, i64 %mul4_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5442 'dsub' 'sub1_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 2.89>
ST_117 : Operation 5443 [2/5] (2.89ns)   --->   "%sub1_3 = dsub i64 %sub_3, i64 %mul4_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5443 'dsub' 'sub1_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.89>
ST_118 : Operation 5444 [1/5] (2.89ns)   --->   "%sub1_3 = dsub i64 %sub_3, i64 %mul4_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5444 'dsub' 'sub1_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 3.31>
ST_119 : Operation 5445 [22/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5445 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 3.31>
ST_120 : Operation 5446 [21/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5446 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 3.31>
ST_121 : Operation 5447 [20/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5447 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 3.31>
ST_122 : Operation 5448 [19/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5448 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 3.31>
ST_123 : Operation 5449 [18/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5449 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 3.31>
ST_124 : Operation 5450 [17/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5450 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 3.31>
ST_125 : Operation 5451 [16/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5451 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 3.31>
ST_126 : Operation 5452 [15/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5452 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 3.31>
ST_127 : Operation 5453 [14/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5453 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 3.31>
ST_128 : Operation 5454 [13/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5454 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 3.31>
ST_129 : Operation 5455 [12/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5455 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 3.31>
ST_130 : Operation 5456 [11/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5456 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 3.31>
ST_131 : Operation 5457 [10/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5457 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 3.31>
ST_132 : Operation 5458 [9/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5458 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 3.31>
ST_133 : Operation 5459 [8/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5459 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 3.31>
ST_134 : Operation 5460 [7/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5460 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 3.31>
ST_135 : Operation 5461 [6/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5461 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 3.31>
ST_136 : Operation 5462 [5/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5462 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 3.31>
ST_137 : Operation 5463 [4/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5463 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 3.31>
ST_138 : Operation 5464 [3/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5464 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 3.31>
ST_139 : Operation 5465 [2/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5465 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 3.31>
ST_140 : Operation 5466 [1/22] (3.31ns)   --->   "%div1_3 = ddiv i64 %sub1_3, i64 114.361" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5466 'ddiv' 'div1_3' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 3.33>
ST_141 : Operation 5467 [1/1] (0.00ns)   --->   "%bitcast_ln48_66 = bitcast i64 %div1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5467 'bitcast' 'bitcast_ln48_66' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 5468 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_66, i12 %q_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5468 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_141 : Operation 5469 [5/5] (3.33ns)   --->   "%mul4_4 = dmul i64 %div1_3, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5469 'dmul' 'mul4_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 3.33>
ST_142 : Operation 5470 [4/5] (3.33ns)   --->   "%mul4_4 = dmul i64 %div1_3, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5470 'dmul' 'mul4_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 5471 [2/2] (1.64ns)   --->   "%q_load_6 = load i12 %q_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5471 'load' 'q_load_6' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 143 <SV = 142> <Delay = 3.33>
ST_143 : Operation 5472 [3/5] (3.33ns)   --->   "%mul4_4 = dmul i64 %div1_3, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5472 'dmul' 'mul4_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 5473 [1/2] (1.64ns)   --->   "%q_load_6 = load i12 %q_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5473 'load' 'q_load_6' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 144 <SV = 143> <Delay = 3.33>
ST_144 : Operation 5474 [2/5] (3.33ns)   --->   "%mul4_4 = dmul i64 %div1_3, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5474 'dmul' 'mul4_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 3.33>
ST_145 : Operation 5475 [1/5] (3.33ns)   --->   "%mul4_4 = dmul i64 %div1_3, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5475 'dmul' 'mul4_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 2.89>
ST_146 : Operation 5476 [5/5] (2.89ns)   --->   "%sub1_4 = dsub i64 %sub_4, i64 %mul4_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5476 'dsub' 'sub1_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 2.89>
ST_147 : Operation 5477 [4/5] (2.89ns)   --->   "%sub1_4 = dsub i64 %sub_4, i64 %mul4_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5477 'dsub' 'sub1_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 2.89>
ST_148 : Operation 5478 [3/5] (2.89ns)   --->   "%sub1_4 = dsub i64 %sub_4, i64 %mul4_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5478 'dsub' 'sub1_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 2.89>
ST_149 : Operation 5479 [2/5] (2.89ns)   --->   "%sub1_4 = dsub i64 %sub_4, i64 %mul4_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5479 'dsub' 'sub1_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 2.89>
ST_150 : Operation 5480 [1/5] (2.89ns)   --->   "%sub1_4 = dsub i64 %sub_4, i64 %mul4_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5480 'dsub' 'sub1_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 3.31>
ST_151 : Operation 5481 [22/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5481 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 3.31>
ST_152 : Operation 5482 [21/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5482 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 3.31>
ST_153 : Operation 5483 [20/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5483 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 3.31>
ST_154 : Operation 5484 [19/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5484 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 3.31>
ST_155 : Operation 5485 [18/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5485 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 3.31>
ST_156 : Operation 5486 [17/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5486 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 3.31>
ST_157 : Operation 5487 [16/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5487 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 3.31>
ST_158 : Operation 5488 [15/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5488 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 3.31>
ST_159 : Operation 5489 [14/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5489 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 3.31>
ST_160 : Operation 5490 [13/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5490 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 3.31>
ST_161 : Operation 5491 [12/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5491 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 3.31>
ST_162 : Operation 5492 [11/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5492 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 3.31>
ST_163 : Operation 5493 [10/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5493 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 3.31>
ST_164 : Operation 5494 [9/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5494 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 3.31>
ST_165 : Operation 5495 [8/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5495 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 3.31>
ST_166 : Operation 5496 [7/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5496 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 3.31>
ST_167 : Operation 5497 [6/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5497 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 3.31>
ST_168 : Operation 5498 [5/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5498 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 3.31>
ST_169 : Operation 5499 [4/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5499 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 3.31>
ST_170 : Operation 5500 [3/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5500 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 3.31>
ST_171 : Operation 5501 [2/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5501 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 3.31>
ST_172 : Operation 5502 [1/22] (3.31ns)   --->   "%div1_4 = ddiv i64 %sub1_4, i64 110.171" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5502 'ddiv' 'div1_4' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 3.33>
ST_173 : Operation 5503 [1/1] (0.00ns)   --->   "%bitcast_ln48_69 = bitcast i64 %div1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5503 'bitcast' 'bitcast_ln48_69' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 5504 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_69, i12 %q_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5504 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_173 : Operation 5505 [5/5] (3.33ns)   --->   "%mul4_5 = dmul i64 %div1_4, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5505 'dmul' 'mul4_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 3.33>
ST_174 : Operation 5506 [4/5] (3.33ns)   --->   "%mul4_5 = dmul i64 %div1_4, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5506 'dmul' 'mul4_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 5507 [2/2] (1.64ns)   --->   "%q_load_5 = load i12 %q_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5507 'load' 'q_load_5' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 175 <SV = 174> <Delay = 3.33>
ST_175 : Operation 5508 [3/5] (3.33ns)   --->   "%mul4_5 = dmul i64 %div1_4, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5508 'dmul' 'mul4_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 5509 [1/2] (1.64ns)   --->   "%q_load_5 = load i12 %q_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5509 'load' 'q_load_5' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 176 <SV = 175> <Delay = 3.33>
ST_176 : Operation 5510 [2/5] (3.33ns)   --->   "%mul4_5 = dmul i64 %div1_4, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5510 'dmul' 'mul4_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 3.33>
ST_177 : Operation 5511 [1/5] (3.33ns)   --->   "%mul4_5 = dmul i64 %div1_4, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5511 'dmul' 'mul4_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 2.89>
ST_178 : Operation 5512 [5/5] (2.89ns)   --->   "%sub1_5 = dsub i64 %sub_5, i64 %mul4_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5512 'dsub' 'sub1_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 2.89>
ST_179 : Operation 5513 [4/5] (2.89ns)   --->   "%sub1_5 = dsub i64 %sub_5, i64 %mul4_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5513 'dsub' 'sub1_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 2.89>
ST_180 : Operation 5514 [3/5] (2.89ns)   --->   "%sub1_5 = dsub i64 %sub_5, i64 %mul4_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5514 'dsub' 'sub1_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 2.89>
ST_181 : Operation 5515 [2/5] (2.89ns)   --->   "%sub1_5 = dsub i64 %sub_5, i64 %mul4_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5515 'dsub' 'sub1_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 2.89>
ST_182 : Operation 5516 [1/5] (2.89ns)   --->   "%sub1_5 = dsub i64 %sub_5, i64 %mul4_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5516 'dsub' 'sub1_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 3.31>
ST_183 : Operation 5517 [22/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5517 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 3.31>
ST_184 : Operation 5518 [21/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5518 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 3.31>
ST_185 : Operation 5519 [20/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5519 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 3.31>
ST_186 : Operation 5520 [19/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5520 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 3.31>
ST_187 : Operation 5521 [18/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5521 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 3.31>
ST_188 : Operation 5522 [17/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5522 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 3.31>
ST_189 : Operation 5523 [16/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5523 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 3.31>
ST_190 : Operation 5524 [15/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5524 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 3.31>
ST_191 : Operation 5525 [14/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5525 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 3.31>
ST_192 : Operation 5526 [13/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5526 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 3.31>
ST_193 : Operation 5527 [12/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5527 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 3.31>
ST_194 : Operation 5528 [11/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5528 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 3.31>
ST_195 : Operation 5529 [10/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5529 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 3.31>
ST_196 : Operation 5530 [9/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5530 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 3.31>
ST_197 : Operation 5531 [8/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5531 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 3.31>
ST_198 : Operation 5532 [7/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5532 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 3.31>
ST_199 : Operation 5533 [6/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5533 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 3.31>
ST_200 : Operation 5534 [5/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5534 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 3.31>
ST_201 : Operation 5535 [4/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5535 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 3.31>
ST_202 : Operation 5536 [3/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5536 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 3.31>
ST_203 : Operation 5537 [2/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5537 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 3.31>
ST_204 : Operation 5538 [1/22] (3.31ns)   --->   "%div1_5 = ddiv i64 %sub1_5, i64 107.478" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5538 'ddiv' 'div1_5' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 3.33>
ST_205 : Operation 5539 [1/1] (0.00ns)   --->   "%bitcast_ln48_72 = bitcast i64 %div1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5539 'bitcast' 'bitcast_ln48_72' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 5540 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_72, i12 %q_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5540 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_205 : Operation 5541 [5/5] (3.33ns)   --->   "%mul4_6 = dmul i64 %div1_5, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5541 'dmul' 'mul4_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 3.33>
ST_206 : Operation 5542 [4/5] (3.33ns)   --->   "%mul4_6 = dmul i64 %div1_5, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5542 'dmul' 'mul4_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 5543 [2/2] (1.64ns)   --->   "%q_load_4 = load i12 %q_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5543 'load' 'q_load_4' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 207 <SV = 206> <Delay = 3.33>
ST_207 : Operation 5544 [3/5] (3.33ns)   --->   "%mul4_6 = dmul i64 %div1_5, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5544 'dmul' 'mul4_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 5545 [1/2] (1.64ns)   --->   "%q_load_4 = load i12 %q_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5545 'load' 'q_load_4' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 208 <SV = 207> <Delay = 3.33>
ST_208 : Operation 5546 [2/5] (3.33ns)   --->   "%mul4_6 = dmul i64 %div1_5, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5546 'dmul' 'mul4_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 3.33>
ST_209 : Operation 5547 [1/5] (3.33ns)   --->   "%mul4_6 = dmul i64 %div1_5, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5547 'dmul' 'mul4_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 2.89>
ST_210 : Operation 5548 [5/5] (2.89ns)   --->   "%sub1_6 = dsub i64 %sub_6, i64 %mul4_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5548 'dsub' 'sub1_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 2.89>
ST_211 : Operation 5549 [4/5] (2.89ns)   --->   "%sub1_6 = dsub i64 %sub_6, i64 %mul4_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5549 'dsub' 'sub1_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 2.89>
ST_212 : Operation 5550 [3/5] (2.89ns)   --->   "%sub1_6 = dsub i64 %sub_6, i64 %mul4_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5550 'dsub' 'sub1_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 2.89>
ST_213 : Operation 5551 [2/5] (2.89ns)   --->   "%sub1_6 = dsub i64 %sub_6, i64 %mul4_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5551 'dsub' 'sub1_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 2.89>
ST_214 : Operation 5552 [1/5] (2.89ns)   --->   "%sub1_6 = dsub i64 %sub_6, i64 %mul4_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5552 'dsub' 'sub1_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 3.31>
ST_215 : Operation 5553 [22/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5553 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 3.31>
ST_216 : Operation 5554 [21/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5554 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 3.31>
ST_217 : Operation 5555 [20/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5555 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 3.31>
ST_218 : Operation 5556 [19/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5556 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 3.31>
ST_219 : Operation 5557 [18/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5557 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 3.31>
ST_220 : Operation 5558 [17/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5558 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 3.31>
ST_221 : Operation 5559 [16/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5559 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 3.31>
ST_222 : Operation 5560 [15/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5560 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 3.31>
ST_223 : Operation 5561 [14/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5561 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 3.31>
ST_224 : Operation 5562 [13/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5562 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 3.31>
ST_225 : Operation 5563 [12/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5563 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 3.31>
ST_226 : Operation 5564 [11/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5564 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 3.31>
ST_227 : Operation 5565 [10/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5565 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 3.31>
ST_228 : Operation 5566 [9/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5566 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 3.31>
ST_229 : Operation 5567 [8/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5567 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 3.31>
ST_230 : Operation 5568 [7/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5568 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 3.31>
ST_231 : Operation 5569 [6/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5569 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 3.31>
ST_232 : Operation 5570 [5/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5570 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 3.31>
ST_233 : Operation 5571 [4/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5571 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 3.31>
ST_234 : Operation 5572 [3/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5572 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 3.31>
ST_235 : Operation 5573 [2/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5573 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 3.31>
ST_236 : Operation 5574 [1/22] (3.31ns)   --->   "%div1_6 = ddiv i64 %sub1_6, i64 105.636" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5574 'ddiv' 'div1_6' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 3.33>
ST_237 : Operation 5575 [1/1] (0.00ns)   --->   "%bitcast_ln48_75 = bitcast i64 %div1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5575 'bitcast' 'bitcast_ln48_75' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 5576 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_75, i12 %q_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5576 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_237 : Operation 5577 [5/5] (3.33ns)   --->   "%mul4_7 = dmul i64 %div1_6, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5577 'dmul' 'mul4_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 3.33>
ST_238 : Operation 5578 [4/5] (3.33ns)   --->   "%mul4_7 = dmul i64 %div1_6, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5578 'dmul' 'mul4_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 5579 [2/2] (1.64ns)   --->   "%q_load_3 = load i12 %q_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5579 'load' 'q_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 239 <SV = 238> <Delay = 3.33>
ST_239 : Operation 5580 [3/5] (3.33ns)   --->   "%mul4_7 = dmul i64 %div1_6, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5580 'dmul' 'mul4_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 5581 [1/2] (1.64ns)   --->   "%q_load_3 = load i12 %q_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5581 'load' 'q_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 240 <SV = 239> <Delay = 3.33>
ST_240 : Operation 5582 [2/5] (3.33ns)   --->   "%mul4_7 = dmul i64 %div1_6, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5582 'dmul' 'mul4_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 3.33>
ST_241 : Operation 5583 [1/5] (3.33ns)   --->   "%mul4_7 = dmul i64 %div1_6, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5583 'dmul' 'mul4_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 2.89>
ST_242 : Operation 5584 [5/5] (2.89ns)   --->   "%sub1_7 = dsub i64 %sub_7, i64 %mul4_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5584 'dsub' 'sub1_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 2.89>
ST_243 : Operation 5585 [4/5] (2.89ns)   --->   "%sub1_7 = dsub i64 %sub_7, i64 %mul4_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5585 'dsub' 'sub1_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 2.89>
ST_244 : Operation 5586 [3/5] (2.89ns)   --->   "%sub1_7 = dsub i64 %sub_7, i64 %mul4_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5586 'dsub' 'sub1_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 2.89>
ST_245 : Operation 5587 [2/5] (2.89ns)   --->   "%sub1_7 = dsub i64 %sub_7, i64 %mul4_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5587 'dsub' 'sub1_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 2.89>
ST_246 : Operation 5588 [1/5] (2.89ns)   --->   "%sub1_7 = dsub i64 %sub_7, i64 %mul4_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5588 'dsub' 'sub1_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 3.31>
ST_247 : Operation 5589 [22/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5589 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 3.31>
ST_248 : Operation 5590 [21/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5590 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 3.31>
ST_249 : Operation 5591 [20/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5591 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 3.31>
ST_250 : Operation 5592 [19/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5592 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 3.31>
ST_251 : Operation 5593 [18/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5593 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 3.31>
ST_252 : Operation 5594 [17/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5594 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 3.31>
ST_253 : Operation 5595 [16/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5595 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 3.31>
ST_254 : Operation 5596 [15/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5596 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 3.31>
ST_255 : Operation 5597 [14/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5597 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 3.31>
ST_256 : Operation 5598 [13/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5598 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 3.31>
ST_257 : Operation 5599 [12/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5599 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 3.31>
ST_258 : Operation 5600 [11/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5600 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 3.31>
ST_259 : Operation 5601 [10/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5601 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 3.31>
ST_260 : Operation 5602 [9/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5602 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 3.31>
ST_261 : Operation 5603 [8/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5603 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 3.31>
ST_262 : Operation 5604 [7/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5604 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 3.31>
ST_263 : Operation 5605 [6/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5605 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 3.31>
ST_264 : Operation 5606 [5/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5606 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 3.31>
ST_265 : Operation 5607 [4/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5607 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 3.31>
ST_266 : Operation 5608 [3/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5608 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 3.31>
ST_267 : Operation 5609 [2/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5609 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 3.31>
ST_268 : Operation 5610 [1/22] (3.31ns)   --->   "%div1_7 = ddiv i64 %sub1_7, i64 104.322" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5610 'ddiv' 'div1_7' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 3.33>
ST_269 : Operation 5611 [1/1] (0.00ns)   --->   "%bitcast_ln48_78 = bitcast i64 %div1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5611 'bitcast' 'bitcast_ln48_78' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 5612 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_78, i12 %q_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5612 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_269 : Operation 5613 [5/5] (3.33ns)   --->   "%mul4_8 = dmul i64 %div1_7, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5613 'dmul' 'mul4_8' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 3.33>
ST_270 : Operation 5614 [4/5] (3.33ns)   --->   "%mul4_8 = dmul i64 %div1_7, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5614 'dmul' 'mul4_8' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5615 [2/2] (1.64ns)   --->   "%q_load_2 = load i12 %q_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5615 'load' 'q_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 271 <SV = 270> <Delay = 3.33>
ST_271 : Operation 5616 [3/5] (3.33ns)   --->   "%mul4_8 = dmul i64 %div1_7, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5616 'dmul' 'mul4_8' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 5617 [1/2] (1.64ns)   --->   "%q_load_2 = load i12 %q_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5617 'load' 'q_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 272 <SV = 271> <Delay = 3.33>
ST_272 : Operation 5618 [2/5] (3.33ns)   --->   "%mul4_8 = dmul i64 %div1_7, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5618 'dmul' 'mul4_8' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 3.33>
ST_273 : Operation 5619 [1/5] (3.33ns)   --->   "%mul4_8 = dmul i64 %div1_7, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5619 'dmul' 'mul4_8' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 2.89>
ST_274 : Operation 5620 [5/5] (2.89ns)   --->   "%sub1_8 = dsub i64 %sub_8, i64 %mul4_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5620 'dsub' 'sub1_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 2.89>
ST_275 : Operation 5621 [4/5] (2.89ns)   --->   "%sub1_8 = dsub i64 %sub_8, i64 %mul4_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5621 'dsub' 'sub1_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 2.89>
ST_276 : Operation 5622 [3/5] (2.89ns)   --->   "%sub1_8 = dsub i64 %sub_8, i64 %mul4_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5622 'dsub' 'sub1_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 2.89>
ST_277 : Operation 5623 [2/5] (2.89ns)   --->   "%sub1_8 = dsub i64 %sub_8, i64 %mul4_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5623 'dsub' 'sub1_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 2.89>
ST_278 : Operation 5624 [1/5] (2.89ns)   --->   "%sub1_8 = dsub i64 %sub_8, i64 %mul4_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5624 'dsub' 'sub1_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 3.31>
ST_279 : Operation 5625 [22/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5625 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 3.31>
ST_280 : Operation 5626 [21/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5626 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 3.31>
ST_281 : Operation 5627 [20/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5627 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 3.31>
ST_282 : Operation 5628 [19/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5628 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 3.31>
ST_283 : Operation 5629 [18/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5629 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 3.31>
ST_284 : Operation 5630 [17/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5630 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 3.31>
ST_285 : Operation 5631 [16/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5631 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 3.31>
ST_286 : Operation 5632 [15/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5632 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 3.31>
ST_287 : Operation 5633 [14/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5633 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 3.31>
ST_288 : Operation 5634 [13/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5634 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 3.31>
ST_289 : Operation 5635 [12/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5635 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 3.31>
ST_290 : Operation 5636 [11/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5636 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 3.31>
ST_291 : Operation 5637 [10/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5637 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 3.31>
ST_292 : Operation 5638 [9/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5638 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 3.31>
ST_293 : Operation 5639 [8/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5639 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 3.31>
ST_294 : Operation 5640 [7/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5640 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 3.31>
ST_295 : Operation 5641 [6/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5641 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 3.31>
ST_296 : Operation 5642 [5/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5642 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 3.31>
ST_297 : Operation 5643 [4/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5643 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 3.31>
ST_298 : Operation 5644 [3/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5644 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 3.31>
ST_299 : Operation 5645 [2/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5645 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 3.31>
ST_300 : Operation 5646 [1/22] (3.31ns)   --->   "%div1_8 = ddiv i64 %sub1_8, i64 103.355" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5646 'ddiv' 'div1_8' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 3.33>
ST_301 : Operation 5647 [1/1] (0.00ns)   --->   "%bitcast_ln48_81 = bitcast i64 %div1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5647 'bitcast' 'bitcast_ln48_81' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 5648 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_81, i12 %q_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5648 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_301 : Operation 5649 [5/5] (3.33ns)   --->   "%mul4_9 = dmul i64 %div1_8, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5649 'dmul' 'mul4_9' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 3.33>
ST_302 : Operation 5650 [4/5] (3.33ns)   --->   "%mul4_9 = dmul i64 %div1_8, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5650 'dmul' 'mul4_9' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 5651 [2/2] (1.64ns)   --->   "%q_load_1 = load i12 %q_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5651 'load' 'q_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 303 <SV = 302> <Delay = 3.33>
ST_303 : Operation 5652 [3/5] (3.33ns)   --->   "%mul4_9 = dmul i64 %div1_8, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5652 'dmul' 'mul4_9' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 5653 [1/2] (1.64ns)   --->   "%q_load_1 = load i12 %q_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5653 'load' 'q_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 304 <SV = 303> <Delay = 3.33>
ST_304 : Operation 5654 [2/5] (3.33ns)   --->   "%mul4_9 = dmul i64 %div1_8, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5654 'dmul' 'mul4_9' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 3.33>
ST_305 : Operation 5655 [1/5] (3.33ns)   --->   "%mul4_9 = dmul i64 %div1_8, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5655 'dmul' 'mul4_9' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 2.89>
ST_306 : Operation 5656 [5/5] (2.89ns)   --->   "%sub1_9 = dsub i64 %sub_9, i64 %mul4_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5656 'dsub' 'sub1_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 2.89>
ST_307 : Operation 5657 [4/5] (2.89ns)   --->   "%sub1_9 = dsub i64 %sub_9, i64 %mul4_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5657 'dsub' 'sub1_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 2.89>
ST_308 : Operation 5658 [3/5] (2.89ns)   --->   "%sub1_9 = dsub i64 %sub_9, i64 %mul4_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5658 'dsub' 'sub1_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 2.89>
ST_309 : Operation 5659 [2/5] (2.89ns)   --->   "%sub1_9 = dsub i64 %sub_9, i64 %mul4_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5659 'dsub' 'sub1_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 2.89>
ST_310 : Operation 5660 [1/5] (2.89ns)   --->   "%sub1_9 = dsub i64 %sub_9, i64 %mul4_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5660 'dsub' 'sub1_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 3.31>
ST_311 : Operation 5661 [22/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5661 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 3.31>
ST_312 : Operation 5662 [21/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5662 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 3.31>
ST_313 : Operation 5663 [20/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5663 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 3.31>
ST_314 : Operation 5664 [19/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5664 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 3.31>
ST_315 : Operation 5665 [18/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5665 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 3.31>
ST_316 : Operation 5666 [17/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5666 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 3.31>
ST_317 : Operation 5667 [16/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5667 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 3.31>
ST_318 : Operation 5668 [15/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5668 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 3.31>
ST_319 : Operation 5669 [14/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5669 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 3.31>
ST_320 : Operation 5670 [13/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5670 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 3.31>
ST_321 : Operation 5671 [12/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5671 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 3.31>
ST_322 : Operation 5672 [11/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5672 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 3.31>
ST_323 : Operation 5673 [10/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5673 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 3.31>
ST_324 : Operation 5674 [9/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5674 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 3.31>
ST_325 : Operation 5675 [8/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5675 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 3.31>
ST_326 : Operation 5676 [7/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5676 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 3.31>
ST_327 : Operation 5677 [6/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5677 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 3.31>
ST_328 : Operation 5678 [5/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5678 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 3.31>
ST_329 : Operation 5679 [4/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5679 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 329> <Delay = 3.31>
ST_330 : Operation 5680 [3/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5680 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 330> <Delay = 3.31>
ST_331 : Operation 5681 [2/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5681 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 331> <Delay = 3.31>
ST_332 : Operation 5682 [1/22] (3.31ns)   --->   "%div1_9 = ddiv i64 %sub1_9, i64 102.63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5682 'ddiv' 'div1_9' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 332> <Delay = 3.33>
ST_333 : Operation 5683 [1/1] (0.00ns)   --->   "%bitcast_ln48_84 = bitcast i64 %div1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5683 'bitcast' 'bitcast_ln48_84' <Predicate = true> <Delay = 0.00>
ST_333 : Operation 5684 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_84, i12 %q_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5684 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_333 : Operation 5685 [5/5] (3.33ns)   --->   "%mul4_s = dmul i64 %div1_9, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5685 'dmul' 'mul4_s' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 333> <Delay = 3.33>
ST_334 : Operation 5686 [4/5] (3.33ns)   --->   "%mul4_s = dmul i64 %div1_9, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5686 'dmul' 'mul4_s' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 5687 [2/2] (1.64ns)   --->   "%q_load = load i12 %q_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5687 'load' 'q_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 335 <SV = 334> <Delay = 3.33>
ST_335 : Operation 5688 [3/5] (3.33ns)   --->   "%mul4_s = dmul i64 %div1_9, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5688 'dmul' 'mul4_s' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 5689 [1/2] (1.64ns)   --->   "%q_load = load i12 %q_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 5689 'load' 'q_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 336 <SV = 335> <Delay = 3.33>
ST_336 : Operation 5690 [2/5] (3.33ns)   --->   "%mul4_s = dmul i64 %div1_9, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5690 'dmul' 'mul4_s' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 336> <Delay = 3.33>
ST_337 : Operation 5691 [1/5] (3.33ns)   --->   "%mul4_s = dmul i64 %div1_9, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5691 'dmul' 'mul4_s' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 337> <Delay = 2.89>
ST_338 : Operation 5692 [5/5] (2.89ns)   --->   "%sub1_s = dsub i64 %sub_s, i64 %mul4_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5692 'dsub' 'sub1_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 338> <Delay = 2.89>
ST_339 : Operation 5693 [4/5] (2.89ns)   --->   "%sub1_s = dsub i64 %sub_s, i64 %mul4_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5693 'dsub' 'sub1_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 339> <Delay = 2.89>
ST_340 : Operation 5694 [3/5] (2.89ns)   --->   "%sub1_s = dsub i64 %sub_s, i64 %mul4_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5694 'dsub' 'sub1_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 340> <Delay = 2.89>
ST_341 : Operation 5695 [2/5] (2.89ns)   --->   "%sub1_s = dsub i64 %sub_s, i64 %mul4_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5695 'dsub' 'sub1_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 341> <Delay = 2.89>
ST_342 : Operation 5696 [1/5] (2.89ns)   --->   "%sub1_s = dsub i64 %sub_s, i64 %mul4_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5696 'dsub' 'sub1_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 342> <Delay = 3.31>
ST_343 : Operation 5697 [22/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5697 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 343> <Delay = 3.31>
ST_344 : Operation 5698 [21/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5698 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 344> <Delay = 3.31>
ST_345 : Operation 5699 [20/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5699 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 345> <Delay = 3.31>
ST_346 : Operation 5700 [19/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5700 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 346> <Delay = 3.31>
ST_347 : Operation 5701 [18/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5701 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 347> <Delay = 3.31>
ST_348 : Operation 5702 [17/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5702 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 348> <Delay = 3.31>
ST_349 : Operation 5703 [16/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5703 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 349> <Delay = 3.31>
ST_350 : Operation 5704 [15/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5704 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 350> <Delay = 3.31>
ST_351 : Operation 5705 [14/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5705 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 351> <Delay = 3.31>
ST_352 : Operation 5706 [13/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5706 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 352> <Delay = 3.31>
ST_353 : Operation 5707 [12/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5707 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 353> <Delay = 3.31>
ST_354 : Operation 5708 [11/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5708 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 354> <Delay = 3.31>
ST_355 : Operation 5709 [10/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5709 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 355> <Delay = 3.31>
ST_356 : Operation 5710 [9/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5710 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 356> <Delay = 3.31>
ST_357 : Operation 5711 [8/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5711 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 357> <Delay = 3.31>
ST_358 : Operation 5712 [7/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5712 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 358> <Delay = 3.31>
ST_359 : Operation 5713 [6/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5713 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 359> <Delay = 3.31>
ST_360 : Operation 5714 [5/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5714 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 360> <Delay = 3.31>
ST_361 : Operation 5715 [4/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5715 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 361> <Delay = 3.31>
ST_362 : Operation 5716 [3/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5716 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 362> <Delay = 3.31>
ST_363 : Operation 5717 [2/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5717 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 363> <Delay = 3.31>
ST_364 : Operation 5718 [1/22] (3.31ns)   --->   "%div1_s = ddiv i64 %sub1_s, i64 102.075" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5718 'ddiv' 'div1_s' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 364> <Delay = 3.33>
ST_365 : Operation 5719 [1/1] (0.00ns)   --->   "%q_addr_12 = getelementptr i64 %q, i64 0, i64 %zext_ln47_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5719 'getelementptr' 'q_addr_12' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 5720 [1/1] (0.00ns)   --->   "%bitcast_ln48_87 = bitcast i64 %div1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5720 'bitcast' 'bitcast_ln48_87' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 5721 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_87, i12 %q_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5721 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_365 : Operation 5722 [5/5] (3.33ns)   --->   "%mul4_10 = dmul i64 %div1_s, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5722 'dmul' 'mul4_10' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 365> <Delay = 3.33>
ST_366 : Operation 5723 [4/5] (3.33ns)   --->   "%mul4_10 = dmul i64 %div1_s, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5723 'dmul' 'mul4_10' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 366> <Delay = 3.33>
ST_367 : Operation 5724 [3/5] (3.33ns)   --->   "%mul4_10 = dmul i64 %div1_s, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5724 'dmul' 'mul4_10' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 367> <Delay = 3.33>
ST_368 : Operation 5725 [2/5] (3.33ns)   --->   "%mul4_10 = dmul i64 %div1_s, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5725 'dmul' 'mul4_10' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 368> <Delay = 3.33>
ST_369 : Operation 5726 [1/5] (3.33ns)   --->   "%mul4_10 = dmul i64 %div1_s, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5726 'dmul' 'mul4_10' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 369> <Delay = 2.89>
ST_370 : Operation 5727 [5/5] (2.89ns)   --->   "%sub1_10 = dsub i64 %sub_10, i64 %mul4_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5727 'dsub' 'sub1_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 370> <Delay = 2.89>
ST_371 : Operation 5728 [4/5] (2.89ns)   --->   "%sub1_10 = dsub i64 %sub_10, i64 %mul4_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5728 'dsub' 'sub1_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 371> <Delay = 2.89>
ST_372 : Operation 5729 [3/5] (2.89ns)   --->   "%sub1_10 = dsub i64 %sub_10, i64 %mul4_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5729 'dsub' 'sub1_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 372> <Delay = 2.89>
ST_373 : Operation 5730 [2/5] (2.89ns)   --->   "%sub1_10 = dsub i64 %sub_10, i64 %mul4_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5730 'dsub' 'sub1_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 373> <Delay = 2.89>
ST_374 : Operation 5731 [1/5] (2.89ns)   --->   "%sub1_10 = dsub i64 %sub_10, i64 %mul4_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5731 'dsub' 'sub1_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 374> <Delay = 3.31>
ST_375 : Operation 5732 [22/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5732 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 375> <Delay = 3.31>
ST_376 : Operation 5733 [21/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5733 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 376> <Delay = 3.31>
ST_377 : Operation 5734 [20/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5734 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 377> <Delay = 3.31>
ST_378 : Operation 5735 [19/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5735 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 378> <Delay = 3.31>
ST_379 : Operation 5736 [18/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5736 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 379> <Delay = 3.31>
ST_380 : Operation 5737 [17/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5737 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 380> <Delay = 3.31>
ST_381 : Operation 5738 [16/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5738 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 381> <Delay = 3.31>
ST_382 : Operation 5739 [15/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5739 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 382> <Delay = 3.31>
ST_383 : Operation 5740 [14/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5740 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 383> <Delay = 3.31>
ST_384 : Operation 5741 [13/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5741 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 384> <Delay = 3.31>
ST_385 : Operation 5742 [12/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5742 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 385> <Delay = 3.31>
ST_386 : Operation 5743 [11/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5743 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 386> <Delay = 3.31>
ST_387 : Operation 5744 [10/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5744 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 387> <Delay = 3.31>
ST_388 : Operation 5745 [9/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5745 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 388> <Delay = 3.31>
ST_389 : Operation 5746 [8/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5746 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 389> <Delay = 3.31>
ST_390 : Operation 5747 [7/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5747 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 390> <Delay = 3.31>
ST_391 : Operation 5748 [6/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5748 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 391> <Delay = 3.31>
ST_392 : Operation 5749 [5/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5749 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 392> <Delay = 3.31>
ST_393 : Operation 5750 [4/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5750 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 393> <Delay = 3.31>
ST_394 : Operation 5751 [3/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5751 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 394> <Delay = 3.31>
ST_395 : Operation 5752 [2/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5752 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 395> <Delay = 3.31>
ST_396 : Operation 5753 [1/22] (3.31ns)   --->   "%div1_10 = ddiv i64 %sub1_10, i64 101.647" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5753 'ddiv' 'div1_10' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 396> <Delay = 3.33>
ST_397 : Operation 5754 [1/1] (0.00ns)   --->   "%q_addr_13 = getelementptr i64 %q, i64 0, i64 %zext_ln47_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5754 'getelementptr' 'q_addr_13' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 5755 [1/1] (0.00ns)   --->   "%bitcast_ln48_90 = bitcast i64 %div1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5755 'bitcast' 'bitcast_ln48_90' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 5756 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_90, i12 %q_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5756 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_397 : Operation 5757 [5/5] (3.33ns)   --->   "%mul4_11 = dmul i64 %div1_10, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5757 'dmul' 'mul4_11' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 397> <Delay = 3.33>
ST_398 : Operation 5758 [4/5] (3.33ns)   --->   "%mul4_11 = dmul i64 %div1_10, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5758 'dmul' 'mul4_11' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 398> <Delay = 3.33>
ST_399 : Operation 5759 [3/5] (3.33ns)   --->   "%mul4_11 = dmul i64 %div1_10, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5759 'dmul' 'mul4_11' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 399> <Delay = 3.33>
ST_400 : Operation 5760 [2/5] (3.33ns)   --->   "%mul4_11 = dmul i64 %div1_10, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5760 'dmul' 'mul4_11' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 400> <Delay = 3.33>
ST_401 : Operation 5761 [1/5] (3.33ns)   --->   "%mul4_11 = dmul i64 %div1_10, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5761 'dmul' 'mul4_11' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 401> <Delay = 2.89>
ST_402 : Operation 5762 [5/5] (2.89ns)   --->   "%sub1_11 = dsub i64 %sub_11, i64 %mul4_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5762 'dsub' 'sub1_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 402> <Delay = 2.89>
ST_403 : Operation 5763 [4/5] (2.89ns)   --->   "%sub1_11 = dsub i64 %sub_11, i64 %mul4_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5763 'dsub' 'sub1_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 403> <Delay = 2.89>
ST_404 : Operation 5764 [3/5] (2.89ns)   --->   "%sub1_11 = dsub i64 %sub_11, i64 %mul4_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5764 'dsub' 'sub1_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 404> <Delay = 2.89>
ST_405 : Operation 5765 [2/5] (2.89ns)   --->   "%sub1_11 = dsub i64 %sub_11, i64 %mul4_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5765 'dsub' 'sub1_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 405> <Delay = 2.89>
ST_406 : Operation 5766 [1/5] (2.89ns)   --->   "%sub1_11 = dsub i64 %sub_11, i64 %mul4_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5766 'dsub' 'sub1_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 406> <Delay = 3.31>
ST_407 : Operation 5767 [22/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5767 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 407> <Delay = 3.31>
ST_408 : Operation 5768 [21/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5768 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 408> <Delay = 3.31>
ST_409 : Operation 5769 [20/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5769 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 409> <Delay = 3.31>
ST_410 : Operation 5770 [19/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5770 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 410> <Delay = 3.31>
ST_411 : Operation 5771 [18/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5771 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 411> <Delay = 3.31>
ST_412 : Operation 5772 [17/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5772 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 412> <Delay = 3.31>
ST_413 : Operation 5773 [16/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5773 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 413> <Delay = 3.31>
ST_414 : Operation 5774 [15/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5774 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 414> <Delay = 3.31>
ST_415 : Operation 5775 [14/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5775 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 415> <Delay = 3.31>
ST_416 : Operation 5776 [13/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5776 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 416> <Delay = 3.31>
ST_417 : Operation 5777 [12/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5777 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 417> <Delay = 3.31>
ST_418 : Operation 5778 [11/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5778 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 418> <Delay = 3.31>
ST_419 : Operation 5779 [10/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5779 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 419> <Delay = 3.31>
ST_420 : Operation 5780 [9/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5780 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 420> <Delay = 3.31>
ST_421 : Operation 5781 [8/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5781 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 421> <Delay = 3.31>
ST_422 : Operation 5782 [7/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5782 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 422> <Delay = 3.31>
ST_423 : Operation 5783 [6/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5783 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 423> <Delay = 3.31>
ST_424 : Operation 5784 [5/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5784 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 424> <Delay = 3.31>
ST_425 : Operation 5785 [4/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5785 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 425> <Delay = 3.31>
ST_426 : Operation 5786 [3/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5786 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 426> <Delay = 3.31>
ST_427 : Operation 5787 [2/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5787 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 427> <Delay = 3.31>
ST_428 : Operation 5788 [1/22] (3.31ns)   --->   "%div1_11 = ddiv i64 %sub1_11, i64 101.312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5788 'ddiv' 'div1_11' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 428> <Delay = 3.33>
ST_429 : Operation 5789 [1/1] (0.00ns)   --->   "%q_addr_14 = getelementptr i64 %q, i64 0, i64 %zext_ln47_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5789 'getelementptr' 'q_addr_14' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 5790 [1/1] (0.00ns)   --->   "%bitcast_ln48_93 = bitcast i64 %div1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5790 'bitcast' 'bitcast_ln48_93' <Predicate = true> <Delay = 0.00>
ST_429 : Operation 5791 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_93, i12 %q_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5791 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_429 : Operation 5792 [5/5] (3.33ns)   --->   "%mul4_12 = dmul i64 %div1_11, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5792 'dmul' 'mul4_12' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 429> <Delay = 3.33>
ST_430 : Operation 5793 [4/5] (3.33ns)   --->   "%mul4_12 = dmul i64 %div1_11, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5793 'dmul' 'mul4_12' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 430> <Delay = 3.33>
ST_431 : Operation 5794 [3/5] (3.33ns)   --->   "%mul4_12 = dmul i64 %div1_11, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5794 'dmul' 'mul4_12' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 431> <Delay = 3.33>
ST_432 : Operation 5795 [2/5] (3.33ns)   --->   "%mul4_12 = dmul i64 %div1_11, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5795 'dmul' 'mul4_12' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 432> <Delay = 3.33>
ST_433 : Operation 5796 [1/5] (3.33ns)   --->   "%mul4_12 = dmul i64 %div1_11, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5796 'dmul' 'mul4_12' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 433> <Delay = 2.89>
ST_434 : Operation 5797 [5/5] (2.89ns)   --->   "%sub1_12 = dsub i64 %sub_12, i64 %mul4_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5797 'dsub' 'sub1_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 435 <SV = 434> <Delay = 2.89>
ST_435 : Operation 5798 [4/5] (2.89ns)   --->   "%sub1_12 = dsub i64 %sub_12, i64 %mul4_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5798 'dsub' 'sub1_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 435> <Delay = 2.89>
ST_436 : Operation 5799 [3/5] (2.89ns)   --->   "%sub1_12 = dsub i64 %sub_12, i64 %mul4_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5799 'dsub' 'sub1_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 437 <SV = 436> <Delay = 2.89>
ST_437 : Operation 5800 [2/5] (2.89ns)   --->   "%sub1_12 = dsub i64 %sub_12, i64 %mul4_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5800 'dsub' 'sub1_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 437> <Delay = 2.89>
ST_438 : Operation 5801 [1/5] (2.89ns)   --->   "%sub1_12 = dsub i64 %sub_12, i64 %mul4_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5801 'dsub' 'sub1_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 438> <Delay = 3.31>
ST_439 : Operation 5802 [22/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5802 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 439> <Delay = 3.31>
ST_440 : Operation 5803 [21/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5803 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 440> <Delay = 3.31>
ST_441 : Operation 5804 [20/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5804 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 441> <Delay = 3.31>
ST_442 : Operation 5805 [19/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5805 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 442> <Delay = 3.31>
ST_443 : Operation 5806 [18/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5806 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 443> <Delay = 3.31>
ST_444 : Operation 5807 [17/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5807 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 444> <Delay = 3.31>
ST_445 : Operation 5808 [16/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5808 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 445> <Delay = 3.31>
ST_446 : Operation 5809 [15/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5809 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 446> <Delay = 3.31>
ST_447 : Operation 5810 [14/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5810 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 447> <Delay = 3.31>
ST_448 : Operation 5811 [13/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5811 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 448> <Delay = 3.31>
ST_449 : Operation 5812 [12/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5812 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 449> <Delay = 3.31>
ST_450 : Operation 5813 [11/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5813 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 450> <Delay = 3.31>
ST_451 : Operation 5814 [10/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5814 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 451> <Delay = 3.31>
ST_452 : Operation 5815 [9/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5815 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 452> <Delay = 3.31>
ST_453 : Operation 5816 [8/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5816 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 453> <Delay = 3.31>
ST_454 : Operation 5817 [7/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5817 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 454> <Delay = 3.31>
ST_455 : Operation 5818 [6/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5818 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 455> <Delay = 3.31>
ST_456 : Operation 5819 [5/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5819 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 456> <Delay = 3.31>
ST_457 : Operation 5820 [4/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5820 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 457> <Delay = 3.31>
ST_458 : Operation 5821 [3/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5821 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 458> <Delay = 3.31>
ST_459 : Operation 5822 [2/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5822 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 459> <Delay = 3.31>
ST_460 : Operation 5823 [1/22] (3.31ns)   --->   "%div1_12 = ddiv i64 %sub1_12, i64 101.049" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5823 'ddiv' 'div1_12' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 460> <Delay = 3.33>
ST_461 : Operation 5824 [1/1] (0.00ns)   --->   "%q_addr_15 = getelementptr i64 %q, i64 0, i64 %zext_ln47_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5824 'getelementptr' 'q_addr_15' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 5825 [1/1] (0.00ns)   --->   "%bitcast_ln48_97 = bitcast i64 %div1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5825 'bitcast' 'bitcast_ln48_97' <Predicate = true> <Delay = 0.00>
ST_461 : Operation 5826 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_97, i12 %q_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5826 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_461 : Operation 5827 [5/5] (3.33ns)   --->   "%mul4_13 = dmul i64 %div1_12, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5827 'dmul' 'mul4_13' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 461> <Delay = 3.33>
ST_462 : Operation 5828 [4/5] (3.33ns)   --->   "%mul4_13 = dmul i64 %div1_12, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5828 'dmul' 'mul4_13' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 462> <Delay = 3.33>
ST_463 : Operation 5829 [3/5] (3.33ns)   --->   "%mul4_13 = dmul i64 %div1_12, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5829 'dmul' 'mul4_13' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 463> <Delay = 3.33>
ST_464 : Operation 5830 [2/5] (3.33ns)   --->   "%mul4_13 = dmul i64 %div1_12, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5830 'dmul' 'mul4_13' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 464> <Delay = 3.33>
ST_465 : Operation 5831 [1/5] (3.33ns)   --->   "%mul4_13 = dmul i64 %div1_12, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5831 'dmul' 'mul4_13' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 465> <Delay = 2.89>
ST_466 : Operation 5832 [5/5] (2.89ns)   --->   "%sub1_13 = dsub i64 %sub_13, i64 %mul4_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5832 'dsub' 'sub1_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 466> <Delay = 2.89>
ST_467 : Operation 5833 [4/5] (2.89ns)   --->   "%sub1_13 = dsub i64 %sub_13, i64 %mul4_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5833 'dsub' 'sub1_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 467> <Delay = 2.89>
ST_468 : Operation 5834 [3/5] (2.89ns)   --->   "%sub1_13 = dsub i64 %sub_13, i64 %mul4_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5834 'dsub' 'sub1_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 468> <Delay = 2.89>
ST_469 : Operation 5835 [2/5] (2.89ns)   --->   "%sub1_13 = dsub i64 %sub_13, i64 %mul4_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5835 'dsub' 'sub1_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 469> <Delay = 2.89>
ST_470 : Operation 5836 [1/5] (2.89ns)   --->   "%sub1_13 = dsub i64 %sub_13, i64 %mul4_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5836 'dsub' 'sub1_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 471 <SV = 470> <Delay = 3.31>
ST_471 : Operation 5837 [22/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5837 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 471> <Delay = 3.31>
ST_472 : Operation 5838 [21/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5838 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 473 <SV = 472> <Delay = 3.31>
ST_473 : Operation 5839 [20/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5839 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 473> <Delay = 3.31>
ST_474 : Operation 5840 [19/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5840 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 475 <SV = 474> <Delay = 3.31>
ST_475 : Operation 5841 [18/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5841 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 475> <Delay = 3.31>
ST_476 : Operation 5842 [17/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5842 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 476> <Delay = 3.31>
ST_477 : Operation 5843 [16/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5843 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 477> <Delay = 3.31>
ST_478 : Operation 5844 [15/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5844 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 478> <Delay = 3.31>
ST_479 : Operation 5845 [14/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5845 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 479> <Delay = 3.31>
ST_480 : Operation 5846 [13/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5846 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 480> <Delay = 3.31>
ST_481 : Operation 5847 [12/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5847 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 481> <Delay = 3.31>
ST_482 : Operation 5848 [11/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5848 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 482> <Delay = 3.31>
ST_483 : Operation 5849 [10/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5849 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 483> <Delay = 3.31>
ST_484 : Operation 5850 [9/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5850 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 484> <Delay = 3.31>
ST_485 : Operation 5851 [8/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5851 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 485> <Delay = 3.31>
ST_486 : Operation 5852 [7/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5852 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 487 <SV = 486> <Delay = 3.31>
ST_487 : Operation 5853 [6/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5853 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 487> <Delay = 3.31>
ST_488 : Operation 5854 [5/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5854 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 488> <Delay = 3.31>
ST_489 : Operation 5855 [4/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5855 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 489> <Delay = 3.31>
ST_490 : Operation 5856 [3/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5856 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 490> <Delay = 3.31>
ST_491 : Operation 5857 [2/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5857 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 491> <Delay = 3.31>
ST_492 : Operation 5858 [1/22] (3.31ns)   --->   "%div1_13 = ddiv i64 %sub1_13, i64 100.841" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5858 'ddiv' 'div1_13' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 492> <Delay = 3.33>
ST_493 : Operation 5859 [1/1] (0.00ns)   --->   "%q_addr_16 = getelementptr i64 %q, i64 0, i64 %zext_ln47_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5859 'getelementptr' 'q_addr_16' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 5860 [1/1] (0.00ns)   --->   "%bitcast_ln48_100 = bitcast i64 %div1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5860 'bitcast' 'bitcast_ln48_100' <Predicate = true> <Delay = 0.00>
ST_493 : Operation 5861 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_100, i12 %q_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5861 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_493 : Operation 5862 [5/5] (3.33ns)   --->   "%mul4_14 = dmul i64 %div1_13, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5862 'dmul' 'mul4_14' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 493> <Delay = 3.33>
ST_494 : Operation 5863 [4/5] (3.33ns)   --->   "%mul4_14 = dmul i64 %div1_13, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5863 'dmul' 'mul4_14' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 494> <Delay = 3.33>
ST_495 : Operation 5864 [3/5] (3.33ns)   --->   "%mul4_14 = dmul i64 %div1_13, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5864 'dmul' 'mul4_14' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 495> <Delay = 3.33>
ST_496 : Operation 5865 [2/5] (3.33ns)   --->   "%mul4_14 = dmul i64 %div1_13, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5865 'dmul' 'mul4_14' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 496> <Delay = 3.33>
ST_497 : Operation 5866 [1/5] (3.33ns)   --->   "%mul4_14 = dmul i64 %div1_13, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5866 'dmul' 'mul4_14' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 497> <Delay = 2.89>
ST_498 : Operation 5867 [5/5] (2.89ns)   --->   "%sub1_14 = dsub i64 %sub_14, i64 %mul4_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5867 'dsub' 'sub1_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 498> <Delay = 2.89>
ST_499 : Operation 5868 [4/5] (2.89ns)   --->   "%sub1_14 = dsub i64 %sub_14, i64 %mul4_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5868 'dsub' 'sub1_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 499> <Delay = 2.89>
ST_500 : Operation 5869 [3/5] (2.89ns)   --->   "%sub1_14 = dsub i64 %sub_14, i64 %mul4_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5869 'dsub' 'sub1_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 500> <Delay = 2.89>
ST_501 : Operation 5870 [2/5] (2.89ns)   --->   "%sub1_14 = dsub i64 %sub_14, i64 %mul4_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5870 'dsub' 'sub1_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 501> <Delay = 2.89>
ST_502 : Operation 5871 [1/5] (2.89ns)   --->   "%sub1_14 = dsub i64 %sub_14, i64 %mul4_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5871 'dsub' 'sub1_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 502> <Delay = 3.31>
ST_503 : Operation 5872 [22/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5872 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 503> <Delay = 3.31>
ST_504 : Operation 5873 [21/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5873 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 504> <Delay = 3.31>
ST_505 : Operation 5874 [20/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5874 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 505> <Delay = 3.31>
ST_506 : Operation 5875 [19/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5875 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 507 <SV = 506> <Delay = 3.31>
ST_507 : Operation 5876 [18/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5876 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 507> <Delay = 3.31>
ST_508 : Operation 5877 [17/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5877 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 508> <Delay = 3.31>
ST_509 : Operation 5878 [16/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5878 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 509> <Delay = 3.31>
ST_510 : Operation 5879 [15/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5879 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 510> <Delay = 3.31>
ST_511 : Operation 5880 [14/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5880 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 511> <Delay = 3.31>
ST_512 : Operation 5881 [13/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5881 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 512> <Delay = 3.31>
ST_513 : Operation 5882 [12/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5882 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 513> <Delay = 3.31>
ST_514 : Operation 5883 [11/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5883 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 514> <Delay = 3.31>
ST_515 : Operation 5884 [10/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5884 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 515> <Delay = 3.31>
ST_516 : Operation 5885 [9/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5885 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 516> <Delay = 3.31>
ST_517 : Operation 5886 [8/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5886 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 517> <Delay = 3.31>
ST_518 : Operation 5887 [7/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5887 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 518> <Delay = 3.31>
ST_519 : Operation 5888 [6/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5888 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 519> <Delay = 3.31>
ST_520 : Operation 5889 [5/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5889 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 520> <Delay = 3.31>
ST_521 : Operation 5890 [4/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5890 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 521> <Delay = 3.31>
ST_522 : Operation 5891 [3/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5891 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 522> <Delay = 3.31>
ST_523 : Operation 5892 [2/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5892 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 523> <Delay = 3.31>
ST_524 : Operation 5893 [1/22] (3.31ns)   --->   "%div1_14 = ddiv i64 %sub1_14, i64 100.676" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5893 'ddiv' 'div1_14' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 524> <Delay = 3.33>
ST_525 : Operation 5894 [1/1] (0.00ns)   --->   "%q_addr_17 = getelementptr i64 %q, i64 0, i64 %zext_ln47_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5894 'getelementptr' 'q_addr_17' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 5895 [1/1] (0.00ns)   --->   "%bitcast_ln48_103 = bitcast i64 %div1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5895 'bitcast' 'bitcast_ln48_103' <Predicate = true> <Delay = 0.00>
ST_525 : Operation 5896 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_103, i12 %q_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5896 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_525 : Operation 5897 [5/5] (3.33ns)   --->   "%mul4_15 = dmul i64 %div1_14, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5897 'dmul' 'mul4_15' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 525> <Delay = 3.33>
ST_526 : Operation 5898 [4/5] (3.33ns)   --->   "%mul4_15 = dmul i64 %div1_14, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5898 'dmul' 'mul4_15' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 527 <SV = 526> <Delay = 3.33>
ST_527 : Operation 5899 [3/5] (3.33ns)   --->   "%mul4_15 = dmul i64 %div1_14, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5899 'dmul' 'mul4_15' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 527> <Delay = 3.33>
ST_528 : Operation 5900 [2/5] (3.33ns)   --->   "%mul4_15 = dmul i64 %div1_14, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5900 'dmul' 'mul4_15' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 528> <Delay = 3.33>
ST_529 : Operation 5901 [1/5] (3.33ns)   --->   "%mul4_15 = dmul i64 %div1_14, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5901 'dmul' 'mul4_15' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 529> <Delay = 2.89>
ST_530 : Operation 5902 [5/5] (2.89ns)   --->   "%sub1_15 = dsub i64 %sub_15, i64 %mul4_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5902 'dsub' 'sub1_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 531 <SV = 530> <Delay = 2.89>
ST_531 : Operation 5903 [4/5] (2.89ns)   --->   "%sub1_15 = dsub i64 %sub_15, i64 %mul4_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5903 'dsub' 'sub1_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 531> <Delay = 2.89>
ST_532 : Operation 5904 [3/5] (2.89ns)   --->   "%sub1_15 = dsub i64 %sub_15, i64 %mul4_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5904 'dsub' 'sub1_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 533 <SV = 532> <Delay = 2.89>
ST_533 : Operation 5905 [2/5] (2.89ns)   --->   "%sub1_15 = dsub i64 %sub_15, i64 %mul4_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5905 'dsub' 'sub1_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 534 <SV = 533> <Delay = 2.89>
ST_534 : Operation 5906 [1/5] (2.89ns)   --->   "%sub1_15 = dsub i64 %sub_15, i64 %mul4_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5906 'dsub' 'sub1_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 535 <SV = 534> <Delay = 3.31>
ST_535 : Operation 5907 [22/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5907 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 536 <SV = 535> <Delay = 3.31>
ST_536 : Operation 5908 [21/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5908 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 537 <SV = 536> <Delay = 3.31>
ST_537 : Operation 5909 [20/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5909 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 538 <SV = 537> <Delay = 3.31>
ST_538 : Operation 5910 [19/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5910 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 539 <SV = 538> <Delay = 3.31>
ST_539 : Operation 5911 [18/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5911 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 540 <SV = 539> <Delay = 3.31>
ST_540 : Operation 5912 [17/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5912 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 541 <SV = 540> <Delay = 3.31>
ST_541 : Operation 5913 [16/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5913 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 542 <SV = 541> <Delay = 3.31>
ST_542 : Operation 5914 [15/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5914 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 543 <SV = 542> <Delay = 3.31>
ST_543 : Operation 5915 [14/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5915 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 543> <Delay = 3.31>
ST_544 : Operation 5916 [13/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5916 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 544> <Delay = 3.31>
ST_545 : Operation 5917 [12/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5917 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 545> <Delay = 3.31>
ST_546 : Operation 5918 [11/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5918 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 546> <Delay = 3.31>
ST_547 : Operation 5919 [10/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5919 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 547> <Delay = 3.31>
ST_548 : Operation 5920 [9/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5920 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 548> <Delay = 3.31>
ST_549 : Operation 5921 [8/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5921 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 549> <Delay = 3.31>
ST_550 : Operation 5922 [7/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5922 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 550> <Delay = 3.31>
ST_551 : Operation 5923 [6/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5923 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 551> <Delay = 3.31>
ST_552 : Operation 5924 [5/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5924 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 552> <Delay = 3.31>
ST_553 : Operation 5925 [4/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5925 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 554 <SV = 553> <Delay = 3.31>
ST_554 : Operation 5926 [3/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5926 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 555 <SV = 554> <Delay = 3.31>
ST_555 : Operation 5927 [2/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5927 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 555> <Delay = 3.31>
ST_556 : Operation 5928 [1/22] (3.31ns)   --->   "%div1_15 = ddiv i64 %sub1_15, i64 100.544" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5928 'ddiv' 'div1_15' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 557 <SV = 556> <Delay = 3.33>
ST_557 : Operation 5929 [1/1] (0.00ns)   --->   "%q_addr_18 = getelementptr i64 %q, i64 0, i64 %zext_ln47_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5929 'getelementptr' 'q_addr_18' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 5930 [1/1] (0.00ns)   --->   "%bitcast_ln48_106 = bitcast i64 %div1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5930 'bitcast' 'bitcast_ln48_106' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 5931 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_106, i12 %q_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5931 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_557 : Operation 5932 [5/5] (3.33ns)   --->   "%mul4_16 = dmul i64 %div1_15, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5932 'dmul' 'mul4_16' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 558 <SV = 557> <Delay = 3.33>
ST_558 : Operation 5933 [4/5] (3.33ns)   --->   "%mul4_16 = dmul i64 %div1_15, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5933 'dmul' 'mul4_16' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 559 <SV = 558> <Delay = 3.33>
ST_559 : Operation 5934 [3/5] (3.33ns)   --->   "%mul4_16 = dmul i64 %div1_15, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5934 'dmul' 'mul4_16' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 559> <Delay = 3.33>
ST_560 : Operation 5935 [2/5] (3.33ns)   --->   "%mul4_16 = dmul i64 %div1_15, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5935 'dmul' 'mul4_16' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 560> <Delay = 3.33>
ST_561 : Operation 5936 [1/5] (3.33ns)   --->   "%mul4_16 = dmul i64 %div1_15, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5936 'dmul' 'mul4_16' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 562 <SV = 561> <Delay = 2.89>
ST_562 : Operation 5937 [5/5] (2.89ns)   --->   "%sub1_16 = dsub i64 %sub_16, i64 %mul4_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5937 'dsub' 'sub1_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 563 <SV = 562> <Delay = 2.89>
ST_563 : Operation 5938 [4/5] (2.89ns)   --->   "%sub1_16 = dsub i64 %sub_16, i64 %mul4_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5938 'dsub' 'sub1_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 564 <SV = 563> <Delay = 2.89>
ST_564 : Operation 5939 [3/5] (2.89ns)   --->   "%sub1_16 = dsub i64 %sub_16, i64 %mul4_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5939 'dsub' 'sub1_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 565 <SV = 564> <Delay = 2.89>
ST_565 : Operation 5940 [2/5] (2.89ns)   --->   "%sub1_16 = dsub i64 %sub_16, i64 %mul4_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5940 'dsub' 'sub1_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 565> <Delay = 2.89>
ST_566 : Operation 5941 [1/5] (2.89ns)   --->   "%sub1_16 = dsub i64 %sub_16, i64 %mul4_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5941 'dsub' 'sub1_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 567 <SV = 566> <Delay = 3.31>
ST_567 : Operation 5942 [22/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5942 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 567> <Delay = 3.31>
ST_568 : Operation 5943 [21/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5943 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 568> <Delay = 3.31>
ST_569 : Operation 5944 [20/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5944 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 569> <Delay = 3.31>
ST_570 : Operation 5945 [19/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5945 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 571 <SV = 570> <Delay = 3.31>
ST_571 : Operation 5946 [18/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5946 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 571> <Delay = 3.31>
ST_572 : Operation 5947 [17/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5947 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 572> <Delay = 3.31>
ST_573 : Operation 5948 [16/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5948 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 574 <SV = 573> <Delay = 3.31>
ST_574 : Operation 5949 [15/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5949 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 575 <SV = 574> <Delay = 3.31>
ST_575 : Operation 5950 [14/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5950 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 575> <Delay = 3.31>
ST_576 : Operation 5951 [13/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5951 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 576> <Delay = 3.31>
ST_577 : Operation 5952 [12/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5952 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 578 <SV = 577> <Delay = 3.31>
ST_578 : Operation 5953 [11/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5953 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 579 <SV = 578> <Delay = 3.31>
ST_579 : Operation 5954 [10/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5954 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 579> <Delay = 3.31>
ST_580 : Operation 5955 [9/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5955 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 580> <Delay = 3.31>
ST_581 : Operation 5956 [8/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5956 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 582 <SV = 581> <Delay = 3.31>
ST_582 : Operation 5957 [7/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5957 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 583 <SV = 582> <Delay = 3.31>
ST_583 : Operation 5958 [6/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5958 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 584 <SV = 583> <Delay = 3.31>
ST_584 : Operation 5959 [5/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5959 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 585 <SV = 584> <Delay = 3.31>
ST_585 : Operation 5960 [4/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5960 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 586 <SV = 585> <Delay = 3.31>
ST_586 : Operation 5961 [3/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5961 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 587 <SV = 586> <Delay = 3.31>
ST_587 : Operation 5962 [2/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5962 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 587> <Delay = 3.31>
ST_588 : Operation 5963 [1/22] (3.31ns)   --->   "%div1_16 = ddiv i64 %sub1_16, i64 100.438" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5963 'ddiv' 'div1_16' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 588> <Delay = 3.33>
ST_589 : Operation 5964 [1/1] (0.00ns)   --->   "%q_addr_19 = getelementptr i64 %q, i64 0, i64 %zext_ln47_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5964 'getelementptr' 'q_addr_19' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 5965 [1/1] (0.00ns)   --->   "%bitcast_ln48_109 = bitcast i64 %div1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5965 'bitcast' 'bitcast_ln48_109' <Predicate = true> <Delay = 0.00>
ST_589 : Operation 5966 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_109, i12 %q_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5966 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_589 : Operation 5967 [5/5] (3.33ns)   --->   "%mul4_17 = dmul i64 %div1_16, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5967 'dmul' 'mul4_17' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 589> <Delay = 3.33>
ST_590 : Operation 5968 [4/5] (3.33ns)   --->   "%mul4_17 = dmul i64 %div1_16, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5968 'dmul' 'mul4_17' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 591 <SV = 590> <Delay = 3.33>
ST_591 : Operation 5969 [3/5] (3.33ns)   --->   "%mul4_17 = dmul i64 %div1_16, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5969 'dmul' 'mul4_17' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 592 <SV = 591> <Delay = 3.33>
ST_592 : Operation 5970 [2/5] (3.33ns)   --->   "%mul4_17 = dmul i64 %div1_16, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5970 'dmul' 'mul4_17' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 593 <SV = 592> <Delay = 3.33>
ST_593 : Operation 5971 [1/5] (3.33ns)   --->   "%mul4_17 = dmul i64 %div1_16, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5971 'dmul' 'mul4_17' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 594 <SV = 593> <Delay = 2.89>
ST_594 : Operation 5972 [5/5] (2.89ns)   --->   "%sub1_17 = dsub i64 %sub_17, i64 %mul4_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5972 'dsub' 'sub1_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 595 <SV = 594> <Delay = 2.89>
ST_595 : Operation 5973 [4/5] (2.89ns)   --->   "%sub1_17 = dsub i64 %sub_17, i64 %mul4_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5973 'dsub' 'sub1_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 596 <SV = 595> <Delay = 2.89>
ST_596 : Operation 5974 [3/5] (2.89ns)   --->   "%sub1_17 = dsub i64 %sub_17, i64 %mul4_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5974 'dsub' 'sub1_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 597 <SV = 596> <Delay = 2.89>
ST_597 : Operation 5975 [2/5] (2.89ns)   --->   "%sub1_17 = dsub i64 %sub_17, i64 %mul4_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5975 'dsub' 'sub1_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 598 <SV = 597> <Delay = 2.89>
ST_598 : Operation 5976 [1/5] (2.89ns)   --->   "%sub1_17 = dsub i64 %sub_17, i64 %mul4_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5976 'dsub' 'sub1_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 599 <SV = 598> <Delay = 3.31>
ST_599 : Operation 5977 [22/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5977 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 600 <SV = 599> <Delay = 3.31>
ST_600 : Operation 5978 [21/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5978 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 601 <SV = 600> <Delay = 3.31>
ST_601 : Operation 5979 [20/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5979 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 602 <SV = 601> <Delay = 3.31>
ST_602 : Operation 5980 [19/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5980 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 603 <SV = 602> <Delay = 3.31>
ST_603 : Operation 5981 [18/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5981 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 604 <SV = 603> <Delay = 3.31>
ST_604 : Operation 5982 [17/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5982 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 605 <SV = 604> <Delay = 3.31>
ST_605 : Operation 5983 [16/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5983 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 606 <SV = 605> <Delay = 3.31>
ST_606 : Operation 5984 [15/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5984 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 607 <SV = 606> <Delay = 3.31>
ST_607 : Operation 5985 [14/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5985 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 608 <SV = 607> <Delay = 3.31>
ST_608 : Operation 5986 [13/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5986 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 609 <SV = 608> <Delay = 3.31>
ST_609 : Operation 5987 [12/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5987 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 610 <SV = 609> <Delay = 3.31>
ST_610 : Operation 5988 [11/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5988 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 611 <SV = 610> <Delay = 3.31>
ST_611 : Operation 5989 [10/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5989 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 612 <SV = 611> <Delay = 3.31>
ST_612 : Operation 5990 [9/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5990 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 613 <SV = 612> <Delay = 3.31>
ST_613 : Operation 5991 [8/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5991 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 614 <SV = 613> <Delay = 3.31>
ST_614 : Operation 5992 [7/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5992 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 615 <SV = 614> <Delay = 3.31>
ST_615 : Operation 5993 [6/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5993 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 616 <SV = 615> <Delay = 3.31>
ST_616 : Operation 5994 [5/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5994 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 617 <SV = 616> <Delay = 3.31>
ST_617 : Operation 5995 [4/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5995 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 618 <SV = 617> <Delay = 3.31>
ST_618 : Operation 5996 [3/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5996 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 619 <SV = 618> <Delay = 3.31>
ST_619 : Operation 5997 [2/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5997 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 620 <SV = 619> <Delay = 3.31>
ST_620 : Operation 5998 [1/22] (3.31ns)   --->   "%div1_17 = ddiv i64 %sub1_17, i64 100.353" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5998 'ddiv' 'div1_17' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 621 <SV = 620> <Delay = 3.33>
ST_621 : Operation 5999 [1/1] (0.00ns)   --->   "%q_addr_20 = getelementptr i64 %q, i64 0, i64 %zext_ln47_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 5999 'getelementptr' 'q_addr_20' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 6000 [1/1] (0.00ns)   --->   "%bitcast_ln48_112 = bitcast i64 %div1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6000 'bitcast' 'bitcast_ln48_112' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 6001 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_112, i12 %q_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6001 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_621 : Operation 6002 [5/5] (3.33ns)   --->   "%mul4_18 = dmul i64 %div1_17, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6002 'dmul' 'mul4_18' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 622 <SV = 621> <Delay = 3.33>
ST_622 : Operation 6003 [4/5] (3.33ns)   --->   "%mul4_18 = dmul i64 %div1_17, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6003 'dmul' 'mul4_18' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 623 <SV = 622> <Delay = 3.33>
ST_623 : Operation 6004 [3/5] (3.33ns)   --->   "%mul4_18 = dmul i64 %div1_17, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6004 'dmul' 'mul4_18' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 624 <SV = 623> <Delay = 3.33>
ST_624 : Operation 6005 [2/5] (3.33ns)   --->   "%mul4_18 = dmul i64 %div1_17, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6005 'dmul' 'mul4_18' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 625 <SV = 624> <Delay = 3.33>
ST_625 : Operation 6006 [1/5] (3.33ns)   --->   "%mul4_18 = dmul i64 %div1_17, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6006 'dmul' 'mul4_18' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 626 <SV = 625> <Delay = 2.89>
ST_626 : Operation 6007 [5/5] (2.89ns)   --->   "%sub1_18 = dsub i64 %sub_18, i64 %mul4_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6007 'dsub' 'sub1_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 627 <SV = 626> <Delay = 2.89>
ST_627 : Operation 6008 [4/5] (2.89ns)   --->   "%sub1_18 = dsub i64 %sub_18, i64 %mul4_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6008 'dsub' 'sub1_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 628 <SV = 627> <Delay = 2.89>
ST_628 : Operation 6009 [3/5] (2.89ns)   --->   "%sub1_18 = dsub i64 %sub_18, i64 %mul4_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6009 'dsub' 'sub1_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 629 <SV = 628> <Delay = 2.89>
ST_629 : Operation 6010 [2/5] (2.89ns)   --->   "%sub1_18 = dsub i64 %sub_18, i64 %mul4_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6010 'dsub' 'sub1_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 630 <SV = 629> <Delay = 2.89>
ST_630 : Operation 6011 [1/5] (2.89ns)   --->   "%sub1_18 = dsub i64 %sub_18, i64 %mul4_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6011 'dsub' 'sub1_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 631 <SV = 630> <Delay = 3.31>
ST_631 : Operation 6012 [22/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6012 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 632 <SV = 631> <Delay = 3.31>
ST_632 : Operation 6013 [21/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6013 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 633 <SV = 632> <Delay = 3.31>
ST_633 : Operation 6014 [20/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6014 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 634 <SV = 633> <Delay = 3.31>
ST_634 : Operation 6015 [19/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6015 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 635 <SV = 634> <Delay = 3.31>
ST_635 : Operation 6016 [18/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6016 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 636 <SV = 635> <Delay = 3.31>
ST_636 : Operation 6017 [17/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6017 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 637 <SV = 636> <Delay = 3.31>
ST_637 : Operation 6018 [16/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6018 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 638 <SV = 637> <Delay = 3.31>
ST_638 : Operation 6019 [15/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6019 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 639 <SV = 638> <Delay = 3.31>
ST_639 : Operation 6020 [14/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6020 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 640 <SV = 639> <Delay = 3.31>
ST_640 : Operation 6021 [13/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6021 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 641 <SV = 640> <Delay = 3.31>
ST_641 : Operation 6022 [12/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6022 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 642 <SV = 641> <Delay = 3.31>
ST_642 : Operation 6023 [11/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6023 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 643 <SV = 642> <Delay = 3.31>
ST_643 : Operation 6024 [10/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6024 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 644 <SV = 643> <Delay = 3.31>
ST_644 : Operation 6025 [9/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6025 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 645 <SV = 644> <Delay = 3.31>
ST_645 : Operation 6026 [8/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6026 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 646 <SV = 645> <Delay = 3.31>
ST_646 : Operation 6027 [7/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6027 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 647 <SV = 646> <Delay = 3.31>
ST_647 : Operation 6028 [6/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6028 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 648 <SV = 647> <Delay = 3.31>
ST_648 : Operation 6029 [5/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6029 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 649 <SV = 648> <Delay = 3.31>
ST_649 : Operation 6030 [4/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6030 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 650 <SV = 649> <Delay = 3.31>
ST_650 : Operation 6031 [3/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6031 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 651 <SV = 650> <Delay = 3.31>
ST_651 : Operation 6032 [2/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6032 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 652 <SV = 651> <Delay = 3.31>
ST_652 : Operation 6033 [1/22] (3.31ns)   --->   "%div1_18 = ddiv i64 %sub1_18, i64 100.285" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6033 'ddiv' 'div1_18' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 653 <SV = 652> <Delay = 3.33>
ST_653 : Operation 6034 [1/1] (0.00ns)   --->   "%q_addr_21 = getelementptr i64 %q, i64 0, i64 %zext_ln47_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6034 'getelementptr' 'q_addr_21' <Predicate = true> <Delay = 0.00>
ST_653 : Operation 6035 [1/1] (0.00ns)   --->   "%bitcast_ln48_115 = bitcast i64 %div1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6035 'bitcast' 'bitcast_ln48_115' <Predicate = true> <Delay = 0.00>
ST_653 : Operation 6036 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_115, i12 %q_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6036 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_653 : Operation 6037 [5/5] (3.33ns)   --->   "%mul4_19 = dmul i64 %div1_18, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6037 'dmul' 'mul4_19' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 654 <SV = 653> <Delay = 3.33>
ST_654 : Operation 6038 [4/5] (3.33ns)   --->   "%mul4_19 = dmul i64 %div1_18, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6038 'dmul' 'mul4_19' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 655 <SV = 654> <Delay = 3.33>
ST_655 : Operation 6039 [3/5] (3.33ns)   --->   "%mul4_19 = dmul i64 %div1_18, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6039 'dmul' 'mul4_19' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 656 <SV = 655> <Delay = 3.33>
ST_656 : Operation 6040 [2/5] (3.33ns)   --->   "%mul4_19 = dmul i64 %div1_18, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6040 'dmul' 'mul4_19' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 657 <SV = 656> <Delay = 3.33>
ST_657 : Operation 6041 [1/5] (3.33ns)   --->   "%mul4_19 = dmul i64 %div1_18, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6041 'dmul' 'mul4_19' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 658 <SV = 657> <Delay = 2.89>
ST_658 : Operation 6042 [5/5] (2.89ns)   --->   "%sub1_19 = dsub i64 %sub_19, i64 %mul4_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6042 'dsub' 'sub1_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 659 <SV = 658> <Delay = 2.89>
ST_659 : Operation 6043 [4/5] (2.89ns)   --->   "%sub1_19 = dsub i64 %sub_19, i64 %mul4_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6043 'dsub' 'sub1_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 660 <SV = 659> <Delay = 2.89>
ST_660 : Operation 6044 [3/5] (2.89ns)   --->   "%sub1_19 = dsub i64 %sub_19, i64 %mul4_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6044 'dsub' 'sub1_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 661 <SV = 660> <Delay = 2.89>
ST_661 : Operation 6045 [2/5] (2.89ns)   --->   "%sub1_19 = dsub i64 %sub_19, i64 %mul4_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6045 'dsub' 'sub1_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 662 <SV = 661> <Delay = 2.89>
ST_662 : Operation 6046 [1/5] (2.89ns)   --->   "%sub1_19 = dsub i64 %sub_19, i64 %mul4_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6046 'dsub' 'sub1_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 663 <SV = 662> <Delay = 3.31>
ST_663 : Operation 6047 [22/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6047 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 664 <SV = 663> <Delay = 3.31>
ST_664 : Operation 6048 [21/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6048 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 665 <SV = 664> <Delay = 3.31>
ST_665 : Operation 6049 [20/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6049 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 666 <SV = 665> <Delay = 3.31>
ST_666 : Operation 6050 [19/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6050 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 667 <SV = 666> <Delay = 3.31>
ST_667 : Operation 6051 [18/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6051 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 668 <SV = 667> <Delay = 3.31>
ST_668 : Operation 6052 [17/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6052 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 669 <SV = 668> <Delay = 3.31>
ST_669 : Operation 6053 [16/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6053 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 670 <SV = 669> <Delay = 3.31>
ST_670 : Operation 6054 [15/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6054 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 671 <SV = 670> <Delay = 3.31>
ST_671 : Operation 6055 [14/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6055 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 672 <SV = 671> <Delay = 3.31>
ST_672 : Operation 6056 [13/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6056 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 673 <SV = 672> <Delay = 3.31>
ST_673 : Operation 6057 [12/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6057 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 674 <SV = 673> <Delay = 3.31>
ST_674 : Operation 6058 [11/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6058 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 675 <SV = 674> <Delay = 3.31>
ST_675 : Operation 6059 [10/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6059 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 676 <SV = 675> <Delay = 3.31>
ST_676 : Operation 6060 [9/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6060 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 677 <SV = 676> <Delay = 3.31>
ST_677 : Operation 6061 [8/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6061 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 678 <SV = 677> <Delay = 3.31>
ST_678 : Operation 6062 [7/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6062 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 679 <SV = 678> <Delay = 3.31>
ST_679 : Operation 6063 [6/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6063 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 680 <SV = 679> <Delay = 3.31>
ST_680 : Operation 6064 [5/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6064 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 681 <SV = 680> <Delay = 3.31>
ST_681 : Operation 6065 [4/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6065 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 682 <SV = 681> <Delay = 3.31>
ST_682 : Operation 6066 [3/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6066 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 683 <SV = 682> <Delay = 3.31>
ST_683 : Operation 6067 [2/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6067 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 684 <SV = 683> <Delay = 3.31>
ST_684 : Operation 6068 [1/22] (3.31ns)   --->   "%div1_19 = ddiv i64 %sub1_19, i64 100.23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6068 'ddiv' 'div1_19' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 685 <SV = 684> <Delay = 3.33>
ST_685 : Operation 6069 [1/1] (0.00ns)   --->   "%q_addr_22 = getelementptr i64 %q, i64 0, i64 %zext_ln47_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6069 'getelementptr' 'q_addr_22' <Predicate = true> <Delay = 0.00>
ST_685 : Operation 6070 [1/1] (0.00ns)   --->   "%bitcast_ln48_118 = bitcast i64 %div1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6070 'bitcast' 'bitcast_ln48_118' <Predicate = true> <Delay = 0.00>
ST_685 : Operation 6071 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_118, i12 %q_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6071 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_685 : Operation 6072 [5/5] (3.33ns)   --->   "%mul4_20 = dmul i64 %div1_19, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6072 'dmul' 'mul4_20' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 686 <SV = 685> <Delay = 3.33>
ST_686 : Operation 6073 [4/5] (3.33ns)   --->   "%mul4_20 = dmul i64 %div1_19, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6073 'dmul' 'mul4_20' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 687 <SV = 686> <Delay = 3.33>
ST_687 : Operation 6074 [3/5] (3.33ns)   --->   "%mul4_20 = dmul i64 %div1_19, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6074 'dmul' 'mul4_20' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 688 <SV = 687> <Delay = 3.33>
ST_688 : Operation 6075 [2/5] (3.33ns)   --->   "%mul4_20 = dmul i64 %div1_19, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6075 'dmul' 'mul4_20' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 689 <SV = 688> <Delay = 3.33>
ST_689 : Operation 6076 [1/5] (3.33ns)   --->   "%mul4_20 = dmul i64 %div1_19, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6076 'dmul' 'mul4_20' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 690 <SV = 689> <Delay = 2.89>
ST_690 : Operation 6077 [5/5] (2.89ns)   --->   "%sub1_20 = dsub i64 %sub_20, i64 %mul4_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6077 'dsub' 'sub1_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 691 <SV = 690> <Delay = 2.89>
ST_691 : Operation 6078 [4/5] (2.89ns)   --->   "%sub1_20 = dsub i64 %sub_20, i64 %mul4_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6078 'dsub' 'sub1_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 692 <SV = 691> <Delay = 2.89>
ST_692 : Operation 6079 [3/5] (2.89ns)   --->   "%sub1_20 = dsub i64 %sub_20, i64 %mul4_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6079 'dsub' 'sub1_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 693 <SV = 692> <Delay = 2.89>
ST_693 : Operation 6080 [2/5] (2.89ns)   --->   "%sub1_20 = dsub i64 %sub_20, i64 %mul4_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6080 'dsub' 'sub1_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 694 <SV = 693> <Delay = 2.89>
ST_694 : Operation 6081 [1/5] (2.89ns)   --->   "%sub1_20 = dsub i64 %sub_20, i64 %mul4_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6081 'dsub' 'sub1_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 695 <SV = 694> <Delay = 3.31>
ST_695 : Operation 6082 [22/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6082 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 696 <SV = 695> <Delay = 3.31>
ST_696 : Operation 6083 [21/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6083 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 697 <SV = 696> <Delay = 3.31>
ST_697 : Operation 6084 [20/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6084 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 698 <SV = 697> <Delay = 3.31>
ST_698 : Operation 6085 [19/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6085 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 699 <SV = 698> <Delay = 3.31>
ST_699 : Operation 6086 [18/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6086 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 700 <SV = 699> <Delay = 3.31>
ST_700 : Operation 6087 [17/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6087 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 701 <SV = 700> <Delay = 3.31>
ST_701 : Operation 6088 [16/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6088 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 702 <SV = 701> <Delay = 3.31>
ST_702 : Operation 6089 [15/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6089 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 703 <SV = 702> <Delay = 3.31>
ST_703 : Operation 6090 [14/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6090 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 704 <SV = 703> <Delay = 3.31>
ST_704 : Operation 6091 [13/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6091 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 705 <SV = 704> <Delay = 3.31>
ST_705 : Operation 6092 [12/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6092 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 706 <SV = 705> <Delay = 3.31>
ST_706 : Operation 6093 [11/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6093 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 707 <SV = 706> <Delay = 3.31>
ST_707 : Operation 6094 [10/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6094 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 708 <SV = 707> <Delay = 3.31>
ST_708 : Operation 6095 [9/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6095 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 709 <SV = 708> <Delay = 3.31>
ST_709 : Operation 6096 [8/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6096 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 710 <SV = 709> <Delay = 3.31>
ST_710 : Operation 6097 [7/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6097 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 711 <SV = 710> <Delay = 3.31>
ST_711 : Operation 6098 [6/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6098 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 712 <SV = 711> <Delay = 3.31>
ST_712 : Operation 6099 [5/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6099 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 713 <SV = 712> <Delay = 3.31>
ST_713 : Operation 6100 [4/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6100 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 714 <SV = 713> <Delay = 3.31>
ST_714 : Operation 6101 [3/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6101 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 715 <SV = 714> <Delay = 3.31>
ST_715 : Operation 6102 [2/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6102 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 716 <SV = 715> <Delay = 3.31>
ST_716 : Operation 6103 [1/22] (3.31ns)   --->   "%div1_20 = ddiv i64 %sub1_20, i64 100.186" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6103 'ddiv' 'div1_20' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 717 <SV = 716> <Delay = 3.33>
ST_717 : Operation 6104 [1/1] (0.00ns)   --->   "%q_addr_23 = getelementptr i64 %q, i64 0, i64 %zext_ln47_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6104 'getelementptr' 'q_addr_23' <Predicate = true> <Delay = 0.00>
ST_717 : Operation 6105 [1/1] (0.00ns)   --->   "%bitcast_ln48_121 = bitcast i64 %div1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6105 'bitcast' 'bitcast_ln48_121' <Predicate = true> <Delay = 0.00>
ST_717 : Operation 6106 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_121, i12 %q_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6106 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_717 : Operation 6107 [5/5] (3.33ns)   --->   "%mul4_21 = dmul i64 %div1_20, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6107 'dmul' 'mul4_21' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 718 <SV = 717> <Delay = 3.33>
ST_718 : Operation 6108 [4/5] (3.33ns)   --->   "%mul4_21 = dmul i64 %div1_20, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6108 'dmul' 'mul4_21' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 719 <SV = 718> <Delay = 3.33>
ST_719 : Operation 6109 [3/5] (3.33ns)   --->   "%mul4_21 = dmul i64 %div1_20, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6109 'dmul' 'mul4_21' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 720 <SV = 719> <Delay = 3.33>
ST_720 : Operation 6110 [2/5] (3.33ns)   --->   "%mul4_21 = dmul i64 %div1_20, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6110 'dmul' 'mul4_21' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 721 <SV = 720> <Delay = 3.33>
ST_721 : Operation 6111 [1/5] (3.33ns)   --->   "%mul4_21 = dmul i64 %div1_20, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6111 'dmul' 'mul4_21' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 722 <SV = 721> <Delay = 2.89>
ST_722 : Operation 6112 [5/5] (2.89ns)   --->   "%sub1_21 = dsub i64 %sub_21, i64 %mul4_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6112 'dsub' 'sub1_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 723 <SV = 722> <Delay = 2.89>
ST_723 : Operation 6113 [4/5] (2.89ns)   --->   "%sub1_21 = dsub i64 %sub_21, i64 %mul4_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6113 'dsub' 'sub1_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 724 <SV = 723> <Delay = 2.89>
ST_724 : Operation 6114 [3/5] (2.89ns)   --->   "%sub1_21 = dsub i64 %sub_21, i64 %mul4_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6114 'dsub' 'sub1_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 725 <SV = 724> <Delay = 2.89>
ST_725 : Operation 6115 [2/5] (2.89ns)   --->   "%sub1_21 = dsub i64 %sub_21, i64 %mul4_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6115 'dsub' 'sub1_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 726 <SV = 725> <Delay = 2.89>
ST_726 : Operation 6116 [1/5] (2.89ns)   --->   "%sub1_21 = dsub i64 %sub_21, i64 %mul4_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6116 'dsub' 'sub1_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 727 <SV = 726> <Delay = 3.31>
ST_727 : Operation 6117 [22/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6117 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 728 <SV = 727> <Delay = 3.31>
ST_728 : Operation 6118 [21/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6118 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 729 <SV = 728> <Delay = 3.31>
ST_729 : Operation 6119 [20/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6119 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 730 <SV = 729> <Delay = 3.31>
ST_730 : Operation 6120 [19/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6120 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 731 <SV = 730> <Delay = 3.31>
ST_731 : Operation 6121 [18/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6121 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 732 <SV = 731> <Delay = 3.31>
ST_732 : Operation 6122 [17/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6122 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 733 <SV = 732> <Delay = 3.31>
ST_733 : Operation 6123 [16/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6123 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 734 <SV = 733> <Delay = 3.31>
ST_734 : Operation 6124 [15/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6124 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 735 <SV = 734> <Delay = 3.31>
ST_735 : Operation 6125 [14/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6125 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 736 <SV = 735> <Delay = 3.31>
ST_736 : Operation 6126 [13/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6126 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 737 <SV = 736> <Delay = 3.31>
ST_737 : Operation 6127 [12/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6127 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 738 <SV = 737> <Delay = 3.31>
ST_738 : Operation 6128 [11/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6128 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 739 <SV = 738> <Delay = 3.31>
ST_739 : Operation 6129 [10/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6129 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 740 <SV = 739> <Delay = 3.31>
ST_740 : Operation 6130 [9/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6130 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 741 <SV = 740> <Delay = 3.31>
ST_741 : Operation 6131 [8/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6131 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 742 <SV = 741> <Delay = 3.31>
ST_742 : Operation 6132 [7/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6132 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 743 <SV = 742> <Delay = 3.31>
ST_743 : Operation 6133 [6/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6133 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 744 <SV = 743> <Delay = 3.31>
ST_744 : Operation 6134 [5/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6134 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 745 <SV = 744> <Delay = 3.31>
ST_745 : Operation 6135 [4/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6135 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 746 <SV = 745> <Delay = 3.31>
ST_746 : Operation 6136 [3/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6136 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 747 <SV = 746> <Delay = 3.31>
ST_747 : Operation 6137 [2/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6137 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 748 <SV = 747> <Delay = 3.31>
ST_748 : Operation 6138 [1/22] (3.31ns)   --->   "%div1_21 = ddiv i64 %sub1_21, i64 100.15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6138 'ddiv' 'div1_21' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 749 <SV = 748> <Delay = 3.33>
ST_749 : Operation 6139 [1/1] (0.00ns)   --->   "%q_addr_24 = getelementptr i64 %q, i64 0, i64 %zext_ln47_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6139 'getelementptr' 'q_addr_24' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 6140 [1/1] (0.00ns)   --->   "%bitcast_ln48_124 = bitcast i64 %div1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6140 'bitcast' 'bitcast_ln48_124' <Predicate = true> <Delay = 0.00>
ST_749 : Operation 6141 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_124, i12 %q_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6141 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_749 : Operation 6142 [5/5] (3.33ns)   --->   "%mul4_22 = dmul i64 %div1_21, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6142 'dmul' 'mul4_22' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 750 <SV = 749> <Delay = 3.33>
ST_750 : Operation 6143 [4/5] (3.33ns)   --->   "%mul4_22 = dmul i64 %div1_21, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6143 'dmul' 'mul4_22' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 751 <SV = 750> <Delay = 3.33>
ST_751 : Operation 6144 [3/5] (3.33ns)   --->   "%mul4_22 = dmul i64 %div1_21, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6144 'dmul' 'mul4_22' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 752 <SV = 751> <Delay = 3.33>
ST_752 : Operation 6145 [2/5] (3.33ns)   --->   "%mul4_22 = dmul i64 %div1_21, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6145 'dmul' 'mul4_22' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 753 <SV = 752> <Delay = 3.33>
ST_753 : Operation 6146 [1/5] (3.33ns)   --->   "%mul4_22 = dmul i64 %div1_21, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6146 'dmul' 'mul4_22' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 754 <SV = 753> <Delay = 2.89>
ST_754 : Operation 6147 [5/5] (2.89ns)   --->   "%sub1_22 = dsub i64 %sub_22, i64 %mul4_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6147 'dsub' 'sub1_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 755 <SV = 754> <Delay = 2.89>
ST_755 : Operation 6148 [4/5] (2.89ns)   --->   "%sub1_22 = dsub i64 %sub_22, i64 %mul4_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6148 'dsub' 'sub1_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 756 <SV = 755> <Delay = 2.89>
ST_756 : Operation 6149 [3/5] (2.89ns)   --->   "%sub1_22 = dsub i64 %sub_22, i64 %mul4_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6149 'dsub' 'sub1_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 757 <SV = 756> <Delay = 2.89>
ST_757 : Operation 6150 [2/5] (2.89ns)   --->   "%sub1_22 = dsub i64 %sub_22, i64 %mul4_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6150 'dsub' 'sub1_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 758 <SV = 757> <Delay = 2.89>
ST_758 : Operation 6151 [1/5] (2.89ns)   --->   "%sub1_22 = dsub i64 %sub_22, i64 %mul4_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6151 'dsub' 'sub1_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 759 <SV = 758> <Delay = 3.31>
ST_759 : Operation 6152 [22/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6152 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 760 <SV = 759> <Delay = 3.31>
ST_760 : Operation 6153 [21/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6153 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 761 <SV = 760> <Delay = 3.31>
ST_761 : Operation 6154 [20/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6154 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 762 <SV = 761> <Delay = 3.31>
ST_762 : Operation 6155 [19/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6155 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 763 <SV = 762> <Delay = 3.31>
ST_763 : Operation 6156 [18/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6156 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 764 <SV = 763> <Delay = 3.31>
ST_764 : Operation 6157 [17/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6157 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 765 <SV = 764> <Delay = 3.31>
ST_765 : Operation 6158 [16/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6158 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 766 <SV = 765> <Delay = 3.31>
ST_766 : Operation 6159 [15/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6159 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 767 <SV = 766> <Delay = 3.31>
ST_767 : Operation 6160 [14/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6160 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 768 <SV = 767> <Delay = 3.31>
ST_768 : Operation 6161 [13/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6161 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 769 <SV = 768> <Delay = 3.31>
ST_769 : Operation 6162 [12/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6162 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 770 <SV = 769> <Delay = 3.31>
ST_770 : Operation 6163 [11/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6163 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 771 <SV = 770> <Delay = 3.31>
ST_771 : Operation 6164 [10/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6164 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 772 <SV = 771> <Delay = 3.31>
ST_772 : Operation 6165 [9/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6165 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 773 <SV = 772> <Delay = 3.31>
ST_773 : Operation 6166 [8/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6166 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 774 <SV = 773> <Delay = 3.31>
ST_774 : Operation 6167 [7/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6167 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 775 <SV = 774> <Delay = 3.31>
ST_775 : Operation 6168 [6/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6168 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 776 <SV = 775> <Delay = 3.31>
ST_776 : Operation 6169 [5/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6169 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 777 <SV = 776> <Delay = 3.31>
ST_777 : Operation 6170 [4/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6170 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 778 <SV = 777> <Delay = 3.31>
ST_778 : Operation 6171 [3/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6171 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 779 <SV = 778> <Delay = 3.31>
ST_779 : Operation 6172 [2/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6172 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 780 <SV = 779> <Delay = 3.31>
ST_780 : Operation 6173 [1/22] (3.31ns)   --->   "%div1_22 = ddiv i64 %sub1_22, i64 100.122" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6173 'ddiv' 'div1_22' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 781 <SV = 780> <Delay = 3.33>
ST_781 : Operation 6174 [1/1] (0.00ns)   --->   "%q_addr_25 = getelementptr i64 %q, i64 0, i64 %zext_ln47_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6174 'getelementptr' 'q_addr_25' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 6175 [1/1] (0.00ns)   --->   "%bitcast_ln48_127 = bitcast i64 %div1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6175 'bitcast' 'bitcast_ln48_127' <Predicate = true> <Delay = 0.00>
ST_781 : Operation 6176 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_127, i12 %q_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6176 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_781 : Operation 6177 [5/5] (3.33ns)   --->   "%mul4_23 = dmul i64 %div1_22, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6177 'dmul' 'mul4_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 782 <SV = 781> <Delay = 3.33>
ST_782 : Operation 6178 [4/5] (3.33ns)   --->   "%mul4_23 = dmul i64 %div1_22, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6178 'dmul' 'mul4_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 783 <SV = 782> <Delay = 3.33>
ST_783 : Operation 6179 [3/5] (3.33ns)   --->   "%mul4_23 = dmul i64 %div1_22, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6179 'dmul' 'mul4_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 784 <SV = 783> <Delay = 3.33>
ST_784 : Operation 6180 [2/5] (3.33ns)   --->   "%mul4_23 = dmul i64 %div1_22, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6180 'dmul' 'mul4_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 785 <SV = 784> <Delay = 3.33>
ST_785 : Operation 6181 [1/5] (3.33ns)   --->   "%mul4_23 = dmul i64 %div1_22, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6181 'dmul' 'mul4_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 786 <SV = 785> <Delay = 2.89>
ST_786 : Operation 6182 [5/5] (2.89ns)   --->   "%sub1_23 = dsub i64 %sub_23, i64 %mul4_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6182 'dsub' 'sub1_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 787 <SV = 786> <Delay = 2.89>
ST_787 : Operation 6183 [4/5] (2.89ns)   --->   "%sub1_23 = dsub i64 %sub_23, i64 %mul4_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6183 'dsub' 'sub1_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 788 <SV = 787> <Delay = 2.89>
ST_788 : Operation 6184 [3/5] (2.89ns)   --->   "%sub1_23 = dsub i64 %sub_23, i64 %mul4_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6184 'dsub' 'sub1_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 789 <SV = 788> <Delay = 2.89>
ST_789 : Operation 6185 [2/5] (2.89ns)   --->   "%sub1_23 = dsub i64 %sub_23, i64 %mul4_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6185 'dsub' 'sub1_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 790 <SV = 789> <Delay = 2.89>
ST_790 : Operation 6186 [1/5] (2.89ns)   --->   "%sub1_23 = dsub i64 %sub_23, i64 %mul4_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6186 'dsub' 'sub1_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 791 <SV = 790> <Delay = 3.31>
ST_791 : Operation 6187 [22/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6187 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 792 <SV = 791> <Delay = 3.31>
ST_792 : Operation 6188 [21/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6188 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 793 <SV = 792> <Delay = 3.31>
ST_793 : Operation 6189 [20/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6189 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 794 <SV = 793> <Delay = 3.31>
ST_794 : Operation 6190 [19/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6190 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 795 <SV = 794> <Delay = 3.31>
ST_795 : Operation 6191 [18/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6191 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 796 <SV = 795> <Delay = 3.31>
ST_796 : Operation 6192 [17/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6192 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 797 <SV = 796> <Delay = 3.31>
ST_797 : Operation 6193 [16/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6193 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 798 <SV = 797> <Delay = 3.31>
ST_798 : Operation 6194 [15/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6194 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 799 <SV = 798> <Delay = 3.31>
ST_799 : Operation 6195 [14/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6195 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 800 <SV = 799> <Delay = 3.31>
ST_800 : Operation 6196 [13/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6196 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 801 <SV = 800> <Delay = 3.31>
ST_801 : Operation 6197 [12/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6197 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 802 <SV = 801> <Delay = 3.31>
ST_802 : Operation 6198 [11/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6198 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 803 <SV = 802> <Delay = 3.31>
ST_803 : Operation 6199 [10/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6199 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 804 <SV = 803> <Delay = 3.31>
ST_804 : Operation 6200 [9/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6200 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 805 <SV = 804> <Delay = 3.31>
ST_805 : Operation 6201 [8/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6201 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 806 <SV = 805> <Delay = 3.31>
ST_806 : Operation 6202 [7/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6202 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 807 <SV = 806> <Delay = 3.31>
ST_807 : Operation 6203 [6/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6203 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 808 <SV = 807> <Delay = 3.31>
ST_808 : Operation 6204 [5/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6204 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 809 <SV = 808> <Delay = 3.31>
ST_809 : Operation 6205 [4/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6205 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 810 <SV = 809> <Delay = 3.31>
ST_810 : Operation 6206 [3/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6206 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 811 <SV = 810> <Delay = 3.31>
ST_811 : Operation 6207 [2/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6207 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 812 <SV = 811> <Delay = 3.31>
ST_812 : Operation 6208 [1/22] (3.31ns)   --->   "%div1_23 = ddiv i64 %sub1_23, i64 100.098" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6208 'ddiv' 'div1_23' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 813 <SV = 812> <Delay = 3.33>
ST_813 : Operation 6209 [1/1] (0.00ns)   --->   "%q_addr_26 = getelementptr i64 %q, i64 0, i64 %zext_ln47_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6209 'getelementptr' 'q_addr_26' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 6210 [1/1] (0.00ns)   --->   "%bitcast_ln48_130 = bitcast i64 %div1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6210 'bitcast' 'bitcast_ln48_130' <Predicate = true> <Delay = 0.00>
ST_813 : Operation 6211 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_130, i12 %q_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6211 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_813 : Operation 6212 [5/5] (3.33ns)   --->   "%mul4_24 = dmul i64 %div1_23, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6212 'dmul' 'mul4_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 814 <SV = 813> <Delay = 3.33>
ST_814 : Operation 6213 [4/5] (3.33ns)   --->   "%mul4_24 = dmul i64 %div1_23, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6213 'dmul' 'mul4_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 815 <SV = 814> <Delay = 3.33>
ST_815 : Operation 6214 [3/5] (3.33ns)   --->   "%mul4_24 = dmul i64 %div1_23, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6214 'dmul' 'mul4_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 816 <SV = 815> <Delay = 3.33>
ST_816 : Operation 6215 [2/5] (3.33ns)   --->   "%mul4_24 = dmul i64 %div1_23, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6215 'dmul' 'mul4_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 817 <SV = 816> <Delay = 3.33>
ST_817 : Operation 6216 [1/5] (3.33ns)   --->   "%mul4_24 = dmul i64 %div1_23, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6216 'dmul' 'mul4_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 818 <SV = 817> <Delay = 2.89>
ST_818 : Operation 6217 [5/5] (2.89ns)   --->   "%sub1_24 = dsub i64 %sub_24, i64 %mul4_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6217 'dsub' 'sub1_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 819 <SV = 818> <Delay = 2.89>
ST_819 : Operation 6218 [4/5] (2.89ns)   --->   "%sub1_24 = dsub i64 %sub_24, i64 %mul4_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6218 'dsub' 'sub1_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 820 <SV = 819> <Delay = 2.89>
ST_820 : Operation 6219 [3/5] (2.89ns)   --->   "%sub1_24 = dsub i64 %sub_24, i64 %mul4_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6219 'dsub' 'sub1_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 821 <SV = 820> <Delay = 2.89>
ST_821 : Operation 6220 [2/5] (2.89ns)   --->   "%sub1_24 = dsub i64 %sub_24, i64 %mul4_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6220 'dsub' 'sub1_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 822 <SV = 821> <Delay = 2.89>
ST_822 : Operation 6221 [1/5] (2.89ns)   --->   "%sub1_24 = dsub i64 %sub_24, i64 %mul4_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6221 'dsub' 'sub1_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 823 <SV = 822> <Delay = 3.31>
ST_823 : Operation 6222 [22/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6222 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 824 <SV = 823> <Delay = 3.31>
ST_824 : Operation 6223 [21/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6223 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 825 <SV = 824> <Delay = 3.31>
ST_825 : Operation 6224 [20/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6224 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 826 <SV = 825> <Delay = 3.31>
ST_826 : Operation 6225 [19/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6225 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 827 <SV = 826> <Delay = 3.31>
ST_827 : Operation 6226 [18/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6226 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 828 <SV = 827> <Delay = 3.31>
ST_828 : Operation 6227 [17/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6227 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 829 <SV = 828> <Delay = 3.31>
ST_829 : Operation 6228 [16/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6228 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 830 <SV = 829> <Delay = 3.31>
ST_830 : Operation 6229 [15/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6229 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 831 <SV = 830> <Delay = 3.31>
ST_831 : Operation 6230 [14/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6230 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 832 <SV = 831> <Delay = 3.31>
ST_832 : Operation 6231 [13/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6231 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 833 <SV = 832> <Delay = 3.31>
ST_833 : Operation 6232 [12/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6232 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 834 <SV = 833> <Delay = 3.31>
ST_834 : Operation 6233 [11/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6233 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 835 <SV = 834> <Delay = 3.31>
ST_835 : Operation 6234 [10/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6234 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 836 <SV = 835> <Delay = 3.31>
ST_836 : Operation 6235 [9/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6235 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 837 <SV = 836> <Delay = 3.31>
ST_837 : Operation 6236 [8/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6236 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 838 <SV = 837> <Delay = 3.31>
ST_838 : Operation 6237 [7/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6237 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 839 <SV = 838> <Delay = 3.31>
ST_839 : Operation 6238 [6/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6238 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 840 <SV = 839> <Delay = 3.31>
ST_840 : Operation 6239 [5/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6239 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 841 <SV = 840> <Delay = 3.31>
ST_841 : Operation 6240 [4/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6240 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 842 <SV = 841> <Delay = 3.31>
ST_842 : Operation 6241 [3/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6241 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 843 <SV = 842> <Delay = 3.31>
ST_843 : Operation 6242 [2/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6242 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 844 <SV = 843> <Delay = 3.31>
ST_844 : Operation 6243 [1/22] (3.31ns)   --->   "%div1_24 = ddiv i64 %sub1_24, i64 100.08" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6243 'ddiv' 'div1_24' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 845 <SV = 844> <Delay = 3.33>
ST_845 : Operation 6244 [1/1] (0.00ns)   --->   "%q_addr_27 = getelementptr i64 %q, i64 0, i64 %zext_ln47_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6244 'getelementptr' 'q_addr_27' <Predicate = true> <Delay = 0.00>
ST_845 : Operation 6245 [1/1] (0.00ns)   --->   "%bitcast_ln48_133 = bitcast i64 %div1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6245 'bitcast' 'bitcast_ln48_133' <Predicate = true> <Delay = 0.00>
ST_845 : Operation 6246 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_133, i12 %q_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6246 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_845 : Operation 6247 [5/5] (3.33ns)   --->   "%mul4_25 = dmul i64 %div1_24, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6247 'dmul' 'mul4_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 846 <SV = 845> <Delay = 3.33>
ST_846 : Operation 6248 [4/5] (3.33ns)   --->   "%mul4_25 = dmul i64 %div1_24, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6248 'dmul' 'mul4_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 847 <SV = 846> <Delay = 3.33>
ST_847 : Operation 6249 [3/5] (3.33ns)   --->   "%mul4_25 = dmul i64 %div1_24, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6249 'dmul' 'mul4_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 848 <SV = 847> <Delay = 3.33>
ST_848 : Operation 6250 [2/5] (3.33ns)   --->   "%mul4_25 = dmul i64 %div1_24, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6250 'dmul' 'mul4_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 849 <SV = 848> <Delay = 3.33>
ST_849 : Operation 6251 [1/5] (3.33ns)   --->   "%mul4_25 = dmul i64 %div1_24, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6251 'dmul' 'mul4_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 850 <SV = 849> <Delay = 2.89>
ST_850 : Operation 6252 [5/5] (2.89ns)   --->   "%sub1_25 = dsub i64 %sub_25, i64 %mul4_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6252 'dsub' 'sub1_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 851 <SV = 850> <Delay = 2.89>
ST_851 : Operation 6253 [4/5] (2.89ns)   --->   "%sub1_25 = dsub i64 %sub_25, i64 %mul4_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6253 'dsub' 'sub1_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 852 <SV = 851> <Delay = 2.89>
ST_852 : Operation 6254 [3/5] (2.89ns)   --->   "%sub1_25 = dsub i64 %sub_25, i64 %mul4_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6254 'dsub' 'sub1_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 853 <SV = 852> <Delay = 2.89>
ST_853 : Operation 6255 [2/5] (2.89ns)   --->   "%sub1_25 = dsub i64 %sub_25, i64 %mul4_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6255 'dsub' 'sub1_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 854 <SV = 853> <Delay = 2.89>
ST_854 : Operation 6256 [1/5] (2.89ns)   --->   "%sub1_25 = dsub i64 %sub_25, i64 %mul4_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6256 'dsub' 'sub1_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 855 <SV = 854> <Delay = 3.31>
ST_855 : Operation 6257 [22/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6257 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 856 <SV = 855> <Delay = 3.31>
ST_856 : Operation 6258 [21/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6258 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 857 <SV = 856> <Delay = 3.31>
ST_857 : Operation 6259 [20/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6259 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 858 <SV = 857> <Delay = 3.31>
ST_858 : Operation 6260 [19/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6260 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 859 <SV = 858> <Delay = 3.31>
ST_859 : Operation 6261 [18/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6261 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 860 <SV = 859> <Delay = 3.31>
ST_860 : Operation 6262 [17/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6262 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 861 <SV = 860> <Delay = 3.31>
ST_861 : Operation 6263 [16/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6263 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 862 <SV = 861> <Delay = 3.31>
ST_862 : Operation 6264 [15/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6264 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 863 <SV = 862> <Delay = 3.31>
ST_863 : Operation 6265 [14/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6265 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 864 <SV = 863> <Delay = 3.31>
ST_864 : Operation 6266 [13/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6266 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 865 <SV = 864> <Delay = 3.31>
ST_865 : Operation 6267 [12/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6267 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 866 <SV = 865> <Delay = 3.31>
ST_866 : Operation 6268 [11/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6268 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 867 <SV = 866> <Delay = 3.31>
ST_867 : Operation 6269 [10/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6269 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 868 <SV = 867> <Delay = 3.31>
ST_868 : Operation 6270 [9/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6270 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 869 <SV = 868> <Delay = 3.31>
ST_869 : Operation 6271 [8/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6271 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 870 <SV = 869> <Delay = 3.31>
ST_870 : Operation 6272 [7/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6272 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 871 <SV = 870> <Delay = 3.31>
ST_871 : Operation 6273 [6/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6273 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 872 <SV = 871> <Delay = 3.31>
ST_872 : Operation 6274 [5/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6274 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 873 <SV = 872> <Delay = 3.31>
ST_873 : Operation 6275 [4/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6275 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 874 <SV = 873> <Delay = 3.31>
ST_874 : Operation 6276 [3/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6276 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 875 <SV = 874> <Delay = 3.31>
ST_875 : Operation 6277 [2/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6277 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 876 <SV = 875> <Delay = 3.31>
ST_876 : Operation 6278 [1/22] (3.31ns)   --->   "%div1_25 = ddiv i64 %sub1_25, i64 100.064" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6278 'ddiv' 'div1_25' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 877 <SV = 876> <Delay = 3.33>
ST_877 : Operation 6279 [1/1] (0.00ns)   --->   "%q_addr_28 = getelementptr i64 %q, i64 0, i64 %zext_ln47_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6279 'getelementptr' 'q_addr_28' <Predicate = true> <Delay = 0.00>
ST_877 : Operation 6280 [1/1] (0.00ns)   --->   "%bitcast_ln48_137 = bitcast i64 %div1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6280 'bitcast' 'bitcast_ln48_137' <Predicate = true> <Delay = 0.00>
ST_877 : Operation 6281 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_137, i12 %q_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6281 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_877 : Operation 6282 [5/5] (3.33ns)   --->   "%mul4_26 = dmul i64 %div1_25, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6282 'dmul' 'mul4_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 878 <SV = 877> <Delay = 3.33>
ST_878 : Operation 6283 [4/5] (3.33ns)   --->   "%mul4_26 = dmul i64 %div1_25, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6283 'dmul' 'mul4_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 879 <SV = 878> <Delay = 3.33>
ST_879 : Operation 6284 [3/5] (3.33ns)   --->   "%mul4_26 = dmul i64 %div1_25, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6284 'dmul' 'mul4_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 880 <SV = 879> <Delay = 3.33>
ST_880 : Operation 6285 [2/5] (3.33ns)   --->   "%mul4_26 = dmul i64 %div1_25, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6285 'dmul' 'mul4_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 881 <SV = 880> <Delay = 3.33>
ST_881 : Operation 6286 [1/5] (3.33ns)   --->   "%mul4_26 = dmul i64 %div1_25, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6286 'dmul' 'mul4_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 882 <SV = 881> <Delay = 2.89>
ST_882 : Operation 6287 [5/5] (2.89ns)   --->   "%sub1_26 = dsub i64 %sub_26, i64 %mul4_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6287 'dsub' 'sub1_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 883 <SV = 882> <Delay = 2.89>
ST_883 : Operation 6288 [4/5] (2.89ns)   --->   "%sub1_26 = dsub i64 %sub_26, i64 %mul4_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6288 'dsub' 'sub1_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 884 <SV = 883> <Delay = 2.89>
ST_884 : Operation 6289 [3/5] (2.89ns)   --->   "%sub1_26 = dsub i64 %sub_26, i64 %mul4_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6289 'dsub' 'sub1_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 885 <SV = 884> <Delay = 2.89>
ST_885 : Operation 6290 [2/5] (2.89ns)   --->   "%sub1_26 = dsub i64 %sub_26, i64 %mul4_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6290 'dsub' 'sub1_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 886 <SV = 885> <Delay = 2.89>
ST_886 : Operation 6291 [1/5] (2.89ns)   --->   "%sub1_26 = dsub i64 %sub_26, i64 %mul4_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6291 'dsub' 'sub1_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 887 <SV = 886> <Delay = 3.31>
ST_887 : Operation 6292 [22/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6292 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 888 <SV = 887> <Delay = 3.31>
ST_888 : Operation 6293 [21/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6293 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 889 <SV = 888> <Delay = 3.31>
ST_889 : Operation 6294 [20/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6294 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 890 <SV = 889> <Delay = 3.31>
ST_890 : Operation 6295 [19/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6295 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 891 <SV = 890> <Delay = 3.31>
ST_891 : Operation 6296 [18/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6296 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 892 <SV = 891> <Delay = 3.31>
ST_892 : Operation 6297 [17/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6297 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 893 <SV = 892> <Delay = 3.31>
ST_893 : Operation 6298 [16/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6298 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 894 <SV = 893> <Delay = 3.31>
ST_894 : Operation 6299 [15/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6299 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 895 <SV = 894> <Delay = 3.31>
ST_895 : Operation 6300 [14/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6300 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 896 <SV = 895> <Delay = 3.31>
ST_896 : Operation 6301 [13/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6301 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 897 <SV = 896> <Delay = 3.31>
ST_897 : Operation 6302 [12/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6302 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 898 <SV = 897> <Delay = 3.31>
ST_898 : Operation 6303 [11/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6303 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 899 <SV = 898> <Delay = 3.31>
ST_899 : Operation 6304 [10/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6304 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 900 <SV = 899> <Delay = 3.31>
ST_900 : Operation 6305 [9/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6305 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 901 <SV = 900> <Delay = 3.31>
ST_901 : Operation 6306 [8/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6306 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 902 <SV = 901> <Delay = 3.31>
ST_902 : Operation 6307 [7/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6307 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 903 <SV = 902> <Delay = 3.31>
ST_903 : Operation 6308 [6/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6308 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 904 <SV = 903> <Delay = 3.31>
ST_904 : Operation 6309 [5/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6309 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 905 <SV = 904> <Delay = 3.31>
ST_905 : Operation 6310 [4/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6310 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 906 <SV = 905> <Delay = 3.31>
ST_906 : Operation 6311 [3/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6311 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 907 <SV = 906> <Delay = 3.31>
ST_907 : Operation 6312 [2/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6312 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 908 <SV = 907> <Delay = 3.31>
ST_908 : Operation 6313 [1/22] (3.31ns)   --->   "%div1_26 = ddiv i64 %sub1_26, i64 100.052" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6313 'ddiv' 'div1_26' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 909 <SV = 908> <Delay = 3.33>
ST_909 : Operation 6314 [1/1] (0.00ns)   --->   "%q_addr_29 = getelementptr i64 %q, i64 0, i64 %zext_ln47_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6314 'getelementptr' 'q_addr_29' <Predicate = true> <Delay = 0.00>
ST_909 : Operation 6315 [1/1] (0.00ns)   --->   "%bitcast_ln48_140 = bitcast i64 %div1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6315 'bitcast' 'bitcast_ln48_140' <Predicate = true> <Delay = 0.00>
ST_909 : Operation 6316 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_140, i12 %q_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6316 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_909 : Operation 6317 [5/5] (3.33ns)   --->   "%mul4_27 = dmul i64 %div1_26, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6317 'dmul' 'mul4_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 910 <SV = 909> <Delay = 3.33>
ST_910 : Operation 6318 [4/5] (3.33ns)   --->   "%mul4_27 = dmul i64 %div1_26, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6318 'dmul' 'mul4_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 911 <SV = 910> <Delay = 3.33>
ST_911 : Operation 6319 [3/5] (3.33ns)   --->   "%mul4_27 = dmul i64 %div1_26, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6319 'dmul' 'mul4_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 912 <SV = 911> <Delay = 3.33>
ST_912 : Operation 6320 [2/5] (3.33ns)   --->   "%mul4_27 = dmul i64 %div1_26, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6320 'dmul' 'mul4_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 913 <SV = 912> <Delay = 3.33>
ST_913 : Operation 6321 [1/5] (3.33ns)   --->   "%mul4_27 = dmul i64 %div1_26, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6321 'dmul' 'mul4_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 914 <SV = 913> <Delay = 2.89>
ST_914 : Operation 6322 [5/5] (2.89ns)   --->   "%sub1_27 = dsub i64 %sub_27, i64 %mul4_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6322 'dsub' 'sub1_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 915 <SV = 914> <Delay = 2.89>
ST_915 : Operation 6323 [4/5] (2.89ns)   --->   "%sub1_27 = dsub i64 %sub_27, i64 %mul4_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6323 'dsub' 'sub1_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 916 <SV = 915> <Delay = 2.89>
ST_916 : Operation 6324 [3/5] (2.89ns)   --->   "%sub1_27 = dsub i64 %sub_27, i64 %mul4_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6324 'dsub' 'sub1_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 917 <SV = 916> <Delay = 2.89>
ST_917 : Operation 6325 [2/5] (2.89ns)   --->   "%sub1_27 = dsub i64 %sub_27, i64 %mul4_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6325 'dsub' 'sub1_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 918 <SV = 917> <Delay = 2.89>
ST_918 : Operation 6326 [1/5] (2.89ns)   --->   "%sub1_27 = dsub i64 %sub_27, i64 %mul4_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6326 'dsub' 'sub1_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 919 <SV = 918> <Delay = 3.31>
ST_919 : Operation 6327 [22/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6327 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 920 <SV = 919> <Delay = 3.31>
ST_920 : Operation 6328 [21/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6328 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 921 <SV = 920> <Delay = 3.31>
ST_921 : Operation 6329 [20/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6329 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 922 <SV = 921> <Delay = 3.31>
ST_922 : Operation 6330 [19/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6330 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 923 <SV = 922> <Delay = 3.31>
ST_923 : Operation 6331 [18/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6331 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 924 <SV = 923> <Delay = 3.31>
ST_924 : Operation 6332 [17/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6332 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 925 <SV = 924> <Delay = 3.31>
ST_925 : Operation 6333 [16/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6333 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 926 <SV = 925> <Delay = 3.31>
ST_926 : Operation 6334 [15/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6334 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 927 <SV = 926> <Delay = 3.31>
ST_927 : Operation 6335 [14/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6335 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 928 <SV = 927> <Delay = 3.31>
ST_928 : Operation 6336 [13/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6336 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 929 <SV = 928> <Delay = 3.31>
ST_929 : Operation 6337 [12/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6337 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 930 <SV = 929> <Delay = 3.31>
ST_930 : Operation 6338 [11/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6338 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 931 <SV = 930> <Delay = 3.31>
ST_931 : Operation 6339 [10/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6339 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 932 <SV = 931> <Delay = 3.31>
ST_932 : Operation 6340 [9/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6340 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 933 <SV = 932> <Delay = 3.31>
ST_933 : Operation 6341 [8/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6341 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 934 <SV = 933> <Delay = 3.31>
ST_934 : Operation 6342 [7/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6342 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 935 <SV = 934> <Delay = 3.31>
ST_935 : Operation 6343 [6/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6343 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 936 <SV = 935> <Delay = 3.31>
ST_936 : Operation 6344 [5/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6344 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 937 <SV = 936> <Delay = 3.31>
ST_937 : Operation 6345 [4/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6345 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 938 <SV = 937> <Delay = 3.31>
ST_938 : Operation 6346 [3/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6346 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 939 <SV = 938> <Delay = 3.31>
ST_939 : Operation 6347 [2/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6347 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 940 <SV = 939> <Delay = 3.31>
ST_940 : Operation 6348 [1/22] (3.31ns)   --->   "%div1_27 = ddiv i64 %sub1_27, i64 100.042" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6348 'ddiv' 'div1_27' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 941 <SV = 940> <Delay = 3.33>
ST_941 : Operation 6349 [1/1] (0.00ns)   --->   "%q_addr_30 = getelementptr i64 %q, i64 0, i64 %zext_ln47_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6349 'getelementptr' 'q_addr_30' <Predicate = true> <Delay = 0.00>
ST_941 : Operation 6350 [1/1] (0.00ns)   --->   "%bitcast_ln48_143 = bitcast i64 %div1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6350 'bitcast' 'bitcast_ln48_143' <Predicate = true> <Delay = 0.00>
ST_941 : Operation 6351 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_143, i12 %q_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6351 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_941 : Operation 6352 [5/5] (3.33ns)   --->   "%mul4_28 = dmul i64 %div1_27, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6352 'dmul' 'mul4_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 942 <SV = 941> <Delay = 3.33>
ST_942 : Operation 6353 [4/5] (3.33ns)   --->   "%mul4_28 = dmul i64 %div1_27, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6353 'dmul' 'mul4_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 943 <SV = 942> <Delay = 3.33>
ST_943 : Operation 6354 [3/5] (3.33ns)   --->   "%mul4_28 = dmul i64 %div1_27, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6354 'dmul' 'mul4_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 944 <SV = 943> <Delay = 3.33>
ST_944 : Operation 6355 [2/5] (3.33ns)   --->   "%mul4_28 = dmul i64 %div1_27, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6355 'dmul' 'mul4_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 945 <SV = 944> <Delay = 3.33>
ST_945 : Operation 6356 [1/5] (3.33ns)   --->   "%mul4_28 = dmul i64 %div1_27, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6356 'dmul' 'mul4_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 946 <SV = 945> <Delay = 2.89>
ST_946 : Operation 6357 [5/5] (2.89ns)   --->   "%sub1_28 = dsub i64 %sub_28, i64 %mul4_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6357 'dsub' 'sub1_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 947 <SV = 946> <Delay = 2.89>
ST_947 : Operation 6358 [4/5] (2.89ns)   --->   "%sub1_28 = dsub i64 %sub_28, i64 %mul4_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6358 'dsub' 'sub1_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 948 <SV = 947> <Delay = 2.89>
ST_948 : Operation 6359 [3/5] (2.89ns)   --->   "%sub1_28 = dsub i64 %sub_28, i64 %mul4_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6359 'dsub' 'sub1_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 949 <SV = 948> <Delay = 2.89>
ST_949 : Operation 6360 [2/5] (2.89ns)   --->   "%sub1_28 = dsub i64 %sub_28, i64 %mul4_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6360 'dsub' 'sub1_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 950 <SV = 949> <Delay = 2.89>
ST_950 : Operation 6361 [1/5] (2.89ns)   --->   "%sub1_28 = dsub i64 %sub_28, i64 %mul4_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6361 'dsub' 'sub1_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 951 <SV = 950> <Delay = 3.31>
ST_951 : Operation 6362 [22/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6362 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 952 <SV = 951> <Delay = 3.31>
ST_952 : Operation 6363 [21/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6363 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 953 <SV = 952> <Delay = 3.31>
ST_953 : Operation 6364 [20/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6364 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 954 <SV = 953> <Delay = 3.31>
ST_954 : Operation 6365 [19/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6365 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 955 <SV = 954> <Delay = 3.31>
ST_955 : Operation 6366 [18/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6366 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 956 <SV = 955> <Delay = 3.31>
ST_956 : Operation 6367 [17/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6367 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 957 <SV = 956> <Delay = 3.31>
ST_957 : Operation 6368 [16/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6368 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 958 <SV = 957> <Delay = 3.31>
ST_958 : Operation 6369 [15/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6369 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 959 <SV = 958> <Delay = 3.31>
ST_959 : Operation 6370 [14/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6370 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 960 <SV = 959> <Delay = 3.31>
ST_960 : Operation 6371 [13/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6371 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 961 <SV = 960> <Delay = 3.31>
ST_961 : Operation 6372 [12/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6372 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 962 <SV = 961> <Delay = 3.31>
ST_962 : Operation 6373 [11/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6373 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 963 <SV = 962> <Delay = 3.31>
ST_963 : Operation 6374 [10/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6374 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 964 <SV = 963> <Delay = 3.31>
ST_964 : Operation 6375 [9/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6375 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 965 <SV = 964> <Delay = 3.31>
ST_965 : Operation 6376 [8/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6376 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 966 <SV = 965> <Delay = 3.31>
ST_966 : Operation 6377 [7/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6377 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 967 <SV = 966> <Delay = 3.31>
ST_967 : Operation 6378 [6/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6378 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 968 <SV = 967> <Delay = 3.31>
ST_968 : Operation 6379 [5/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6379 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 969 <SV = 968> <Delay = 3.31>
ST_969 : Operation 6380 [4/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6380 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 970 <SV = 969> <Delay = 3.31>
ST_970 : Operation 6381 [3/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6381 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 971 <SV = 970> <Delay = 3.31>
ST_971 : Operation 6382 [2/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6382 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 972 <SV = 971> <Delay = 3.31>
ST_972 : Operation 6383 [1/22] (3.31ns)   --->   "%div1_28 = ddiv i64 %sub1_28, i64 100.034" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6383 'ddiv' 'div1_28' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 973 <SV = 972> <Delay = 3.33>
ST_973 : Operation 6384 [1/1] (0.00ns)   --->   "%q_addr_31 = getelementptr i64 %q, i64 0, i64 %zext_ln47_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6384 'getelementptr' 'q_addr_31' <Predicate = true> <Delay = 0.00>
ST_973 : Operation 6385 [1/1] (0.00ns)   --->   "%bitcast_ln48_146 = bitcast i64 %div1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6385 'bitcast' 'bitcast_ln48_146' <Predicate = true> <Delay = 0.00>
ST_973 : Operation 6386 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_146, i12 %q_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6386 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_973 : Operation 6387 [5/5] (3.33ns)   --->   "%mul4_29 = dmul i64 %div1_28, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6387 'dmul' 'mul4_29' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 974 <SV = 973> <Delay = 3.33>
ST_974 : Operation 6388 [4/5] (3.33ns)   --->   "%mul4_29 = dmul i64 %div1_28, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6388 'dmul' 'mul4_29' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 975 <SV = 974> <Delay = 3.33>
ST_975 : Operation 6389 [3/5] (3.33ns)   --->   "%mul4_29 = dmul i64 %div1_28, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6389 'dmul' 'mul4_29' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 976 <SV = 975> <Delay = 3.33>
ST_976 : Operation 6390 [2/5] (3.33ns)   --->   "%mul4_29 = dmul i64 %div1_28, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6390 'dmul' 'mul4_29' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 977 <SV = 976> <Delay = 3.33>
ST_977 : Operation 6391 [1/5] (3.33ns)   --->   "%mul4_29 = dmul i64 %div1_28, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6391 'dmul' 'mul4_29' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 978 <SV = 977> <Delay = 2.89>
ST_978 : Operation 6392 [5/5] (2.89ns)   --->   "%sub1_29 = dsub i64 %sub_29, i64 %mul4_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6392 'dsub' 'sub1_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 979 <SV = 978> <Delay = 2.89>
ST_979 : Operation 6393 [4/5] (2.89ns)   --->   "%sub1_29 = dsub i64 %sub_29, i64 %mul4_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6393 'dsub' 'sub1_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 980 <SV = 979> <Delay = 2.89>
ST_980 : Operation 6394 [3/5] (2.89ns)   --->   "%sub1_29 = dsub i64 %sub_29, i64 %mul4_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6394 'dsub' 'sub1_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 981 <SV = 980> <Delay = 2.89>
ST_981 : Operation 6395 [2/5] (2.89ns)   --->   "%sub1_29 = dsub i64 %sub_29, i64 %mul4_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6395 'dsub' 'sub1_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 982 <SV = 981> <Delay = 2.89>
ST_982 : Operation 6396 [1/5] (2.89ns)   --->   "%sub1_29 = dsub i64 %sub_29, i64 %mul4_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6396 'dsub' 'sub1_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 983 <SV = 982> <Delay = 3.31>
ST_983 : Operation 6397 [22/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6397 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 984 <SV = 983> <Delay = 3.31>
ST_984 : Operation 6398 [21/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6398 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 985 <SV = 984> <Delay = 3.31>
ST_985 : Operation 6399 [20/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6399 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 986 <SV = 985> <Delay = 3.31>
ST_986 : Operation 6400 [19/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6400 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 987 <SV = 986> <Delay = 3.31>
ST_987 : Operation 6401 [18/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6401 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 988 <SV = 987> <Delay = 3.31>
ST_988 : Operation 6402 [17/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6402 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 989 <SV = 988> <Delay = 3.31>
ST_989 : Operation 6403 [16/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6403 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 990 <SV = 989> <Delay = 3.31>
ST_990 : Operation 6404 [15/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6404 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 991 <SV = 990> <Delay = 3.31>
ST_991 : Operation 6405 [14/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6405 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 992 <SV = 991> <Delay = 3.31>
ST_992 : Operation 6406 [13/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6406 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 993 <SV = 992> <Delay = 3.31>
ST_993 : Operation 6407 [12/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6407 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 994 <SV = 993> <Delay = 3.31>
ST_994 : Operation 6408 [11/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6408 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 995 <SV = 994> <Delay = 3.31>
ST_995 : Operation 6409 [10/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6409 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 996 <SV = 995> <Delay = 3.31>
ST_996 : Operation 6410 [9/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6410 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 997 <SV = 996> <Delay = 3.31>
ST_997 : Operation 6411 [8/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6411 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 998 <SV = 997> <Delay = 3.31>
ST_998 : Operation 6412 [7/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6412 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 999 <SV = 998> <Delay = 3.31>
ST_999 : Operation 6413 [6/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6413 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1000 <SV = 999> <Delay = 3.31>
ST_1000 : Operation 6414 [5/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6414 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1001 <SV = 1000> <Delay = 3.31>
ST_1001 : Operation 6415 [4/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6415 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1002 <SV = 1001> <Delay = 3.31>
ST_1002 : Operation 6416 [3/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6416 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1003 <SV = 1002> <Delay = 3.31>
ST_1003 : Operation 6417 [2/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6417 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1004 <SV = 1003> <Delay = 3.31>
ST_1004 : Operation 6418 [1/22] (3.31ns)   --->   "%div1_29 = ddiv i64 %sub1_29, i64 100.028" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6418 'ddiv' 'div1_29' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1005 <SV = 1004> <Delay = 3.33>
ST_1005 : Operation 6419 [1/1] (0.00ns)   --->   "%q_addr_32 = getelementptr i64 %q, i64 0, i64 %zext_ln47_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6419 'getelementptr' 'q_addr_32' <Predicate = true> <Delay = 0.00>
ST_1005 : Operation 6420 [1/1] (0.00ns)   --->   "%bitcast_ln48_149 = bitcast i64 %div1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6420 'bitcast' 'bitcast_ln48_149' <Predicate = true> <Delay = 0.00>
ST_1005 : Operation 6421 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_149, i12 %q_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6421 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1005 : Operation 6422 [5/5] (3.33ns)   --->   "%mul4_30 = dmul i64 %div1_29, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6422 'dmul' 'mul4_30' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1006 <SV = 1005> <Delay = 3.33>
ST_1006 : Operation 6423 [4/5] (3.33ns)   --->   "%mul4_30 = dmul i64 %div1_29, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6423 'dmul' 'mul4_30' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1007 <SV = 1006> <Delay = 3.33>
ST_1007 : Operation 6424 [3/5] (3.33ns)   --->   "%mul4_30 = dmul i64 %div1_29, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6424 'dmul' 'mul4_30' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1008 <SV = 1007> <Delay = 3.33>
ST_1008 : Operation 6425 [2/5] (3.33ns)   --->   "%mul4_30 = dmul i64 %div1_29, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6425 'dmul' 'mul4_30' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1009 <SV = 1008> <Delay = 3.33>
ST_1009 : Operation 6426 [1/5] (3.33ns)   --->   "%mul4_30 = dmul i64 %div1_29, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6426 'dmul' 'mul4_30' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1010 <SV = 1009> <Delay = 2.89>
ST_1010 : Operation 6427 [5/5] (2.89ns)   --->   "%sub1_30 = dsub i64 %sub_30, i64 %mul4_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6427 'dsub' 'sub1_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1011 <SV = 1010> <Delay = 2.89>
ST_1011 : Operation 6428 [4/5] (2.89ns)   --->   "%sub1_30 = dsub i64 %sub_30, i64 %mul4_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6428 'dsub' 'sub1_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1012 <SV = 1011> <Delay = 2.89>
ST_1012 : Operation 6429 [3/5] (2.89ns)   --->   "%sub1_30 = dsub i64 %sub_30, i64 %mul4_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6429 'dsub' 'sub1_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1013 <SV = 1012> <Delay = 2.89>
ST_1013 : Operation 6430 [2/5] (2.89ns)   --->   "%sub1_30 = dsub i64 %sub_30, i64 %mul4_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6430 'dsub' 'sub1_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1014 <SV = 1013> <Delay = 2.89>
ST_1014 : Operation 6431 [1/5] (2.89ns)   --->   "%sub1_30 = dsub i64 %sub_30, i64 %mul4_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6431 'dsub' 'sub1_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1015 <SV = 1014> <Delay = 3.31>
ST_1015 : Operation 6432 [22/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6432 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1016 <SV = 1015> <Delay = 3.31>
ST_1016 : Operation 6433 [21/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6433 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1017 <SV = 1016> <Delay = 3.31>
ST_1017 : Operation 6434 [20/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6434 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1018 <SV = 1017> <Delay = 3.31>
ST_1018 : Operation 6435 [19/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6435 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1019 <SV = 1018> <Delay = 3.31>
ST_1019 : Operation 6436 [18/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6436 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1020 <SV = 1019> <Delay = 3.31>
ST_1020 : Operation 6437 [17/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6437 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1021 <SV = 1020> <Delay = 3.31>
ST_1021 : Operation 6438 [16/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6438 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1022 <SV = 1021> <Delay = 3.31>
ST_1022 : Operation 6439 [15/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6439 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1023 <SV = 1022> <Delay = 3.31>
ST_1023 : Operation 6440 [14/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6440 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1024 <SV = 1023> <Delay = 3.31>
ST_1024 : Operation 6441 [13/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6441 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1025 <SV = 1024> <Delay = 3.31>
ST_1025 : Operation 6442 [12/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6442 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1026 <SV = 1025> <Delay = 3.31>
ST_1026 : Operation 6443 [11/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6443 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1027 <SV = 1026> <Delay = 3.31>
ST_1027 : Operation 6444 [10/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6444 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1028 <SV = 1027> <Delay = 3.31>
ST_1028 : Operation 6445 [9/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6445 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1029 <SV = 1028> <Delay = 3.31>
ST_1029 : Operation 6446 [8/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6446 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1030 <SV = 1029> <Delay = 3.31>
ST_1030 : Operation 6447 [7/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6447 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1031 <SV = 1030> <Delay = 3.31>
ST_1031 : Operation 6448 [6/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6448 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1032 <SV = 1031> <Delay = 3.31>
ST_1032 : Operation 6449 [5/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6449 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1033 <SV = 1032> <Delay = 3.31>
ST_1033 : Operation 6450 [4/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6450 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1034 <SV = 1033> <Delay = 3.31>
ST_1034 : Operation 6451 [3/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6451 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1035 <SV = 1034> <Delay = 3.31>
ST_1035 : Operation 6452 [2/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6452 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1036 <SV = 1035> <Delay = 3.31>
ST_1036 : Operation 6453 [1/22] (3.31ns)   --->   "%div1_30 = ddiv i64 %sub1_30, i64 100.022" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6453 'ddiv' 'div1_30' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1037 <SV = 1036> <Delay = 3.33>
ST_1037 : Operation 6454 [1/1] (0.00ns)   --->   "%q_addr_33 = getelementptr i64 %q, i64 0, i64 %zext_ln47_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6454 'getelementptr' 'q_addr_33' <Predicate = true> <Delay = 0.00>
ST_1037 : Operation 6455 [1/1] (0.00ns)   --->   "%bitcast_ln48_152 = bitcast i64 %div1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6455 'bitcast' 'bitcast_ln48_152' <Predicate = true> <Delay = 0.00>
ST_1037 : Operation 6456 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_152, i12 %q_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6456 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1037 : Operation 6457 [5/5] (3.33ns)   --->   "%mul4_31 = dmul i64 %div1_30, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6457 'dmul' 'mul4_31' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1038 <SV = 1037> <Delay = 3.33>
ST_1038 : Operation 6458 [4/5] (3.33ns)   --->   "%mul4_31 = dmul i64 %div1_30, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6458 'dmul' 'mul4_31' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1039 <SV = 1038> <Delay = 3.33>
ST_1039 : Operation 6459 [3/5] (3.33ns)   --->   "%mul4_31 = dmul i64 %div1_30, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6459 'dmul' 'mul4_31' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1040 <SV = 1039> <Delay = 3.33>
ST_1040 : Operation 6460 [2/5] (3.33ns)   --->   "%mul4_31 = dmul i64 %div1_30, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6460 'dmul' 'mul4_31' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1041 <SV = 1040> <Delay = 3.33>
ST_1041 : Operation 6461 [1/5] (3.33ns)   --->   "%mul4_31 = dmul i64 %div1_30, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6461 'dmul' 'mul4_31' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1042 <SV = 1041> <Delay = 2.89>
ST_1042 : Operation 6462 [5/5] (2.89ns)   --->   "%sub1_31 = dsub i64 %sub_31, i64 %mul4_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6462 'dsub' 'sub1_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1043 <SV = 1042> <Delay = 2.89>
ST_1043 : Operation 6463 [4/5] (2.89ns)   --->   "%sub1_31 = dsub i64 %sub_31, i64 %mul4_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6463 'dsub' 'sub1_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1044 <SV = 1043> <Delay = 2.89>
ST_1044 : Operation 6464 [3/5] (2.89ns)   --->   "%sub1_31 = dsub i64 %sub_31, i64 %mul4_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6464 'dsub' 'sub1_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1045 <SV = 1044> <Delay = 2.89>
ST_1045 : Operation 6465 [2/5] (2.89ns)   --->   "%sub1_31 = dsub i64 %sub_31, i64 %mul4_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6465 'dsub' 'sub1_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1046 <SV = 1045> <Delay = 2.89>
ST_1046 : Operation 6466 [1/5] (2.89ns)   --->   "%sub1_31 = dsub i64 %sub_31, i64 %mul4_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6466 'dsub' 'sub1_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1047 <SV = 1046> <Delay = 3.31>
ST_1047 : Operation 6467 [22/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6467 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1048 <SV = 1047> <Delay = 3.31>
ST_1048 : Operation 6468 [21/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6468 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1049 <SV = 1048> <Delay = 3.31>
ST_1049 : Operation 6469 [20/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6469 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1050 <SV = 1049> <Delay = 3.31>
ST_1050 : Operation 6470 [19/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6470 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1051 <SV = 1050> <Delay = 3.31>
ST_1051 : Operation 6471 [18/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6471 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1052 <SV = 1051> <Delay = 3.31>
ST_1052 : Operation 6472 [17/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6472 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1053 <SV = 1052> <Delay = 3.31>
ST_1053 : Operation 6473 [16/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6473 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1054 <SV = 1053> <Delay = 3.31>
ST_1054 : Operation 6474 [15/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6474 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1055 <SV = 1054> <Delay = 3.31>
ST_1055 : Operation 6475 [14/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6475 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1056 <SV = 1055> <Delay = 3.31>
ST_1056 : Operation 6476 [13/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6476 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1057 <SV = 1056> <Delay = 3.31>
ST_1057 : Operation 6477 [12/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6477 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1058 <SV = 1057> <Delay = 3.31>
ST_1058 : Operation 6478 [11/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6478 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1059 <SV = 1058> <Delay = 3.31>
ST_1059 : Operation 6479 [10/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6479 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1060 <SV = 1059> <Delay = 3.31>
ST_1060 : Operation 6480 [9/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6480 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1061 <SV = 1060> <Delay = 3.31>
ST_1061 : Operation 6481 [8/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6481 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1062 <SV = 1061> <Delay = 3.31>
ST_1062 : Operation 6482 [7/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6482 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1063 <SV = 1062> <Delay = 3.31>
ST_1063 : Operation 6483 [6/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6483 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1064 <SV = 1063> <Delay = 3.31>
ST_1064 : Operation 6484 [5/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6484 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1065 <SV = 1064> <Delay = 3.31>
ST_1065 : Operation 6485 [4/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6485 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1066 <SV = 1065> <Delay = 3.31>
ST_1066 : Operation 6486 [3/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6486 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1067 <SV = 1066> <Delay = 3.31>
ST_1067 : Operation 6487 [2/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6487 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1068 <SV = 1067> <Delay = 3.31>
ST_1068 : Operation 6488 [1/22] (3.31ns)   --->   "%div1_31 = ddiv i64 %sub1_31, i64 100.018" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6488 'ddiv' 'div1_31' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1069 <SV = 1068> <Delay = 3.33>
ST_1069 : Operation 6489 [1/1] (0.00ns)   --->   "%q_addr_34 = getelementptr i64 %q, i64 0, i64 %zext_ln47_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6489 'getelementptr' 'q_addr_34' <Predicate = true> <Delay = 0.00>
ST_1069 : Operation 6490 [1/1] (0.00ns)   --->   "%bitcast_ln48_155 = bitcast i64 %div1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6490 'bitcast' 'bitcast_ln48_155' <Predicate = true> <Delay = 0.00>
ST_1069 : Operation 6491 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_155, i12 %q_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6491 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1069 : Operation 6492 [5/5] (3.33ns)   --->   "%mul4_32 = dmul i64 %div1_31, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6492 'dmul' 'mul4_32' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1070 <SV = 1069> <Delay = 3.33>
ST_1070 : Operation 6493 [4/5] (3.33ns)   --->   "%mul4_32 = dmul i64 %div1_31, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6493 'dmul' 'mul4_32' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1071 <SV = 1070> <Delay = 3.33>
ST_1071 : Operation 6494 [3/5] (3.33ns)   --->   "%mul4_32 = dmul i64 %div1_31, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6494 'dmul' 'mul4_32' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1072 <SV = 1071> <Delay = 3.33>
ST_1072 : Operation 6495 [2/5] (3.33ns)   --->   "%mul4_32 = dmul i64 %div1_31, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6495 'dmul' 'mul4_32' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1073 <SV = 1072> <Delay = 3.33>
ST_1073 : Operation 6496 [1/5] (3.33ns)   --->   "%mul4_32 = dmul i64 %div1_31, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6496 'dmul' 'mul4_32' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1074 <SV = 1073> <Delay = 2.89>
ST_1074 : Operation 6497 [5/5] (2.89ns)   --->   "%sub1_32 = dsub i64 %sub_32, i64 %mul4_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6497 'dsub' 'sub1_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1075 <SV = 1074> <Delay = 2.89>
ST_1075 : Operation 6498 [4/5] (2.89ns)   --->   "%sub1_32 = dsub i64 %sub_32, i64 %mul4_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6498 'dsub' 'sub1_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1076 <SV = 1075> <Delay = 2.89>
ST_1076 : Operation 6499 [3/5] (2.89ns)   --->   "%sub1_32 = dsub i64 %sub_32, i64 %mul4_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6499 'dsub' 'sub1_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1077 <SV = 1076> <Delay = 2.89>
ST_1077 : Operation 6500 [2/5] (2.89ns)   --->   "%sub1_32 = dsub i64 %sub_32, i64 %mul4_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6500 'dsub' 'sub1_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1078 <SV = 1077> <Delay = 2.89>
ST_1078 : Operation 6501 [1/5] (2.89ns)   --->   "%sub1_32 = dsub i64 %sub_32, i64 %mul4_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6501 'dsub' 'sub1_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1079 <SV = 1078> <Delay = 3.31>
ST_1079 : Operation 6502 [22/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6502 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1080 <SV = 1079> <Delay = 3.31>
ST_1080 : Operation 6503 [21/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6503 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1081 <SV = 1080> <Delay = 3.31>
ST_1081 : Operation 6504 [20/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6504 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1082 <SV = 1081> <Delay = 3.31>
ST_1082 : Operation 6505 [19/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6505 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1083 <SV = 1082> <Delay = 3.31>
ST_1083 : Operation 6506 [18/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6506 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1084 <SV = 1083> <Delay = 3.31>
ST_1084 : Operation 6507 [17/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6507 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1085 <SV = 1084> <Delay = 3.31>
ST_1085 : Operation 6508 [16/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6508 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1086 <SV = 1085> <Delay = 3.31>
ST_1086 : Operation 6509 [15/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6509 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1087 <SV = 1086> <Delay = 3.31>
ST_1087 : Operation 6510 [14/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6510 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1088 <SV = 1087> <Delay = 3.31>
ST_1088 : Operation 6511 [13/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6511 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1089 <SV = 1088> <Delay = 3.31>
ST_1089 : Operation 6512 [12/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6512 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1090 <SV = 1089> <Delay = 3.31>
ST_1090 : Operation 6513 [11/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6513 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1091 <SV = 1090> <Delay = 3.31>
ST_1091 : Operation 6514 [10/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6514 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1092 <SV = 1091> <Delay = 3.31>
ST_1092 : Operation 6515 [9/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6515 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1093 <SV = 1092> <Delay = 3.31>
ST_1093 : Operation 6516 [8/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6516 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1094 <SV = 1093> <Delay = 3.31>
ST_1094 : Operation 6517 [7/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6517 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1095 <SV = 1094> <Delay = 3.31>
ST_1095 : Operation 6518 [6/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6518 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1096 <SV = 1095> <Delay = 3.31>
ST_1096 : Operation 6519 [5/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6519 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1097 <SV = 1096> <Delay = 3.31>
ST_1097 : Operation 6520 [4/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6520 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1098 <SV = 1097> <Delay = 3.31>
ST_1098 : Operation 6521 [3/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6521 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1099 <SV = 1098> <Delay = 3.31>
ST_1099 : Operation 6522 [2/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6522 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1100 <SV = 1099> <Delay = 3.31>
ST_1100 : Operation 6523 [1/22] (3.31ns)   --->   "%div1_32 = ddiv i64 %sub1_32, i64 100.015" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6523 'ddiv' 'div1_32' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1101 <SV = 1100> <Delay = 3.33>
ST_1101 : Operation 6524 [1/1] (0.00ns)   --->   "%q_addr_35 = getelementptr i64 %q, i64 0, i64 %zext_ln47_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6524 'getelementptr' 'q_addr_35' <Predicate = true> <Delay = 0.00>
ST_1101 : Operation 6525 [1/1] (0.00ns)   --->   "%bitcast_ln48_158 = bitcast i64 %div1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6525 'bitcast' 'bitcast_ln48_158' <Predicate = true> <Delay = 0.00>
ST_1101 : Operation 6526 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_158, i12 %q_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6526 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1101 : Operation 6527 [5/5] (3.33ns)   --->   "%mul4_33 = dmul i64 %div1_32, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6527 'dmul' 'mul4_33' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1102 <SV = 1101> <Delay = 3.33>
ST_1102 : Operation 6528 [4/5] (3.33ns)   --->   "%mul4_33 = dmul i64 %div1_32, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6528 'dmul' 'mul4_33' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1103 <SV = 1102> <Delay = 3.33>
ST_1103 : Operation 6529 [3/5] (3.33ns)   --->   "%mul4_33 = dmul i64 %div1_32, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6529 'dmul' 'mul4_33' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1104 <SV = 1103> <Delay = 3.33>
ST_1104 : Operation 6530 [2/5] (3.33ns)   --->   "%mul4_33 = dmul i64 %div1_32, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6530 'dmul' 'mul4_33' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1105 <SV = 1104> <Delay = 3.33>
ST_1105 : Operation 6531 [1/5] (3.33ns)   --->   "%mul4_33 = dmul i64 %div1_32, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6531 'dmul' 'mul4_33' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1106 <SV = 1105> <Delay = 2.89>
ST_1106 : Operation 6532 [5/5] (2.89ns)   --->   "%sub1_33 = dsub i64 %sub_33, i64 %mul4_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6532 'dsub' 'sub1_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1107 <SV = 1106> <Delay = 2.89>
ST_1107 : Operation 6533 [4/5] (2.89ns)   --->   "%sub1_33 = dsub i64 %sub_33, i64 %mul4_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6533 'dsub' 'sub1_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1108 <SV = 1107> <Delay = 2.89>
ST_1108 : Operation 6534 [3/5] (2.89ns)   --->   "%sub1_33 = dsub i64 %sub_33, i64 %mul4_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6534 'dsub' 'sub1_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1109 <SV = 1108> <Delay = 2.89>
ST_1109 : Operation 6535 [2/5] (2.89ns)   --->   "%sub1_33 = dsub i64 %sub_33, i64 %mul4_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6535 'dsub' 'sub1_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1110 <SV = 1109> <Delay = 2.89>
ST_1110 : Operation 6536 [1/5] (2.89ns)   --->   "%sub1_33 = dsub i64 %sub_33, i64 %mul4_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6536 'dsub' 'sub1_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1111 <SV = 1110> <Delay = 3.31>
ST_1111 : Operation 6537 [22/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6537 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1112 <SV = 1111> <Delay = 3.31>
ST_1112 : Operation 6538 [21/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6538 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1113 <SV = 1112> <Delay = 3.31>
ST_1113 : Operation 6539 [20/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6539 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1114 <SV = 1113> <Delay = 3.31>
ST_1114 : Operation 6540 [19/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6540 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1115 <SV = 1114> <Delay = 3.31>
ST_1115 : Operation 6541 [18/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6541 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1116 <SV = 1115> <Delay = 3.31>
ST_1116 : Operation 6542 [17/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6542 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1117 <SV = 1116> <Delay = 3.31>
ST_1117 : Operation 6543 [16/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6543 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1118 <SV = 1117> <Delay = 3.31>
ST_1118 : Operation 6544 [15/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6544 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1119 <SV = 1118> <Delay = 3.31>
ST_1119 : Operation 6545 [14/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6545 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1120 <SV = 1119> <Delay = 3.31>
ST_1120 : Operation 6546 [13/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6546 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1121 <SV = 1120> <Delay = 3.31>
ST_1121 : Operation 6547 [12/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6547 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1122 <SV = 1121> <Delay = 3.31>
ST_1122 : Operation 6548 [11/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6548 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1123 <SV = 1122> <Delay = 3.31>
ST_1123 : Operation 6549 [10/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6549 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1124 <SV = 1123> <Delay = 3.31>
ST_1124 : Operation 6550 [9/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6550 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1125 <SV = 1124> <Delay = 3.31>
ST_1125 : Operation 6551 [8/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6551 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1126 <SV = 1125> <Delay = 3.31>
ST_1126 : Operation 6552 [7/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6552 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1127 <SV = 1126> <Delay = 3.31>
ST_1127 : Operation 6553 [6/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6553 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1128 <SV = 1127> <Delay = 3.31>
ST_1128 : Operation 6554 [5/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6554 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1129 <SV = 1128> <Delay = 3.31>
ST_1129 : Operation 6555 [4/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6555 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1130 <SV = 1129> <Delay = 3.31>
ST_1130 : Operation 6556 [3/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6556 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1131 <SV = 1130> <Delay = 3.31>
ST_1131 : Operation 6557 [2/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6557 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1132 <SV = 1131> <Delay = 3.31>
ST_1132 : Operation 6558 [1/22] (3.31ns)   --->   "%div1_33 = ddiv i64 %sub1_33, i64 100.012" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6558 'ddiv' 'div1_33' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1133 <SV = 1132> <Delay = 3.33>
ST_1133 : Operation 6559 [1/1] (0.00ns)   --->   "%q_addr_36 = getelementptr i64 %q, i64 0, i64 %zext_ln47_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6559 'getelementptr' 'q_addr_36' <Predicate = true> <Delay = 0.00>
ST_1133 : Operation 6560 [1/1] (0.00ns)   --->   "%bitcast_ln48_161 = bitcast i64 %div1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6560 'bitcast' 'bitcast_ln48_161' <Predicate = true> <Delay = 0.00>
ST_1133 : Operation 6561 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_161, i12 %q_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6561 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1133 : Operation 6562 [5/5] (3.33ns)   --->   "%mul4_34 = dmul i64 %div1_33, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6562 'dmul' 'mul4_34' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1134 <SV = 1133> <Delay = 3.33>
ST_1134 : Operation 6563 [4/5] (3.33ns)   --->   "%mul4_34 = dmul i64 %div1_33, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6563 'dmul' 'mul4_34' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1135 <SV = 1134> <Delay = 3.33>
ST_1135 : Operation 6564 [3/5] (3.33ns)   --->   "%mul4_34 = dmul i64 %div1_33, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6564 'dmul' 'mul4_34' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1136 <SV = 1135> <Delay = 3.33>
ST_1136 : Operation 6565 [2/5] (3.33ns)   --->   "%mul4_34 = dmul i64 %div1_33, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6565 'dmul' 'mul4_34' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1137 <SV = 1136> <Delay = 3.33>
ST_1137 : Operation 6566 [1/5] (3.33ns)   --->   "%mul4_34 = dmul i64 %div1_33, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6566 'dmul' 'mul4_34' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1138 <SV = 1137> <Delay = 2.89>
ST_1138 : Operation 6567 [5/5] (2.89ns)   --->   "%sub1_34 = dsub i64 %sub_34, i64 %mul4_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6567 'dsub' 'sub1_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1139 <SV = 1138> <Delay = 2.89>
ST_1139 : Operation 6568 [4/5] (2.89ns)   --->   "%sub1_34 = dsub i64 %sub_34, i64 %mul4_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6568 'dsub' 'sub1_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1140 <SV = 1139> <Delay = 2.89>
ST_1140 : Operation 6569 [3/5] (2.89ns)   --->   "%sub1_34 = dsub i64 %sub_34, i64 %mul4_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6569 'dsub' 'sub1_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1141 <SV = 1140> <Delay = 2.89>
ST_1141 : Operation 6570 [2/5] (2.89ns)   --->   "%sub1_34 = dsub i64 %sub_34, i64 %mul4_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6570 'dsub' 'sub1_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1142 <SV = 1141> <Delay = 2.89>
ST_1142 : Operation 6571 [1/5] (2.89ns)   --->   "%sub1_34 = dsub i64 %sub_34, i64 %mul4_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6571 'dsub' 'sub1_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1143 <SV = 1142> <Delay = 3.31>
ST_1143 : Operation 6572 [22/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6572 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1144 <SV = 1143> <Delay = 3.31>
ST_1144 : Operation 6573 [21/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6573 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1145 <SV = 1144> <Delay = 3.31>
ST_1145 : Operation 6574 [20/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6574 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1146 <SV = 1145> <Delay = 3.31>
ST_1146 : Operation 6575 [19/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6575 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1147 <SV = 1146> <Delay = 3.31>
ST_1147 : Operation 6576 [18/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6576 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1148 <SV = 1147> <Delay = 3.31>
ST_1148 : Operation 6577 [17/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6577 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1149 <SV = 1148> <Delay = 3.31>
ST_1149 : Operation 6578 [16/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6578 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1150 <SV = 1149> <Delay = 3.31>
ST_1150 : Operation 6579 [15/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6579 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1151 <SV = 1150> <Delay = 3.31>
ST_1151 : Operation 6580 [14/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6580 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1152 <SV = 1151> <Delay = 3.31>
ST_1152 : Operation 6581 [13/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6581 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1153 <SV = 1152> <Delay = 3.31>
ST_1153 : Operation 6582 [12/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6582 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1154 <SV = 1153> <Delay = 3.31>
ST_1154 : Operation 6583 [11/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6583 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1155 <SV = 1154> <Delay = 3.31>
ST_1155 : Operation 6584 [10/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6584 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1156 <SV = 1155> <Delay = 3.31>
ST_1156 : Operation 6585 [9/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6585 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1157 <SV = 1156> <Delay = 3.31>
ST_1157 : Operation 6586 [8/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6586 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1158 <SV = 1157> <Delay = 3.31>
ST_1158 : Operation 6587 [7/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6587 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1159 <SV = 1158> <Delay = 3.31>
ST_1159 : Operation 6588 [6/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6588 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1160 <SV = 1159> <Delay = 3.31>
ST_1160 : Operation 6589 [5/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6589 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1161 <SV = 1160> <Delay = 3.31>
ST_1161 : Operation 6590 [4/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6590 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1162 <SV = 1161> <Delay = 3.31>
ST_1162 : Operation 6591 [3/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6591 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1163 <SV = 1162> <Delay = 3.31>
ST_1163 : Operation 6592 [2/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6592 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1164 <SV = 1163> <Delay = 3.31>
ST_1164 : Operation 6593 [1/22] (3.31ns)   --->   "%div1_34 = ddiv i64 %sub1_34, i64 100.01" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6593 'ddiv' 'div1_34' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1165 <SV = 1164> <Delay = 3.33>
ST_1165 : Operation 6594 [1/1] (0.00ns)   --->   "%q_addr_37 = getelementptr i64 %q, i64 0, i64 %zext_ln47_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6594 'getelementptr' 'q_addr_37' <Predicate = true> <Delay = 0.00>
ST_1165 : Operation 6595 [1/1] (0.00ns)   --->   "%bitcast_ln48_164 = bitcast i64 %div1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6595 'bitcast' 'bitcast_ln48_164' <Predicate = true> <Delay = 0.00>
ST_1165 : Operation 6596 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_164, i12 %q_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6596 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1165 : Operation 6597 [5/5] (3.33ns)   --->   "%mul4_35 = dmul i64 %div1_34, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6597 'dmul' 'mul4_35' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1166 <SV = 1165> <Delay = 3.33>
ST_1166 : Operation 6598 [4/5] (3.33ns)   --->   "%mul4_35 = dmul i64 %div1_34, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6598 'dmul' 'mul4_35' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1167 <SV = 1166> <Delay = 3.33>
ST_1167 : Operation 6599 [3/5] (3.33ns)   --->   "%mul4_35 = dmul i64 %div1_34, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6599 'dmul' 'mul4_35' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1168 <SV = 1167> <Delay = 3.33>
ST_1168 : Operation 6600 [2/5] (3.33ns)   --->   "%mul4_35 = dmul i64 %div1_34, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6600 'dmul' 'mul4_35' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1169 <SV = 1168> <Delay = 3.33>
ST_1169 : Operation 6601 [1/5] (3.33ns)   --->   "%mul4_35 = dmul i64 %div1_34, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6601 'dmul' 'mul4_35' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1170 <SV = 1169> <Delay = 2.89>
ST_1170 : Operation 6602 [5/5] (2.89ns)   --->   "%sub1_35 = dsub i64 %sub_35, i64 %mul4_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6602 'dsub' 'sub1_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1171 <SV = 1170> <Delay = 2.89>
ST_1171 : Operation 6603 [4/5] (2.89ns)   --->   "%sub1_35 = dsub i64 %sub_35, i64 %mul4_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6603 'dsub' 'sub1_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1172 <SV = 1171> <Delay = 2.89>
ST_1172 : Operation 6604 [3/5] (2.89ns)   --->   "%sub1_35 = dsub i64 %sub_35, i64 %mul4_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6604 'dsub' 'sub1_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1173 <SV = 1172> <Delay = 2.89>
ST_1173 : Operation 6605 [2/5] (2.89ns)   --->   "%sub1_35 = dsub i64 %sub_35, i64 %mul4_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6605 'dsub' 'sub1_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1174 <SV = 1173> <Delay = 2.89>
ST_1174 : Operation 6606 [1/5] (2.89ns)   --->   "%sub1_35 = dsub i64 %sub_35, i64 %mul4_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6606 'dsub' 'sub1_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1175 <SV = 1174> <Delay = 3.31>
ST_1175 : Operation 6607 [22/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6607 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1176 <SV = 1175> <Delay = 3.31>
ST_1176 : Operation 6608 [21/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6608 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1177 <SV = 1176> <Delay = 3.31>
ST_1177 : Operation 6609 [20/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6609 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1178 <SV = 1177> <Delay = 3.31>
ST_1178 : Operation 6610 [19/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6610 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1179 <SV = 1178> <Delay = 3.31>
ST_1179 : Operation 6611 [18/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6611 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1180 <SV = 1179> <Delay = 3.31>
ST_1180 : Operation 6612 [17/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6612 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1181 <SV = 1180> <Delay = 3.31>
ST_1181 : Operation 6613 [16/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6613 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1182 <SV = 1181> <Delay = 3.31>
ST_1182 : Operation 6614 [15/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6614 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1183 <SV = 1182> <Delay = 3.31>
ST_1183 : Operation 6615 [14/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6615 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1184 <SV = 1183> <Delay = 3.31>
ST_1184 : Operation 6616 [13/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6616 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1185 <SV = 1184> <Delay = 3.31>
ST_1185 : Operation 6617 [12/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6617 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1186 <SV = 1185> <Delay = 3.31>
ST_1186 : Operation 6618 [11/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6618 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1187 <SV = 1186> <Delay = 3.31>
ST_1187 : Operation 6619 [10/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6619 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1188 <SV = 1187> <Delay = 3.31>
ST_1188 : Operation 6620 [9/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6620 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1189 <SV = 1188> <Delay = 3.31>
ST_1189 : Operation 6621 [8/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6621 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1190 <SV = 1189> <Delay = 3.31>
ST_1190 : Operation 6622 [7/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6622 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1191 <SV = 1190> <Delay = 3.31>
ST_1191 : Operation 6623 [6/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6623 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1192 <SV = 1191> <Delay = 3.31>
ST_1192 : Operation 6624 [5/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6624 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1193 <SV = 1192> <Delay = 3.31>
ST_1193 : Operation 6625 [4/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6625 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1194 <SV = 1193> <Delay = 3.31>
ST_1194 : Operation 6626 [3/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6626 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1195 <SV = 1194> <Delay = 3.31>
ST_1195 : Operation 6627 [2/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6627 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1196 <SV = 1195> <Delay = 3.31>
ST_1196 : Operation 6628 [1/22] (3.31ns)   --->   "%div1_35 = ddiv i64 %sub1_35, i64 100.008" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6628 'ddiv' 'div1_35' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1197 <SV = 1196> <Delay = 3.33>
ST_1197 : Operation 6629 [1/1] (0.00ns)   --->   "%q_addr_38 = getelementptr i64 %q, i64 0, i64 %zext_ln47_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6629 'getelementptr' 'q_addr_38' <Predicate = true> <Delay = 0.00>
ST_1197 : Operation 6630 [1/1] (0.00ns)   --->   "%bitcast_ln48_167 = bitcast i64 %div1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6630 'bitcast' 'bitcast_ln48_167' <Predicate = true> <Delay = 0.00>
ST_1197 : Operation 6631 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_167, i12 %q_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6631 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1197 : Operation 6632 [5/5] (3.33ns)   --->   "%mul4_36 = dmul i64 %div1_35, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6632 'dmul' 'mul4_36' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1198 <SV = 1197> <Delay = 3.33>
ST_1198 : Operation 6633 [4/5] (3.33ns)   --->   "%mul4_36 = dmul i64 %div1_35, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6633 'dmul' 'mul4_36' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1199 <SV = 1198> <Delay = 3.33>
ST_1199 : Operation 6634 [3/5] (3.33ns)   --->   "%mul4_36 = dmul i64 %div1_35, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6634 'dmul' 'mul4_36' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1200 <SV = 1199> <Delay = 3.33>
ST_1200 : Operation 6635 [2/5] (3.33ns)   --->   "%mul4_36 = dmul i64 %div1_35, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6635 'dmul' 'mul4_36' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1201 <SV = 1200> <Delay = 3.33>
ST_1201 : Operation 6636 [1/5] (3.33ns)   --->   "%mul4_36 = dmul i64 %div1_35, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6636 'dmul' 'mul4_36' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1202 <SV = 1201> <Delay = 2.89>
ST_1202 : Operation 6637 [5/5] (2.89ns)   --->   "%sub1_36 = dsub i64 %sub_36, i64 %mul4_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6637 'dsub' 'sub1_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1203 <SV = 1202> <Delay = 2.89>
ST_1203 : Operation 6638 [4/5] (2.89ns)   --->   "%sub1_36 = dsub i64 %sub_36, i64 %mul4_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6638 'dsub' 'sub1_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1204 <SV = 1203> <Delay = 2.89>
ST_1204 : Operation 6639 [3/5] (2.89ns)   --->   "%sub1_36 = dsub i64 %sub_36, i64 %mul4_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6639 'dsub' 'sub1_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1205 <SV = 1204> <Delay = 2.89>
ST_1205 : Operation 6640 [2/5] (2.89ns)   --->   "%sub1_36 = dsub i64 %sub_36, i64 %mul4_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6640 'dsub' 'sub1_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1206 <SV = 1205> <Delay = 2.89>
ST_1206 : Operation 6641 [1/5] (2.89ns)   --->   "%sub1_36 = dsub i64 %sub_36, i64 %mul4_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6641 'dsub' 'sub1_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1207 <SV = 1206> <Delay = 3.31>
ST_1207 : Operation 6642 [22/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6642 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1208 <SV = 1207> <Delay = 3.31>
ST_1208 : Operation 6643 [21/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6643 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1209 <SV = 1208> <Delay = 3.31>
ST_1209 : Operation 6644 [20/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6644 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1210 <SV = 1209> <Delay = 3.31>
ST_1210 : Operation 6645 [19/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6645 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1211 <SV = 1210> <Delay = 3.31>
ST_1211 : Operation 6646 [18/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6646 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1212 <SV = 1211> <Delay = 3.31>
ST_1212 : Operation 6647 [17/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6647 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1213 <SV = 1212> <Delay = 3.31>
ST_1213 : Operation 6648 [16/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6648 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1214 <SV = 1213> <Delay = 3.31>
ST_1214 : Operation 6649 [15/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6649 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1215 <SV = 1214> <Delay = 3.31>
ST_1215 : Operation 6650 [14/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6650 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1216 <SV = 1215> <Delay = 3.31>
ST_1216 : Operation 6651 [13/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6651 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1217 <SV = 1216> <Delay = 3.31>
ST_1217 : Operation 6652 [12/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6652 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1218 <SV = 1217> <Delay = 3.31>
ST_1218 : Operation 6653 [11/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6653 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1219 <SV = 1218> <Delay = 3.31>
ST_1219 : Operation 6654 [10/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6654 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1220 <SV = 1219> <Delay = 3.31>
ST_1220 : Operation 6655 [9/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6655 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1221 <SV = 1220> <Delay = 3.31>
ST_1221 : Operation 6656 [8/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6656 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1222 <SV = 1221> <Delay = 3.31>
ST_1222 : Operation 6657 [7/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6657 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1223 <SV = 1222> <Delay = 3.31>
ST_1223 : Operation 6658 [6/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6658 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1224 <SV = 1223> <Delay = 3.31>
ST_1224 : Operation 6659 [5/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6659 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1225 <SV = 1224> <Delay = 3.31>
ST_1225 : Operation 6660 [4/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6660 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1226 <SV = 1225> <Delay = 3.31>
ST_1226 : Operation 6661 [3/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6661 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1227 <SV = 1226> <Delay = 3.31>
ST_1227 : Operation 6662 [2/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6662 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1228 <SV = 1227> <Delay = 3.31>
ST_1228 : Operation 6663 [1/22] (3.31ns)   --->   "%div1_36 = ddiv i64 %sub1_36, i64 100.006" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6663 'ddiv' 'div1_36' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1229 <SV = 1228> <Delay = 3.33>
ST_1229 : Operation 6664 [1/1] (0.00ns)   --->   "%q_addr_39 = getelementptr i64 %q, i64 0, i64 %zext_ln47_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6664 'getelementptr' 'q_addr_39' <Predicate = true> <Delay = 0.00>
ST_1229 : Operation 6665 [1/1] (0.00ns)   --->   "%bitcast_ln48_170 = bitcast i64 %div1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6665 'bitcast' 'bitcast_ln48_170' <Predicate = true> <Delay = 0.00>
ST_1229 : Operation 6666 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_170, i12 %q_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6666 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1229 : Operation 6667 [5/5] (3.33ns)   --->   "%mul4_37 = dmul i64 %div1_36, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6667 'dmul' 'mul4_37' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1230 <SV = 1229> <Delay = 3.33>
ST_1230 : Operation 6668 [4/5] (3.33ns)   --->   "%mul4_37 = dmul i64 %div1_36, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6668 'dmul' 'mul4_37' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1231 <SV = 1230> <Delay = 3.33>
ST_1231 : Operation 6669 [3/5] (3.33ns)   --->   "%mul4_37 = dmul i64 %div1_36, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6669 'dmul' 'mul4_37' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1232 <SV = 1231> <Delay = 3.33>
ST_1232 : Operation 6670 [2/5] (3.33ns)   --->   "%mul4_37 = dmul i64 %div1_36, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6670 'dmul' 'mul4_37' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1233 <SV = 1232> <Delay = 3.33>
ST_1233 : Operation 6671 [1/5] (3.33ns)   --->   "%mul4_37 = dmul i64 %div1_36, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6671 'dmul' 'mul4_37' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1234 <SV = 1233> <Delay = 2.89>
ST_1234 : Operation 6672 [5/5] (2.89ns)   --->   "%sub1_37 = dsub i64 %sub_37, i64 %mul4_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6672 'dsub' 'sub1_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1235 <SV = 1234> <Delay = 2.89>
ST_1235 : Operation 6673 [4/5] (2.89ns)   --->   "%sub1_37 = dsub i64 %sub_37, i64 %mul4_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6673 'dsub' 'sub1_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1236 <SV = 1235> <Delay = 2.89>
ST_1236 : Operation 6674 [3/5] (2.89ns)   --->   "%sub1_37 = dsub i64 %sub_37, i64 %mul4_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6674 'dsub' 'sub1_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1237 <SV = 1236> <Delay = 2.89>
ST_1237 : Operation 6675 [2/5] (2.89ns)   --->   "%sub1_37 = dsub i64 %sub_37, i64 %mul4_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6675 'dsub' 'sub1_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1238 <SV = 1237> <Delay = 2.89>
ST_1238 : Operation 6676 [1/5] (2.89ns)   --->   "%sub1_37 = dsub i64 %sub_37, i64 %mul4_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6676 'dsub' 'sub1_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1239 <SV = 1238> <Delay = 3.31>
ST_1239 : Operation 6677 [22/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6677 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1240 <SV = 1239> <Delay = 3.31>
ST_1240 : Operation 6678 [21/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6678 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1241 <SV = 1240> <Delay = 3.31>
ST_1241 : Operation 6679 [20/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6679 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1242 <SV = 1241> <Delay = 3.31>
ST_1242 : Operation 6680 [19/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6680 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1243 <SV = 1242> <Delay = 3.31>
ST_1243 : Operation 6681 [18/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6681 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1244 <SV = 1243> <Delay = 3.31>
ST_1244 : Operation 6682 [17/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6682 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1245 <SV = 1244> <Delay = 3.31>
ST_1245 : Operation 6683 [16/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6683 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1246 <SV = 1245> <Delay = 3.31>
ST_1246 : Operation 6684 [15/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6684 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1247 <SV = 1246> <Delay = 3.31>
ST_1247 : Operation 6685 [14/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6685 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1248 <SV = 1247> <Delay = 3.31>
ST_1248 : Operation 6686 [13/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6686 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1249 <SV = 1248> <Delay = 3.31>
ST_1249 : Operation 6687 [12/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6687 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1250 <SV = 1249> <Delay = 3.31>
ST_1250 : Operation 6688 [11/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6688 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1251 <SV = 1250> <Delay = 3.31>
ST_1251 : Operation 6689 [10/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6689 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1252 <SV = 1251> <Delay = 3.31>
ST_1252 : Operation 6690 [9/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6690 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1253 <SV = 1252> <Delay = 3.31>
ST_1253 : Operation 6691 [8/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6691 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1254 <SV = 1253> <Delay = 3.31>
ST_1254 : Operation 6692 [7/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6692 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1255 <SV = 1254> <Delay = 3.31>
ST_1255 : Operation 6693 [6/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6693 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1256 <SV = 1255> <Delay = 3.31>
ST_1256 : Operation 6694 [5/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6694 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1257 <SV = 1256> <Delay = 3.31>
ST_1257 : Operation 6695 [4/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6695 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1258 <SV = 1257> <Delay = 3.31>
ST_1258 : Operation 6696 [3/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6696 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1259 <SV = 1258> <Delay = 3.31>
ST_1259 : Operation 6697 [2/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6697 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1260 <SV = 1259> <Delay = 3.31>
ST_1260 : Operation 6698 [1/22] (3.31ns)   --->   "%div1_37 = ddiv i64 %sub1_37, i64 100.005" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6698 'ddiv' 'div1_37' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1261 <SV = 1260> <Delay = 3.33>
ST_1261 : Operation 6699 [1/1] (0.00ns)   --->   "%q_addr_40 = getelementptr i64 %q, i64 0, i64 %zext_ln47_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6699 'getelementptr' 'q_addr_40' <Predicate = true> <Delay = 0.00>
ST_1261 : Operation 6700 [1/1] (0.00ns)   --->   "%bitcast_ln48_173 = bitcast i64 %div1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6700 'bitcast' 'bitcast_ln48_173' <Predicate = true> <Delay = 0.00>
ST_1261 : Operation 6701 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_173, i12 %q_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6701 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1261 : Operation 6702 [5/5] (3.33ns)   --->   "%mul4_38 = dmul i64 %div1_37, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6702 'dmul' 'mul4_38' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1262 <SV = 1261> <Delay = 3.33>
ST_1262 : Operation 6703 [4/5] (3.33ns)   --->   "%mul4_38 = dmul i64 %div1_37, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6703 'dmul' 'mul4_38' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1263 <SV = 1262> <Delay = 3.33>
ST_1263 : Operation 6704 [3/5] (3.33ns)   --->   "%mul4_38 = dmul i64 %div1_37, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6704 'dmul' 'mul4_38' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1264 <SV = 1263> <Delay = 3.33>
ST_1264 : Operation 6705 [2/5] (3.33ns)   --->   "%mul4_38 = dmul i64 %div1_37, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6705 'dmul' 'mul4_38' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1265 <SV = 1264> <Delay = 3.33>
ST_1265 : Operation 6706 [1/5] (3.33ns)   --->   "%mul4_38 = dmul i64 %div1_37, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6706 'dmul' 'mul4_38' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1266 <SV = 1265> <Delay = 2.89>
ST_1266 : Operation 6707 [5/5] (2.89ns)   --->   "%sub1_38 = dsub i64 %sub_38, i64 %mul4_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6707 'dsub' 'sub1_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1267 <SV = 1266> <Delay = 2.89>
ST_1267 : Operation 6708 [4/5] (2.89ns)   --->   "%sub1_38 = dsub i64 %sub_38, i64 %mul4_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6708 'dsub' 'sub1_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1268 <SV = 1267> <Delay = 2.89>
ST_1268 : Operation 6709 [3/5] (2.89ns)   --->   "%sub1_38 = dsub i64 %sub_38, i64 %mul4_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6709 'dsub' 'sub1_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1269 <SV = 1268> <Delay = 2.89>
ST_1269 : Operation 6710 [2/5] (2.89ns)   --->   "%sub1_38 = dsub i64 %sub_38, i64 %mul4_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6710 'dsub' 'sub1_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1270 <SV = 1269> <Delay = 2.89>
ST_1270 : Operation 6711 [1/5] (2.89ns)   --->   "%sub1_38 = dsub i64 %sub_38, i64 %mul4_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6711 'dsub' 'sub1_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1271 <SV = 1270> <Delay = 3.31>
ST_1271 : Operation 6712 [22/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6712 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1272 <SV = 1271> <Delay = 3.31>
ST_1272 : Operation 6713 [21/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6713 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1273 <SV = 1272> <Delay = 3.31>
ST_1273 : Operation 6714 [20/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6714 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1274 <SV = 1273> <Delay = 3.31>
ST_1274 : Operation 6715 [19/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6715 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1275 <SV = 1274> <Delay = 3.31>
ST_1275 : Operation 6716 [18/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6716 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1276 <SV = 1275> <Delay = 3.31>
ST_1276 : Operation 6717 [17/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6717 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1277 <SV = 1276> <Delay = 3.31>
ST_1277 : Operation 6718 [16/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6718 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1278 <SV = 1277> <Delay = 3.31>
ST_1278 : Operation 6719 [15/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6719 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1279 <SV = 1278> <Delay = 3.31>
ST_1279 : Operation 6720 [14/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6720 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1280 <SV = 1279> <Delay = 3.31>
ST_1280 : Operation 6721 [13/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6721 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1281 <SV = 1280> <Delay = 3.31>
ST_1281 : Operation 6722 [12/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6722 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1282 <SV = 1281> <Delay = 3.31>
ST_1282 : Operation 6723 [11/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6723 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1283 <SV = 1282> <Delay = 3.31>
ST_1283 : Operation 6724 [10/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6724 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1284 <SV = 1283> <Delay = 3.31>
ST_1284 : Operation 6725 [9/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6725 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1285 <SV = 1284> <Delay = 3.31>
ST_1285 : Operation 6726 [8/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6726 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1286 <SV = 1285> <Delay = 3.31>
ST_1286 : Operation 6727 [7/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6727 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1287 <SV = 1286> <Delay = 3.31>
ST_1287 : Operation 6728 [6/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6728 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1288 <SV = 1287> <Delay = 3.31>
ST_1288 : Operation 6729 [5/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6729 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1289 <SV = 1288> <Delay = 3.31>
ST_1289 : Operation 6730 [4/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6730 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1290 <SV = 1289> <Delay = 3.31>
ST_1290 : Operation 6731 [3/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6731 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1291 <SV = 1290> <Delay = 3.31>
ST_1291 : Operation 6732 [2/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6732 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1292 <SV = 1291> <Delay = 3.31>
ST_1292 : Operation 6733 [1/22] (3.31ns)   --->   "%div1_38 = ddiv i64 %sub1_38, i64 100.004" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6733 'ddiv' 'div1_38' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1293 <SV = 1292> <Delay = 3.33>
ST_1293 : Operation 6734 [1/1] (0.00ns)   --->   "%q_addr_41 = getelementptr i64 %q, i64 0, i64 %zext_ln47_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6734 'getelementptr' 'q_addr_41' <Predicate = true> <Delay = 0.00>
ST_1293 : Operation 6735 [1/1] (0.00ns)   --->   "%bitcast_ln48_177 = bitcast i64 %div1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6735 'bitcast' 'bitcast_ln48_177' <Predicate = true> <Delay = 0.00>
ST_1293 : Operation 6736 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_177, i12 %q_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6736 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1293 : Operation 6737 [5/5] (3.33ns)   --->   "%mul4_39 = dmul i64 %div1_38, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6737 'dmul' 'mul4_39' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1294 <SV = 1293> <Delay = 3.33>
ST_1294 : Operation 6738 [4/5] (3.33ns)   --->   "%mul4_39 = dmul i64 %div1_38, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6738 'dmul' 'mul4_39' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1295 <SV = 1294> <Delay = 3.33>
ST_1295 : Operation 6739 [3/5] (3.33ns)   --->   "%mul4_39 = dmul i64 %div1_38, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6739 'dmul' 'mul4_39' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1296 <SV = 1295> <Delay = 3.33>
ST_1296 : Operation 6740 [2/5] (3.33ns)   --->   "%mul4_39 = dmul i64 %div1_38, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6740 'dmul' 'mul4_39' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1297 <SV = 1296> <Delay = 3.33>
ST_1297 : Operation 6741 [1/5] (3.33ns)   --->   "%mul4_39 = dmul i64 %div1_38, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6741 'dmul' 'mul4_39' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1298 <SV = 1297> <Delay = 2.89>
ST_1298 : Operation 6742 [5/5] (2.89ns)   --->   "%sub1_39 = dsub i64 %sub_39, i64 %mul4_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6742 'dsub' 'sub1_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1299 <SV = 1298> <Delay = 2.89>
ST_1299 : Operation 6743 [4/5] (2.89ns)   --->   "%sub1_39 = dsub i64 %sub_39, i64 %mul4_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6743 'dsub' 'sub1_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1300 <SV = 1299> <Delay = 2.89>
ST_1300 : Operation 6744 [3/5] (2.89ns)   --->   "%sub1_39 = dsub i64 %sub_39, i64 %mul4_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6744 'dsub' 'sub1_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1301 <SV = 1300> <Delay = 2.89>
ST_1301 : Operation 6745 [2/5] (2.89ns)   --->   "%sub1_39 = dsub i64 %sub_39, i64 %mul4_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6745 'dsub' 'sub1_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1302 <SV = 1301> <Delay = 2.89>
ST_1302 : Operation 6746 [1/5] (2.89ns)   --->   "%sub1_39 = dsub i64 %sub_39, i64 %mul4_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6746 'dsub' 'sub1_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1303 <SV = 1302> <Delay = 3.31>
ST_1303 : Operation 6747 [22/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6747 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1304 <SV = 1303> <Delay = 3.31>
ST_1304 : Operation 6748 [21/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6748 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1305 <SV = 1304> <Delay = 3.31>
ST_1305 : Operation 6749 [20/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6749 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1306 <SV = 1305> <Delay = 3.31>
ST_1306 : Operation 6750 [19/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6750 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1307 <SV = 1306> <Delay = 3.31>
ST_1307 : Operation 6751 [18/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6751 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1308 <SV = 1307> <Delay = 3.31>
ST_1308 : Operation 6752 [17/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6752 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1309 <SV = 1308> <Delay = 3.31>
ST_1309 : Operation 6753 [16/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6753 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1310 <SV = 1309> <Delay = 3.31>
ST_1310 : Operation 6754 [15/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6754 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1311 <SV = 1310> <Delay = 3.31>
ST_1311 : Operation 6755 [14/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6755 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1312 <SV = 1311> <Delay = 3.31>
ST_1312 : Operation 6756 [13/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6756 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1313 <SV = 1312> <Delay = 3.31>
ST_1313 : Operation 6757 [12/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6757 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1314 <SV = 1313> <Delay = 3.31>
ST_1314 : Operation 6758 [11/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6758 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1315 <SV = 1314> <Delay = 3.31>
ST_1315 : Operation 6759 [10/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6759 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1316 <SV = 1315> <Delay = 3.31>
ST_1316 : Operation 6760 [9/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6760 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1317 <SV = 1316> <Delay = 3.31>
ST_1317 : Operation 6761 [8/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6761 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1318 <SV = 1317> <Delay = 3.31>
ST_1318 : Operation 6762 [7/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6762 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1319 <SV = 1318> <Delay = 3.31>
ST_1319 : Operation 6763 [6/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6763 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1320 <SV = 1319> <Delay = 3.31>
ST_1320 : Operation 6764 [5/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6764 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1321 <SV = 1320> <Delay = 3.31>
ST_1321 : Operation 6765 [4/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6765 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1322 <SV = 1321> <Delay = 3.31>
ST_1322 : Operation 6766 [3/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6766 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1323 <SV = 1322> <Delay = 3.31>
ST_1323 : Operation 6767 [2/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6767 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1324 <SV = 1323> <Delay = 3.31>
ST_1324 : Operation 6768 [1/22] (3.31ns)   --->   "%div1_39 = ddiv i64 %sub1_39, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6768 'ddiv' 'div1_39' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1325 <SV = 1324> <Delay = 3.33>
ST_1325 : Operation 6769 [1/1] (0.00ns)   --->   "%q_addr_42 = getelementptr i64 %q, i64 0, i64 %zext_ln47_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6769 'getelementptr' 'q_addr_42' <Predicate = true> <Delay = 0.00>
ST_1325 : Operation 6770 [1/1] (0.00ns)   --->   "%bitcast_ln48_180 = bitcast i64 %div1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6770 'bitcast' 'bitcast_ln48_180' <Predicate = true> <Delay = 0.00>
ST_1325 : Operation 6771 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_180, i12 %q_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6771 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1325 : Operation 6772 [5/5] (3.33ns)   --->   "%mul4_40 = dmul i64 %div1_39, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6772 'dmul' 'mul4_40' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1326 <SV = 1325> <Delay = 3.33>
ST_1326 : Operation 6773 [4/5] (3.33ns)   --->   "%mul4_40 = dmul i64 %div1_39, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6773 'dmul' 'mul4_40' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1327 <SV = 1326> <Delay = 3.33>
ST_1327 : Operation 6774 [3/5] (3.33ns)   --->   "%mul4_40 = dmul i64 %div1_39, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6774 'dmul' 'mul4_40' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1328 <SV = 1327> <Delay = 3.33>
ST_1328 : Operation 6775 [2/5] (3.33ns)   --->   "%mul4_40 = dmul i64 %div1_39, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6775 'dmul' 'mul4_40' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1329 <SV = 1328> <Delay = 3.33>
ST_1329 : Operation 6776 [1/5] (3.33ns)   --->   "%mul4_40 = dmul i64 %div1_39, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6776 'dmul' 'mul4_40' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1330 <SV = 1329> <Delay = 2.89>
ST_1330 : Operation 6777 [5/5] (2.89ns)   --->   "%sub1_40 = dsub i64 %sub_40, i64 %mul4_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6777 'dsub' 'sub1_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1331 <SV = 1330> <Delay = 2.89>
ST_1331 : Operation 6778 [4/5] (2.89ns)   --->   "%sub1_40 = dsub i64 %sub_40, i64 %mul4_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6778 'dsub' 'sub1_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1332 <SV = 1331> <Delay = 2.89>
ST_1332 : Operation 6779 [3/5] (2.89ns)   --->   "%sub1_40 = dsub i64 %sub_40, i64 %mul4_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6779 'dsub' 'sub1_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1333 <SV = 1332> <Delay = 2.89>
ST_1333 : Operation 6780 [2/5] (2.89ns)   --->   "%sub1_40 = dsub i64 %sub_40, i64 %mul4_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6780 'dsub' 'sub1_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1334 <SV = 1333> <Delay = 2.89>
ST_1334 : Operation 6781 [1/5] (2.89ns)   --->   "%sub1_40 = dsub i64 %sub_40, i64 %mul4_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6781 'dsub' 'sub1_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1335 <SV = 1334> <Delay = 3.31>
ST_1335 : Operation 6782 [22/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6782 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1336 <SV = 1335> <Delay = 3.31>
ST_1336 : Operation 6783 [21/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6783 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1337 <SV = 1336> <Delay = 3.31>
ST_1337 : Operation 6784 [20/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6784 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1338 <SV = 1337> <Delay = 3.31>
ST_1338 : Operation 6785 [19/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6785 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1339 <SV = 1338> <Delay = 3.31>
ST_1339 : Operation 6786 [18/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6786 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1340 <SV = 1339> <Delay = 3.31>
ST_1340 : Operation 6787 [17/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6787 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1341 <SV = 1340> <Delay = 3.31>
ST_1341 : Operation 6788 [16/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6788 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1342 <SV = 1341> <Delay = 3.31>
ST_1342 : Operation 6789 [15/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6789 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1343 <SV = 1342> <Delay = 3.31>
ST_1343 : Operation 6790 [14/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6790 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1344 <SV = 1343> <Delay = 3.31>
ST_1344 : Operation 6791 [13/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6791 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1345 <SV = 1344> <Delay = 3.31>
ST_1345 : Operation 6792 [12/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6792 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1346 <SV = 1345> <Delay = 3.31>
ST_1346 : Operation 6793 [11/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6793 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1347 <SV = 1346> <Delay = 3.31>
ST_1347 : Operation 6794 [10/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6794 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1348 <SV = 1347> <Delay = 3.31>
ST_1348 : Operation 6795 [9/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6795 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1349 <SV = 1348> <Delay = 3.31>
ST_1349 : Operation 6796 [8/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6796 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1350 <SV = 1349> <Delay = 3.31>
ST_1350 : Operation 6797 [7/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6797 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1351 <SV = 1350> <Delay = 3.31>
ST_1351 : Operation 6798 [6/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6798 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1352 <SV = 1351> <Delay = 3.31>
ST_1352 : Operation 6799 [5/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6799 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1353 <SV = 1352> <Delay = 3.31>
ST_1353 : Operation 6800 [4/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6800 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1354 <SV = 1353> <Delay = 3.31>
ST_1354 : Operation 6801 [3/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6801 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1355 <SV = 1354> <Delay = 3.31>
ST_1355 : Operation 6802 [2/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6802 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1356 <SV = 1355> <Delay = 3.31>
ST_1356 : Operation 6803 [1/22] (3.31ns)   --->   "%div1_40 = ddiv i64 %sub1_40, i64 100.003" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6803 'ddiv' 'div1_40' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1357 <SV = 1356> <Delay = 3.33>
ST_1357 : Operation 6804 [1/1] (0.00ns)   --->   "%q_addr_43 = getelementptr i64 %q, i64 0, i64 %zext_ln47_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6804 'getelementptr' 'q_addr_43' <Predicate = true> <Delay = 0.00>
ST_1357 : Operation 6805 [1/1] (0.00ns)   --->   "%bitcast_ln48_183 = bitcast i64 %div1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6805 'bitcast' 'bitcast_ln48_183' <Predicate = true> <Delay = 0.00>
ST_1357 : Operation 6806 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_183, i12 %q_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6806 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1357 : Operation 6807 [5/5] (3.33ns)   --->   "%mul4_41 = dmul i64 %div1_40, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6807 'dmul' 'mul4_41' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1358 <SV = 1357> <Delay = 3.33>
ST_1358 : Operation 6808 [4/5] (3.33ns)   --->   "%mul4_41 = dmul i64 %div1_40, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6808 'dmul' 'mul4_41' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1359 <SV = 1358> <Delay = 3.33>
ST_1359 : Operation 6809 [3/5] (3.33ns)   --->   "%mul4_41 = dmul i64 %div1_40, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6809 'dmul' 'mul4_41' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1360 <SV = 1359> <Delay = 3.33>
ST_1360 : Operation 6810 [2/5] (3.33ns)   --->   "%mul4_41 = dmul i64 %div1_40, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6810 'dmul' 'mul4_41' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1361 <SV = 1360> <Delay = 3.33>
ST_1361 : Operation 6811 [1/5] (3.33ns)   --->   "%mul4_41 = dmul i64 %div1_40, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6811 'dmul' 'mul4_41' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1362 <SV = 1361> <Delay = 2.89>
ST_1362 : Operation 6812 [5/5] (2.89ns)   --->   "%sub1_41 = dsub i64 %sub_41, i64 %mul4_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6812 'dsub' 'sub1_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1363 <SV = 1362> <Delay = 2.89>
ST_1363 : Operation 6813 [4/5] (2.89ns)   --->   "%sub1_41 = dsub i64 %sub_41, i64 %mul4_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6813 'dsub' 'sub1_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1364 <SV = 1363> <Delay = 2.89>
ST_1364 : Operation 6814 [3/5] (2.89ns)   --->   "%sub1_41 = dsub i64 %sub_41, i64 %mul4_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6814 'dsub' 'sub1_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1365 <SV = 1364> <Delay = 2.89>
ST_1365 : Operation 6815 [2/5] (2.89ns)   --->   "%sub1_41 = dsub i64 %sub_41, i64 %mul4_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6815 'dsub' 'sub1_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1366 <SV = 1365> <Delay = 2.89>
ST_1366 : Operation 6816 [1/5] (2.89ns)   --->   "%sub1_41 = dsub i64 %sub_41, i64 %mul4_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6816 'dsub' 'sub1_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1367 <SV = 1366> <Delay = 3.31>
ST_1367 : Operation 6817 [22/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6817 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1368 <SV = 1367> <Delay = 3.31>
ST_1368 : Operation 6818 [21/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6818 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1369 <SV = 1368> <Delay = 3.31>
ST_1369 : Operation 6819 [20/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6819 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1370 <SV = 1369> <Delay = 3.31>
ST_1370 : Operation 6820 [19/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6820 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1371 <SV = 1370> <Delay = 3.31>
ST_1371 : Operation 6821 [18/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6821 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1372 <SV = 1371> <Delay = 3.31>
ST_1372 : Operation 6822 [17/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6822 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1373 <SV = 1372> <Delay = 3.31>
ST_1373 : Operation 6823 [16/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6823 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1374 <SV = 1373> <Delay = 3.31>
ST_1374 : Operation 6824 [15/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6824 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1375 <SV = 1374> <Delay = 3.31>
ST_1375 : Operation 6825 [14/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6825 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1376 <SV = 1375> <Delay = 3.31>
ST_1376 : Operation 6826 [13/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6826 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1377 <SV = 1376> <Delay = 3.31>
ST_1377 : Operation 6827 [12/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6827 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1378 <SV = 1377> <Delay = 3.31>
ST_1378 : Operation 6828 [11/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6828 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1379 <SV = 1378> <Delay = 3.31>
ST_1379 : Operation 6829 [10/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6829 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1380 <SV = 1379> <Delay = 3.31>
ST_1380 : Operation 6830 [9/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6830 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1381 <SV = 1380> <Delay = 3.31>
ST_1381 : Operation 6831 [8/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6831 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1382 <SV = 1381> <Delay = 3.31>
ST_1382 : Operation 6832 [7/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6832 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1383 <SV = 1382> <Delay = 3.31>
ST_1383 : Operation 6833 [6/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6833 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1384 <SV = 1383> <Delay = 3.31>
ST_1384 : Operation 6834 [5/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6834 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1385 <SV = 1384> <Delay = 3.31>
ST_1385 : Operation 6835 [4/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6835 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1386 <SV = 1385> <Delay = 3.31>
ST_1386 : Operation 6836 [3/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6836 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1387 <SV = 1386> <Delay = 3.31>
ST_1387 : Operation 6837 [2/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6837 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1388 <SV = 1387> <Delay = 3.31>
ST_1388 : Operation 6838 [1/22] (3.31ns)   --->   "%div1_41 = ddiv i64 %sub1_41, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6838 'ddiv' 'div1_41' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1389 <SV = 1388> <Delay = 3.33>
ST_1389 : Operation 6839 [1/1] (0.00ns)   --->   "%q_addr_44 = getelementptr i64 %q, i64 0, i64 %zext_ln47_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6839 'getelementptr' 'q_addr_44' <Predicate = true> <Delay = 0.00>
ST_1389 : Operation 6840 [1/1] (0.00ns)   --->   "%bitcast_ln48_186 = bitcast i64 %div1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6840 'bitcast' 'bitcast_ln48_186' <Predicate = true> <Delay = 0.00>
ST_1389 : Operation 6841 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_186, i12 %q_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6841 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1389 : Operation 6842 [5/5] (3.33ns)   --->   "%mul4_42 = dmul i64 %div1_41, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6842 'dmul' 'mul4_42' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1390 <SV = 1389> <Delay = 3.33>
ST_1390 : Operation 6843 [4/5] (3.33ns)   --->   "%mul4_42 = dmul i64 %div1_41, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6843 'dmul' 'mul4_42' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1391 <SV = 1390> <Delay = 3.33>
ST_1391 : Operation 6844 [3/5] (3.33ns)   --->   "%mul4_42 = dmul i64 %div1_41, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6844 'dmul' 'mul4_42' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1392 <SV = 1391> <Delay = 3.33>
ST_1392 : Operation 6845 [2/5] (3.33ns)   --->   "%mul4_42 = dmul i64 %div1_41, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6845 'dmul' 'mul4_42' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1393 <SV = 1392> <Delay = 3.33>
ST_1393 : Operation 6846 [1/5] (3.33ns)   --->   "%mul4_42 = dmul i64 %div1_41, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6846 'dmul' 'mul4_42' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1394 <SV = 1393> <Delay = 2.89>
ST_1394 : Operation 6847 [5/5] (2.89ns)   --->   "%sub1_42 = dsub i64 %sub_42, i64 %mul4_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6847 'dsub' 'sub1_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1395 <SV = 1394> <Delay = 2.89>
ST_1395 : Operation 6848 [4/5] (2.89ns)   --->   "%sub1_42 = dsub i64 %sub_42, i64 %mul4_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6848 'dsub' 'sub1_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1396 <SV = 1395> <Delay = 2.89>
ST_1396 : Operation 6849 [3/5] (2.89ns)   --->   "%sub1_42 = dsub i64 %sub_42, i64 %mul4_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6849 'dsub' 'sub1_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1397 <SV = 1396> <Delay = 2.89>
ST_1397 : Operation 6850 [2/5] (2.89ns)   --->   "%sub1_42 = dsub i64 %sub_42, i64 %mul4_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6850 'dsub' 'sub1_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1398 <SV = 1397> <Delay = 2.89>
ST_1398 : Operation 6851 [1/5] (2.89ns)   --->   "%sub1_42 = dsub i64 %sub_42, i64 %mul4_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6851 'dsub' 'sub1_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1399 <SV = 1398> <Delay = 3.31>
ST_1399 : Operation 6852 [22/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6852 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1400 <SV = 1399> <Delay = 3.31>
ST_1400 : Operation 6853 [21/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6853 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1401 <SV = 1400> <Delay = 3.31>
ST_1401 : Operation 6854 [20/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6854 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1402 <SV = 1401> <Delay = 3.31>
ST_1402 : Operation 6855 [19/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6855 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1403 <SV = 1402> <Delay = 3.31>
ST_1403 : Operation 6856 [18/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6856 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1404 <SV = 1403> <Delay = 3.31>
ST_1404 : Operation 6857 [17/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6857 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1405 <SV = 1404> <Delay = 3.31>
ST_1405 : Operation 6858 [16/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6858 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1406 <SV = 1405> <Delay = 3.31>
ST_1406 : Operation 6859 [15/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6859 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1407 <SV = 1406> <Delay = 3.31>
ST_1407 : Operation 6860 [14/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6860 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1408 <SV = 1407> <Delay = 3.31>
ST_1408 : Operation 6861 [13/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6861 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1409 <SV = 1408> <Delay = 3.31>
ST_1409 : Operation 6862 [12/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6862 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1410 <SV = 1409> <Delay = 3.31>
ST_1410 : Operation 6863 [11/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6863 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1411 <SV = 1410> <Delay = 3.31>
ST_1411 : Operation 6864 [10/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6864 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1412 <SV = 1411> <Delay = 3.31>
ST_1412 : Operation 6865 [9/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6865 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1413 <SV = 1412> <Delay = 3.31>
ST_1413 : Operation 6866 [8/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6866 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1414 <SV = 1413> <Delay = 3.31>
ST_1414 : Operation 6867 [7/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6867 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1415 <SV = 1414> <Delay = 3.31>
ST_1415 : Operation 6868 [6/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6868 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1416 <SV = 1415> <Delay = 3.31>
ST_1416 : Operation 6869 [5/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6869 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1417 <SV = 1416> <Delay = 3.31>
ST_1417 : Operation 6870 [4/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6870 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1418 <SV = 1417> <Delay = 3.31>
ST_1418 : Operation 6871 [3/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6871 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1419 <SV = 1418> <Delay = 3.31>
ST_1419 : Operation 6872 [2/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6872 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1420 <SV = 1419> <Delay = 3.31>
ST_1420 : Operation 6873 [1/22] (3.31ns)   --->   "%div1_42 = ddiv i64 %sub1_42, i64 100.002" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6873 'ddiv' 'div1_42' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1421 <SV = 1420> <Delay = 3.33>
ST_1421 : Operation 6874 [1/1] (0.00ns)   --->   "%q_addr_45 = getelementptr i64 %q, i64 0, i64 %zext_ln47_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6874 'getelementptr' 'q_addr_45' <Predicate = true> <Delay = 0.00>
ST_1421 : Operation 6875 [1/1] (0.00ns)   --->   "%bitcast_ln48_189 = bitcast i64 %div1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6875 'bitcast' 'bitcast_ln48_189' <Predicate = true> <Delay = 0.00>
ST_1421 : Operation 6876 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_189, i12 %q_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6876 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1421 : Operation 6877 [5/5] (3.33ns)   --->   "%mul4_43 = dmul i64 %div1_42, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6877 'dmul' 'mul4_43' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1422 <SV = 1421> <Delay = 3.33>
ST_1422 : Operation 6878 [4/5] (3.33ns)   --->   "%mul4_43 = dmul i64 %div1_42, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6878 'dmul' 'mul4_43' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1423 <SV = 1422> <Delay = 3.33>
ST_1423 : Operation 6879 [3/5] (3.33ns)   --->   "%mul4_43 = dmul i64 %div1_42, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6879 'dmul' 'mul4_43' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1424 <SV = 1423> <Delay = 3.33>
ST_1424 : Operation 6880 [2/5] (3.33ns)   --->   "%mul4_43 = dmul i64 %div1_42, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6880 'dmul' 'mul4_43' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1425 <SV = 1424> <Delay = 3.33>
ST_1425 : Operation 6881 [1/5] (3.33ns)   --->   "%mul4_43 = dmul i64 %div1_42, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6881 'dmul' 'mul4_43' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1426 <SV = 1425> <Delay = 2.89>
ST_1426 : Operation 6882 [5/5] (2.89ns)   --->   "%sub1_43 = dsub i64 %sub_43, i64 %mul4_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6882 'dsub' 'sub1_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1427 <SV = 1426> <Delay = 2.89>
ST_1427 : Operation 6883 [4/5] (2.89ns)   --->   "%sub1_43 = dsub i64 %sub_43, i64 %mul4_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6883 'dsub' 'sub1_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1428 <SV = 1427> <Delay = 2.89>
ST_1428 : Operation 6884 [3/5] (2.89ns)   --->   "%sub1_43 = dsub i64 %sub_43, i64 %mul4_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6884 'dsub' 'sub1_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1429 <SV = 1428> <Delay = 2.89>
ST_1429 : Operation 6885 [2/5] (2.89ns)   --->   "%sub1_43 = dsub i64 %sub_43, i64 %mul4_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6885 'dsub' 'sub1_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1430 <SV = 1429> <Delay = 2.89>
ST_1430 : Operation 6886 [1/5] (2.89ns)   --->   "%sub1_43 = dsub i64 %sub_43, i64 %mul4_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6886 'dsub' 'sub1_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1431 <SV = 1430> <Delay = 3.31>
ST_1431 : Operation 6887 [22/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6887 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1432 <SV = 1431> <Delay = 3.31>
ST_1432 : Operation 6888 [21/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6888 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1433 <SV = 1432> <Delay = 3.31>
ST_1433 : Operation 6889 [20/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6889 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1434 <SV = 1433> <Delay = 3.31>
ST_1434 : Operation 6890 [19/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6890 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1435 <SV = 1434> <Delay = 3.31>
ST_1435 : Operation 6891 [18/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6891 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1436 <SV = 1435> <Delay = 3.31>
ST_1436 : Operation 6892 [17/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6892 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1437 <SV = 1436> <Delay = 3.31>
ST_1437 : Operation 6893 [16/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6893 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1438 <SV = 1437> <Delay = 3.31>
ST_1438 : Operation 6894 [15/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6894 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1439 <SV = 1438> <Delay = 3.31>
ST_1439 : Operation 6895 [14/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6895 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1440 <SV = 1439> <Delay = 3.31>
ST_1440 : Operation 6896 [13/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6896 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1441 <SV = 1440> <Delay = 3.31>
ST_1441 : Operation 6897 [12/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6897 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1442 <SV = 1441> <Delay = 3.31>
ST_1442 : Operation 6898 [11/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6898 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1443 <SV = 1442> <Delay = 3.31>
ST_1443 : Operation 6899 [10/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6899 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1444 <SV = 1443> <Delay = 3.31>
ST_1444 : Operation 6900 [9/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6900 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1445 <SV = 1444> <Delay = 3.31>
ST_1445 : Operation 6901 [8/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6901 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1446 <SV = 1445> <Delay = 3.31>
ST_1446 : Operation 6902 [7/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6902 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1447 <SV = 1446> <Delay = 3.31>
ST_1447 : Operation 6903 [6/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6903 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1448 <SV = 1447> <Delay = 3.31>
ST_1448 : Operation 6904 [5/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6904 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1449 <SV = 1448> <Delay = 3.31>
ST_1449 : Operation 6905 [4/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6905 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1450 <SV = 1449> <Delay = 3.31>
ST_1450 : Operation 6906 [3/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6906 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1451 <SV = 1450> <Delay = 3.31>
ST_1451 : Operation 6907 [2/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6907 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1452 <SV = 1451> <Delay = 3.31>
ST_1452 : Operation 6908 [1/22] (3.31ns)   --->   "%div1_43 = ddiv i64 %sub1_43, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6908 'ddiv' 'div1_43' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1453 <SV = 1452> <Delay = 3.33>
ST_1453 : Operation 6909 [1/1] (0.00ns)   --->   "%q_addr_46 = getelementptr i64 %q, i64 0, i64 %zext_ln47_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6909 'getelementptr' 'q_addr_46' <Predicate = true> <Delay = 0.00>
ST_1453 : Operation 6910 [1/1] (0.00ns)   --->   "%bitcast_ln48_192 = bitcast i64 %div1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6910 'bitcast' 'bitcast_ln48_192' <Predicate = true> <Delay = 0.00>
ST_1453 : Operation 6911 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_192, i12 %q_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6911 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1453 : Operation 6912 [5/5] (3.33ns)   --->   "%mul4_44 = dmul i64 %div1_43, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6912 'dmul' 'mul4_44' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1454 <SV = 1453> <Delay = 3.33>
ST_1454 : Operation 6913 [4/5] (3.33ns)   --->   "%mul4_44 = dmul i64 %div1_43, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6913 'dmul' 'mul4_44' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1455 <SV = 1454> <Delay = 3.33>
ST_1455 : Operation 6914 [3/5] (3.33ns)   --->   "%mul4_44 = dmul i64 %div1_43, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6914 'dmul' 'mul4_44' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1456 <SV = 1455> <Delay = 3.33>
ST_1456 : Operation 6915 [2/5] (3.33ns)   --->   "%mul4_44 = dmul i64 %div1_43, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6915 'dmul' 'mul4_44' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1457 <SV = 1456> <Delay = 3.33>
ST_1457 : Operation 6916 [1/5] (3.33ns)   --->   "%mul4_44 = dmul i64 %div1_43, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6916 'dmul' 'mul4_44' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1458 <SV = 1457> <Delay = 2.89>
ST_1458 : Operation 6917 [5/5] (2.89ns)   --->   "%sub1_44 = dsub i64 %sub_44, i64 %mul4_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6917 'dsub' 'sub1_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1459 <SV = 1458> <Delay = 2.89>
ST_1459 : Operation 6918 [4/5] (2.89ns)   --->   "%sub1_44 = dsub i64 %sub_44, i64 %mul4_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6918 'dsub' 'sub1_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1460 <SV = 1459> <Delay = 2.89>
ST_1460 : Operation 6919 [3/5] (2.89ns)   --->   "%sub1_44 = dsub i64 %sub_44, i64 %mul4_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6919 'dsub' 'sub1_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1461 <SV = 1460> <Delay = 2.89>
ST_1461 : Operation 6920 [2/5] (2.89ns)   --->   "%sub1_44 = dsub i64 %sub_44, i64 %mul4_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6920 'dsub' 'sub1_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1462 <SV = 1461> <Delay = 2.89>
ST_1462 : Operation 6921 [1/5] (2.89ns)   --->   "%sub1_44 = dsub i64 %sub_44, i64 %mul4_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6921 'dsub' 'sub1_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1463 <SV = 1462> <Delay = 3.31>
ST_1463 : Operation 6922 [22/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6922 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1464 <SV = 1463> <Delay = 3.31>
ST_1464 : Operation 6923 [21/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6923 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1465 <SV = 1464> <Delay = 3.31>
ST_1465 : Operation 6924 [20/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6924 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1466 <SV = 1465> <Delay = 3.31>
ST_1466 : Operation 6925 [19/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6925 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1467 <SV = 1466> <Delay = 3.31>
ST_1467 : Operation 6926 [18/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6926 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1468 <SV = 1467> <Delay = 3.31>
ST_1468 : Operation 6927 [17/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6927 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1469 <SV = 1468> <Delay = 3.31>
ST_1469 : Operation 6928 [16/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6928 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1470 <SV = 1469> <Delay = 3.31>
ST_1470 : Operation 6929 [15/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6929 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1471 <SV = 1470> <Delay = 3.31>
ST_1471 : Operation 6930 [14/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6930 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1472 <SV = 1471> <Delay = 3.31>
ST_1472 : Operation 6931 [13/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6931 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1473 <SV = 1472> <Delay = 3.31>
ST_1473 : Operation 6932 [12/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6932 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1474 <SV = 1473> <Delay = 3.31>
ST_1474 : Operation 6933 [11/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6933 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1475 <SV = 1474> <Delay = 3.31>
ST_1475 : Operation 6934 [10/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6934 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1476 <SV = 1475> <Delay = 3.31>
ST_1476 : Operation 6935 [9/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6935 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1477 <SV = 1476> <Delay = 3.31>
ST_1477 : Operation 6936 [8/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6936 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1478 <SV = 1477> <Delay = 3.31>
ST_1478 : Operation 6937 [7/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6937 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1479 <SV = 1478> <Delay = 3.31>
ST_1479 : Operation 6938 [6/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6938 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1480 <SV = 1479> <Delay = 3.31>
ST_1480 : Operation 6939 [5/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6939 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1481 <SV = 1480> <Delay = 3.31>
ST_1481 : Operation 6940 [4/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6940 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1482 <SV = 1481> <Delay = 3.31>
ST_1482 : Operation 6941 [3/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6941 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1483 <SV = 1482> <Delay = 3.31>
ST_1483 : Operation 6942 [2/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6942 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1484 <SV = 1483> <Delay = 3.31>
ST_1484 : Operation 6943 [1/22] (3.31ns)   --->   "%div1_44 = ddiv i64 %sub1_44, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6943 'ddiv' 'div1_44' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1485 <SV = 1484> <Delay = 3.33>
ST_1485 : Operation 6944 [1/1] (0.00ns)   --->   "%q_addr_47 = getelementptr i64 %q, i64 0, i64 %zext_ln47_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6944 'getelementptr' 'q_addr_47' <Predicate = true> <Delay = 0.00>
ST_1485 : Operation 6945 [1/1] (0.00ns)   --->   "%bitcast_ln48_195 = bitcast i64 %div1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6945 'bitcast' 'bitcast_ln48_195' <Predicate = true> <Delay = 0.00>
ST_1485 : Operation 6946 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_195, i12 %q_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6946 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1485 : Operation 6947 [5/5] (3.33ns)   --->   "%mul4_45 = dmul i64 %div1_44, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6947 'dmul' 'mul4_45' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1486 <SV = 1485> <Delay = 3.33>
ST_1486 : Operation 6948 [4/5] (3.33ns)   --->   "%mul4_45 = dmul i64 %div1_44, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6948 'dmul' 'mul4_45' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1487 <SV = 1486> <Delay = 3.33>
ST_1487 : Operation 6949 [3/5] (3.33ns)   --->   "%mul4_45 = dmul i64 %div1_44, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6949 'dmul' 'mul4_45' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1488 <SV = 1487> <Delay = 3.33>
ST_1488 : Operation 6950 [2/5] (3.33ns)   --->   "%mul4_45 = dmul i64 %div1_44, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6950 'dmul' 'mul4_45' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1489 <SV = 1488> <Delay = 3.33>
ST_1489 : Operation 6951 [1/5] (3.33ns)   --->   "%mul4_45 = dmul i64 %div1_44, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6951 'dmul' 'mul4_45' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1490 <SV = 1489> <Delay = 2.89>
ST_1490 : Operation 6952 [5/5] (2.89ns)   --->   "%sub1_45 = dsub i64 %sub_45, i64 %mul4_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6952 'dsub' 'sub1_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1491 <SV = 1490> <Delay = 2.89>
ST_1491 : Operation 6953 [4/5] (2.89ns)   --->   "%sub1_45 = dsub i64 %sub_45, i64 %mul4_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6953 'dsub' 'sub1_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1492 <SV = 1491> <Delay = 2.89>
ST_1492 : Operation 6954 [3/5] (2.89ns)   --->   "%sub1_45 = dsub i64 %sub_45, i64 %mul4_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6954 'dsub' 'sub1_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1493 <SV = 1492> <Delay = 2.89>
ST_1493 : Operation 6955 [2/5] (2.89ns)   --->   "%sub1_45 = dsub i64 %sub_45, i64 %mul4_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6955 'dsub' 'sub1_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1494 <SV = 1493> <Delay = 2.89>
ST_1494 : Operation 6956 [1/5] (2.89ns)   --->   "%sub1_45 = dsub i64 %sub_45, i64 %mul4_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6956 'dsub' 'sub1_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1495 <SV = 1494> <Delay = 3.31>
ST_1495 : Operation 6957 [22/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6957 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1496 <SV = 1495> <Delay = 3.31>
ST_1496 : Operation 6958 [21/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6958 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1497 <SV = 1496> <Delay = 3.31>
ST_1497 : Operation 6959 [20/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6959 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1498 <SV = 1497> <Delay = 3.31>
ST_1498 : Operation 6960 [19/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6960 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1499 <SV = 1498> <Delay = 3.31>
ST_1499 : Operation 6961 [18/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6961 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1500 <SV = 1499> <Delay = 3.31>
ST_1500 : Operation 6962 [17/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6962 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1501 <SV = 1500> <Delay = 3.31>
ST_1501 : Operation 6963 [16/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6963 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1502 <SV = 1501> <Delay = 3.31>
ST_1502 : Operation 6964 [15/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6964 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1503 <SV = 1502> <Delay = 3.31>
ST_1503 : Operation 6965 [14/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6965 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1504 <SV = 1503> <Delay = 3.31>
ST_1504 : Operation 6966 [13/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6966 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1505 <SV = 1504> <Delay = 3.31>
ST_1505 : Operation 6967 [12/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6967 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1506 <SV = 1505> <Delay = 3.31>
ST_1506 : Operation 6968 [11/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6968 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1507 <SV = 1506> <Delay = 3.31>
ST_1507 : Operation 6969 [10/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6969 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1508 <SV = 1507> <Delay = 3.31>
ST_1508 : Operation 6970 [9/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6970 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1509 <SV = 1508> <Delay = 3.31>
ST_1509 : Operation 6971 [8/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6971 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1510 <SV = 1509> <Delay = 3.31>
ST_1510 : Operation 6972 [7/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6972 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1511 <SV = 1510> <Delay = 3.31>
ST_1511 : Operation 6973 [6/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6973 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1512 <SV = 1511> <Delay = 3.31>
ST_1512 : Operation 6974 [5/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6974 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1513 <SV = 1512> <Delay = 3.31>
ST_1513 : Operation 6975 [4/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6975 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1514 <SV = 1513> <Delay = 3.31>
ST_1514 : Operation 6976 [3/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6976 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1515 <SV = 1514> <Delay = 3.31>
ST_1515 : Operation 6977 [2/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6977 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1516 <SV = 1515> <Delay = 3.31>
ST_1516 : Operation 6978 [1/22] (3.31ns)   --->   "%div1_45 = ddiv i64 %sub1_45, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6978 'ddiv' 'div1_45' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1517 <SV = 1516> <Delay = 3.33>
ST_1517 : Operation 6979 [1/1] (0.00ns)   --->   "%q_addr_48 = getelementptr i64 %q, i64 0, i64 %zext_ln47_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6979 'getelementptr' 'q_addr_48' <Predicate = true> <Delay = 0.00>
ST_1517 : Operation 6980 [1/1] (0.00ns)   --->   "%bitcast_ln48_198 = bitcast i64 %div1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6980 'bitcast' 'bitcast_ln48_198' <Predicate = true> <Delay = 0.00>
ST_1517 : Operation 6981 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_198, i12 %q_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6981 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1517 : Operation 6982 [5/5] (3.33ns)   --->   "%mul4_46 = dmul i64 %div1_45, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6982 'dmul' 'mul4_46' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1518 <SV = 1517> <Delay = 3.33>
ST_1518 : Operation 6983 [4/5] (3.33ns)   --->   "%mul4_46 = dmul i64 %div1_45, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6983 'dmul' 'mul4_46' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1519 <SV = 1518> <Delay = 3.33>
ST_1519 : Operation 6984 [3/5] (3.33ns)   --->   "%mul4_46 = dmul i64 %div1_45, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6984 'dmul' 'mul4_46' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1520 <SV = 1519> <Delay = 3.33>
ST_1520 : Operation 6985 [2/5] (3.33ns)   --->   "%mul4_46 = dmul i64 %div1_45, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6985 'dmul' 'mul4_46' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1521 <SV = 1520> <Delay = 3.33>
ST_1521 : Operation 6986 [1/5] (3.33ns)   --->   "%mul4_46 = dmul i64 %div1_45, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6986 'dmul' 'mul4_46' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1522 <SV = 1521> <Delay = 2.89>
ST_1522 : Operation 6987 [5/5] (2.89ns)   --->   "%sub1_46 = dsub i64 %sub_46, i64 %mul4_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6987 'dsub' 'sub1_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1523 <SV = 1522> <Delay = 2.89>
ST_1523 : Operation 6988 [4/5] (2.89ns)   --->   "%sub1_46 = dsub i64 %sub_46, i64 %mul4_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6988 'dsub' 'sub1_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1524 <SV = 1523> <Delay = 2.89>
ST_1524 : Operation 6989 [3/5] (2.89ns)   --->   "%sub1_46 = dsub i64 %sub_46, i64 %mul4_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6989 'dsub' 'sub1_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1525 <SV = 1524> <Delay = 2.89>
ST_1525 : Operation 6990 [2/5] (2.89ns)   --->   "%sub1_46 = dsub i64 %sub_46, i64 %mul4_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6990 'dsub' 'sub1_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1526 <SV = 1525> <Delay = 2.89>
ST_1526 : Operation 6991 [1/5] (2.89ns)   --->   "%sub1_46 = dsub i64 %sub_46, i64 %mul4_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6991 'dsub' 'sub1_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1527 <SV = 1526> <Delay = 3.31>
ST_1527 : Operation 6992 [22/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6992 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1528 <SV = 1527> <Delay = 3.31>
ST_1528 : Operation 6993 [21/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6993 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1529 <SV = 1528> <Delay = 3.31>
ST_1529 : Operation 6994 [20/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6994 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1530 <SV = 1529> <Delay = 3.31>
ST_1530 : Operation 6995 [19/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6995 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1531 <SV = 1530> <Delay = 3.31>
ST_1531 : Operation 6996 [18/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6996 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1532 <SV = 1531> <Delay = 3.31>
ST_1532 : Operation 6997 [17/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6997 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1533 <SV = 1532> <Delay = 3.31>
ST_1533 : Operation 6998 [16/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6998 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1534 <SV = 1533> <Delay = 3.31>
ST_1534 : Operation 6999 [15/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 6999 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1535 <SV = 1534> <Delay = 3.31>
ST_1535 : Operation 7000 [14/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7000 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1536 <SV = 1535> <Delay = 3.31>
ST_1536 : Operation 7001 [13/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7001 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1537 <SV = 1536> <Delay = 3.31>
ST_1537 : Operation 7002 [12/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7002 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1538 <SV = 1537> <Delay = 3.31>
ST_1538 : Operation 7003 [11/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7003 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1539 <SV = 1538> <Delay = 3.31>
ST_1539 : Operation 7004 [10/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7004 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1540 <SV = 1539> <Delay = 3.31>
ST_1540 : Operation 7005 [9/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7005 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1541 <SV = 1540> <Delay = 3.31>
ST_1541 : Operation 7006 [8/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7006 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1542 <SV = 1541> <Delay = 3.31>
ST_1542 : Operation 7007 [7/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7007 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1543 <SV = 1542> <Delay = 3.31>
ST_1543 : Operation 7008 [6/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7008 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1544 <SV = 1543> <Delay = 3.31>
ST_1544 : Operation 7009 [5/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7009 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1545 <SV = 1544> <Delay = 3.31>
ST_1545 : Operation 7010 [4/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7010 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1546 <SV = 1545> <Delay = 3.31>
ST_1546 : Operation 7011 [3/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7011 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1547 <SV = 1546> <Delay = 3.31>
ST_1547 : Operation 7012 [2/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7012 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1548 <SV = 1547> <Delay = 3.31>
ST_1548 : Operation 7013 [1/22] (3.31ns)   --->   "%div1_46 = ddiv i64 %sub1_46, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7013 'ddiv' 'div1_46' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1549 <SV = 1548> <Delay = 3.33>
ST_1549 : Operation 7014 [1/1] (0.00ns)   --->   "%q_addr_49 = getelementptr i64 %q, i64 0, i64 %zext_ln47_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7014 'getelementptr' 'q_addr_49' <Predicate = true> <Delay = 0.00>
ST_1549 : Operation 7015 [1/1] (0.00ns)   --->   "%bitcast_ln48_201 = bitcast i64 %div1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7015 'bitcast' 'bitcast_ln48_201' <Predicate = true> <Delay = 0.00>
ST_1549 : Operation 7016 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_201, i12 %q_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7016 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1549 : Operation 7017 [5/5] (3.33ns)   --->   "%mul4_47 = dmul i64 %div1_46, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7017 'dmul' 'mul4_47' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1550 <SV = 1549> <Delay = 3.33>
ST_1550 : Operation 7018 [4/5] (3.33ns)   --->   "%mul4_47 = dmul i64 %div1_46, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7018 'dmul' 'mul4_47' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1551 <SV = 1550> <Delay = 3.33>
ST_1551 : Operation 7019 [3/5] (3.33ns)   --->   "%mul4_47 = dmul i64 %div1_46, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7019 'dmul' 'mul4_47' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1552 <SV = 1551> <Delay = 3.33>
ST_1552 : Operation 7020 [2/5] (3.33ns)   --->   "%mul4_47 = dmul i64 %div1_46, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7020 'dmul' 'mul4_47' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1553 <SV = 1552> <Delay = 3.33>
ST_1553 : Operation 7021 [1/5] (3.33ns)   --->   "%mul4_47 = dmul i64 %div1_46, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7021 'dmul' 'mul4_47' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1554 <SV = 1553> <Delay = 2.89>
ST_1554 : Operation 7022 [5/5] (2.89ns)   --->   "%sub1_47 = dsub i64 %sub_47, i64 %mul4_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7022 'dsub' 'sub1_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1555 <SV = 1554> <Delay = 2.89>
ST_1555 : Operation 7023 [4/5] (2.89ns)   --->   "%sub1_47 = dsub i64 %sub_47, i64 %mul4_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7023 'dsub' 'sub1_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1556 <SV = 1555> <Delay = 2.89>
ST_1556 : Operation 7024 [3/5] (2.89ns)   --->   "%sub1_47 = dsub i64 %sub_47, i64 %mul4_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7024 'dsub' 'sub1_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1557 <SV = 1556> <Delay = 2.89>
ST_1557 : Operation 7025 [2/5] (2.89ns)   --->   "%sub1_47 = dsub i64 %sub_47, i64 %mul4_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7025 'dsub' 'sub1_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1558 <SV = 1557> <Delay = 2.89>
ST_1558 : Operation 7026 [1/5] (2.89ns)   --->   "%sub1_47 = dsub i64 %sub_47, i64 %mul4_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7026 'dsub' 'sub1_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1559 <SV = 1558> <Delay = 3.31>
ST_1559 : Operation 7027 [22/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7027 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1560 <SV = 1559> <Delay = 3.31>
ST_1560 : Operation 7028 [21/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7028 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1561 <SV = 1560> <Delay = 3.31>
ST_1561 : Operation 7029 [20/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7029 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1562 <SV = 1561> <Delay = 3.31>
ST_1562 : Operation 7030 [19/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7030 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1563 <SV = 1562> <Delay = 3.31>
ST_1563 : Operation 7031 [18/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7031 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1564 <SV = 1563> <Delay = 3.31>
ST_1564 : Operation 7032 [17/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7032 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1565 <SV = 1564> <Delay = 3.31>
ST_1565 : Operation 7033 [16/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7033 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1566 <SV = 1565> <Delay = 3.31>
ST_1566 : Operation 7034 [15/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7034 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1567 <SV = 1566> <Delay = 3.31>
ST_1567 : Operation 7035 [14/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7035 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1568 <SV = 1567> <Delay = 3.31>
ST_1568 : Operation 7036 [13/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7036 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1569 <SV = 1568> <Delay = 3.31>
ST_1569 : Operation 7037 [12/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7037 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1570 <SV = 1569> <Delay = 3.31>
ST_1570 : Operation 7038 [11/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7038 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1571 <SV = 1570> <Delay = 3.31>
ST_1571 : Operation 7039 [10/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7039 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1572 <SV = 1571> <Delay = 3.31>
ST_1572 : Operation 7040 [9/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7040 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1573 <SV = 1572> <Delay = 3.31>
ST_1573 : Operation 7041 [8/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7041 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1574 <SV = 1573> <Delay = 3.31>
ST_1574 : Operation 7042 [7/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7042 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1575 <SV = 1574> <Delay = 3.31>
ST_1575 : Operation 7043 [6/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7043 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1576 <SV = 1575> <Delay = 3.31>
ST_1576 : Operation 7044 [5/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7044 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1577 <SV = 1576> <Delay = 3.31>
ST_1577 : Operation 7045 [4/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7045 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1578 <SV = 1577> <Delay = 3.31>
ST_1578 : Operation 7046 [3/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7046 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1579 <SV = 1578> <Delay = 3.31>
ST_1579 : Operation 7047 [2/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7047 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1580 <SV = 1579> <Delay = 3.31>
ST_1580 : Operation 7048 [1/22] (3.31ns)   --->   "%div1_47 = ddiv i64 %sub1_47, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7048 'ddiv' 'div1_47' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1581 <SV = 1580> <Delay = 3.33>
ST_1581 : Operation 7049 [1/1] (0.00ns)   --->   "%q_addr_50 = getelementptr i64 %q, i64 0, i64 %zext_ln47_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7049 'getelementptr' 'q_addr_50' <Predicate = true> <Delay = 0.00>
ST_1581 : Operation 7050 [1/1] (0.00ns)   --->   "%bitcast_ln48_204 = bitcast i64 %div1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7050 'bitcast' 'bitcast_ln48_204' <Predicate = true> <Delay = 0.00>
ST_1581 : Operation 7051 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_204, i12 %q_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7051 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1581 : Operation 7052 [5/5] (3.33ns)   --->   "%mul4_48 = dmul i64 %div1_47, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7052 'dmul' 'mul4_48' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1582 <SV = 1581> <Delay = 3.33>
ST_1582 : Operation 7053 [4/5] (3.33ns)   --->   "%mul4_48 = dmul i64 %div1_47, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7053 'dmul' 'mul4_48' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1583 <SV = 1582> <Delay = 3.33>
ST_1583 : Operation 7054 [3/5] (3.33ns)   --->   "%mul4_48 = dmul i64 %div1_47, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7054 'dmul' 'mul4_48' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1584 <SV = 1583> <Delay = 3.33>
ST_1584 : Operation 7055 [2/5] (3.33ns)   --->   "%mul4_48 = dmul i64 %div1_47, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7055 'dmul' 'mul4_48' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1585 <SV = 1584> <Delay = 3.33>
ST_1585 : Operation 7056 [1/5] (3.33ns)   --->   "%mul4_48 = dmul i64 %div1_47, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7056 'dmul' 'mul4_48' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1586 <SV = 1585> <Delay = 2.89>
ST_1586 : Operation 7057 [5/5] (2.89ns)   --->   "%sub1_48 = dsub i64 %sub_48, i64 %mul4_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7057 'dsub' 'sub1_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1587 <SV = 1586> <Delay = 2.89>
ST_1587 : Operation 7058 [4/5] (2.89ns)   --->   "%sub1_48 = dsub i64 %sub_48, i64 %mul4_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7058 'dsub' 'sub1_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1588 <SV = 1587> <Delay = 2.89>
ST_1588 : Operation 7059 [3/5] (2.89ns)   --->   "%sub1_48 = dsub i64 %sub_48, i64 %mul4_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7059 'dsub' 'sub1_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1589 <SV = 1588> <Delay = 2.89>
ST_1589 : Operation 7060 [2/5] (2.89ns)   --->   "%sub1_48 = dsub i64 %sub_48, i64 %mul4_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7060 'dsub' 'sub1_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1590 <SV = 1589> <Delay = 2.89>
ST_1590 : Operation 7061 [1/5] (2.89ns)   --->   "%sub1_48 = dsub i64 %sub_48, i64 %mul4_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7061 'dsub' 'sub1_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1591 <SV = 1590> <Delay = 3.31>
ST_1591 : Operation 7062 [22/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7062 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1592 <SV = 1591> <Delay = 3.31>
ST_1592 : Operation 7063 [21/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7063 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1593 <SV = 1592> <Delay = 3.31>
ST_1593 : Operation 7064 [20/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7064 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1594 <SV = 1593> <Delay = 3.31>
ST_1594 : Operation 7065 [19/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7065 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1595 <SV = 1594> <Delay = 3.31>
ST_1595 : Operation 7066 [18/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7066 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1596 <SV = 1595> <Delay = 3.31>
ST_1596 : Operation 7067 [17/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7067 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1597 <SV = 1596> <Delay = 3.31>
ST_1597 : Operation 7068 [16/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7068 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1598 <SV = 1597> <Delay = 3.31>
ST_1598 : Operation 7069 [15/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7069 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1599 <SV = 1598> <Delay = 3.31>
ST_1599 : Operation 7070 [14/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7070 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1600 <SV = 1599> <Delay = 3.31>
ST_1600 : Operation 7071 [13/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7071 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1601 <SV = 1600> <Delay = 3.31>
ST_1601 : Operation 7072 [12/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7072 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1602 <SV = 1601> <Delay = 3.31>
ST_1602 : Operation 7073 [11/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7073 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1603 <SV = 1602> <Delay = 3.31>
ST_1603 : Operation 7074 [10/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7074 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1604 <SV = 1603> <Delay = 3.31>
ST_1604 : Operation 7075 [9/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7075 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1605 <SV = 1604> <Delay = 3.31>
ST_1605 : Operation 7076 [8/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7076 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1606 <SV = 1605> <Delay = 3.31>
ST_1606 : Operation 7077 [7/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7077 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1607 <SV = 1606> <Delay = 3.31>
ST_1607 : Operation 7078 [6/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7078 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1608 <SV = 1607> <Delay = 3.31>
ST_1608 : Operation 7079 [5/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7079 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1609 <SV = 1608> <Delay = 3.31>
ST_1609 : Operation 7080 [4/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7080 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1610 <SV = 1609> <Delay = 3.31>
ST_1610 : Operation 7081 [3/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7081 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1611 <SV = 1610> <Delay = 3.31>
ST_1611 : Operation 7082 [2/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7082 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1612 <SV = 1611> <Delay = 3.31>
ST_1612 : Operation 7083 [1/22] (3.31ns)   --->   "%div1_48 = ddiv i64 %sub1_48, i64 100.001" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7083 'ddiv' 'div1_48' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1613 <SV = 1612> <Delay = 3.33>
ST_1613 : Operation 7084 [1/1] (0.00ns)   --->   "%q_addr_51 = getelementptr i64 %q, i64 0, i64 %zext_ln47_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7084 'getelementptr' 'q_addr_51' <Predicate = true> <Delay = 0.00>
ST_1613 : Operation 7085 [1/1] (0.00ns)   --->   "%bitcast_ln48_207 = bitcast i64 %div1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7085 'bitcast' 'bitcast_ln48_207' <Predicate = true> <Delay = 0.00>
ST_1613 : Operation 7086 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_207, i12 %q_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7086 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1613 : Operation 7087 [5/5] (3.33ns)   --->   "%mul4_49 = dmul i64 %div1_48, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7087 'dmul' 'mul4_49' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1614 <SV = 1613> <Delay = 3.33>
ST_1614 : Operation 7088 [4/5] (3.33ns)   --->   "%mul4_49 = dmul i64 %div1_48, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7088 'dmul' 'mul4_49' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1615 <SV = 1614> <Delay = 3.33>
ST_1615 : Operation 7089 [3/5] (3.33ns)   --->   "%mul4_49 = dmul i64 %div1_48, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7089 'dmul' 'mul4_49' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1616 <SV = 1615> <Delay = 3.33>
ST_1616 : Operation 7090 [2/5] (3.33ns)   --->   "%mul4_49 = dmul i64 %div1_48, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7090 'dmul' 'mul4_49' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1617 <SV = 1616> <Delay = 3.33>
ST_1617 : Operation 7091 [1/5] (3.33ns)   --->   "%mul4_49 = dmul i64 %div1_48, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7091 'dmul' 'mul4_49' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1618 <SV = 1617> <Delay = 2.89>
ST_1618 : Operation 7092 [5/5] (2.89ns)   --->   "%sub1_49 = dsub i64 %sub_49, i64 %mul4_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7092 'dsub' 'sub1_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1619 <SV = 1618> <Delay = 2.89>
ST_1619 : Operation 7093 [4/5] (2.89ns)   --->   "%sub1_49 = dsub i64 %sub_49, i64 %mul4_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7093 'dsub' 'sub1_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1620 <SV = 1619> <Delay = 2.89>
ST_1620 : Operation 7094 [3/5] (2.89ns)   --->   "%sub1_49 = dsub i64 %sub_49, i64 %mul4_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7094 'dsub' 'sub1_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1621 <SV = 1620> <Delay = 2.89>
ST_1621 : Operation 7095 [2/5] (2.89ns)   --->   "%sub1_49 = dsub i64 %sub_49, i64 %mul4_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7095 'dsub' 'sub1_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1622 <SV = 1621> <Delay = 2.89>
ST_1622 : Operation 7096 [1/5] (2.89ns)   --->   "%sub1_49 = dsub i64 %sub_49, i64 %mul4_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7096 'dsub' 'sub1_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1623 <SV = 1622> <Delay = 3.31>
ST_1623 : Operation 7097 [22/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7097 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1624 <SV = 1623> <Delay = 3.31>
ST_1624 : Operation 7098 [21/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7098 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1625 <SV = 1624> <Delay = 3.31>
ST_1625 : Operation 7099 [20/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7099 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1626 <SV = 1625> <Delay = 3.31>
ST_1626 : Operation 7100 [19/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7100 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1627 <SV = 1626> <Delay = 3.31>
ST_1627 : Operation 7101 [18/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7101 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1628 <SV = 1627> <Delay = 3.31>
ST_1628 : Operation 7102 [17/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7102 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1629 <SV = 1628> <Delay = 3.31>
ST_1629 : Operation 7103 [16/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7103 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1630 <SV = 1629> <Delay = 3.31>
ST_1630 : Operation 7104 [15/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7104 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1631 <SV = 1630> <Delay = 3.31>
ST_1631 : Operation 7105 [14/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7105 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1632 <SV = 1631> <Delay = 3.31>
ST_1632 : Operation 7106 [13/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7106 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1633 <SV = 1632> <Delay = 3.31>
ST_1633 : Operation 7107 [12/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7107 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1634 <SV = 1633> <Delay = 3.31>
ST_1634 : Operation 7108 [11/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7108 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1635 <SV = 1634> <Delay = 3.31>
ST_1635 : Operation 7109 [10/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7109 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1636 <SV = 1635> <Delay = 3.31>
ST_1636 : Operation 7110 [9/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7110 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1637 <SV = 1636> <Delay = 3.31>
ST_1637 : Operation 7111 [8/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7111 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1638 <SV = 1637> <Delay = 3.31>
ST_1638 : Operation 7112 [7/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7112 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1639 <SV = 1638> <Delay = 3.31>
ST_1639 : Operation 7113 [6/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7113 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1640 <SV = 1639> <Delay = 3.31>
ST_1640 : Operation 7114 [5/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7114 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1641 <SV = 1640> <Delay = 3.31>
ST_1641 : Operation 7115 [4/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7115 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1642 <SV = 1641> <Delay = 3.31>
ST_1642 : Operation 7116 [3/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7116 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1643 <SV = 1642> <Delay = 3.31>
ST_1643 : Operation 7117 [2/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7117 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1644 <SV = 1643> <Delay = 3.31>
ST_1644 : Operation 7118 [1/22] (3.31ns)   --->   "%div1_49 = ddiv i64 %sub1_49, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7118 'ddiv' 'div1_49' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1645 <SV = 1644> <Delay = 3.33>
ST_1645 : Operation 7119 [1/1] (0.00ns)   --->   "%q_addr_52 = getelementptr i64 %q, i64 0, i64 %zext_ln47_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7119 'getelementptr' 'q_addr_52' <Predicate = true> <Delay = 0.00>
ST_1645 : Operation 7120 [1/1] (0.00ns)   --->   "%bitcast_ln48_210 = bitcast i64 %div1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7120 'bitcast' 'bitcast_ln48_210' <Predicate = true> <Delay = 0.00>
ST_1645 : Operation 7121 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_210, i12 %q_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7121 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1645 : Operation 7122 [5/5] (3.33ns)   --->   "%mul4_50 = dmul i64 %div1_49, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7122 'dmul' 'mul4_50' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1646 <SV = 1645> <Delay = 3.33>
ST_1646 : Operation 7123 [4/5] (3.33ns)   --->   "%mul4_50 = dmul i64 %div1_49, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7123 'dmul' 'mul4_50' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1647 <SV = 1646> <Delay = 3.33>
ST_1647 : Operation 7124 [3/5] (3.33ns)   --->   "%mul4_50 = dmul i64 %div1_49, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7124 'dmul' 'mul4_50' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1648 <SV = 1647> <Delay = 3.33>
ST_1648 : Operation 7125 [2/5] (3.33ns)   --->   "%mul4_50 = dmul i64 %div1_49, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7125 'dmul' 'mul4_50' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1649 <SV = 1648> <Delay = 3.33>
ST_1649 : Operation 7126 [1/5] (3.33ns)   --->   "%mul4_50 = dmul i64 %div1_49, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7126 'dmul' 'mul4_50' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1650 <SV = 1649> <Delay = 2.89>
ST_1650 : Operation 7127 [5/5] (2.89ns)   --->   "%sub1_50 = dsub i64 %sub_50, i64 %mul4_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7127 'dsub' 'sub1_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1651 <SV = 1650> <Delay = 2.89>
ST_1651 : Operation 7128 [4/5] (2.89ns)   --->   "%sub1_50 = dsub i64 %sub_50, i64 %mul4_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7128 'dsub' 'sub1_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1652 <SV = 1651> <Delay = 2.89>
ST_1652 : Operation 7129 [3/5] (2.89ns)   --->   "%sub1_50 = dsub i64 %sub_50, i64 %mul4_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7129 'dsub' 'sub1_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1653 <SV = 1652> <Delay = 2.89>
ST_1653 : Operation 7130 [2/5] (2.89ns)   --->   "%sub1_50 = dsub i64 %sub_50, i64 %mul4_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7130 'dsub' 'sub1_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1654 <SV = 1653> <Delay = 2.89>
ST_1654 : Operation 7131 [1/5] (2.89ns)   --->   "%sub1_50 = dsub i64 %sub_50, i64 %mul4_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7131 'dsub' 'sub1_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1655 <SV = 1654> <Delay = 3.31>
ST_1655 : Operation 7132 [22/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7132 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1656 <SV = 1655> <Delay = 3.31>
ST_1656 : Operation 7133 [21/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7133 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1657 <SV = 1656> <Delay = 3.31>
ST_1657 : Operation 7134 [20/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7134 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1658 <SV = 1657> <Delay = 3.31>
ST_1658 : Operation 7135 [19/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7135 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1659 <SV = 1658> <Delay = 3.31>
ST_1659 : Operation 7136 [18/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7136 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1660 <SV = 1659> <Delay = 3.31>
ST_1660 : Operation 7137 [17/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7137 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1661 <SV = 1660> <Delay = 3.31>
ST_1661 : Operation 7138 [16/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7138 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1662 <SV = 1661> <Delay = 3.31>
ST_1662 : Operation 7139 [15/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7139 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1663 <SV = 1662> <Delay = 3.31>
ST_1663 : Operation 7140 [14/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7140 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1664 <SV = 1663> <Delay = 3.31>
ST_1664 : Operation 7141 [13/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7141 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1665 <SV = 1664> <Delay = 3.31>
ST_1665 : Operation 7142 [12/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7142 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1666 <SV = 1665> <Delay = 3.31>
ST_1666 : Operation 7143 [11/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7143 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1667 <SV = 1666> <Delay = 3.31>
ST_1667 : Operation 7144 [10/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7144 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1668 <SV = 1667> <Delay = 3.31>
ST_1668 : Operation 7145 [9/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7145 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1669 <SV = 1668> <Delay = 3.31>
ST_1669 : Operation 7146 [8/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7146 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1670 <SV = 1669> <Delay = 3.31>
ST_1670 : Operation 7147 [7/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7147 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1671 <SV = 1670> <Delay = 3.31>
ST_1671 : Operation 7148 [6/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7148 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1672 <SV = 1671> <Delay = 3.31>
ST_1672 : Operation 7149 [5/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7149 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1673 <SV = 1672> <Delay = 3.31>
ST_1673 : Operation 7150 [4/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7150 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1674 <SV = 1673> <Delay = 3.31>
ST_1674 : Operation 7151 [3/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7151 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1675 <SV = 1674> <Delay = 3.31>
ST_1675 : Operation 7152 [2/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7152 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1676 <SV = 1675> <Delay = 3.31>
ST_1676 : Operation 7153 [1/22] (3.31ns)   --->   "%div1_50 = ddiv i64 %sub1_50, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7153 'ddiv' 'div1_50' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1677 <SV = 1676> <Delay = 3.33>
ST_1677 : Operation 7154 [1/1] (0.00ns)   --->   "%q_addr_53 = getelementptr i64 %q, i64 0, i64 %zext_ln47_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7154 'getelementptr' 'q_addr_53' <Predicate = true> <Delay = 0.00>
ST_1677 : Operation 7155 [1/1] (0.00ns)   --->   "%bitcast_ln48_213 = bitcast i64 %div1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7155 'bitcast' 'bitcast_ln48_213' <Predicate = true> <Delay = 0.00>
ST_1677 : Operation 7156 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_213, i12 %q_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7156 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1677 : Operation 7157 [5/5] (3.33ns)   --->   "%mul4_51 = dmul i64 %div1_50, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7157 'dmul' 'mul4_51' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1678 <SV = 1677> <Delay = 3.33>
ST_1678 : Operation 7158 [4/5] (3.33ns)   --->   "%mul4_51 = dmul i64 %div1_50, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7158 'dmul' 'mul4_51' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1679 <SV = 1678> <Delay = 3.33>
ST_1679 : Operation 7159 [3/5] (3.33ns)   --->   "%mul4_51 = dmul i64 %div1_50, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7159 'dmul' 'mul4_51' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1680 <SV = 1679> <Delay = 3.33>
ST_1680 : Operation 7160 [2/5] (3.33ns)   --->   "%mul4_51 = dmul i64 %div1_50, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7160 'dmul' 'mul4_51' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1681 <SV = 1680> <Delay = 3.33>
ST_1681 : Operation 7161 [1/5] (3.33ns)   --->   "%mul4_51 = dmul i64 %div1_50, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7161 'dmul' 'mul4_51' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1682 <SV = 1681> <Delay = 2.89>
ST_1682 : Operation 7162 [5/5] (2.89ns)   --->   "%sub1_51 = dsub i64 %sub_51, i64 %mul4_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7162 'dsub' 'sub1_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1683 <SV = 1682> <Delay = 2.89>
ST_1683 : Operation 7163 [4/5] (2.89ns)   --->   "%sub1_51 = dsub i64 %sub_51, i64 %mul4_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7163 'dsub' 'sub1_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1684 <SV = 1683> <Delay = 2.89>
ST_1684 : Operation 7164 [3/5] (2.89ns)   --->   "%sub1_51 = dsub i64 %sub_51, i64 %mul4_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7164 'dsub' 'sub1_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1685 <SV = 1684> <Delay = 2.89>
ST_1685 : Operation 7165 [2/5] (2.89ns)   --->   "%sub1_51 = dsub i64 %sub_51, i64 %mul4_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7165 'dsub' 'sub1_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1686 <SV = 1685> <Delay = 2.89>
ST_1686 : Operation 7166 [1/5] (2.89ns)   --->   "%sub1_51 = dsub i64 %sub_51, i64 %mul4_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7166 'dsub' 'sub1_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1687 <SV = 1686> <Delay = 3.31>
ST_1687 : Operation 7167 [22/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7167 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1688 <SV = 1687> <Delay = 3.31>
ST_1688 : Operation 7168 [21/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7168 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1689 <SV = 1688> <Delay = 3.31>
ST_1689 : Operation 7169 [20/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7169 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1690 <SV = 1689> <Delay = 3.31>
ST_1690 : Operation 7170 [19/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7170 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1691 <SV = 1690> <Delay = 3.31>
ST_1691 : Operation 7171 [18/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7171 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1692 <SV = 1691> <Delay = 3.31>
ST_1692 : Operation 7172 [17/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7172 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1693 <SV = 1692> <Delay = 3.31>
ST_1693 : Operation 7173 [16/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7173 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1694 <SV = 1693> <Delay = 3.31>
ST_1694 : Operation 7174 [15/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7174 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1695 <SV = 1694> <Delay = 3.31>
ST_1695 : Operation 7175 [14/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7175 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1696 <SV = 1695> <Delay = 3.31>
ST_1696 : Operation 7176 [13/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7176 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1697 <SV = 1696> <Delay = 3.31>
ST_1697 : Operation 7177 [12/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7177 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1698 <SV = 1697> <Delay = 3.31>
ST_1698 : Operation 7178 [11/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7178 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1699 <SV = 1698> <Delay = 3.31>
ST_1699 : Operation 7179 [10/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7179 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1700 <SV = 1699> <Delay = 3.31>
ST_1700 : Operation 7180 [9/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7180 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1701 <SV = 1700> <Delay = 3.31>
ST_1701 : Operation 7181 [8/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7181 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1702 <SV = 1701> <Delay = 3.31>
ST_1702 : Operation 7182 [7/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7182 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1703 <SV = 1702> <Delay = 3.31>
ST_1703 : Operation 7183 [6/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7183 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1704 <SV = 1703> <Delay = 3.31>
ST_1704 : Operation 7184 [5/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7184 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1705 <SV = 1704> <Delay = 3.31>
ST_1705 : Operation 7185 [4/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7185 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1706 <SV = 1705> <Delay = 3.31>
ST_1706 : Operation 7186 [3/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7186 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1707 <SV = 1706> <Delay = 3.31>
ST_1707 : Operation 7187 [2/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7187 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1708 <SV = 1707> <Delay = 3.31>
ST_1708 : Operation 7188 [1/22] (3.31ns)   --->   "%div1_51 = ddiv i64 %sub1_51, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7188 'ddiv' 'div1_51' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1709 <SV = 1708> <Delay = 3.33>
ST_1709 : Operation 7189 [1/1] (0.00ns)   --->   "%q_addr_54 = getelementptr i64 %q, i64 0, i64 %zext_ln47_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7189 'getelementptr' 'q_addr_54' <Predicate = true> <Delay = 0.00>
ST_1709 : Operation 7190 [1/1] (0.00ns)   --->   "%bitcast_ln48_216 = bitcast i64 %div1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7190 'bitcast' 'bitcast_ln48_216' <Predicate = true> <Delay = 0.00>
ST_1709 : Operation 7191 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_216, i12 %q_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7191 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1709 : Operation 7192 [5/5] (3.33ns)   --->   "%mul4_52 = dmul i64 %div1_51, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7192 'dmul' 'mul4_52' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1710 <SV = 1709> <Delay = 3.33>
ST_1710 : Operation 7193 [4/5] (3.33ns)   --->   "%mul4_52 = dmul i64 %div1_51, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7193 'dmul' 'mul4_52' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1711 <SV = 1710> <Delay = 3.33>
ST_1711 : Operation 7194 [3/5] (3.33ns)   --->   "%mul4_52 = dmul i64 %div1_51, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7194 'dmul' 'mul4_52' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1712 <SV = 1711> <Delay = 3.33>
ST_1712 : Operation 7195 [2/5] (3.33ns)   --->   "%mul4_52 = dmul i64 %div1_51, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7195 'dmul' 'mul4_52' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1713 <SV = 1712> <Delay = 3.33>
ST_1713 : Operation 7196 [1/5] (3.33ns)   --->   "%mul4_52 = dmul i64 %div1_51, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7196 'dmul' 'mul4_52' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1714 <SV = 1713> <Delay = 2.89>
ST_1714 : Operation 7197 [5/5] (2.89ns)   --->   "%sub1_52 = dsub i64 %sub_52, i64 %mul4_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7197 'dsub' 'sub1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1715 <SV = 1714> <Delay = 2.89>
ST_1715 : Operation 7198 [4/5] (2.89ns)   --->   "%sub1_52 = dsub i64 %sub_52, i64 %mul4_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7198 'dsub' 'sub1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1716 <SV = 1715> <Delay = 2.89>
ST_1716 : Operation 7199 [3/5] (2.89ns)   --->   "%sub1_52 = dsub i64 %sub_52, i64 %mul4_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7199 'dsub' 'sub1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1717 <SV = 1716> <Delay = 2.89>
ST_1717 : Operation 7200 [2/5] (2.89ns)   --->   "%sub1_52 = dsub i64 %sub_52, i64 %mul4_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7200 'dsub' 'sub1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1718 <SV = 1717> <Delay = 2.89>
ST_1718 : Operation 7201 [1/5] (2.89ns)   --->   "%sub1_52 = dsub i64 %sub_52, i64 %mul4_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7201 'dsub' 'sub1_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1719 <SV = 1718> <Delay = 3.31>
ST_1719 : Operation 7202 [22/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7202 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1720 <SV = 1719> <Delay = 3.31>
ST_1720 : Operation 7203 [21/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7203 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1721 <SV = 1720> <Delay = 3.31>
ST_1721 : Operation 7204 [20/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7204 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1722 <SV = 1721> <Delay = 3.31>
ST_1722 : Operation 7205 [19/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7205 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1723 <SV = 1722> <Delay = 3.31>
ST_1723 : Operation 7206 [18/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7206 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1724 <SV = 1723> <Delay = 3.31>
ST_1724 : Operation 7207 [17/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7207 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1725 <SV = 1724> <Delay = 3.31>
ST_1725 : Operation 7208 [16/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7208 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1726 <SV = 1725> <Delay = 3.31>
ST_1726 : Operation 7209 [15/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7209 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1727 <SV = 1726> <Delay = 3.31>
ST_1727 : Operation 7210 [14/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7210 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1728 <SV = 1727> <Delay = 3.31>
ST_1728 : Operation 7211 [13/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7211 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1729 <SV = 1728> <Delay = 3.31>
ST_1729 : Operation 7212 [12/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7212 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1730 <SV = 1729> <Delay = 3.31>
ST_1730 : Operation 7213 [11/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7213 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1731 <SV = 1730> <Delay = 3.31>
ST_1731 : Operation 7214 [10/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7214 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1732 <SV = 1731> <Delay = 3.31>
ST_1732 : Operation 7215 [9/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7215 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1733 <SV = 1732> <Delay = 3.31>
ST_1733 : Operation 7216 [8/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7216 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1734 <SV = 1733> <Delay = 3.31>
ST_1734 : Operation 7217 [7/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7217 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1735 <SV = 1734> <Delay = 3.31>
ST_1735 : Operation 7218 [6/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7218 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1736 <SV = 1735> <Delay = 3.31>
ST_1736 : Operation 7219 [5/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7219 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1737 <SV = 1736> <Delay = 3.31>
ST_1737 : Operation 7220 [4/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7220 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1738 <SV = 1737> <Delay = 3.31>
ST_1738 : Operation 7221 [3/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7221 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1739 <SV = 1738> <Delay = 3.31>
ST_1739 : Operation 7222 [2/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7222 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1740 <SV = 1739> <Delay = 3.31>
ST_1740 : Operation 7223 [1/22] (3.31ns)   --->   "%div1_52 = ddiv i64 %sub1_52, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7223 'ddiv' 'div1_52' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1741 <SV = 1740> <Delay = 3.33>
ST_1741 : Operation 7224 [1/1] (0.00ns)   --->   "%q_addr_55 = getelementptr i64 %q, i64 0, i64 %zext_ln47_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7224 'getelementptr' 'q_addr_55' <Predicate = true> <Delay = 0.00>
ST_1741 : Operation 7225 [1/1] (0.00ns)   --->   "%bitcast_ln48_219 = bitcast i64 %div1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7225 'bitcast' 'bitcast_ln48_219' <Predicate = true> <Delay = 0.00>
ST_1741 : Operation 7226 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_219, i12 %q_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7226 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1741 : Operation 7227 [5/5] (3.33ns)   --->   "%mul4_53 = dmul i64 %div1_52, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7227 'dmul' 'mul4_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1742 <SV = 1741> <Delay = 3.33>
ST_1742 : Operation 7228 [4/5] (3.33ns)   --->   "%mul4_53 = dmul i64 %div1_52, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7228 'dmul' 'mul4_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1743 <SV = 1742> <Delay = 3.33>
ST_1743 : Operation 7229 [3/5] (3.33ns)   --->   "%mul4_53 = dmul i64 %div1_52, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7229 'dmul' 'mul4_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1744 <SV = 1743> <Delay = 3.33>
ST_1744 : Operation 7230 [2/5] (3.33ns)   --->   "%mul4_53 = dmul i64 %div1_52, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7230 'dmul' 'mul4_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1745 <SV = 1744> <Delay = 3.33>
ST_1745 : Operation 7231 [1/5] (3.33ns)   --->   "%mul4_53 = dmul i64 %div1_52, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7231 'dmul' 'mul4_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1746 <SV = 1745> <Delay = 2.89>
ST_1746 : Operation 7232 [5/5] (2.89ns)   --->   "%sub1_53 = dsub i64 %sub_53, i64 %mul4_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7232 'dsub' 'sub1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1747 <SV = 1746> <Delay = 2.89>
ST_1747 : Operation 7233 [4/5] (2.89ns)   --->   "%sub1_53 = dsub i64 %sub_53, i64 %mul4_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7233 'dsub' 'sub1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1748 <SV = 1747> <Delay = 2.89>
ST_1748 : Operation 7234 [3/5] (2.89ns)   --->   "%sub1_53 = dsub i64 %sub_53, i64 %mul4_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7234 'dsub' 'sub1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1749 <SV = 1748> <Delay = 2.89>
ST_1749 : Operation 7235 [2/5] (2.89ns)   --->   "%sub1_53 = dsub i64 %sub_53, i64 %mul4_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7235 'dsub' 'sub1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1750 <SV = 1749> <Delay = 2.89>
ST_1750 : Operation 7236 [1/5] (2.89ns)   --->   "%sub1_53 = dsub i64 %sub_53, i64 %mul4_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7236 'dsub' 'sub1_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1751 <SV = 1750> <Delay = 3.31>
ST_1751 : Operation 7237 [22/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7237 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1752 <SV = 1751> <Delay = 3.31>
ST_1752 : Operation 7238 [21/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7238 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1753 <SV = 1752> <Delay = 3.31>
ST_1753 : Operation 7239 [20/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7239 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1754 <SV = 1753> <Delay = 3.31>
ST_1754 : Operation 7240 [19/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7240 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1755 <SV = 1754> <Delay = 3.31>
ST_1755 : Operation 7241 [18/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7241 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1756 <SV = 1755> <Delay = 3.31>
ST_1756 : Operation 7242 [17/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7242 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1757 <SV = 1756> <Delay = 3.31>
ST_1757 : Operation 7243 [16/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7243 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1758 <SV = 1757> <Delay = 3.31>
ST_1758 : Operation 7244 [15/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7244 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1759 <SV = 1758> <Delay = 3.31>
ST_1759 : Operation 7245 [14/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7245 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1760 <SV = 1759> <Delay = 3.31>
ST_1760 : Operation 7246 [13/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7246 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1761 <SV = 1760> <Delay = 3.31>
ST_1761 : Operation 7247 [12/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7247 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1762 <SV = 1761> <Delay = 3.31>
ST_1762 : Operation 7248 [11/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7248 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1763 <SV = 1762> <Delay = 3.31>
ST_1763 : Operation 7249 [10/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7249 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1764 <SV = 1763> <Delay = 3.31>
ST_1764 : Operation 7250 [9/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7250 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1765 <SV = 1764> <Delay = 3.31>
ST_1765 : Operation 7251 [8/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7251 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1766 <SV = 1765> <Delay = 3.31>
ST_1766 : Operation 7252 [7/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7252 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1767 <SV = 1766> <Delay = 3.31>
ST_1767 : Operation 7253 [6/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7253 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1768 <SV = 1767> <Delay = 3.31>
ST_1768 : Operation 7254 [5/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7254 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1769 <SV = 1768> <Delay = 3.31>
ST_1769 : Operation 7255 [4/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7255 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1770 <SV = 1769> <Delay = 3.31>
ST_1770 : Operation 7256 [3/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7256 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1771 <SV = 1770> <Delay = 3.31>
ST_1771 : Operation 7257 [2/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7257 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1772 <SV = 1771> <Delay = 3.31>
ST_1772 : Operation 7258 [1/22] (3.31ns)   --->   "%div1_53 = ddiv i64 %sub1_53, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7258 'ddiv' 'div1_53' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1773 <SV = 1772> <Delay = 3.33>
ST_1773 : Operation 7259 [1/1] (0.00ns)   --->   "%q_addr_56 = getelementptr i64 %q, i64 0, i64 %zext_ln47_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7259 'getelementptr' 'q_addr_56' <Predicate = true> <Delay = 0.00>
ST_1773 : Operation 7260 [1/1] (0.00ns)   --->   "%bitcast_ln48_222 = bitcast i64 %div1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7260 'bitcast' 'bitcast_ln48_222' <Predicate = true> <Delay = 0.00>
ST_1773 : Operation 7261 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_222, i12 %q_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7261 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1773 : Operation 7262 [5/5] (3.33ns)   --->   "%mul4_54 = dmul i64 %div1_53, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7262 'dmul' 'mul4_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1774 <SV = 1773> <Delay = 3.33>
ST_1774 : Operation 7263 [4/5] (3.33ns)   --->   "%mul4_54 = dmul i64 %div1_53, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7263 'dmul' 'mul4_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1775 <SV = 1774> <Delay = 3.33>
ST_1775 : Operation 7264 [3/5] (3.33ns)   --->   "%mul4_54 = dmul i64 %div1_53, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7264 'dmul' 'mul4_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1776 <SV = 1775> <Delay = 3.33>
ST_1776 : Operation 7265 [2/5] (3.33ns)   --->   "%mul4_54 = dmul i64 %div1_53, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7265 'dmul' 'mul4_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1777 <SV = 1776> <Delay = 3.33>
ST_1777 : Operation 7266 [1/5] (3.33ns)   --->   "%mul4_54 = dmul i64 %div1_53, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7266 'dmul' 'mul4_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1778 <SV = 1777> <Delay = 2.89>
ST_1778 : Operation 7267 [5/5] (2.89ns)   --->   "%sub1_54 = dsub i64 %sub_54, i64 %mul4_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7267 'dsub' 'sub1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1779 <SV = 1778> <Delay = 2.89>
ST_1779 : Operation 7268 [4/5] (2.89ns)   --->   "%sub1_54 = dsub i64 %sub_54, i64 %mul4_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7268 'dsub' 'sub1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1780 <SV = 1779> <Delay = 2.89>
ST_1780 : Operation 7269 [3/5] (2.89ns)   --->   "%sub1_54 = dsub i64 %sub_54, i64 %mul4_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7269 'dsub' 'sub1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1781 <SV = 1780> <Delay = 2.89>
ST_1781 : Operation 7270 [2/5] (2.89ns)   --->   "%sub1_54 = dsub i64 %sub_54, i64 %mul4_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7270 'dsub' 'sub1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1782 <SV = 1781> <Delay = 2.89>
ST_1782 : Operation 7271 [1/5] (2.89ns)   --->   "%sub1_54 = dsub i64 %sub_54, i64 %mul4_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7271 'dsub' 'sub1_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1783 <SV = 1782> <Delay = 3.31>
ST_1783 : Operation 7272 [22/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7272 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1784 <SV = 1783> <Delay = 3.31>
ST_1784 : Operation 7273 [21/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7273 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1785 <SV = 1784> <Delay = 3.31>
ST_1785 : Operation 7274 [20/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7274 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1786 <SV = 1785> <Delay = 3.31>
ST_1786 : Operation 7275 [19/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7275 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1787 <SV = 1786> <Delay = 3.31>
ST_1787 : Operation 7276 [18/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7276 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1788 <SV = 1787> <Delay = 3.31>
ST_1788 : Operation 7277 [17/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7277 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1789 <SV = 1788> <Delay = 3.31>
ST_1789 : Operation 7278 [16/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7278 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1790 <SV = 1789> <Delay = 3.31>
ST_1790 : Operation 7279 [15/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7279 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1791 <SV = 1790> <Delay = 3.31>
ST_1791 : Operation 7280 [14/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7280 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1792 <SV = 1791> <Delay = 3.31>
ST_1792 : Operation 7281 [13/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7281 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1793 <SV = 1792> <Delay = 3.31>
ST_1793 : Operation 7282 [12/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7282 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1794 <SV = 1793> <Delay = 3.31>
ST_1794 : Operation 7283 [11/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7283 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1795 <SV = 1794> <Delay = 3.31>
ST_1795 : Operation 7284 [10/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7284 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1796 <SV = 1795> <Delay = 3.31>
ST_1796 : Operation 7285 [9/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7285 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1797 <SV = 1796> <Delay = 3.31>
ST_1797 : Operation 7286 [8/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7286 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1798 <SV = 1797> <Delay = 3.31>
ST_1798 : Operation 7287 [7/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7287 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1799 <SV = 1798> <Delay = 3.31>
ST_1799 : Operation 7288 [6/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7288 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1800 <SV = 1799> <Delay = 3.31>
ST_1800 : Operation 7289 [5/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7289 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1801 <SV = 1800> <Delay = 3.31>
ST_1801 : Operation 7290 [4/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7290 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1802 <SV = 1801> <Delay = 3.31>
ST_1802 : Operation 7291 [3/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7291 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1803 <SV = 1802> <Delay = 3.31>
ST_1803 : Operation 7292 [2/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7292 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1804 <SV = 1803> <Delay = 3.31>
ST_1804 : Operation 7293 [1/22] (3.31ns)   --->   "%div1_54 = ddiv i64 %sub1_54, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7293 'ddiv' 'div1_54' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1805 <SV = 1804> <Delay = 3.33>
ST_1805 : Operation 7294 [1/1] (0.00ns)   --->   "%q_addr_57 = getelementptr i64 %q, i64 0, i64 %zext_ln47_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7294 'getelementptr' 'q_addr_57' <Predicate = true> <Delay = 0.00>
ST_1805 : Operation 7295 [1/1] (0.00ns)   --->   "%bitcast_ln48_225 = bitcast i64 %div1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7295 'bitcast' 'bitcast_ln48_225' <Predicate = true> <Delay = 0.00>
ST_1805 : Operation 7296 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_225, i12 %q_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7296 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1805 : Operation 7297 [5/5] (3.33ns)   --->   "%mul4_55 = dmul i64 %div1_54, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7297 'dmul' 'mul4_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1806 <SV = 1805> <Delay = 3.33>
ST_1806 : Operation 7298 [4/5] (3.33ns)   --->   "%mul4_55 = dmul i64 %div1_54, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7298 'dmul' 'mul4_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1807 <SV = 1806> <Delay = 3.33>
ST_1807 : Operation 7299 [3/5] (3.33ns)   --->   "%mul4_55 = dmul i64 %div1_54, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7299 'dmul' 'mul4_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1808 <SV = 1807> <Delay = 3.33>
ST_1808 : Operation 7300 [2/5] (3.33ns)   --->   "%mul4_55 = dmul i64 %div1_54, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7300 'dmul' 'mul4_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1809 <SV = 1808> <Delay = 3.33>
ST_1809 : Operation 7301 [1/5] (3.33ns)   --->   "%mul4_55 = dmul i64 %div1_54, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7301 'dmul' 'mul4_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1810 <SV = 1809> <Delay = 2.89>
ST_1810 : Operation 7302 [5/5] (2.89ns)   --->   "%sub1_55 = dsub i64 %sub_55, i64 %mul4_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7302 'dsub' 'sub1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1811 <SV = 1810> <Delay = 2.89>
ST_1811 : Operation 7303 [4/5] (2.89ns)   --->   "%sub1_55 = dsub i64 %sub_55, i64 %mul4_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7303 'dsub' 'sub1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1812 <SV = 1811> <Delay = 2.89>
ST_1812 : Operation 7304 [3/5] (2.89ns)   --->   "%sub1_55 = dsub i64 %sub_55, i64 %mul4_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7304 'dsub' 'sub1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1813 <SV = 1812> <Delay = 2.89>
ST_1813 : Operation 7305 [2/5] (2.89ns)   --->   "%sub1_55 = dsub i64 %sub_55, i64 %mul4_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7305 'dsub' 'sub1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1814 <SV = 1813> <Delay = 2.89>
ST_1814 : Operation 7306 [1/5] (2.89ns)   --->   "%sub1_55 = dsub i64 %sub_55, i64 %mul4_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7306 'dsub' 'sub1_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1815 <SV = 1814> <Delay = 3.31>
ST_1815 : Operation 7307 [22/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7307 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1816 <SV = 1815> <Delay = 3.31>
ST_1816 : Operation 7308 [21/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7308 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1817 <SV = 1816> <Delay = 3.31>
ST_1817 : Operation 7309 [20/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7309 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1818 <SV = 1817> <Delay = 3.31>
ST_1818 : Operation 7310 [19/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7310 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1819 <SV = 1818> <Delay = 3.31>
ST_1819 : Operation 7311 [18/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7311 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1820 <SV = 1819> <Delay = 3.31>
ST_1820 : Operation 7312 [17/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7312 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1821 <SV = 1820> <Delay = 3.31>
ST_1821 : Operation 7313 [16/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7313 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1822 <SV = 1821> <Delay = 3.31>
ST_1822 : Operation 7314 [15/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7314 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1823 <SV = 1822> <Delay = 3.31>
ST_1823 : Operation 7315 [14/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7315 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1824 <SV = 1823> <Delay = 3.31>
ST_1824 : Operation 7316 [13/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7316 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1825 <SV = 1824> <Delay = 3.31>
ST_1825 : Operation 7317 [12/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7317 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1826 <SV = 1825> <Delay = 3.31>
ST_1826 : Operation 7318 [11/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7318 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1827 <SV = 1826> <Delay = 3.31>
ST_1827 : Operation 7319 [10/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7319 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1828 <SV = 1827> <Delay = 3.31>
ST_1828 : Operation 7320 [9/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7320 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1829 <SV = 1828> <Delay = 3.31>
ST_1829 : Operation 7321 [8/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7321 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1830 <SV = 1829> <Delay = 3.31>
ST_1830 : Operation 7322 [7/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7322 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1831 <SV = 1830> <Delay = 3.31>
ST_1831 : Operation 7323 [6/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7323 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1832 <SV = 1831> <Delay = 3.31>
ST_1832 : Operation 7324 [5/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7324 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1833 <SV = 1832> <Delay = 3.31>
ST_1833 : Operation 7325 [4/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7325 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1834 <SV = 1833> <Delay = 3.31>
ST_1834 : Operation 7326 [3/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7326 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1835 <SV = 1834> <Delay = 3.31>
ST_1835 : Operation 7327 [2/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7327 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1836 <SV = 1835> <Delay = 3.31>
ST_1836 : Operation 7328 [1/22] (3.31ns)   --->   "%div1_55 = ddiv i64 %sub1_55, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7328 'ddiv' 'div1_55' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1837 <SV = 1836> <Delay = 3.33>
ST_1837 : Operation 7329 [1/1] (0.00ns)   --->   "%q_addr_58 = getelementptr i64 %q, i64 0, i64 %zext_ln47_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7329 'getelementptr' 'q_addr_58' <Predicate = true> <Delay = 0.00>
ST_1837 : Operation 7330 [1/1] (0.00ns)   --->   "%bitcast_ln48_228 = bitcast i64 %div1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7330 'bitcast' 'bitcast_ln48_228' <Predicate = true> <Delay = 0.00>
ST_1837 : Operation 7331 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_228, i12 %q_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7331 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1837 : Operation 7332 [5/5] (3.33ns)   --->   "%mul4_56 = dmul i64 %div1_55, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7332 'dmul' 'mul4_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1838 <SV = 1837> <Delay = 3.33>
ST_1838 : Operation 7333 [4/5] (3.33ns)   --->   "%mul4_56 = dmul i64 %div1_55, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7333 'dmul' 'mul4_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1839 <SV = 1838> <Delay = 3.33>
ST_1839 : Operation 7334 [3/5] (3.33ns)   --->   "%mul4_56 = dmul i64 %div1_55, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7334 'dmul' 'mul4_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1840 <SV = 1839> <Delay = 3.33>
ST_1840 : Operation 7335 [2/5] (3.33ns)   --->   "%mul4_56 = dmul i64 %div1_55, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7335 'dmul' 'mul4_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1841 <SV = 1840> <Delay = 3.33>
ST_1841 : Operation 7336 [1/5] (3.33ns)   --->   "%mul4_56 = dmul i64 %div1_55, i64 -90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7336 'dmul' 'mul4_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1842 <SV = 1841> <Delay = 2.89>
ST_1842 : Operation 7337 [5/5] (2.89ns)   --->   "%sub1_56 = dsub i64 %sub_56, i64 %mul4_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7337 'dsub' 'sub1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1843 <SV = 1842> <Delay = 2.89>
ST_1843 : Operation 7338 [4/5] (2.89ns)   --->   "%sub1_56 = dsub i64 %sub_56, i64 %mul4_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7338 'dsub' 'sub1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1844 <SV = 1843> <Delay = 2.89>
ST_1844 : Operation 7339 [3/5] (2.89ns)   --->   "%sub1_56 = dsub i64 %sub_56, i64 %mul4_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7339 'dsub' 'sub1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1845 <SV = 1844> <Delay = 2.89>
ST_1845 : Operation 7340 [2/5] (2.89ns)   --->   "%sub1_56 = dsub i64 %sub_56, i64 %mul4_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7340 'dsub' 'sub1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1846 <SV = 1845> <Delay = 2.89>
ST_1846 : Operation 7341 [1/5] (2.89ns)   --->   "%sub1_56 = dsub i64 %sub_56, i64 %mul4_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7341 'dsub' 'sub1_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1847 <SV = 1846> <Delay = 3.31>
ST_1847 : Operation 7342 [22/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7342 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1848 <SV = 1847> <Delay = 3.31>
ST_1848 : Operation 7343 [21/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7343 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1849 <SV = 1848> <Delay = 3.31>
ST_1849 : Operation 7344 [20/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7344 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1850 <SV = 1849> <Delay = 3.31>
ST_1850 : Operation 7345 [19/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7345 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1851 <SV = 1850> <Delay = 3.31>
ST_1851 : Operation 7346 [18/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7346 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1852 <SV = 1851> <Delay = 3.31>
ST_1852 : Operation 7347 [17/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7347 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1853 <SV = 1852> <Delay = 3.31>
ST_1853 : Operation 7348 [16/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7348 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1854 <SV = 1853> <Delay = 3.31>
ST_1854 : Operation 7349 [15/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7349 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1855 <SV = 1854> <Delay = 3.31>
ST_1855 : Operation 7350 [14/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7350 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1856 <SV = 1855> <Delay = 3.31>
ST_1856 : Operation 7351 [13/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7351 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1857 <SV = 1856> <Delay = 3.31>
ST_1857 : Operation 7352 [12/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7352 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1858 <SV = 1857> <Delay = 3.31>
ST_1858 : Operation 7353 [11/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7353 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1859 <SV = 1858> <Delay = 3.31>
ST_1859 : Operation 7354 [10/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7354 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1860 <SV = 1859> <Delay = 3.31>
ST_1860 : Operation 7355 [9/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7355 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1861 <SV = 1860> <Delay = 3.31>
ST_1861 : Operation 7356 [8/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7356 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1862 <SV = 1861> <Delay = 3.31>
ST_1862 : Operation 7357 [7/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7357 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1863 <SV = 1862> <Delay = 3.31>
ST_1863 : Operation 7358 [6/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7358 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1864 <SV = 1863> <Delay = 3.31>
ST_1864 : Operation 7359 [5/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7359 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1865 <SV = 1864> <Delay = 3.31>
ST_1865 : Operation 7360 [4/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7360 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1866 <SV = 1865> <Delay = 3.31>
ST_1866 : Operation 7361 [3/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7361 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1867 <SV = 1866> <Delay = 3.31>
ST_1867 : Operation 7362 [2/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7362 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1868 <SV = 1867> <Delay = 3.31>
ST_1868 : Operation 7363 [1/22] (3.31ns)   --->   "%div1_56 = ddiv i64 %sub1_56, i64 100" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7363 'ddiv' 'div1_56' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1869 <SV = 1868> <Delay = 2.89>
ST_1869 : Operation 7364 [1/1] (0.00ns)   --->   "%q_addr_59 = getelementptr i64 %q, i64 0, i64 %zext_ln47_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7364 'getelementptr' 'q_addr_59' <Predicate = true> <Delay = 0.00>
ST_1869 : Operation 7365 [1/1] (0.00ns)   --->   "%bitcast_ln48_231 = bitcast i64 %div1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7365 'bitcast' 'bitcast_ln48_231' <Predicate = true> <Delay = 0.00>
ST_1869 : Operation 7366 [1/1] (1.64ns)   --->   "%store_ln48 = store i64 %bitcast_ln48_231, i12 %q_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48]   --->   Operation 7366 'store' 'store_ln48' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1869 : Operation 7367 [5/5] (2.89ns)   --->   "%add4 = dadd i64 %div1_56, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7367 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1870 <SV = 1869> <Delay = 2.89>
ST_1870 : Operation 7368 [4/5] (2.89ns)   --->   "%add4 = dadd i64 %div1_56, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7368 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1871 <SV = 1870> <Delay = 2.89>
ST_1871 : Operation 7369 [3/5] (2.89ns)   --->   "%add4 = dadd i64 %div1_56, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7369 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1872 <SV = 1871> <Delay = 2.89>
ST_1872 : Operation 7370 [2/5] (2.89ns)   --->   "%add4 = dadd i64 %div1_56, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7370 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1873 <SV = 1872> <Delay = 2.89>
ST_1873 : Operation 7371 [1/5] (2.89ns)   --->   "%add4 = dadd i64 %div1_56, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7371 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1874 <SV = 1873> <Delay = 3.33>
ST_1874 : Operation 7372 [1/1] (0.00ns)   --->   "%v_addr_2 = getelementptr i64 %v, i64 0, i64 %zext_ln48_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7372 'getelementptr' 'v_addr_2' <Predicate = true> <Delay = 0.00>
ST_1874 : Operation 7373 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i64 %add4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7373 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_1874 : Operation 7374 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54, i12 %v_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7374 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1874 : Operation 7375 [5/5] (3.33ns)   --->   "%mul10_1 = dmul i64 %add4, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7375 'dmul' 'mul10_1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1875 <SV = 1874> <Delay = 3.33>
ST_1875 : Operation 7376 [4/5] (3.33ns)   --->   "%mul10_1 = dmul i64 %add4, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7376 'dmul' 'mul10_1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1876 <SV = 1875> <Delay = 3.33>
ST_1876 : Operation 7377 [3/5] (3.33ns)   --->   "%mul10_1 = dmul i64 %add4, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7377 'dmul' 'mul10_1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1877 <SV = 1876> <Delay = 3.33>
ST_1877 : Operation 7378 [2/5] (3.33ns)   --->   "%mul10_1 = dmul i64 %add4, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7378 'dmul' 'mul10_1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1878 <SV = 1877> <Delay = 3.33>
ST_1878 : Operation 7379 [1/5] (3.33ns)   --->   "%mul10_1 = dmul i64 %add4, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7379 'dmul' 'mul10_1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1879 <SV = 1878> <Delay = 0.00>

State 1880 <SV = 1879> <Delay = 2.89>
ST_1880 : Operation 7380 [5/5] (2.89ns)   --->   "%add4_1 = dadd i64 %mul10_1, i64 %div1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7380 'dadd' 'add4_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1881 <SV = 1880> <Delay = 2.89>
ST_1881 : Operation 7381 [4/5] (2.89ns)   --->   "%add4_1 = dadd i64 %mul10_1, i64 %div1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7381 'dadd' 'add4_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1882 <SV = 1881> <Delay = 2.89>
ST_1882 : Operation 7382 [3/5] (2.89ns)   --->   "%add4_1 = dadd i64 %mul10_1, i64 %div1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7382 'dadd' 'add4_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1883 <SV = 1882> <Delay = 2.89>
ST_1883 : Operation 7383 [2/5] (2.89ns)   --->   "%add4_1 = dadd i64 %mul10_1, i64 %div1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7383 'dadd' 'add4_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1884 <SV = 1883> <Delay = 2.89>
ST_1884 : Operation 7384 [1/5] (2.89ns)   --->   "%add4_1 = dadd i64 %mul10_1, i64 %div1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7384 'dadd' 'add4_1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1885 <SV = 1884> <Delay = 3.33>
ST_1885 : Operation 7385 [1/1] (0.00ns)   --->   "%v_addr_3 = getelementptr i64 %v, i64 0, i64 %zext_ln48_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7385 'getelementptr' 'v_addr_3' <Predicate = true> <Delay = 0.00>
ST_1885 : Operation 7386 [1/1] (0.00ns)   --->   "%bitcast_ln54_1 = bitcast i64 %add4_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7386 'bitcast' 'bitcast_ln54_1' <Predicate = true> <Delay = 0.00>
ST_1885 : Operation 7387 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_1, i12 %v_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7387 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1885 : Operation 7388 [5/5] (3.33ns)   --->   "%mul10_2 = dmul i64 %add4_1, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7388 'dmul' 'mul10_2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1886 <SV = 1885> <Delay = 3.33>
ST_1886 : Operation 7389 [4/5] (3.33ns)   --->   "%mul10_2 = dmul i64 %add4_1, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7389 'dmul' 'mul10_2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1887 <SV = 1886> <Delay = 3.33>
ST_1887 : Operation 7390 [3/5] (3.33ns)   --->   "%mul10_2 = dmul i64 %add4_1, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7390 'dmul' 'mul10_2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1888 <SV = 1887> <Delay = 3.33>
ST_1888 : Operation 7391 [2/5] (3.33ns)   --->   "%mul10_2 = dmul i64 %add4_1, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7391 'dmul' 'mul10_2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1889 <SV = 1888> <Delay = 3.33>
ST_1889 : Operation 7392 [1/5] (3.33ns)   --->   "%mul10_2 = dmul i64 %add4_1, i64 0.899999" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7392 'dmul' 'mul10_2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1890 <SV = 1889> <Delay = 2.89>
ST_1890 : Operation 7393 [5/5] (2.89ns)   --->   "%add4_2 = dadd i64 %mul10_2, i64 %div1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7393 'dadd' 'add4_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1891 <SV = 1890> <Delay = 2.89>
ST_1891 : Operation 7394 [4/5] (2.89ns)   --->   "%add4_2 = dadd i64 %mul10_2, i64 %div1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7394 'dadd' 'add4_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1892 <SV = 1891> <Delay = 2.89>
ST_1892 : Operation 7395 [3/5] (2.89ns)   --->   "%add4_2 = dadd i64 %mul10_2, i64 %div1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7395 'dadd' 'add4_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1893 <SV = 1892> <Delay = 2.89>
ST_1893 : Operation 7396 [2/5] (2.89ns)   --->   "%add4_2 = dadd i64 %mul10_2, i64 %div1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7396 'dadd' 'add4_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1894 <SV = 1893> <Delay = 2.89>
ST_1894 : Operation 7397 [1/5] (2.89ns)   --->   "%add4_2 = dadd i64 %mul10_2, i64 %div1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7397 'dadd' 'add4_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1895 <SV = 1894> <Delay = 3.33>
ST_1895 : Operation 7398 [1/1] (0.00ns)   --->   "%v_addr_4 = getelementptr i64 %v, i64 0, i64 %zext_ln48_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7398 'getelementptr' 'v_addr_4' <Predicate = true> <Delay = 0.00>
ST_1895 : Operation 7399 [1/1] (0.00ns)   --->   "%bitcast_ln54_2 = bitcast i64 %add4_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7399 'bitcast' 'bitcast_ln54_2' <Predicate = true> <Delay = 0.00>
ST_1895 : Operation 7400 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_2, i12 %v_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7400 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1895 : Operation 7401 [5/5] (3.33ns)   --->   "%mul10_3 = dmul i64 %add4_2, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7401 'dmul' 'mul10_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1896 <SV = 1895> <Delay = 3.33>
ST_1896 : Operation 7402 [4/5] (3.33ns)   --->   "%mul10_3 = dmul i64 %add4_2, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7402 'dmul' 'mul10_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1897 <SV = 1896> <Delay = 3.33>
ST_1897 : Operation 7403 [3/5] (3.33ns)   --->   "%mul10_3 = dmul i64 %add4_2, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7403 'dmul' 'mul10_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1898 <SV = 1897> <Delay = 3.33>
ST_1898 : Operation 7404 [2/5] (3.33ns)   --->   "%mul10_3 = dmul i64 %add4_2, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7404 'dmul' 'mul10_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1899 <SV = 1898> <Delay = 3.33>
ST_1899 : Operation 7405 [1/5] (3.33ns)   --->   "%mul10_3 = dmul i64 %add4_2, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7405 'dmul' 'mul10_3' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1900 <SV = 1899> <Delay = 2.89>
ST_1900 : Operation 7406 [5/5] (2.89ns)   --->   "%add4_3 = dadd i64 %mul10_3, i64 %div1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7406 'dadd' 'add4_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1901 <SV = 1900> <Delay = 2.89>
ST_1901 : Operation 7407 [4/5] (2.89ns)   --->   "%add4_3 = dadd i64 %mul10_3, i64 %div1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7407 'dadd' 'add4_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1902 <SV = 1901> <Delay = 2.89>
ST_1902 : Operation 7408 [3/5] (2.89ns)   --->   "%add4_3 = dadd i64 %mul10_3, i64 %div1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7408 'dadd' 'add4_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1903 <SV = 1902> <Delay = 2.89>
ST_1903 : Operation 7409 [2/5] (2.89ns)   --->   "%add4_3 = dadd i64 %mul10_3, i64 %div1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7409 'dadd' 'add4_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1904 <SV = 1903> <Delay = 2.89>
ST_1904 : Operation 7410 [1/5] (2.89ns)   --->   "%add4_3 = dadd i64 %mul10_3, i64 %div1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7410 'dadd' 'add4_3' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1905 <SV = 1904> <Delay = 3.33>
ST_1905 : Operation 7411 [1/1] (0.00ns)   --->   "%v_addr_5 = getelementptr i64 %v, i64 0, i64 %zext_ln48_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7411 'getelementptr' 'v_addr_5' <Predicate = true> <Delay = 0.00>
ST_1905 : Operation 7412 [1/1] (0.00ns)   --->   "%bitcast_ln54_3 = bitcast i64 %add4_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7412 'bitcast' 'bitcast_ln54_3' <Predicate = true> <Delay = 0.00>
ST_1905 : Operation 7413 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_3, i12 %v_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7413 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1905 : Operation 7414 [5/5] (3.33ns)   --->   "%mul10_4 = dmul i64 %add4_3, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7414 'dmul' 'mul10_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1906 <SV = 1905> <Delay = 3.33>
ST_1906 : Operation 7415 [4/5] (3.33ns)   --->   "%mul10_4 = dmul i64 %add4_3, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7415 'dmul' 'mul10_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1907 <SV = 1906> <Delay = 3.33>
ST_1907 : Operation 7416 [3/5] (3.33ns)   --->   "%mul10_4 = dmul i64 %add4_3, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7416 'dmul' 'mul10_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1908 <SV = 1907> <Delay = 3.33>
ST_1908 : Operation 7417 [2/5] (3.33ns)   --->   "%mul10_4 = dmul i64 %add4_3, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7417 'dmul' 'mul10_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1909 <SV = 1908> <Delay = 3.33>
ST_1909 : Operation 7418 [1/5] (3.33ns)   --->   "%mul10_4 = dmul i64 %add4_3, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7418 'dmul' 'mul10_4' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1910 <SV = 1909> <Delay = 2.89>
ST_1910 : Operation 7419 [5/5] (2.89ns)   --->   "%add4_4 = dadd i64 %mul10_4, i64 %div1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7419 'dadd' 'add4_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1911 <SV = 1910> <Delay = 2.89>
ST_1911 : Operation 7420 [4/5] (2.89ns)   --->   "%add4_4 = dadd i64 %mul10_4, i64 %div1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7420 'dadd' 'add4_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1912 <SV = 1911> <Delay = 2.89>
ST_1912 : Operation 7421 [3/5] (2.89ns)   --->   "%add4_4 = dadd i64 %mul10_4, i64 %div1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7421 'dadd' 'add4_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1913 <SV = 1912> <Delay = 2.89>
ST_1913 : Operation 7422 [2/5] (2.89ns)   --->   "%add4_4 = dadd i64 %mul10_4, i64 %div1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7422 'dadd' 'add4_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1914 <SV = 1913> <Delay = 2.89>
ST_1914 : Operation 7423 [1/5] (2.89ns)   --->   "%add4_4 = dadd i64 %mul10_4, i64 %div1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7423 'dadd' 'add4_4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1915 <SV = 1914> <Delay = 3.33>
ST_1915 : Operation 7424 [5/5] (3.33ns)   --->   "%mul10_5 = dmul i64 %add4_4, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7424 'dmul' 'mul10_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1916 <SV = 1915> <Delay = 3.33>
ST_1916 : Operation 7425 [1/1] (0.00ns)   --->   "%v_addr_6 = getelementptr i64 %v, i64 0, i64 %zext_ln48_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7425 'getelementptr' 'v_addr_6' <Predicate = true> <Delay = 0.00>
ST_1916 : Operation 7426 [1/1] (0.00ns)   --->   "%bitcast_ln54_4 = bitcast i64 %add4_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7426 'bitcast' 'bitcast_ln54_4' <Predicate = true> <Delay = 0.00>
ST_1916 : Operation 7427 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_4, i12 %v_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7427 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1916 : Operation 7428 [4/5] (3.33ns)   --->   "%mul10_5 = dmul i64 %add4_4, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7428 'dmul' 'mul10_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1917 <SV = 1916> <Delay = 3.33>
ST_1917 : Operation 7429 [3/5] (3.33ns)   --->   "%mul10_5 = dmul i64 %add4_4, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7429 'dmul' 'mul10_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1918 <SV = 1917> <Delay = 3.33>
ST_1918 : Operation 7430 [2/5] (3.33ns)   --->   "%mul10_5 = dmul i64 %add4_4, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7430 'dmul' 'mul10_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1919 <SV = 1918> <Delay = 3.33>
ST_1919 : Operation 7431 [1/5] (3.33ns)   --->   "%mul10_5 = dmul i64 %add4_4, i64 0.899998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7431 'dmul' 'mul10_5' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1920 <SV = 1919> <Delay = 2.89>
ST_1920 : Operation 7432 [5/5] (2.89ns)   --->   "%add4_5 = dadd i64 %mul10_5, i64 %div1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7432 'dadd' 'add4_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1921 <SV = 1920> <Delay = 2.89>
ST_1921 : Operation 7433 [4/5] (2.89ns)   --->   "%add4_5 = dadd i64 %mul10_5, i64 %div1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7433 'dadd' 'add4_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1922 <SV = 1921> <Delay = 2.89>
ST_1922 : Operation 7434 [3/5] (2.89ns)   --->   "%add4_5 = dadd i64 %mul10_5, i64 %div1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7434 'dadd' 'add4_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1923 <SV = 1922> <Delay = 2.89>
ST_1923 : Operation 7435 [2/5] (2.89ns)   --->   "%add4_5 = dadd i64 %mul10_5, i64 %div1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7435 'dadd' 'add4_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1924 <SV = 1923> <Delay = 2.89>
ST_1924 : Operation 7436 [1/5] (2.89ns)   --->   "%add4_5 = dadd i64 %mul10_5, i64 %div1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7436 'dadd' 'add4_5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1925 <SV = 1924> <Delay = 3.33>
ST_1925 : Operation 7437 [1/1] (0.00ns)   --->   "%v_addr_7 = getelementptr i64 %v, i64 0, i64 %zext_ln48_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7437 'getelementptr' 'v_addr_7' <Predicate = true> <Delay = 0.00>
ST_1925 : Operation 7438 [1/1] (0.00ns)   --->   "%bitcast_ln54_5 = bitcast i64 %add4_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7438 'bitcast' 'bitcast_ln54_5' <Predicate = true> <Delay = 0.00>
ST_1925 : Operation 7439 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_5, i12 %v_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7439 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1925 : Operation 7440 [5/5] (3.33ns)   --->   "%mul10_6 = dmul i64 %add4_5, i64 0.899997" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7440 'dmul' 'mul10_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1926 <SV = 1925> <Delay = 3.33>
ST_1926 : Operation 7441 [4/5] (3.33ns)   --->   "%mul10_6 = dmul i64 %add4_5, i64 0.899997" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7441 'dmul' 'mul10_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1927 <SV = 1926> <Delay = 3.33>
ST_1927 : Operation 7442 [3/5] (3.33ns)   --->   "%mul10_6 = dmul i64 %add4_5, i64 0.899997" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7442 'dmul' 'mul10_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1928 <SV = 1927> <Delay = 3.33>
ST_1928 : Operation 7443 [2/5] (3.33ns)   --->   "%mul10_6 = dmul i64 %add4_5, i64 0.899997" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7443 'dmul' 'mul10_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1929 <SV = 1928> <Delay = 3.33>
ST_1929 : Operation 7444 [1/5] (3.33ns)   --->   "%mul10_6 = dmul i64 %add4_5, i64 0.899997" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7444 'dmul' 'mul10_6' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1930 <SV = 1929> <Delay = 0.00>

State 1931 <SV = 1930> <Delay = 2.89>
ST_1931 : Operation 7445 [5/5] (2.89ns)   --->   "%add4_6 = dadd i64 %mul10_6, i64 %div1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7445 'dadd' 'add4_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1932 <SV = 1931> <Delay = 2.89>
ST_1932 : Operation 7446 [4/5] (2.89ns)   --->   "%add4_6 = dadd i64 %mul10_6, i64 %div1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7446 'dadd' 'add4_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1933 <SV = 1932> <Delay = 2.89>
ST_1933 : Operation 7447 [3/5] (2.89ns)   --->   "%add4_6 = dadd i64 %mul10_6, i64 %div1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7447 'dadd' 'add4_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1934 <SV = 1933> <Delay = 2.89>
ST_1934 : Operation 7448 [2/5] (2.89ns)   --->   "%add4_6 = dadd i64 %mul10_6, i64 %div1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7448 'dadd' 'add4_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1935 <SV = 1934> <Delay = 2.89>
ST_1935 : Operation 7449 [1/5] (2.89ns)   --->   "%add4_6 = dadd i64 %mul10_6, i64 %div1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7449 'dadd' 'add4_6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1936 <SV = 1935> <Delay = 3.33>
ST_1936 : Operation 7450 [1/1] (0.00ns)   --->   "%v_addr_8 = getelementptr i64 %v, i64 0, i64 %zext_ln48_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7450 'getelementptr' 'v_addr_8' <Predicate = true> <Delay = 0.00>
ST_1936 : Operation 7451 [1/1] (0.00ns)   --->   "%bitcast_ln54_6 = bitcast i64 %add4_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7451 'bitcast' 'bitcast_ln54_6' <Predicate = true> <Delay = 0.00>
ST_1936 : Operation 7452 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_6, i12 %v_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7452 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1936 : Operation 7453 [5/5] (3.33ns)   --->   "%mul10_7 = dmul i64 %add4_6, i64 0.899996" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7453 'dmul' 'mul10_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1937 <SV = 1936> <Delay = 3.33>
ST_1937 : Operation 7454 [4/5] (3.33ns)   --->   "%mul10_7 = dmul i64 %add4_6, i64 0.899996" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7454 'dmul' 'mul10_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1938 <SV = 1937> <Delay = 3.33>
ST_1938 : Operation 7455 [3/5] (3.33ns)   --->   "%mul10_7 = dmul i64 %add4_6, i64 0.899996" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7455 'dmul' 'mul10_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1939 <SV = 1938> <Delay = 3.33>
ST_1939 : Operation 7456 [2/5] (3.33ns)   --->   "%mul10_7 = dmul i64 %add4_6, i64 0.899996" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7456 'dmul' 'mul10_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1940 <SV = 1939> <Delay = 3.33>
ST_1940 : Operation 7457 [1/5] (3.33ns)   --->   "%mul10_7 = dmul i64 %add4_6, i64 0.899996" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7457 'dmul' 'mul10_7' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1941 <SV = 1940> <Delay = 2.89>
ST_1941 : Operation 7458 [5/5] (2.89ns)   --->   "%add4_7 = dadd i64 %mul10_7, i64 %div1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7458 'dadd' 'add4_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1942 <SV = 1941> <Delay = 2.89>
ST_1942 : Operation 7459 [4/5] (2.89ns)   --->   "%add4_7 = dadd i64 %mul10_7, i64 %div1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7459 'dadd' 'add4_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1943 <SV = 1942> <Delay = 2.89>
ST_1943 : Operation 7460 [3/5] (2.89ns)   --->   "%add4_7 = dadd i64 %mul10_7, i64 %div1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7460 'dadd' 'add4_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1944 <SV = 1943> <Delay = 2.89>
ST_1944 : Operation 7461 [2/5] (2.89ns)   --->   "%add4_7 = dadd i64 %mul10_7, i64 %div1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7461 'dadd' 'add4_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1945 <SV = 1944> <Delay = 2.89>
ST_1945 : Operation 7462 [1/5] (2.89ns)   --->   "%add4_7 = dadd i64 %mul10_7, i64 %div1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7462 'dadd' 'add4_7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1946 <SV = 1945> <Delay = 3.33>
ST_1946 : Operation 7463 [1/1] (0.00ns)   --->   "%v_addr_9 = getelementptr i64 %v, i64 0, i64 %zext_ln48_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7463 'getelementptr' 'v_addr_9' <Predicate = true> <Delay = 0.00>
ST_1946 : Operation 7464 [1/1] (0.00ns)   --->   "%bitcast_ln54_7 = bitcast i64 %add4_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7464 'bitcast' 'bitcast_ln54_7' <Predicate = true> <Delay = 0.00>
ST_1946 : Operation 7465 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_7, i12 %v_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7465 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1946 : Operation 7466 [5/5] (3.33ns)   --->   "%mul10_8 = dmul i64 %add4_7, i64 0.899995" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7466 'dmul' 'mul10_8' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1947 <SV = 1946> <Delay = 3.33>
ST_1947 : Operation 7467 [4/5] (3.33ns)   --->   "%mul10_8 = dmul i64 %add4_7, i64 0.899995" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7467 'dmul' 'mul10_8' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1948 <SV = 1947> <Delay = 3.33>
ST_1948 : Operation 7468 [3/5] (3.33ns)   --->   "%mul10_8 = dmul i64 %add4_7, i64 0.899995" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7468 'dmul' 'mul10_8' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1949 <SV = 1948> <Delay = 3.33>
ST_1949 : Operation 7469 [2/5] (3.33ns)   --->   "%mul10_8 = dmul i64 %add4_7, i64 0.899995" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7469 'dmul' 'mul10_8' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1950 <SV = 1949> <Delay = 3.33>
ST_1950 : Operation 7470 [1/5] (3.33ns)   --->   "%mul10_8 = dmul i64 %add4_7, i64 0.899995" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7470 'dmul' 'mul10_8' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1951 <SV = 1950> <Delay = 2.89>
ST_1951 : Operation 7471 [5/5] (2.89ns)   --->   "%add4_8 = dadd i64 %mul10_8, i64 %div1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7471 'dadd' 'add4_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1952 <SV = 1951> <Delay = 2.89>
ST_1952 : Operation 7472 [4/5] (2.89ns)   --->   "%add4_8 = dadd i64 %mul10_8, i64 %div1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7472 'dadd' 'add4_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1953 <SV = 1952> <Delay = 2.89>
ST_1953 : Operation 7473 [3/5] (2.89ns)   --->   "%add4_8 = dadd i64 %mul10_8, i64 %div1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7473 'dadd' 'add4_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1954 <SV = 1953> <Delay = 2.89>
ST_1954 : Operation 7474 [2/5] (2.89ns)   --->   "%add4_8 = dadd i64 %mul10_8, i64 %div1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7474 'dadd' 'add4_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1955 <SV = 1954> <Delay = 2.89>
ST_1955 : Operation 7475 [1/5] (2.89ns)   --->   "%add4_8 = dadd i64 %mul10_8, i64 %div1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7475 'dadd' 'add4_8' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1956 <SV = 1955> <Delay = 3.33>
ST_1956 : Operation 7476 [1/1] (0.00ns)   --->   "%v_addr_10 = getelementptr i64 %v, i64 0, i64 %zext_ln48_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7476 'getelementptr' 'v_addr_10' <Predicate = true> <Delay = 0.00>
ST_1956 : Operation 7477 [1/1] (0.00ns)   --->   "%bitcast_ln54_8 = bitcast i64 %add4_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7477 'bitcast' 'bitcast_ln54_8' <Predicate = true> <Delay = 0.00>
ST_1956 : Operation 7478 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_8, i12 %v_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7478 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1956 : Operation 7479 [5/5] (3.33ns)   --->   "%mul10_9 = dmul i64 %add4_8, i64 0.899994" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7479 'dmul' 'mul10_9' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1957 <SV = 1956> <Delay = 3.33>
ST_1957 : Operation 7480 [4/5] (3.33ns)   --->   "%mul10_9 = dmul i64 %add4_8, i64 0.899994" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7480 'dmul' 'mul10_9' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1958 <SV = 1957> <Delay = 3.33>
ST_1958 : Operation 7481 [3/5] (3.33ns)   --->   "%mul10_9 = dmul i64 %add4_8, i64 0.899994" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7481 'dmul' 'mul10_9' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1959 <SV = 1958> <Delay = 3.33>
ST_1959 : Operation 7482 [2/5] (3.33ns)   --->   "%mul10_9 = dmul i64 %add4_8, i64 0.899994" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7482 'dmul' 'mul10_9' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1960 <SV = 1959> <Delay = 3.33>
ST_1960 : Operation 7483 [1/5] (3.33ns)   --->   "%mul10_9 = dmul i64 %add4_8, i64 0.899994" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7483 'dmul' 'mul10_9' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1961 <SV = 1960> <Delay = 2.89>
ST_1961 : Operation 7484 [5/5] (2.89ns)   --->   "%add4_9 = dadd i64 %mul10_9, i64 %div1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7484 'dadd' 'add4_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1962 <SV = 1961> <Delay = 2.89>
ST_1962 : Operation 7485 [4/5] (2.89ns)   --->   "%add4_9 = dadd i64 %mul10_9, i64 %div1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7485 'dadd' 'add4_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1963 <SV = 1962> <Delay = 2.89>
ST_1963 : Operation 7486 [3/5] (2.89ns)   --->   "%add4_9 = dadd i64 %mul10_9, i64 %div1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7486 'dadd' 'add4_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1964 <SV = 1963> <Delay = 2.89>
ST_1964 : Operation 7487 [2/5] (2.89ns)   --->   "%add4_9 = dadd i64 %mul10_9, i64 %div1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7487 'dadd' 'add4_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1965 <SV = 1964> <Delay = 2.89>
ST_1965 : Operation 7488 [1/5] (2.89ns)   --->   "%add4_9 = dadd i64 %mul10_9, i64 %div1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7488 'dadd' 'add4_9' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1966 <SV = 1965> <Delay = 3.33>
ST_1966 : Operation 7489 [1/1] (0.00ns)   --->   "%v_addr_11 = getelementptr i64 %v, i64 0, i64 %zext_ln48_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7489 'getelementptr' 'v_addr_11' <Predicate = true> <Delay = 0.00>
ST_1966 : Operation 7490 [1/1] (0.00ns)   --->   "%bitcast_ln54_9 = bitcast i64 %add4_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7490 'bitcast' 'bitcast_ln54_9' <Predicate = true> <Delay = 0.00>
ST_1966 : Operation 7491 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_9, i12 %v_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7491 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1966 : Operation 7492 [5/5] (3.33ns)   --->   "%mul10_s = dmul i64 %add4_9, i64 0.899993" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7492 'dmul' 'mul10_s' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1967 <SV = 1966> <Delay = 3.33>
ST_1967 : Operation 7493 [4/5] (3.33ns)   --->   "%mul10_s = dmul i64 %add4_9, i64 0.899993" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7493 'dmul' 'mul10_s' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1968 <SV = 1967> <Delay = 3.33>
ST_1968 : Operation 7494 [3/5] (3.33ns)   --->   "%mul10_s = dmul i64 %add4_9, i64 0.899993" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7494 'dmul' 'mul10_s' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1969 <SV = 1968> <Delay = 3.33>
ST_1969 : Operation 7495 [2/5] (3.33ns)   --->   "%mul10_s = dmul i64 %add4_9, i64 0.899993" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7495 'dmul' 'mul10_s' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1970 <SV = 1969> <Delay = 3.33>
ST_1970 : Operation 7496 [1/5] (3.33ns)   --->   "%mul10_s = dmul i64 %add4_9, i64 0.899993" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7496 'dmul' 'mul10_s' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1971 <SV = 1970> <Delay = 2.89>
ST_1971 : Operation 7497 [5/5] (2.89ns)   --->   "%add4_s = dadd i64 %mul10_s, i64 %div1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7497 'dadd' 'add4_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1972 <SV = 1971> <Delay = 2.89>
ST_1972 : Operation 7498 [4/5] (2.89ns)   --->   "%add4_s = dadd i64 %mul10_s, i64 %div1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7498 'dadd' 'add4_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1973 <SV = 1972> <Delay = 2.89>
ST_1973 : Operation 7499 [3/5] (2.89ns)   --->   "%add4_s = dadd i64 %mul10_s, i64 %div1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7499 'dadd' 'add4_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1974 <SV = 1973> <Delay = 2.89>
ST_1974 : Operation 7500 [2/5] (2.89ns)   --->   "%add4_s = dadd i64 %mul10_s, i64 %div1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7500 'dadd' 'add4_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1975 <SV = 1974> <Delay = 2.89>
ST_1975 : Operation 7501 [1/5] (2.89ns)   --->   "%add4_s = dadd i64 %mul10_s, i64 %div1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7501 'dadd' 'add4_s' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1976 <SV = 1975> <Delay = 3.33>
ST_1976 : Operation 7502 [1/1] (0.00ns)   --->   "%v_addr_12 = getelementptr i64 %v, i64 0, i64 %zext_ln48_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7502 'getelementptr' 'v_addr_12' <Predicate = true> <Delay = 0.00>
ST_1976 : Operation 7503 [1/1] (0.00ns)   --->   "%bitcast_ln54_10 = bitcast i64 %add4_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7503 'bitcast' 'bitcast_ln54_10' <Predicate = true> <Delay = 0.00>
ST_1976 : Operation 7504 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_10, i12 %v_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7504 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1976 : Operation 7505 [5/5] (3.33ns)   --->   "%mul10_10 = dmul i64 %add4_s, i64 0.899991" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7505 'dmul' 'mul10_10' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1977 <SV = 1976> <Delay = 3.33>
ST_1977 : Operation 7506 [4/5] (3.33ns)   --->   "%mul10_10 = dmul i64 %add4_s, i64 0.899991" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7506 'dmul' 'mul10_10' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1978 <SV = 1977> <Delay = 3.33>
ST_1978 : Operation 7507 [3/5] (3.33ns)   --->   "%mul10_10 = dmul i64 %add4_s, i64 0.899991" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7507 'dmul' 'mul10_10' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1979 <SV = 1978> <Delay = 3.33>
ST_1979 : Operation 7508 [2/5] (3.33ns)   --->   "%mul10_10 = dmul i64 %add4_s, i64 0.899991" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7508 'dmul' 'mul10_10' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1980 <SV = 1979> <Delay = 3.33>
ST_1980 : Operation 7509 [1/5] (3.33ns)   --->   "%mul10_10 = dmul i64 %add4_s, i64 0.899991" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7509 'dmul' 'mul10_10' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1981 <SV = 1980> <Delay = 0.00>

State 1982 <SV = 1981> <Delay = 2.89>
ST_1982 : Operation 7510 [5/5] (2.89ns)   --->   "%add4_10 = dadd i64 %mul10_10, i64 %div1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7510 'dadd' 'add4_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1983 <SV = 1982> <Delay = 2.89>
ST_1983 : Operation 7511 [4/5] (2.89ns)   --->   "%add4_10 = dadd i64 %mul10_10, i64 %div1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7511 'dadd' 'add4_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1984 <SV = 1983> <Delay = 2.89>
ST_1984 : Operation 7512 [3/5] (2.89ns)   --->   "%add4_10 = dadd i64 %mul10_10, i64 %div1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7512 'dadd' 'add4_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1985 <SV = 1984> <Delay = 2.89>
ST_1985 : Operation 7513 [2/5] (2.89ns)   --->   "%add4_10 = dadd i64 %mul10_10, i64 %div1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7513 'dadd' 'add4_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1986 <SV = 1985> <Delay = 2.89>
ST_1986 : Operation 7514 [1/5] (2.89ns)   --->   "%add4_10 = dadd i64 %mul10_10, i64 %div1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7514 'dadd' 'add4_10' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1987 <SV = 1986> <Delay = 3.33>
ST_1987 : Operation 7515 [1/1] (0.00ns)   --->   "%v_addr_13 = getelementptr i64 %v, i64 0, i64 %zext_ln48_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7515 'getelementptr' 'v_addr_13' <Predicate = true> <Delay = 0.00>
ST_1987 : Operation 7516 [1/1] (0.00ns)   --->   "%bitcast_ln54_11 = bitcast i64 %add4_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7516 'bitcast' 'bitcast_ln54_11' <Predicate = true> <Delay = 0.00>
ST_1987 : Operation 7517 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_11, i12 %v_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7517 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1987 : Operation 7518 [5/5] (3.33ns)   --->   "%mul10_11 = dmul i64 %add4_10, i64 0.899989" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7518 'dmul' 'mul10_11' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1988 <SV = 1987> <Delay = 3.33>
ST_1988 : Operation 7519 [4/5] (3.33ns)   --->   "%mul10_11 = dmul i64 %add4_10, i64 0.899989" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7519 'dmul' 'mul10_11' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1989 <SV = 1988> <Delay = 3.33>
ST_1989 : Operation 7520 [3/5] (3.33ns)   --->   "%mul10_11 = dmul i64 %add4_10, i64 0.899989" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7520 'dmul' 'mul10_11' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1990 <SV = 1989> <Delay = 3.33>
ST_1990 : Operation 7521 [2/5] (3.33ns)   --->   "%mul10_11 = dmul i64 %add4_10, i64 0.899989" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7521 'dmul' 'mul10_11' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1991 <SV = 1990> <Delay = 3.33>
ST_1991 : Operation 7522 [1/5] (3.33ns)   --->   "%mul10_11 = dmul i64 %add4_10, i64 0.899989" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7522 'dmul' 'mul10_11' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1992 <SV = 1991> <Delay = 2.89>
ST_1992 : Operation 7523 [5/5] (2.89ns)   --->   "%add4_11 = dadd i64 %mul10_11, i64 %div1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7523 'dadd' 'add4_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1993 <SV = 1992> <Delay = 2.89>
ST_1993 : Operation 7524 [4/5] (2.89ns)   --->   "%add4_11 = dadd i64 %mul10_11, i64 %div1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7524 'dadd' 'add4_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1994 <SV = 1993> <Delay = 2.89>
ST_1994 : Operation 7525 [3/5] (2.89ns)   --->   "%add4_11 = dadd i64 %mul10_11, i64 %div1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7525 'dadd' 'add4_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1995 <SV = 1994> <Delay = 2.89>
ST_1995 : Operation 7526 [2/5] (2.89ns)   --->   "%add4_11 = dadd i64 %mul10_11, i64 %div1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7526 'dadd' 'add4_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1996 <SV = 1995> <Delay = 2.89>
ST_1996 : Operation 7527 [1/5] (2.89ns)   --->   "%add4_11 = dadd i64 %mul10_11, i64 %div1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7527 'dadd' 'add4_11' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1997 <SV = 1996> <Delay = 3.33>
ST_1997 : Operation 7528 [1/1] (0.00ns)   --->   "%v_addr_14 = getelementptr i64 %v, i64 0, i64 %zext_ln48_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7528 'getelementptr' 'v_addr_14' <Predicate = true> <Delay = 0.00>
ST_1997 : Operation 7529 [1/1] (0.00ns)   --->   "%bitcast_ln54_12 = bitcast i64 %add4_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7529 'bitcast' 'bitcast_ln54_12' <Predicate = true> <Delay = 0.00>
ST_1997 : Operation 7530 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_12, i12 %v_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7530 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_1997 : Operation 7531 [5/5] (3.33ns)   --->   "%mul10_12 = dmul i64 %add4_11, i64 0.899987" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7531 'dmul' 'mul10_12' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1998 <SV = 1997> <Delay = 3.33>
ST_1998 : Operation 7532 [4/5] (3.33ns)   --->   "%mul10_12 = dmul i64 %add4_11, i64 0.899987" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7532 'dmul' 'mul10_12' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1999 <SV = 1998> <Delay = 3.33>
ST_1999 : Operation 7533 [3/5] (3.33ns)   --->   "%mul10_12 = dmul i64 %add4_11, i64 0.899987" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7533 'dmul' 'mul10_12' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2000 <SV = 1999> <Delay = 3.33>
ST_2000 : Operation 7534 [2/5] (3.33ns)   --->   "%mul10_12 = dmul i64 %add4_11, i64 0.899987" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7534 'dmul' 'mul10_12' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2001 <SV = 2000> <Delay = 3.33>
ST_2001 : Operation 7535 [1/5] (3.33ns)   --->   "%mul10_12 = dmul i64 %add4_11, i64 0.899987" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7535 'dmul' 'mul10_12' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2002 <SV = 2001> <Delay = 2.89>
ST_2002 : Operation 7536 [5/5] (2.89ns)   --->   "%add4_12 = dadd i64 %mul10_12, i64 %div1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7536 'dadd' 'add4_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2003 <SV = 2002> <Delay = 2.89>
ST_2003 : Operation 7537 [4/5] (2.89ns)   --->   "%add4_12 = dadd i64 %mul10_12, i64 %div1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7537 'dadd' 'add4_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2004 <SV = 2003> <Delay = 2.89>
ST_2004 : Operation 7538 [3/5] (2.89ns)   --->   "%add4_12 = dadd i64 %mul10_12, i64 %div1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7538 'dadd' 'add4_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2005 <SV = 2004> <Delay = 2.89>
ST_2005 : Operation 7539 [2/5] (2.89ns)   --->   "%add4_12 = dadd i64 %mul10_12, i64 %div1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7539 'dadd' 'add4_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2006 <SV = 2005> <Delay = 2.89>
ST_2006 : Operation 7540 [1/5] (2.89ns)   --->   "%add4_12 = dadd i64 %mul10_12, i64 %div1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7540 'dadd' 'add4_12' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2007 <SV = 2006> <Delay = 3.33>
ST_2007 : Operation 7541 [1/1] (0.00ns)   --->   "%v_addr_15 = getelementptr i64 %v, i64 0, i64 %zext_ln48_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7541 'getelementptr' 'v_addr_15' <Predicate = true> <Delay = 0.00>
ST_2007 : Operation 7542 [1/1] (0.00ns)   --->   "%bitcast_ln54_13 = bitcast i64 %add4_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7542 'bitcast' 'bitcast_ln54_13' <Predicate = true> <Delay = 0.00>
ST_2007 : Operation 7543 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_13, i12 %v_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7543 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2007 : Operation 7544 [5/5] (3.33ns)   --->   "%mul10_13 = dmul i64 %add4_12, i64 0.899984" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7544 'dmul' 'mul10_13' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2008 <SV = 2007> <Delay = 3.33>
ST_2008 : Operation 7545 [4/5] (3.33ns)   --->   "%mul10_13 = dmul i64 %add4_12, i64 0.899984" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7545 'dmul' 'mul10_13' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2009 <SV = 2008> <Delay = 3.33>
ST_2009 : Operation 7546 [3/5] (3.33ns)   --->   "%mul10_13 = dmul i64 %add4_12, i64 0.899984" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7546 'dmul' 'mul10_13' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2010 <SV = 2009> <Delay = 3.33>
ST_2010 : Operation 7547 [2/5] (3.33ns)   --->   "%mul10_13 = dmul i64 %add4_12, i64 0.899984" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7547 'dmul' 'mul10_13' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2011 <SV = 2010> <Delay = 3.33>
ST_2011 : Operation 7548 [1/5] (3.33ns)   --->   "%mul10_13 = dmul i64 %add4_12, i64 0.899984" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7548 'dmul' 'mul10_13' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2012 <SV = 2011> <Delay = 2.89>
ST_2012 : Operation 7549 [5/5] (2.89ns)   --->   "%add4_13 = dadd i64 %mul10_13, i64 %div1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7549 'dadd' 'add4_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2013 <SV = 2012> <Delay = 2.89>
ST_2013 : Operation 7550 [4/5] (2.89ns)   --->   "%add4_13 = dadd i64 %mul10_13, i64 %div1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7550 'dadd' 'add4_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2014 <SV = 2013> <Delay = 2.89>
ST_2014 : Operation 7551 [3/5] (2.89ns)   --->   "%add4_13 = dadd i64 %mul10_13, i64 %div1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7551 'dadd' 'add4_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2015 <SV = 2014> <Delay = 2.89>
ST_2015 : Operation 7552 [2/5] (2.89ns)   --->   "%add4_13 = dadd i64 %mul10_13, i64 %div1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7552 'dadd' 'add4_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2016 <SV = 2015> <Delay = 2.89>
ST_2016 : Operation 7553 [1/5] (2.89ns)   --->   "%add4_13 = dadd i64 %mul10_13, i64 %div1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7553 'dadd' 'add4_13' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2017 <SV = 2016> <Delay = 3.33>
ST_2017 : Operation 7554 [1/1] (0.00ns)   --->   "%v_addr_16 = getelementptr i64 %v, i64 0, i64 %zext_ln48_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7554 'getelementptr' 'v_addr_16' <Predicate = true> <Delay = 0.00>
ST_2017 : Operation 7555 [1/1] (0.00ns)   --->   "%bitcast_ln54_14 = bitcast i64 %add4_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7555 'bitcast' 'bitcast_ln54_14' <Predicate = true> <Delay = 0.00>
ST_2017 : Operation 7556 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_14, i12 %v_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7556 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2017 : Operation 7557 [5/5] (3.33ns)   --->   "%mul10_14 = dmul i64 %add4_13, i64 0.89998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7557 'dmul' 'mul10_14' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2018 <SV = 2017> <Delay = 3.33>
ST_2018 : Operation 7558 [4/5] (3.33ns)   --->   "%mul10_14 = dmul i64 %add4_13, i64 0.89998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7558 'dmul' 'mul10_14' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2019 <SV = 2018> <Delay = 3.33>
ST_2019 : Operation 7559 [3/5] (3.33ns)   --->   "%mul10_14 = dmul i64 %add4_13, i64 0.89998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7559 'dmul' 'mul10_14' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2020 <SV = 2019> <Delay = 3.33>
ST_2020 : Operation 7560 [2/5] (3.33ns)   --->   "%mul10_14 = dmul i64 %add4_13, i64 0.89998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7560 'dmul' 'mul10_14' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2021 <SV = 2020> <Delay = 3.33>
ST_2021 : Operation 7561 [1/5] (3.33ns)   --->   "%mul10_14 = dmul i64 %add4_13, i64 0.89998" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7561 'dmul' 'mul10_14' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2022 <SV = 2021> <Delay = 2.89>
ST_2022 : Operation 7562 [5/5] (2.89ns)   --->   "%add4_14 = dadd i64 %mul10_14, i64 %div1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7562 'dadd' 'add4_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2023 <SV = 2022> <Delay = 2.89>
ST_2023 : Operation 7563 [4/5] (2.89ns)   --->   "%add4_14 = dadd i64 %mul10_14, i64 %div1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7563 'dadd' 'add4_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2024 <SV = 2023> <Delay = 2.89>
ST_2024 : Operation 7564 [3/5] (2.89ns)   --->   "%add4_14 = dadd i64 %mul10_14, i64 %div1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7564 'dadd' 'add4_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2025 <SV = 2024> <Delay = 2.89>
ST_2025 : Operation 7565 [2/5] (2.89ns)   --->   "%add4_14 = dadd i64 %mul10_14, i64 %div1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7565 'dadd' 'add4_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2026 <SV = 2025> <Delay = 2.89>
ST_2026 : Operation 7566 [1/5] (2.89ns)   --->   "%add4_14 = dadd i64 %mul10_14, i64 %div1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7566 'dadd' 'add4_14' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2027 <SV = 2026> <Delay = 3.33>
ST_2027 : Operation 7567 [1/1] (0.00ns)   --->   "%v_addr_17 = getelementptr i64 %v, i64 0, i64 %zext_ln48_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7567 'getelementptr' 'v_addr_17' <Predicate = true> <Delay = 0.00>
ST_2027 : Operation 7568 [1/1] (0.00ns)   --->   "%bitcast_ln54_15 = bitcast i64 %add4_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7568 'bitcast' 'bitcast_ln54_15' <Predicate = true> <Delay = 0.00>
ST_2027 : Operation 7569 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_15, i12 %v_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7569 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2027 : Operation 7570 [5/5] (3.33ns)   --->   "%mul10_15 = dmul i64 %add4_14, i64 0.899975" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7570 'dmul' 'mul10_15' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2028 <SV = 2027> <Delay = 3.33>
ST_2028 : Operation 7571 [4/5] (3.33ns)   --->   "%mul10_15 = dmul i64 %add4_14, i64 0.899975" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7571 'dmul' 'mul10_15' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2029 <SV = 2028> <Delay = 3.33>
ST_2029 : Operation 7572 [3/5] (3.33ns)   --->   "%mul10_15 = dmul i64 %add4_14, i64 0.899975" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7572 'dmul' 'mul10_15' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2030 <SV = 2029> <Delay = 3.33>
ST_2030 : Operation 7573 [2/5] (3.33ns)   --->   "%mul10_15 = dmul i64 %add4_14, i64 0.899975" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7573 'dmul' 'mul10_15' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2031 <SV = 2030> <Delay = 3.33>
ST_2031 : Operation 7574 [1/5] (3.33ns)   --->   "%mul10_15 = dmul i64 %add4_14, i64 0.899975" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7574 'dmul' 'mul10_15' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2032 <SV = 2031> <Delay = 0.00>

State 2033 <SV = 2032> <Delay = 2.89>
ST_2033 : Operation 7575 [5/5] (2.89ns)   --->   "%add4_15 = dadd i64 %mul10_15, i64 %div1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7575 'dadd' 'add4_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2034 <SV = 2033> <Delay = 2.89>
ST_2034 : Operation 7576 [4/5] (2.89ns)   --->   "%add4_15 = dadd i64 %mul10_15, i64 %div1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7576 'dadd' 'add4_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2035 <SV = 2034> <Delay = 2.89>
ST_2035 : Operation 7577 [3/5] (2.89ns)   --->   "%add4_15 = dadd i64 %mul10_15, i64 %div1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7577 'dadd' 'add4_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2036 <SV = 2035> <Delay = 2.89>
ST_2036 : Operation 7578 [2/5] (2.89ns)   --->   "%add4_15 = dadd i64 %mul10_15, i64 %div1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7578 'dadd' 'add4_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2037 <SV = 2036> <Delay = 2.89>
ST_2037 : Operation 7579 [1/5] (2.89ns)   --->   "%add4_15 = dadd i64 %mul10_15, i64 %div1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7579 'dadd' 'add4_15' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2038 <SV = 2037> <Delay = 3.33>
ST_2038 : Operation 7580 [1/1] (0.00ns)   --->   "%v_addr_18 = getelementptr i64 %v, i64 0, i64 %zext_ln48_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7580 'getelementptr' 'v_addr_18' <Predicate = true> <Delay = 0.00>
ST_2038 : Operation 7581 [1/1] (0.00ns)   --->   "%bitcast_ln54_16 = bitcast i64 %add4_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7581 'bitcast' 'bitcast_ln54_16' <Predicate = true> <Delay = 0.00>
ST_2038 : Operation 7582 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_16, i12 %v_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7582 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2038 : Operation 7583 [5/5] (3.33ns)   --->   "%mul10_16 = dmul i64 %add4_15, i64 0.89997" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7583 'dmul' 'mul10_16' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2039 <SV = 2038> <Delay = 3.33>
ST_2039 : Operation 7584 [4/5] (3.33ns)   --->   "%mul10_16 = dmul i64 %add4_15, i64 0.89997" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7584 'dmul' 'mul10_16' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2040 <SV = 2039> <Delay = 3.33>
ST_2040 : Operation 7585 [3/5] (3.33ns)   --->   "%mul10_16 = dmul i64 %add4_15, i64 0.89997" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7585 'dmul' 'mul10_16' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2041 <SV = 2040> <Delay = 3.33>
ST_2041 : Operation 7586 [2/5] (3.33ns)   --->   "%mul10_16 = dmul i64 %add4_15, i64 0.89997" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7586 'dmul' 'mul10_16' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2042 <SV = 2041> <Delay = 3.33>
ST_2042 : Operation 7587 [1/5] (3.33ns)   --->   "%mul10_16 = dmul i64 %add4_15, i64 0.89997" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7587 'dmul' 'mul10_16' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2043 <SV = 2042> <Delay = 2.89>
ST_2043 : Operation 7588 [5/5] (2.89ns)   --->   "%add4_16 = dadd i64 %mul10_16, i64 %div1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7588 'dadd' 'add4_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2044 <SV = 2043> <Delay = 2.89>
ST_2044 : Operation 7589 [4/5] (2.89ns)   --->   "%add4_16 = dadd i64 %mul10_16, i64 %div1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7589 'dadd' 'add4_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2045 <SV = 2044> <Delay = 2.89>
ST_2045 : Operation 7590 [3/5] (2.89ns)   --->   "%add4_16 = dadd i64 %mul10_16, i64 %div1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7590 'dadd' 'add4_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2046 <SV = 2045> <Delay = 2.89>
ST_2046 : Operation 7591 [2/5] (2.89ns)   --->   "%add4_16 = dadd i64 %mul10_16, i64 %div1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7591 'dadd' 'add4_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2047 <SV = 2046> <Delay = 2.89>
ST_2047 : Operation 7592 [1/5] (2.89ns)   --->   "%add4_16 = dadd i64 %mul10_16, i64 %div1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7592 'dadd' 'add4_16' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2048 <SV = 2047> <Delay = 1.64>
ST_2048 : Operation 7593 [1/1] (0.00ns)   --->   "%v_addr_19 = getelementptr i64 %v, i64 0, i64 %zext_ln48_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7593 'getelementptr' 'v_addr_19' <Predicate = true> <Delay = 0.00>
ST_2048 : Operation 7594 [1/1] (0.00ns)   --->   "%bitcast_ln54_17 = bitcast i64 %add4_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7594 'bitcast' 'bitcast_ln54_17' <Predicate = true> <Delay = 0.00>
ST_2048 : Operation 7595 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_17, i12 %v_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7595 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>

State 2049 <SV = 2048> <Delay = 3.33>
ST_2049 : Operation 7596 [5/5] (3.33ns)   --->   "%mul10_17 = dmul i64 %add4_16, i64 0.899963" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7596 'dmul' 'mul10_17' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2050 <SV = 2049> <Delay = 3.33>
ST_2050 : Operation 7597 [4/5] (3.33ns)   --->   "%mul10_17 = dmul i64 %add4_16, i64 0.899963" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7597 'dmul' 'mul10_17' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2051 <SV = 2050> <Delay = 3.33>
ST_2051 : Operation 7598 [3/5] (3.33ns)   --->   "%mul10_17 = dmul i64 %add4_16, i64 0.899963" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7598 'dmul' 'mul10_17' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2052 <SV = 2051> <Delay = 3.33>
ST_2052 : Operation 7599 [2/5] (3.33ns)   --->   "%mul10_17 = dmul i64 %add4_16, i64 0.899963" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7599 'dmul' 'mul10_17' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2053 <SV = 2052> <Delay = 3.33>
ST_2053 : Operation 7600 [1/5] (3.33ns)   --->   "%mul10_17 = dmul i64 %add4_16, i64 0.899963" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7600 'dmul' 'mul10_17' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2054 <SV = 2053> <Delay = 0.00>

State 2055 <SV = 2054> <Delay = 2.89>
ST_2055 : Operation 7601 [5/5] (2.89ns)   --->   "%add4_17 = dadd i64 %mul10_17, i64 %div1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7601 'dadd' 'add4_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2056 <SV = 2055> <Delay = 2.89>
ST_2056 : Operation 7602 [4/5] (2.89ns)   --->   "%add4_17 = dadd i64 %mul10_17, i64 %div1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7602 'dadd' 'add4_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2057 <SV = 2056> <Delay = 2.89>
ST_2057 : Operation 7603 [3/5] (2.89ns)   --->   "%add4_17 = dadd i64 %mul10_17, i64 %div1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7603 'dadd' 'add4_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2058 <SV = 2057> <Delay = 2.89>
ST_2058 : Operation 7604 [2/5] (2.89ns)   --->   "%add4_17 = dadd i64 %mul10_17, i64 %div1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7604 'dadd' 'add4_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2059 <SV = 2058> <Delay = 2.89>
ST_2059 : Operation 7605 [1/5] (2.89ns)   --->   "%add4_17 = dadd i64 %mul10_17, i64 %div1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7605 'dadd' 'add4_17' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2060 <SV = 2059> <Delay = 3.33>
ST_2060 : Operation 7606 [1/1] (0.00ns)   --->   "%v_addr_20 = getelementptr i64 %v, i64 0, i64 %zext_ln48_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7606 'getelementptr' 'v_addr_20' <Predicate = true> <Delay = 0.00>
ST_2060 : Operation 7607 [1/1] (0.00ns)   --->   "%bitcast_ln54_18 = bitcast i64 %add4_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7607 'bitcast' 'bitcast_ln54_18' <Predicate = true> <Delay = 0.00>
ST_2060 : Operation 7608 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_18, i12 %v_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7608 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2060 : Operation 7609 [5/5] (3.33ns)   --->   "%mul10_18 = dmul i64 %add4_17, i64 0.899954" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7609 'dmul' 'mul10_18' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2061 <SV = 2060> <Delay = 3.33>
ST_2061 : Operation 7610 [4/5] (3.33ns)   --->   "%mul10_18 = dmul i64 %add4_17, i64 0.899954" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7610 'dmul' 'mul10_18' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2062 <SV = 2061> <Delay = 3.33>
ST_2062 : Operation 7611 [3/5] (3.33ns)   --->   "%mul10_18 = dmul i64 %add4_17, i64 0.899954" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7611 'dmul' 'mul10_18' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2063 <SV = 2062> <Delay = 3.33>
ST_2063 : Operation 7612 [2/5] (3.33ns)   --->   "%mul10_18 = dmul i64 %add4_17, i64 0.899954" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7612 'dmul' 'mul10_18' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2064 <SV = 2063> <Delay = 3.33>
ST_2064 : Operation 7613 [1/5] (3.33ns)   --->   "%mul10_18 = dmul i64 %add4_17, i64 0.899954" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7613 'dmul' 'mul10_18' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2065 <SV = 2064> <Delay = 2.89>
ST_2065 : Operation 7614 [5/5] (2.89ns)   --->   "%add4_18 = dadd i64 %mul10_18, i64 %div1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7614 'dadd' 'add4_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2066 <SV = 2065> <Delay = 2.89>
ST_2066 : Operation 7615 [4/5] (2.89ns)   --->   "%add4_18 = dadd i64 %mul10_18, i64 %div1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7615 'dadd' 'add4_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2067 <SV = 2066> <Delay = 2.89>
ST_2067 : Operation 7616 [3/5] (2.89ns)   --->   "%add4_18 = dadd i64 %mul10_18, i64 %div1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7616 'dadd' 'add4_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2068 <SV = 2067> <Delay = 2.89>
ST_2068 : Operation 7617 [2/5] (2.89ns)   --->   "%add4_18 = dadd i64 %mul10_18, i64 %div1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7617 'dadd' 'add4_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2069 <SV = 2068> <Delay = 2.89>
ST_2069 : Operation 7618 [1/5] (2.89ns)   --->   "%add4_18 = dadd i64 %mul10_18, i64 %div1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7618 'dadd' 'add4_18' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2070 <SV = 2069> <Delay = 3.33>
ST_2070 : Operation 7619 [1/1] (0.00ns)   --->   "%v_addr_21 = getelementptr i64 %v, i64 0, i64 %zext_ln48_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7619 'getelementptr' 'v_addr_21' <Predicate = true> <Delay = 0.00>
ST_2070 : Operation 7620 [1/1] (0.00ns)   --->   "%bitcast_ln54_19 = bitcast i64 %add4_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7620 'bitcast' 'bitcast_ln54_19' <Predicate = true> <Delay = 0.00>
ST_2070 : Operation 7621 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_19, i12 %v_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7621 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2070 : Operation 7622 [5/5] (3.33ns)   --->   "%mul10_19 = dmul i64 %add4_18, i64 0.899943" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7622 'dmul' 'mul10_19' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2071 <SV = 2070> <Delay = 3.33>
ST_2071 : Operation 7623 [4/5] (3.33ns)   --->   "%mul10_19 = dmul i64 %add4_18, i64 0.899943" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7623 'dmul' 'mul10_19' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2072 <SV = 2071> <Delay = 3.33>
ST_2072 : Operation 7624 [3/5] (3.33ns)   --->   "%mul10_19 = dmul i64 %add4_18, i64 0.899943" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7624 'dmul' 'mul10_19' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2073 <SV = 2072> <Delay = 3.33>
ST_2073 : Operation 7625 [2/5] (3.33ns)   --->   "%mul10_19 = dmul i64 %add4_18, i64 0.899943" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7625 'dmul' 'mul10_19' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2074 <SV = 2073> <Delay = 3.33>
ST_2074 : Operation 7626 [1/5] (3.33ns)   --->   "%mul10_19 = dmul i64 %add4_18, i64 0.899943" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7626 'dmul' 'mul10_19' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2075 <SV = 2074> <Delay = 2.89>
ST_2075 : Operation 7627 [5/5] (2.89ns)   --->   "%add4_19 = dadd i64 %mul10_19, i64 %div1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7627 'dadd' 'add4_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2076 <SV = 2075> <Delay = 2.89>
ST_2076 : Operation 7628 [4/5] (2.89ns)   --->   "%add4_19 = dadd i64 %mul10_19, i64 %div1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7628 'dadd' 'add4_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2077 <SV = 2076> <Delay = 2.89>
ST_2077 : Operation 7629 [3/5] (2.89ns)   --->   "%add4_19 = dadd i64 %mul10_19, i64 %div1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7629 'dadd' 'add4_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2078 <SV = 2077> <Delay = 2.89>
ST_2078 : Operation 7630 [2/5] (2.89ns)   --->   "%add4_19 = dadd i64 %mul10_19, i64 %div1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7630 'dadd' 'add4_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2079 <SV = 2078> <Delay = 2.89>
ST_2079 : Operation 7631 [1/5] (2.89ns)   --->   "%add4_19 = dadd i64 %mul10_19, i64 %div1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7631 'dadd' 'add4_19' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2080 <SV = 2079> <Delay = 3.33>
ST_2080 : Operation 7632 [1/1] (0.00ns)   --->   "%v_addr_22 = getelementptr i64 %v, i64 0, i64 %zext_ln48_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7632 'getelementptr' 'v_addr_22' <Predicate = true> <Delay = 0.00>
ST_2080 : Operation 7633 [1/1] (0.00ns)   --->   "%bitcast_ln54_20 = bitcast i64 %add4_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7633 'bitcast' 'bitcast_ln54_20' <Predicate = true> <Delay = 0.00>
ST_2080 : Operation 7634 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_20, i12 %v_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7634 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2080 : Operation 7635 [5/5] (3.33ns)   --->   "%mul10_20 = dmul i64 %add4_19, i64 0.89993" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7635 'dmul' 'mul10_20' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2081 <SV = 2080> <Delay = 3.33>
ST_2081 : Operation 7636 [4/5] (3.33ns)   --->   "%mul10_20 = dmul i64 %add4_19, i64 0.89993" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7636 'dmul' 'mul10_20' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2082 <SV = 2081> <Delay = 3.33>
ST_2082 : Operation 7637 [3/5] (3.33ns)   --->   "%mul10_20 = dmul i64 %add4_19, i64 0.89993" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7637 'dmul' 'mul10_20' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2083 <SV = 2082> <Delay = 3.33>
ST_2083 : Operation 7638 [2/5] (3.33ns)   --->   "%mul10_20 = dmul i64 %add4_19, i64 0.89993" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7638 'dmul' 'mul10_20' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2084 <SV = 2083> <Delay = 3.33>
ST_2084 : Operation 7639 [1/5] (3.33ns)   --->   "%mul10_20 = dmul i64 %add4_19, i64 0.89993" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7639 'dmul' 'mul10_20' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2085 <SV = 2084> <Delay = 2.89>
ST_2085 : Operation 7640 [5/5] (2.89ns)   --->   "%add4_20 = dadd i64 %mul10_20, i64 %div1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7640 'dadd' 'add4_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2086 <SV = 2085> <Delay = 2.89>
ST_2086 : Operation 7641 [4/5] (2.89ns)   --->   "%add4_20 = dadd i64 %mul10_20, i64 %div1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7641 'dadd' 'add4_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2087 <SV = 2086> <Delay = 2.89>
ST_2087 : Operation 7642 [3/5] (2.89ns)   --->   "%add4_20 = dadd i64 %mul10_20, i64 %div1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7642 'dadd' 'add4_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2088 <SV = 2087> <Delay = 2.89>
ST_2088 : Operation 7643 [2/5] (2.89ns)   --->   "%add4_20 = dadd i64 %mul10_20, i64 %div1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7643 'dadd' 'add4_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2089 <SV = 2088> <Delay = 2.89>
ST_2089 : Operation 7644 [1/5] (2.89ns)   --->   "%add4_20 = dadd i64 %mul10_20, i64 %div1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7644 'dadd' 'add4_20' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2090 <SV = 2089> <Delay = 3.33>
ST_2090 : Operation 7645 [1/1] (0.00ns)   --->   "%v_addr_23 = getelementptr i64 %v, i64 0, i64 %zext_ln48_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7645 'getelementptr' 'v_addr_23' <Predicate = true> <Delay = 0.00>
ST_2090 : Operation 7646 [1/1] (0.00ns)   --->   "%bitcast_ln54_21 = bitcast i64 %add4_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7646 'bitcast' 'bitcast_ln54_21' <Predicate = true> <Delay = 0.00>
ST_2090 : Operation 7647 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_21, i12 %v_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7647 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2090 : Operation 7648 [5/5] (3.33ns)   --->   "%mul10_21 = dmul i64 %add4_20, i64 0.899913" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7648 'dmul' 'mul10_21' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2091 <SV = 2090> <Delay = 3.33>
ST_2091 : Operation 7649 [4/5] (3.33ns)   --->   "%mul10_21 = dmul i64 %add4_20, i64 0.899913" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7649 'dmul' 'mul10_21' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2092 <SV = 2091> <Delay = 3.33>
ST_2092 : Operation 7650 [3/5] (3.33ns)   --->   "%mul10_21 = dmul i64 %add4_20, i64 0.899913" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7650 'dmul' 'mul10_21' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2093 <SV = 2092> <Delay = 3.33>
ST_2093 : Operation 7651 [2/5] (3.33ns)   --->   "%mul10_21 = dmul i64 %add4_20, i64 0.899913" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7651 'dmul' 'mul10_21' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2094 <SV = 2093> <Delay = 3.33>
ST_2094 : Operation 7652 [1/5] (3.33ns)   --->   "%mul10_21 = dmul i64 %add4_20, i64 0.899913" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7652 'dmul' 'mul10_21' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2095 <SV = 2094> <Delay = 0.00>

State 2096 <SV = 2095> <Delay = 2.89>
ST_2096 : Operation 7653 [5/5] (2.89ns)   --->   "%add4_21 = dadd i64 %mul10_21, i64 %div1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7653 'dadd' 'add4_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2097 <SV = 2096> <Delay = 2.89>
ST_2097 : Operation 7654 [4/5] (2.89ns)   --->   "%add4_21 = dadd i64 %mul10_21, i64 %div1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7654 'dadd' 'add4_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2098 <SV = 2097> <Delay = 2.89>
ST_2098 : Operation 7655 [3/5] (2.89ns)   --->   "%add4_21 = dadd i64 %mul10_21, i64 %div1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7655 'dadd' 'add4_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2099 <SV = 2098> <Delay = 2.89>
ST_2099 : Operation 7656 [2/5] (2.89ns)   --->   "%add4_21 = dadd i64 %mul10_21, i64 %div1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7656 'dadd' 'add4_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2100 <SV = 2099> <Delay = 2.89>
ST_2100 : Operation 7657 [1/5] (2.89ns)   --->   "%add4_21 = dadd i64 %mul10_21, i64 %div1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7657 'dadd' 'add4_21' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2101 <SV = 2100> <Delay = 3.33>
ST_2101 : Operation 7658 [1/1] (0.00ns)   --->   "%v_addr_24 = getelementptr i64 %v, i64 0, i64 %zext_ln48_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7658 'getelementptr' 'v_addr_24' <Predicate = true> <Delay = 0.00>
ST_2101 : Operation 7659 [1/1] (0.00ns)   --->   "%bitcast_ln54_22 = bitcast i64 %add4_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7659 'bitcast' 'bitcast_ln54_22' <Predicate = true> <Delay = 0.00>
ST_2101 : Operation 7660 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_22, i12 %v_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7660 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2101 : Operation 7661 [5/5] (3.33ns)   --->   "%mul10_22 = dmul i64 %add4_21, i64 0.899893" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7661 'dmul' 'mul10_22' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2102 <SV = 2101> <Delay = 3.33>
ST_2102 : Operation 7662 [4/5] (3.33ns)   --->   "%mul10_22 = dmul i64 %add4_21, i64 0.899893" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7662 'dmul' 'mul10_22' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2103 <SV = 2102> <Delay = 3.33>
ST_2103 : Operation 7663 [3/5] (3.33ns)   --->   "%mul10_22 = dmul i64 %add4_21, i64 0.899893" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7663 'dmul' 'mul10_22' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2104 <SV = 2103> <Delay = 3.33>
ST_2104 : Operation 7664 [2/5] (3.33ns)   --->   "%mul10_22 = dmul i64 %add4_21, i64 0.899893" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7664 'dmul' 'mul10_22' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2105 <SV = 2104> <Delay = 3.33>
ST_2105 : Operation 7665 [1/5] (3.33ns)   --->   "%mul10_22 = dmul i64 %add4_21, i64 0.899893" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7665 'dmul' 'mul10_22' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2106 <SV = 2105> <Delay = 2.89>
ST_2106 : Operation 7666 [5/5] (2.89ns)   --->   "%add4_22 = dadd i64 %mul10_22, i64 %div1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7666 'dadd' 'add4_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2107 <SV = 2106> <Delay = 2.89>
ST_2107 : Operation 7667 [4/5] (2.89ns)   --->   "%add4_22 = dadd i64 %mul10_22, i64 %div1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7667 'dadd' 'add4_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2108 <SV = 2107> <Delay = 2.89>
ST_2108 : Operation 7668 [3/5] (2.89ns)   --->   "%add4_22 = dadd i64 %mul10_22, i64 %div1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7668 'dadd' 'add4_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2109 <SV = 2108> <Delay = 2.89>
ST_2109 : Operation 7669 [2/5] (2.89ns)   --->   "%add4_22 = dadd i64 %mul10_22, i64 %div1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7669 'dadd' 'add4_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2110 <SV = 2109> <Delay = 2.89>
ST_2110 : Operation 7670 [1/5] (2.89ns)   --->   "%add4_22 = dadd i64 %mul10_22, i64 %div1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7670 'dadd' 'add4_22' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2111 <SV = 2110> <Delay = 3.33>
ST_2111 : Operation 7671 [1/1] (0.00ns)   --->   "%v_addr_25 = getelementptr i64 %v, i64 0, i64 %zext_ln48_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7671 'getelementptr' 'v_addr_25' <Predicate = true> <Delay = 0.00>
ST_2111 : Operation 7672 [1/1] (0.00ns)   --->   "%bitcast_ln54_23 = bitcast i64 %add4_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7672 'bitcast' 'bitcast_ln54_23' <Predicate = true> <Delay = 0.00>
ST_2111 : Operation 7673 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_23, i12 %v_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7673 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2111 : Operation 7674 [5/5] (3.33ns)   --->   "%mul10_23 = dmul i64 %add4_22, i64 0.899868" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7674 'dmul' 'mul10_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2112 <SV = 2111> <Delay = 3.33>
ST_2112 : Operation 7675 [4/5] (3.33ns)   --->   "%mul10_23 = dmul i64 %add4_22, i64 0.899868" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7675 'dmul' 'mul10_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2113 <SV = 2112> <Delay = 3.33>
ST_2113 : Operation 7676 [3/5] (3.33ns)   --->   "%mul10_23 = dmul i64 %add4_22, i64 0.899868" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7676 'dmul' 'mul10_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2114 <SV = 2113> <Delay = 3.33>
ST_2114 : Operation 7677 [2/5] (3.33ns)   --->   "%mul10_23 = dmul i64 %add4_22, i64 0.899868" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7677 'dmul' 'mul10_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2115 <SV = 2114> <Delay = 3.33>
ST_2115 : Operation 7678 [1/5] (3.33ns)   --->   "%mul10_23 = dmul i64 %add4_22, i64 0.899868" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7678 'dmul' 'mul10_23' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2116 <SV = 2115> <Delay = 2.89>
ST_2116 : Operation 7679 [5/5] (2.89ns)   --->   "%add4_23 = dadd i64 %mul10_23, i64 %div1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7679 'dadd' 'add4_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2117 <SV = 2116> <Delay = 2.89>
ST_2117 : Operation 7680 [4/5] (2.89ns)   --->   "%add4_23 = dadd i64 %mul10_23, i64 %div1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7680 'dadd' 'add4_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2118 <SV = 2117> <Delay = 2.89>
ST_2118 : Operation 7681 [3/5] (2.89ns)   --->   "%add4_23 = dadd i64 %mul10_23, i64 %div1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7681 'dadd' 'add4_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2119 <SV = 2118> <Delay = 2.89>
ST_2119 : Operation 7682 [2/5] (2.89ns)   --->   "%add4_23 = dadd i64 %mul10_23, i64 %div1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7682 'dadd' 'add4_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2120 <SV = 2119> <Delay = 2.89>
ST_2120 : Operation 7683 [1/5] (2.89ns)   --->   "%add4_23 = dadd i64 %mul10_23, i64 %div1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7683 'dadd' 'add4_23' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2121 <SV = 2120> <Delay = 3.33>
ST_2121 : Operation 7684 [1/1] (0.00ns)   --->   "%v_addr_26 = getelementptr i64 %v, i64 0, i64 %zext_ln48_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7684 'getelementptr' 'v_addr_26' <Predicate = true> <Delay = 0.00>
ST_2121 : Operation 7685 [1/1] (0.00ns)   --->   "%bitcast_ln54_24 = bitcast i64 %add4_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7685 'bitcast' 'bitcast_ln54_24' <Predicate = true> <Delay = 0.00>
ST_2121 : Operation 7686 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_24, i12 %v_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7686 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2121 : Operation 7687 [5/5] (3.33ns)   --->   "%mul10_24 = dmul i64 %add4_23, i64 0.899837" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7687 'dmul' 'mul10_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2122 <SV = 2121> <Delay = 3.33>
ST_2122 : Operation 7688 [4/5] (3.33ns)   --->   "%mul10_24 = dmul i64 %add4_23, i64 0.899837" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7688 'dmul' 'mul10_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2123 <SV = 2122> <Delay = 3.33>
ST_2123 : Operation 7689 [3/5] (3.33ns)   --->   "%mul10_24 = dmul i64 %add4_23, i64 0.899837" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7689 'dmul' 'mul10_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2124 <SV = 2123> <Delay = 3.33>
ST_2124 : Operation 7690 [2/5] (3.33ns)   --->   "%mul10_24 = dmul i64 %add4_23, i64 0.899837" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7690 'dmul' 'mul10_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2125 <SV = 2124> <Delay = 3.33>
ST_2125 : Operation 7691 [1/5] (3.33ns)   --->   "%mul10_24 = dmul i64 %add4_23, i64 0.899837" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7691 'dmul' 'mul10_24' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2126 <SV = 2125> <Delay = 2.89>
ST_2126 : Operation 7692 [5/5] (2.89ns)   --->   "%add4_24 = dadd i64 %mul10_24, i64 %div1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7692 'dadd' 'add4_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2127 <SV = 2126> <Delay = 2.89>
ST_2127 : Operation 7693 [4/5] (2.89ns)   --->   "%add4_24 = dadd i64 %mul10_24, i64 %div1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7693 'dadd' 'add4_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2128 <SV = 2127> <Delay = 2.89>
ST_2128 : Operation 7694 [3/5] (2.89ns)   --->   "%add4_24 = dadd i64 %mul10_24, i64 %div1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7694 'dadd' 'add4_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2129 <SV = 2128> <Delay = 2.89>
ST_2129 : Operation 7695 [2/5] (2.89ns)   --->   "%add4_24 = dadd i64 %mul10_24, i64 %div1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7695 'dadd' 'add4_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2130 <SV = 2129> <Delay = 2.89>
ST_2130 : Operation 7696 [1/5] (2.89ns)   --->   "%add4_24 = dadd i64 %mul10_24, i64 %div1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7696 'dadd' 'add4_24' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2131 <SV = 2130> <Delay = 3.33>
ST_2131 : Operation 7697 [1/1] (0.00ns)   --->   "%v_addr_27 = getelementptr i64 %v, i64 0, i64 %zext_ln48_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7697 'getelementptr' 'v_addr_27' <Predicate = true> <Delay = 0.00>
ST_2131 : Operation 7698 [1/1] (0.00ns)   --->   "%bitcast_ln54_25 = bitcast i64 %add4_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7698 'bitcast' 'bitcast_ln54_25' <Predicate = true> <Delay = 0.00>
ST_2131 : Operation 7699 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_25, i12 %v_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7699 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2131 : Operation 7700 [5/5] (3.33ns)   --->   "%mul10_25 = dmul i64 %add4_24, i64 0.899798" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7700 'dmul' 'mul10_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2132 <SV = 2131> <Delay = 3.33>
ST_2132 : Operation 7701 [4/5] (3.33ns)   --->   "%mul10_25 = dmul i64 %add4_24, i64 0.899798" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7701 'dmul' 'mul10_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2133 <SV = 2132> <Delay = 3.33>
ST_2133 : Operation 7702 [3/5] (3.33ns)   --->   "%mul10_25 = dmul i64 %add4_24, i64 0.899798" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7702 'dmul' 'mul10_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2134 <SV = 2133> <Delay = 3.33>
ST_2134 : Operation 7703 [2/5] (3.33ns)   --->   "%mul10_25 = dmul i64 %add4_24, i64 0.899798" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7703 'dmul' 'mul10_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2135 <SV = 2134> <Delay = 3.33>
ST_2135 : Operation 7704 [1/5] (3.33ns)   --->   "%mul10_25 = dmul i64 %add4_24, i64 0.899798" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7704 'dmul' 'mul10_25' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2136 <SV = 2135> <Delay = 2.89>
ST_2136 : Operation 7705 [5/5] (2.89ns)   --->   "%add4_25 = dadd i64 %mul10_25, i64 %div1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7705 'dadd' 'add4_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2137 <SV = 2136> <Delay = 2.89>
ST_2137 : Operation 7706 [4/5] (2.89ns)   --->   "%add4_25 = dadd i64 %mul10_25, i64 %div1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7706 'dadd' 'add4_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2138 <SV = 2137> <Delay = 2.89>
ST_2138 : Operation 7707 [3/5] (2.89ns)   --->   "%add4_25 = dadd i64 %mul10_25, i64 %div1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7707 'dadd' 'add4_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2139 <SV = 2138> <Delay = 2.89>
ST_2139 : Operation 7708 [2/5] (2.89ns)   --->   "%add4_25 = dadd i64 %mul10_25, i64 %div1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7708 'dadd' 'add4_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2140 <SV = 2139> <Delay = 2.89>
ST_2140 : Operation 7709 [1/5] (2.89ns)   --->   "%add4_25 = dadd i64 %mul10_25, i64 %div1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7709 'dadd' 'add4_25' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2141 <SV = 2140> <Delay = 3.33>
ST_2141 : Operation 7710 [1/1] (0.00ns)   --->   "%v_addr_28 = getelementptr i64 %v, i64 0, i64 %zext_ln48_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7710 'getelementptr' 'v_addr_28' <Predicate = true> <Delay = 0.00>
ST_2141 : Operation 7711 [1/1] (0.00ns)   --->   "%bitcast_ln54_26 = bitcast i64 %add4_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7711 'bitcast' 'bitcast_ln54_26' <Predicate = true> <Delay = 0.00>
ST_2141 : Operation 7712 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_26, i12 %v_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7712 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2141 : Operation 7713 [5/5] (3.33ns)   --->   "%mul10_26 = dmul i64 %add4_25, i64 0.899751" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7713 'dmul' 'mul10_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2142 <SV = 2141> <Delay = 3.33>
ST_2142 : Operation 7714 [4/5] (3.33ns)   --->   "%mul10_26 = dmul i64 %add4_25, i64 0.899751" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7714 'dmul' 'mul10_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2143 <SV = 2142> <Delay = 3.33>
ST_2143 : Operation 7715 [3/5] (3.33ns)   --->   "%mul10_26 = dmul i64 %add4_25, i64 0.899751" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7715 'dmul' 'mul10_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2144 <SV = 2143> <Delay = 3.33>
ST_2144 : Operation 7716 [2/5] (3.33ns)   --->   "%mul10_26 = dmul i64 %add4_25, i64 0.899751" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7716 'dmul' 'mul10_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2145 <SV = 2144> <Delay = 3.33>
ST_2145 : Operation 7717 [1/5] (3.33ns)   --->   "%mul10_26 = dmul i64 %add4_25, i64 0.899751" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7717 'dmul' 'mul10_26' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2146 <SV = 2145> <Delay = 0.00>

State 2147 <SV = 2146> <Delay = 2.89>
ST_2147 : Operation 7718 [5/5] (2.89ns)   --->   "%add4_26 = dadd i64 %mul10_26, i64 %div1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7718 'dadd' 'add4_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2148 <SV = 2147> <Delay = 2.89>
ST_2148 : Operation 7719 [4/5] (2.89ns)   --->   "%add4_26 = dadd i64 %mul10_26, i64 %div1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7719 'dadd' 'add4_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2149 <SV = 2148> <Delay = 2.89>
ST_2149 : Operation 7720 [3/5] (2.89ns)   --->   "%add4_26 = dadd i64 %mul10_26, i64 %div1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7720 'dadd' 'add4_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2150 <SV = 2149> <Delay = 2.89>
ST_2150 : Operation 7721 [2/5] (2.89ns)   --->   "%add4_26 = dadd i64 %mul10_26, i64 %div1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7721 'dadd' 'add4_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2151 <SV = 2150> <Delay = 2.89>
ST_2151 : Operation 7722 [1/5] (2.89ns)   --->   "%add4_26 = dadd i64 %mul10_26, i64 %div1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7722 'dadd' 'add4_26' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2152 <SV = 2151> <Delay = 3.33>
ST_2152 : Operation 7723 [1/1] (0.00ns)   --->   "%v_addr_29 = getelementptr i64 %v, i64 0, i64 %zext_ln48_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7723 'getelementptr' 'v_addr_29' <Predicate = true> <Delay = 0.00>
ST_2152 : Operation 7724 [1/1] (0.00ns)   --->   "%bitcast_ln54_27 = bitcast i64 %add4_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7724 'bitcast' 'bitcast_ln54_27' <Predicate = true> <Delay = 0.00>
ST_2152 : Operation 7725 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_27, i12 %v_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7725 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2152 : Operation 7726 [5/5] (3.33ns)   --->   "%mul10_27 = dmul i64 %add4_26, i64 0.899692" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7726 'dmul' 'mul10_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2153 <SV = 2152> <Delay = 3.33>
ST_2153 : Operation 7727 [4/5] (3.33ns)   --->   "%mul10_27 = dmul i64 %add4_26, i64 0.899692" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7727 'dmul' 'mul10_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2154 <SV = 2153> <Delay = 3.33>
ST_2154 : Operation 7728 [3/5] (3.33ns)   --->   "%mul10_27 = dmul i64 %add4_26, i64 0.899692" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7728 'dmul' 'mul10_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2155 <SV = 2154> <Delay = 3.33>
ST_2155 : Operation 7729 [2/5] (3.33ns)   --->   "%mul10_27 = dmul i64 %add4_26, i64 0.899692" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7729 'dmul' 'mul10_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2156 <SV = 2155> <Delay = 3.33>
ST_2156 : Operation 7730 [1/5] (3.33ns)   --->   "%mul10_27 = dmul i64 %add4_26, i64 0.899692" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7730 'dmul' 'mul10_27' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2157 <SV = 2156> <Delay = 2.89>
ST_2157 : Operation 7731 [5/5] (2.89ns)   --->   "%add4_27 = dadd i64 %mul10_27, i64 %div1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7731 'dadd' 'add4_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2158 <SV = 2157> <Delay = 2.89>
ST_2158 : Operation 7732 [4/5] (2.89ns)   --->   "%add4_27 = dadd i64 %mul10_27, i64 %div1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7732 'dadd' 'add4_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2159 <SV = 2158> <Delay = 2.89>
ST_2159 : Operation 7733 [3/5] (2.89ns)   --->   "%add4_27 = dadd i64 %mul10_27, i64 %div1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7733 'dadd' 'add4_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2160 <SV = 2159> <Delay = 2.89>
ST_2160 : Operation 7734 [2/5] (2.89ns)   --->   "%add4_27 = dadd i64 %mul10_27, i64 %div1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7734 'dadd' 'add4_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2161 <SV = 2160> <Delay = 2.89>
ST_2161 : Operation 7735 [1/5] (2.89ns)   --->   "%add4_27 = dadd i64 %mul10_27, i64 %div1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7735 'dadd' 'add4_27' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2162 <SV = 2161> <Delay = 3.33>
ST_2162 : Operation 7736 [1/1] (0.00ns)   --->   "%v_addr_30 = getelementptr i64 %v, i64 0, i64 %zext_ln48_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7736 'getelementptr' 'v_addr_30' <Predicate = true> <Delay = 0.00>
ST_2162 : Operation 7737 [1/1] (0.00ns)   --->   "%bitcast_ln54_28 = bitcast i64 %add4_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7737 'bitcast' 'bitcast_ln54_28' <Predicate = true> <Delay = 0.00>
ST_2162 : Operation 7738 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_28, i12 %v_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7738 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2162 : Operation 7739 [5/5] (3.33ns)   --->   "%mul10_28 = dmul i64 %add4_27, i64 0.89962" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7739 'dmul' 'mul10_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2163 <SV = 2162> <Delay = 3.33>
ST_2163 : Operation 7740 [4/5] (3.33ns)   --->   "%mul10_28 = dmul i64 %add4_27, i64 0.89962" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7740 'dmul' 'mul10_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2164 <SV = 2163> <Delay = 3.33>
ST_2164 : Operation 7741 [3/5] (3.33ns)   --->   "%mul10_28 = dmul i64 %add4_27, i64 0.89962" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7741 'dmul' 'mul10_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2165 <SV = 2164> <Delay = 3.33>
ST_2165 : Operation 7742 [2/5] (3.33ns)   --->   "%mul10_28 = dmul i64 %add4_27, i64 0.89962" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7742 'dmul' 'mul10_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2166 <SV = 2165> <Delay = 3.33>
ST_2166 : Operation 7743 [1/5] (3.33ns)   --->   "%mul10_28 = dmul i64 %add4_27, i64 0.89962" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7743 'dmul' 'mul10_28' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2167 <SV = 2166> <Delay = 2.89>
ST_2167 : Operation 7744 [5/5] (2.89ns)   --->   "%add4_28 = dadd i64 %mul10_28, i64 %div1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7744 'dadd' 'add4_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2168 <SV = 2167> <Delay = 2.89>
ST_2168 : Operation 7745 [4/5] (2.89ns)   --->   "%add4_28 = dadd i64 %mul10_28, i64 %div1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7745 'dadd' 'add4_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2169 <SV = 2168> <Delay = 2.89>
ST_2169 : Operation 7746 [3/5] (2.89ns)   --->   "%add4_28 = dadd i64 %mul10_28, i64 %div1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7746 'dadd' 'add4_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2170 <SV = 2169> <Delay = 2.89>
ST_2170 : Operation 7747 [2/5] (2.89ns)   --->   "%add4_28 = dadd i64 %mul10_28, i64 %div1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7747 'dadd' 'add4_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2171 <SV = 2170> <Delay = 2.89>
ST_2171 : Operation 7748 [1/5] (2.89ns)   --->   "%add4_28 = dadd i64 %mul10_28, i64 %div1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7748 'dadd' 'add4_28' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2172 <SV = 2171> <Delay = 3.33>
ST_2172 : Operation 7749 [1/1] (0.00ns)   --->   "%v_addr_31 = getelementptr i64 %v, i64 0, i64 %zext_ln48_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7749 'getelementptr' 'v_addr_31' <Predicate = true> <Delay = 0.00>
ST_2172 : Operation 7750 [1/1] (0.00ns)   --->   "%bitcast_ln54_29 = bitcast i64 %add4_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7750 'bitcast' 'bitcast_ln54_29' <Predicate = true> <Delay = 0.00>
ST_2172 : Operation 7751 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_29, i12 %v_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7751 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2172 : Operation 7752 [5/5] (3.33ns)   --->   "%mul10_29 = dmul i64 %add4_28, i64 0.899531" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7752 'dmul' 'mul10_29' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2173 <SV = 2172> <Delay = 3.33>
ST_2173 : Operation 7753 [4/5] (3.33ns)   --->   "%mul10_29 = dmul i64 %add4_28, i64 0.899531" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7753 'dmul' 'mul10_29' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2174 <SV = 2173> <Delay = 3.33>
ST_2174 : Operation 7754 [3/5] (3.33ns)   --->   "%mul10_29 = dmul i64 %add4_28, i64 0.899531" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7754 'dmul' 'mul10_29' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2175 <SV = 2174> <Delay = 3.33>
ST_2175 : Operation 7755 [2/5] (3.33ns)   --->   "%mul10_29 = dmul i64 %add4_28, i64 0.899531" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7755 'dmul' 'mul10_29' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2176 <SV = 2175> <Delay = 3.33>
ST_2176 : Operation 7756 [1/5] (3.33ns)   --->   "%mul10_29 = dmul i64 %add4_28, i64 0.899531" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7756 'dmul' 'mul10_29' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2177 <SV = 2176> <Delay = 2.89>
ST_2177 : Operation 7757 [5/5] (2.89ns)   --->   "%add4_29 = dadd i64 %mul10_29, i64 %div1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7757 'dadd' 'add4_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2178 <SV = 2177> <Delay = 2.89>
ST_2178 : Operation 7758 [4/5] (2.89ns)   --->   "%add4_29 = dadd i64 %mul10_29, i64 %div1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7758 'dadd' 'add4_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2179 <SV = 2178> <Delay = 2.89>
ST_2179 : Operation 7759 [3/5] (2.89ns)   --->   "%add4_29 = dadd i64 %mul10_29, i64 %div1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7759 'dadd' 'add4_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2180 <SV = 2179> <Delay = 2.89>
ST_2180 : Operation 7760 [2/5] (2.89ns)   --->   "%add4_29 = dadd i64 %mul10_29, i64 %div1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7760 'dadd' 'add4_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2181 <SV = 2180> <Delay = 2.89>
ST_2181 : Operation 7761 [1/5] (2.89ns)   --->   "%add4_29 = dadd i64 %mul10_29, i64 %div1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7761 'dadd' 'add4_29' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2182 <SV = 2181> <Delay = 3.33>
ST_2182 : Operation 7762 [1/1] (0.00ns)   --->   "%v_addr_32 = getelementptr i64 %v, i64 0, i64 %zext_ln48_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7762 'getelementptr' 'v_addr_32' <Predicate = true> <Delay = 0.00>
ST_2182 : Operation 7763 [1/1] (0.00ns)   --->   "%bitcast_ln54_30 = bitcast i64 %add4_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7763 'bitcast' 'bitcast_ln54_30' <Predicate = true> <Delay = 0.00>
ST_2182 : Operation 7764 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_30, i12 %v_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7764 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2182 : Operation 7765 [5/5] (3.33ns)   --->   "%mul10_30 = dmul i64 %add4_29, i64 0.89942" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7765 'dmul' 'mul10_30' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2183 <SV = 2182> <Delay = 3.33>
ST_2183 : Operation 7766 [4/5] (3.33ns)   --->   "%mul10_30 = dmul i64 %add4_29, i64 0.89942" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7766 'dmul' 'mul10_30' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2184 <SV = 2183> <Delay = 3.33>
ST_2184 : Operation 7767 [3/5] (3.33ns)   --->   "%mul10_30 = dmul i64 %add4_29, i64 0.89942" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7767 'dmul' 'mul10_30' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2185 <SV = 2184> <Delay = 3.33>
ST_2185 : Operation 7768 [2/5] (3.33ns)   --->   "%mul10_30 = dmul i64 %add4_29, i64 0.89942" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7768 'dmul' 'mul10_30' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2186 <SV = 2185> <Delay = 3.33>
ST_2186 : Operation 7769 [1/5] (3.33ns)   --->   "%mul10_30 = dmul i64 %add4_29, i64 0.89942" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7769 'dmul' 'mul10_30' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2187 <SV = 2186> <Delay = 2.89>
ST_2187 : Operation 7770 [5/5] (2.89ns)   --->   "%add4_30 = dadd i64 %mul10_30, i64 %div1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7770 'dadd' 'add4_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2188 <SV = 2187> <Delay = 2.89>
ST_2188 : Operation 7771 [4/5] (2.89ns)   --->   "%add4_30 = dadd i64 %mul10_30, i64 %div1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7771 'dadd' 'add4_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2189 <SV = 2188> <Delay = 2.89>
ST_2189 : Operation 7772 [3/5] (2.89ns)   --->   "%add4_30 = dadd i64 %mul10_30, i64 %div1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7772 'dadd' 'add4_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2190 <SV = 2189> <Delay = 2.89>
ST_2190 : Operation 7773 [2/5] (2.89ns)   --->   "%add4_30 = dadd i64 %mul10_30, i64 %div1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7773 'dadd' 'add4_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2191 <SV = 2190> <Delay = 2.89>
ST_2191 : Operation 7774 [1/5] (2.89ns)   --->   "%add4_30 = dadd i64 %mul10_30, i64 %div1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7774 'dadd' 'add4_30' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2192 <SV = 2191> <Delay = 3.33>
ST_2192 : Operation 7775 [1/1] (0.00ns)   --->   "%v_addr_33 = getelementptr i64 %v, i64 0, i64 %zext_ln48_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7775 'getelementptr' 'v_addr_33' <Predicate = true> <Delay = 0.00>
ST_2192 : Operation 7776 [1/1] (0.00ns)   --->   "%bitcast_ln54_31 = bitcast i64 %add4_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7776 'bitcast' 'bitcast_ln54_31' <Predicate = true> <Delay = 0.00>
ST_2192 : Operation 7777 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_31, i12 %v_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7777 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2192 : Operation 7778 [5/5] (3.33ns)   --->   "%mul10_31 = dmul i64 %add4_30, i64 0.899284" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7778 'dmul' 'mul10_31' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2193 <SV = 2192> <Delay = 3.33>
ST_2193 : Operation 7779 [4/5] (3.33ns)   --->   "%mul10_31 = dmul i64 %add4_30, i64 0.899284" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7779 'dmul' 'mul10_31' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2194 <SV = 2193> <Delay = 3.33>
ST_2194 : Operation 7780 [3/5] (3.33ns)   --->   "%mul10_31 = dmul i64 %add4_30, i64 0.899284" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7780 'dmul' 'mul10_31' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2195 <SV = 2194> <Delay = 3.33>
ST_2195 : Operation 7781 [2/5] (3.33ns)   --->   "%mul10_31 = dmul i64 %add4_30, i64 0.899284" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7781 'dmul' 'mul10_31' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2196 <SV = 2195> <Delay = 3.33>
ST_2196 : Operation 7782 [1/5] (3.33ns)   --->   "%mul10_31 = dmul i64 %add4_30, i64 0.899284" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7782 'dmul' 'mul10_31' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2197 <SV = 2196> <Delay = 0.00>

State 2198 <SV = 2197> <Delay = 2.89>
ST_2198 : Operation 7783 [5/5] (2.89ns)   --->   "%add4_31 = dadd i64 %mul10_31, i64 %div1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7783 'dadd' 'add4_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2199 <SV = 2198> <Delay = 2.89>
ST_2199 : Operation 7784 [4/5] (2.89ns)   --->   "%add4_31 = dadd i64 %mul10_31, i64 %div1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7784 'dadd' 'add4_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2200 <SV = 2199> <Delay = 2.89>
ST_2200 : Operation 7785 [3/5] (2.89ns)   --->   "%add4_31 = dadd i64 %mul10_31, i64 %div1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7785 'dadd' 'add4_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2201 <SV = 2200> <Delay = 2.89>
ST_2201 : Operation 7786 [2/5] (2.89ns)   --->   "%add4_31 = dadd i64 %mul10_31, i64 %div1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7786 'dadd' 'add4_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2202 <SV = 2201> <Delay = 2.89>
ST_2202 : Operation 7787 [1/5] (2.89ns)   --->   "%add4_31 = dadd i64 %mul10_31, i64 %div1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7787 'dadd' 'add4_31' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2203 <SV = 2202> <Delay = 3.33>
ST_2203 : Operation 7788 [1/1] (0.00ns)   --->   "%v_addr_34 = getelementptr i64 %v, i64 0, i64 %zext_ln48_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7788 'getelementptr' 'v_addr_34' <Predicate = true> <Delay = 0.00>
ST_2203 : Operation 7789 [1/1] (0.00ns)   --->   "%bitcast_ln54_32 = bitcast i64 %add4_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7789 'bitcast' 'bitcast_ln54_32' <Predicate = true> <Delay = 0.00>
ST_2203 : Operation 7790 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_32, i12 %v_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7790 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2203 : Operation 7791 [5/5] (3.33ns)   --->   "%mul10_32 = dmul i64 %add4_31, i64 0.899115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7791 'dmul' 'mul10_32' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2204 <SV = 2203> <Delay = 3.33>
ST_2204 : Operation 7792 [4/5] (3.33ns)   --->   "%mul10_32 = dmul i64 %add4_31, i64 0.899115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7792 'dmul' 'mul10_32' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2205 <SV = 2204> <Delay = 3.33>
ST_2205 : Operation 7793 [3/5] (3.33ns)   --->   "%mul10_32 = dmul i64 %add4_31, i64 0.899115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7793 'dmul' 'mul10_32' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2206 <SV = 2205> <Delay = 3.33>
ST_2206 : Operation 7794 [2/5] (3.33ns)   --->   "%mul10_32 = dmul i64 %add4_31, i64 0.899115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7794 'dmul' 'mul10_32' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2207 <SV = 2206> <Delay = 3.33>
ST_2207 : Operation 7795 [1/5] (3.33ns)   --->   "%mul10_32 = dmul i64 %add4_31, i64 0.899115" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7795 'dmul' 'mul10_32' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2208 <SV = 2207> <Delay = 2.89>
ST_2208 : Operation 7796 [5/5] (2.89ns)   --->   "%add4_32 = dadd i64 %mul10_32, i64 %div1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7796 'dadd' 'add4_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2209 <SV = 2208> <Delay = 2.89>
ST_2209 : Operation 7797 [4/5] (2.89ns)   --->   "%add4_32 = dadd i64 %mul10_32, i64 %div1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7797 'dadd' 'add4_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2210 <SV = 2209> <Delay = 2.89>
ST_2210 : Operation 7798 [3/5] (2.89ns)   --->   "%add4_32 = dadd i64 %mul10_32, i64 %div1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7798 'dadd' 'add4_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2211 <SV = 2210> <Delay = 2.89>
ST_2211 : Operation 7799 [2/5] (2.89ns)   --->   "%add4_32 = dadd i64 %mul10_32, i64 %div1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7799 'dadd' 'add4_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2212 <SV = 2211> <Delay = 2.89>
ST_2212 : Operation 7800 [1/5] (2.89ns)   --->   "%add4_32 = dadd i64 %mul10_32, i64 %div1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7800 'dadd' 'add4_32' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2213 <SV = 2212> <Delay = 3.33>
ST_2213 : Operation 7801 [1/1] (0.00ns)   --->   "%v_addr_35 = getelementptr i64 %v, i64 0, i64 %zext_ln48_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7801 'getelementptr' 'v_addr_35' <Predicate = true> <Delay = 0.00>
ST_2213 : Operation 7802 [1/1] (0.00ns)   --->   "%bitcast_ln54_33 = bitcast i64 %add4_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7802 'bitcast' 'bitcast_ln54_33' <Predicate = true> <Delay = 0.00>
ST_2213 : Operation 7803 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_33, i12 %v_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7803 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2213 : Operation 7804 [5/5] (3.33ns)   --->   "%mul10_33 = dmul i64 %add4_32, i64 0.898906" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7804 'dmul' 'mul10_33' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2214 <SV = 2213> <Delay = 3.33>
ST_2214 : Operation 7805 [4/5] (3.33ns)   --->   "%mul10_33 = dmul i64 %add4_32, i64 0.898906" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7805 'dmul' 'mul10_33' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2215 <SV = 2214> <Delay = 3.33>
ST_2215 : Operation 7806 [3/5] (3.33ns)   --->   "%mul10_33 = dmul i64 %add4_32, i64 0.898906" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7806 'dmul' 'mul10_33' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2216 <SV = 2215> <Delay = 3.33>
ST_2216 : Operation 7807 [2/5] (3.33ns)   --->   "%mul10_33 = dmul i64 %add4_32, i64 0.898906" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7807 'dmul' 'mul10_33' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2217 <SV = 2216> <Delay = 3.33>
ST_2217 : Operation 7808 [1/5] (3.33ns)   --->   "%mul10_33 = dmul i64 %add4_32, i64 0.898906" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7808 'dmul' 'mul10_33' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2218 <SV = 2217> <Delay = 0.00>

State 2219 <SV = 2218> <Delay = 2.89>
ST_2219 : Operation 7809 [5/5] (2.89ns)   --->   "%add4_33 = dadd i64 %mul10_33, i64 %div1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7809 'dadd' 'add4_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2220 <SV = 2219> <Delay = 2.89>
ST_2220 : Operation 7810 [4/5] (2.89ns)   --->   "%add4_33 = dadd i64 %mul10_33, i64 %div1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7810 'dadd' 'add4_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2221 <SV = 2220> <Delay = 2.89>
ST_2221 : Operation 7811 [3/5] (2.89ns)   --->   "%add4_33 = dadd i64 %mul10_33, i64 %div1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7811 'dadd' 'add4_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2222 <SV = 2221> <Delay = 2.89>
ST_2222 : Operation 7812 [2/5] (2.89ns)   --->   "%add4_33 = dadd i64 %mul10_33, i64 %div1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7812 'dadd' 'add4_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2223 <SV = 2222> <Delay = 2.89>
ST_2223 : Operation 7813 [1/5] (2.89ns)   --->   "%add4_33 = dadd i64 %mul10_33, i64 %div1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7813 'dadd' 'add4_33' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2224 <SV = 2223> <Delay = 3.33>
ST_2224 : Operation 7814 [1/1] (0.00ns)   --->   "%v_addr_36 = getelementptr i64 %v, i64 0, i64 %zext_ln48_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7814 'getelementptr' 'v_addr_36' <Predicate = true> <Delay = 0.00>
ST_2224 : Operation 7815 [1/1] (0.00ns)   --->   "%bitcast_ln54_34 = bitcast i64 %add4_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7815 'bitcast' 'bitcast_ln54_34' <Predicate = true> <Delay = 0.00>
ST_2224 : Operation 7816 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_34, i12 %v_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7816 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2224 : Operation 7817 [5/5] (3.33ns)   --->   "%mul10_34 = dmul i64 %add4_33, i64 0.898648" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7817 'dmul' 'mul10_34' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2225 <SV = 2224> <Delay = 3.33>
ST_2225 : Operation 7818 [4/5] (3.33ns)   --->   "%mul10_34 = dmul i64 %add4_33, i64 0.898648" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7818 'dmul' 'mul10_34' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2226 <SV = 2225> <Delay = 3.33>
ST_2226 : Operation 7819 [3/5] (3.33ns)   --->   "%mul10_34 = dmul i64 %add4_33, i64 0.898648" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7819 'dmul' 'mul10_34' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2227 <SV = 2226> <Delay = 3.33>
ST_2227 : Operation 7820 [2/5] (3.33ns)   --->   "%mul10_34 = dmul i64 %add4_33, i64 0.898648" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7820 'dmul' 'mul10_34' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2228 <SV = 2227> <Delay = 3.33>
ST_2228 : Operation 7821 [1/5] (3.33ns)   --->   "%mul10_34 = dmul i64 %add4_33, i64 0.898648" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7821 'dmul' 'mul10_34' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2229 <SV = 2228> <Delay = 0.00>

State 2230 <SV = 2229> <Delay = 2.89>
ST_2230 : Operation 7822 [5/5] (2.89ns)   --->   "%add4_34 = dadd i64 %mul10_34, i64 %div1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7822 'dadd' 'add4_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2231 <SV = 2230> <Delay = 2.89>
ST_2231 : Operation 7823 [4/5] (2.89ns)   --->   "%add4_34 = dadd i64 %mul10_34, i64 %div1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7823 'dadd' 'add4_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2232 <SV = 2231> <Delay = 2.89>
ST_2232 : Operation 7824 [3/5] (2.89ns)   --->   "%add4_34 = dadd i64 %mul10_34, i64 %div1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7824 'dadd' 'add4_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2233 <SV = 2232> <Delay = 2.89>
ST_2233 : Operation 7825 [2/5] (2.89ns)   --->   "%add4_34 = dadd i64 %mul10_34, i64 %div1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7825 'dadd' 'add4_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2234 <SV = 2233> <Delay = 2.89>
ST_2234 : Operation 7826 [1/5] (2.89ns)   --->   "%add4_34 = dadd i64 %mul10_34, i64 %div1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7826 'dadd' 'add4_34' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2235 <SV = 2234> <Delay = 3.33>
ST_2235 : Operation 7827 [1/1] (0.00ns)   --->   "%v_addr_37 = getelementptr i64 %v, i64 0, i64 %zext_ln48_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7827 'getelementptr' 'v_addr_37' <Predicate = true> <Delay = 0.00>
ST_2235 : Operation 7828 [1/1] (0.00ns)   --->   "%bitcast_ln54_35 = bitcast i64 %add4_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7828 'bitcast' 'bitcast_ln54_35' <Predicate = true> <Delay = 0.00>
ST_2235 : Operation 7829 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_35, i12 %v_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7829 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2235 : Operation 7830 [5/5] (3.33ns)   --->   "%mul10_35 = dmul i64 %add4_34, i64 0.898329" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7830 'dmul' 'mul10_35' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2236 <SV = 2235> <Delay = 3.33>
ST_2236 : Operation 7831 [4/5] (3.33ns)   --->   "%mul10_35 = dmul i64 %add4_34, i64 0.898329" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7831 'dmul' 'mul10_35' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2237 <SV = 2236> <Delay = 3.33>
ST_2237 : Operation 7832 [3/5] (3.33ns)   --->   "%mul10_35 = dmul i64 %add4_34, i64 0.898329" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7832 'dmul' 'mul10_35' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2238 <SV = 2237> <Delay = 3.33>
ST_2238 : Operation 7833 [2/5] (3.33ns)   --->   "%mul10_35 = dmul i64 %add4_34, i64 0.898329" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7833 'dmul' 'mul10_35' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2239 <SV = 2238> <Delay = 3.33>
ST_2239 : Operation 7834 [1/5] (3.33ns)   --->   "%mul10_35 = dmul i64 %add4_34, i64 0.898329" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7834 'dmul' 'mul10_35' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2240 <SV = 2239> <Delay = 2.89>
ST_2240 : Operation 7835 [5/5] (2.89ns)   --->   "%add4_35 = dadd i64 %mul10_35, i64 %div1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7835 'dadd' 'add4_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2241 <SV = 2240> <Delay = 2.89>
ST_2241 : Operation 7836 [4/5] (2.89ns)   --->   "%add4_35 = dadd i64 %mul10_35, i64 %div1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7836 'dadd' 'add4_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2242 <SV = 2241> <Delay = 2.89>
ST_2242 : Operation 7837 [3/5] (2.89ns)   --->   "%add4_35 = dadd i64 %mul10_35, i64 %div1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7837 'dadd' 'add4_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2243 <SV = 2242> <Delay = 2.89>
ST_2243 : Operation 7838 [2/5] (2.89ns)   --->   "%add4_35 = dadd i64 %mul10_35, i64 %div1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7838 'dadd' 'add4_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2244 <SV = 2243> <Delay = 2.89>
ST_2244 : Operation 7839 [1/5] (2.89ns)   --->   "%add4_35 = dadd i64 %mul10_35, i64 %div1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7839 'dadd' 'add4_35' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2245 <SV = 2244> <Delay = 3.33>
ST_2245 : Operation 7840 [1/1] (0.00ns)   --->   "%v_addr_38 = getelementptr i64 %v, i64 0, i64 %zext_ln48_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7840 'getelementptr' 'v_addr_38' <Predicate = true> <Delay = 0.00>
ST_2245 : Operation 7841 [1/1] (0.00ns)   --->   "%bitcast_ln54_36 = bitcast i64 %add4_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7841 'bitcast' 'bitcast_ln54_36' <Predicate = true> <Delay = 0.00>
ST_2245 : Operation 7842 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_36, i12 %v_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7842 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2245 : Operation 7843 [5/5] (3.33ns)   --->   "%mul10_36 = dmul i64 %add4_35, i64 0.897933" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7843 'dmul' 'mul10_36' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2246 <SV = 2245> <Delay = 3.33>
ST_2246 : Operation 7844 [4/5] (3.33ns)   --->   "%mul10_36 = dmul i64 %add4_35, i64 0.897933" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7844 'dmul' 'mul10_36' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2247 <SV = 2246> <Delay = 3.33>
ST_2247 : Operation 7845 [3/5] (3.33ns)   --->   "%mul10_36 = dmul i64 %add4_35, i64 0.897933" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7845 'dmul' 'mul10_36' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2248 <SV = 2247> <Delay = 3.33>
ST_2248 : Operation 7846 [2/5] (3.33ns)   --->   "%mul10_36 = dmul i64 %add4_35, i64 0.897933" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7846 'dmul' 'mul10_36' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2249 <SV = 2248> <Delay = 3.33>
ST_2249 : Operation 7847 [1/5] (3.33ns)   --->   "%mul10_36 = dmul i64 %add4_35, i64 0.897933" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7847 'dmul' 'mul10_36' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2250 <SV = 2249> <Delay = 2.89>
ST_2250 : Operation 7848 [5/5] (2.89ns)   --->   "%add4_36 = dadd i64 %mul10_36, i64 %div1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7848 'dadd' 'add4_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2251 <SV = 2250> <Delay = 2.89>
ST_2251 : Operation 7849 [4/5] (2.89ns)   --->   "%add4_36 = dadd i64 %mul10_36, i64 %div1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7849 'dadd' 'add4_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2252 <SV = 2251> <Delay = 2.89>
ST_2252 : Operation 7850 [3/5] (2.89ns)   --->   "%add4_36 = dadd i64 %mul10_36, i64 %div1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7850 'dadd' 'add4_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2253 <SV = 2252> <Delay = 2.89>
ST_2253 : Operation 7851 [2/5] (2.89ns)   --->   "%add4_36 = dadd i64 %mul10_36, i64 %div1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7851 'dadd' 'add4_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2254 <SV = 2253> <Delay = 2.89>
ST_2254 : Operation 7852 [1/5] (2.89ns)   --->   "%add4_36 = dadd i64 %mul10_36, i64 %div1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7852 'dadd' 'add4_36' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2255 <SV = 2254> <Delay = 3.33>
ST_2255 : Operation 7853 [1/1] (0.00ns)   --->   "%v_addr_39 = getelementptr i64 %v, i64 0, i64 %zext_ln48_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7853 'getelementptr' 'v_addr_39' <Predicate = true> <Delay = 0.00>
ST_2255 : Operation 7854 [1/1] (0.00ns)   --->   "%bitcast_ln54_37 = bitcast i64 %add4_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7854 'bitcast' 'bitcast_ln54_37' <Predicate = true> <Delay = 0.00>
ST_2255 : Operation 7855 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_37, i12 %v_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7855 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2255 : Operation 7856 [5/5] (3.33ns)   --->   "%mul10_37 = dmul i64 %add4_36, i64 0.897442" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7856 'dmul' 'mul10_37' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2256 <SV = 2255> <Delay = 3.33>
ST_2256 : Operation 7857 [4/5] (3.33ns)   --->   "%mul10_37 = dmul i64 %add4_36, i64 0.897442" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7857 'dmul' 'mul10_37' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2257 <SV = 2256> <Delay = 3.33>
ST_2257 : Operation 7858 [3/5] (3.33ns)   --->   "%mul10_37 = dmul i64 %add4_36, i64 0.897442" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7858 'dmul' 'mul10_37' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2258 <SV = 2257> <Delay = 3.33>
ST_2258 : Operation 7859 [2/5] (3.33ns)   --->   "%mul10_37 = dmul i64 %add4_36, i64 0.897442" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7859 'dmul' 'mul10_37' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2259 <SV = 2258> <Delay = 3.33>
ST_2259 : Operation 7860 [1/5] (3.33ns)   --->   "%mul10_37 = dmul i64 %add4_36, i64 0.897442" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7860 'dmul' 'mul10_37' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2260 <SV = 2259> <Delay = 0.00>

State 2261 <SV = 2260> <Delay = 2.89>
ST_2261 : Operation 7861 [5/5] (2.89ns)   --->   "%add4_37 = dadd i64 %mul10_37, i64 %div1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7861 'dadd' 'add4_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2262 <SV = 2261> <Delay = 2.89>
ST_2262 : Operation 7862 [4/5] (2.89ns)   --->   "%add4_37 = dadd i64 %mul10_37, i64 %div1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7862 'dadd' 'add4_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2263 <SV = 2262> <Delay = 2.89>
ST_2263 : Operation 7863 [3/5] (2.89ns)   --->   "%add4_37 = dadd i64 %mul10_37, i64 %div1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7863 'dadd' 'add4_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2264 <SV = 2263> <Delay = 2.89>
ST_2264 : Operation 7864 [2/5] (2.89ns)   --->   "%add4_37 = dadd i64 %mul10_37, i64 %div1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7864 'dadd' 'add4_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2265 <SV = 2264> <Delay = 2.89>
ST_2265 : Operation 7865 [1/5] (2.89ns)   --->   "%add4_37 = dadd i64 %mul10_37, i64 %div1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7865 'dadd' 'add4_37' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2266 <SV = 2265> <Delay = 3.33>
ST_2266 : Operation 7866 [1/1] (0.00ns)   --->   "%v_addr_40 = getelementptr i64 %v, i64 0, i64 %zext_ln48_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7866 'getelementptr' 'v_addr_40' <Predicate = true> <Delay = 0.00>
ST_2266 : Operation 7867 [1/1] (0.00ns)   --->   "%bitcast_ln54_38 = bitcast i64 %add4_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7867 'bitcast' 'bitcast_ln54_38' <Predicate = true> <Delay = 0.00>
ST_2266 : Operation 7868 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_38, i12 %v_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7868 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2266 : Operation 7869 [5/5] (3.33ns)   --->   "%mul10_38 = dmul i64 %add4_37, i64 0.896833" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7869 'dmul' 'mul10_38' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2267 <SV = 2266> <Delay = 3.33>
ST_2267 : Operation 7870 [4/5] (3.33ns)   --->   "%mul10_38 = dmul i64 %add4_37, i64 0.896833" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7870 'dmul' 'mul10_38' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2268 <SV = 2267> <Delay = 3.33>
ST_2268 : Operation 7871 [3/5] (3.33ns)   --->   "%mul10_38 = dmul i64 %add4_37, i64 0.896833" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7871 'dmul' 'mul10_38' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2269 <SV = 2268> <Delay = 3.33>
ST_2269 : Operation 7872 [2/5] (3.33ns)   --->   "%mul10_38 = dmul i64 %add4_37, i64 0.896833" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7872 'dmul' 'mul10_38' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2270 <SV = 2269> <Delay = 3.33>
ST_2270 : Operation 7873 [1/5] (3.33ns)   --->   "%mul10_38 = dmul i64 %add4_37, i64 0.896833" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7873 'dmul' 'mul10_38' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2271 <SV = 2270> <Delay = 2.89>
ST_2271 : Operation 7874 [5/5] (2.89ns)   --->   "%add4_38 = dadd i64 %mul10_38, i64 %div1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7874 'dadd' 'add4_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2272 <SV = 2271> <Delay = 2.89>
ST_2272 : Operation 7875 [4/5] (2.89ns)   --->   "%add4_38 = dadd i64 %mul10_38, i64 %div1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7875 'dadd' 'add4_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2273 <SV = 2272> <Delay = 2.89>
ST_2273 : Operation 7876 [3/5] (2.89ns)   --->   "%add4_38 = dadd i64 %mul10_38, i64 %div1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7876 'dadd' 'add4_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2274 <SV = 2273> <Delay = 2.89>
ST_2274 : Operation 7877 [2/5] (2.89ns)   --->   "%add4_38 = dadd i64 %mul10_38, i64 %div1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7877 'dadd' 'add4_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2275 <SV = 2274> <Delay = 2.89>
ST_2275 : Operation 7878 [1/5] (2.89ns)   --->   "%add4_38 = dadd i64 %mul10_38, i64 %div1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7878 'dadd' 'add4_38' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2276 <SV = 2275> <Delay = 3.33>
ST_2276 : Operation 7879 [1/1] (0.00ns)   --->   "%v_addr_41 = getelementptr i64 %v, i64 0, i64 %zext_ln48_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7879 'getelementptr' 'v_addr_41' <Predicate = true> <Delay = 0.00>
ST_2276 : Operation 7880 [1/1] (0.00ns)   --->   "%bitcast_ln54_39 = bitcast i64 %add4_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7880 'bitcast' 'bitcast_ln54_39' <Predicate = true> <Delay = 0.00>
ST_2276 : Operation 7881 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_39, i12 %v_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7881 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2276 : Operation 7882 [5/5] (3.33ns)   --->   "%mul10_39 = dmul i64 %add4_38, i64 0.896076" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7882 'dmul' 'mul10_39' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2277 <SV = 2276> <Delay = 3.33>
ST_2277 : Operation 7883 [4/5] (3.33ns)   --->   "%mul10_39 = dmul i64 %add4_38, i64 0.896076" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7883 'dmul' 'mul10_39' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2278 <SV = 2277> <Delay = 3.33>
ST_2278 : Operation 7884 [3/5] (3.33ns)   --->   "%mul10_39 = dmul i64 %add4_38, i64 0.896076" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7884 'dmul' 'mul10_39' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2279 <SV = 2278> <Delay = 3.33>
ST_2279 : Operation 7885 [2/5] (3.33ns)   --->   "%mul10_39 = dmul i64 %add4_38, i64 0.896076" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7885 'dmul' 'mul10_39' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2280 <SV = 2279> <Delay = 3.33>
ST_2280 : Operation 7886 [1/5] (3.33ns)   --->   "%mul10_39 = dmul i64 %add4_38, i64 0.896076" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7886 'dmul' 'mul10_39' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2281 <SV = 2280> <Delay = 2.89>
ST_2281 : Operation 7887 [5/5] (2.89ns)   --->   "%add4_39 = dadd i64 %mul10_39, i64 %div1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7887 'dadd' 'add4_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2282 <SV = 2281> <Delay = 2.89>
ST_2282 : Operation 7888 [4/5] (2.89ns)   --->   "%add4_39 = dadd i64 %mul10_39, i64 %div1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7888 'dadd' 'add4_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2283 <SV = 2282> <Delay = 2.89>
ST_2283 : Operation 7889 [3/5] (2.89ns)   --->   "%add4_39 = dadd i64 %mul10_39, i64 %div1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7889 'dadd' 'add4_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2284 <SV = 2283> <Delay = 2.89>
ST_2284 : Operation 7890 [2/5] (2.89ns)   --->   "%add4_39 = dadd i64 %mul10_39, i64 %div1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7890 'dadd' 'add4_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2285 <SV = 2284> <Delay = 2.89>
ST_2285 : Operation 7891 [1/5] (2.89ns)   --->   "%add4_39 = dadd i64 %mul10_39, i64 %div1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7891 'dadd' 'add4_39' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2286 <SV = 2285> <Delay = 3.33>
ST_2286 : Operation 7892 [1/1] (0.00ns)   --->   "%v_addr_42 = getelementptr i64 %v, i64 0, i64 %zext_ln48_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7892 'getelementptr' 'v_addr_42' <Predicate = true> <Delay = 0.00>
ST_2286 : Operation 7893 [1/1] (0.00ns)   --->   "%bitcast_ln54_40 = bitcast i64 %add4_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7893 'bitcast' 'bitcast_ln54_40' <Predicate = true> <Delay = 0.00>
ST_2286 : Operation 7894 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_40, i12 %v_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7894 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2286 : Operation 7895 [5/5] (3.33ns)   --->   "%mul10_40 = dmul i64 %add4_39, i64 0.895134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7895 'dmul' 'mul10_40' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2287 <SV = 2286> <Delay = 3.33>
ST_2287 : Operation 7896 [4/5] (3.33ns)   --->   "%mul10_40 = dmul i64 %add4_39, i64 0.895134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7896 'dmul' 'mul10_40' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2288 <SV = 2287> <Delay = 3.33>
ST_2288 : Operation 7897 [3/5] (3.33ns)   --->   "%mul10_40 = dmul i64 %add4_39, i64 0.895134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7897 'dmul' 'mul10_40' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2289 <SV = 2288> <Delay = 3.33>
ST_2289 : Operation 7898 [2/5] (3.33ns)   --->   "%mul10_40 = dmul i64 %add4_39, i64 0.895134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7898 'dmul' 'mul10_40' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2290 <SV = 2289> <Delay = 3.33>
ST_2290 : Operation 7899 [1/5] (3.33ns)   --->   "%mul10_40 = dmul i64 %add4_39, i64 0.895134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7899 'dmul' 'mul10_40' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2291 <SV = 2290> <Delay = 2.89>
ST_2291 : Operation 7900 [5/5] (2.89ns)   --->   "%add4_40 = dadd i64 %mul10_40, i64 %div1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7900 'dadd' 'add4_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2292 <SV = 2291> <Delay = 2.89>
ST_2292 : Operation 7901 [4/5] (2.89ns)   --->   "%add4_40 = dadd i64 %mul10_40, i64 %div1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7901 'dadd' 'add4_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2293 <SV = 2292> <Delay = 2.89>
ST_2293 : Operation 7902 [3/5] (2.89ns)   --->   "%add4_40 = dadd i64 %mul10_40, i64 %div1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7902 'dadd' 'add4_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2294 <SV = 2293> <Delay = 2.89>
ST_2294 : Operation 7903 [2/5] (2.89ns)   --->   "%add4_40 = dadd i64 %mul10_40, i64 %div1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7903 'dadd' 'add4_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2295 <SV = 2294> <Delay = 2.89>
ST_2295 : Operation 7904 [1/5] (2.89ns)   --->   "%add4_40 = dadd i64 %mul10_40, i64 %div1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7904 'dadd' 'add4_40' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2296 <SV = 2295> <Delay = 3.33>
ST_2296 : Operation 7905 [1/1] (0.00ns)   --->   "%v_addr_43 = getelementptr i64 %v, i64 0, i64 %zext_ln48_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7905 'getelementptr' 'v_addr_43' <Predicate = true> <Delay = 0.00>
ST_2296 : Operation 7906 [1/1] (0.00ns)   --->   "%bitcast_ln54_41 = bitcast i64 %add4_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7906 'bitcast' 'bitcast_ln54_41' <Predicate = true> <Delay = 0.00>
ST_2296 : Operation 7907 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_41, i12 %v_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7907 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2296 : Operation 7908 [5/5] (3.33ns)   --->   "%mul10_41 = dmul i64 %add4_40, i64 0.89396" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7908 'dmul' 'mul10_41' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2297 <SV = 2296> <Delay = 3.33>
ST_2297 : Operation 7909 [4/5] (3.33ns)   --->   "%mul10_41 = dmul i64 %add4_40, i64 0.89396" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7909 'dmul' 'mul10_41' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2298 <SV = 2297> <Delay = 3.33>
ST_2298 : Operation 7910 [3/5] (3.33ns)   --->   "%mul10_41 = dmul i64 %add4_40, i64 0.89396" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7910 'dmul' 'mul10_41' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2299 <SV = 2298> <Delay = 3.33>
ST_2299 : Operation 7911 [2/5] (3.33ns)   --->   "%mul10_41 = dmul i64 %add4_40, i64 0.89396" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7911 'dmul' 'mul10_41' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2300 <SV = 2299> <Delay = 3.33>
ST_2300 : Operation 7912 [1/5] (3.33ns)   --->   "%mul10_41 = dmul i64 %add4_40, i64 0.89396" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7912 'dmul' 'mul10_41' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2301 <SV = 2300> <Delay = 2.89>
ST_2301 : Operation 7913 [5/5] (2.89ns)   --->   "%add4_41 = dadd i64 %mul10_41, i64 %div1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7913 'dadd' 'add4_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2302 <SV = 2301> <Delay = 2.89>
ST_2302 : Operation 7914 [4/5] (2.89ns)   --->   "%add4_41 = dadd i64 %mul10_41, i64 %div1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7914 'dadd' 'add4_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2303 <SV = 2302> <Delay = 2.89>
ST_2303 : Operation 7915 [3/5] (2.89ns)   --->   "%add4_41 = dadd i64 %mul10_41, i64 %div1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7915 'dadd' 'add4_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2304 <SV = 2303> <Delay = 2.89>
ST_2304 : Operation 7916 [2/5] (2.89ns)   --->   "%add4_41 = dadd i64 %mul10_41, i64 %div1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7916 'dadd' 'add4_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2305 <SV = 2304> <Delay = 2.89>
ST_2305 : Operation 7917 [1/5] (2.89ns)   --->   "%add4_41 = dadd i64 %mul10_41, i64 %div1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7917 'dadd' 'add4_41' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2306 <SV = 2305> <Delay = 3.33>
ST_2306 : Operation 7918 [1/1] (0.00ns)   --->   "%v_addr_44 = getelementptr i64 %v, i64 0, i64 %zext_ln48_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7918 'getelementptr' 'v_addr_44' <Predicate = true> <Delay = 0.00>
ST_2306 : Operation 7919 [1/1] (0.00ns)   --->   "%bitcast_ln54_42 = bitcast i64 %add4_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7919 'bitcast' 'bitcast_ln54_42' <Predicate = true> <Delay = 0.00>
ST_2306 : Operation 7920 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_42, i12 %v_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7920 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2306 : Operation 7921 [5/5] (3.33ns)   --->   "%mul10_42 = dmul i64 %add4_41, i64 0.892493" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7921 'dmul' 'mul10_42' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2307 <SV = 2306> <Delay = 3.33>
ST_2307 : Operation 7922 [4/5] (3.33ns)   --->   "%mul10_42 = dmul i64 %add4_41, i64 0.892493" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7922 'dmul' 'mul10_42' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2308 <SV = 2307> <Delay = 3.33>
ST_2308 : Operation 7923 [3/5] (3.33ns)   --->   "%mul10_42 = dmul i64 %add4_41, i64 0.892493" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7923 'dmul' 'mul10_42' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2309 <SV = 2308> <Delay = 3.33>
ST_2309 : Operation 7924 [2/5] (3.33ns)   --->   "%mul10_42 = dmul i64 %add4_41, i64 0.892493" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7924 'dmul' 'mul10_42' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2310 <SV = 2309> <Delay = 3.33>
ST_2310 : Operation 7925 [1/5] (3.33ns)   --->   "%mul10_42 = dmul i64 %add4_41, i64 0.892493" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7925 'dmul' 'mul10_42' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2311 <SV = 2310> <Delay = 0.00>

State 2312 <SV = 2311> <Delay = 2.89>
ST_2312 : Operation 7926 [5/5] (2.89ns)   --->   "%add4_42 = dadd i64 %mul10_42, i64 %div1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7926 'dadd' 'add4_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2313 <SV = 2312> <Delay = 2.89>
ST_2313 : Operation 7927 [4/5] (2.89ns)   --->   "%add4_42 = dadd i64 %mul10_42, i64 %div1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7927 'dadd' 'add4_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2314 <SV = 2313> <Delay = 2.89>
ST_2314 : Operation 7928 [3/5] (2.89ns)   --->   "%add4_42 = dadd i64 %mul10_42, i64 %div1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7928 'dadd' 'add4_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2315 <SV = 2314> <Delay = 2.89>
ST_2315 : Operation 7929 [2/5] (2.89ns)   --->   "%add4_42 = dadd i64 %mul10_42, i64 %div1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7929 'dadd' 'add4_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2316 <SV = 2315> <Delay = 2.89>
ST_2316 : Operation 7930 [1/5] (2.89ns)   --->   "%add4_42 = dadd i64 %mul10_42, i64 %div1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7930 'dadd' 'add4_42' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2317 <SV = 2316> <Delay = 3.33>
ST_2317 : Operation 7931 [1/1] (0.00ns)   --->   "%v_addr_45 = getelementptr i64 %v, i64 0, i64 %zext_ln48_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7931 'getelementptr' 'v_addr_45' <Predicate = true> <Delay = 0.00>
ST_2317 : Operation 7932 [1/1] (0.00ns)   --->   "%bitcast_ln54_43 = bitcast i64 %add4_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7932 'bitcast' 'bitcast_ln54_43' <Predicate = true> <Delay = 0.00>
ST_2317 : Operation 7933 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_43, i12 %v_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7933 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2317 : Operation 7934 [5/5] (3.33ns)   --->   "%mul10_43 = dmul i64 %add4_42, i64 0.890655" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7934 'dmul' 'mul10_43' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2318 <SV = 2317> <Delay = 3.33>
ST_2318 : Operation 7935 [4/5] (3.33ns)   --->   "%mul10_43 = dmul i64 %add4_42, i64 0.890655" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7935 'dmul' 'mul10_43' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2319 <SV = 2318> <Delay = 3.33>
ST_2319 : Operation 7936 [3/5] (3.33ns)   --->   "%mul10_43 = dmul i64 %add4_42, i64 0.890655" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7936 'dmul' 'mul10_43' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2320 <SV = 2319> <Delay = 3.33>
ST_2320 : Operation 7937 [2/5] (3.33ns)   --->   "%mul10_43 = dmul i64 %add4_42, i64 0.890655" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7937 'dmul' 'mul10_43' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2321 <SV = 2320> <Delay = 3.33>
ST_2321 : Operation 7938 [1/5] (3.33ns)   --->   "%mul10_43 = dmul i64 %add4_42, i64 0.890655" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7938 'dmul' 'mul10_43' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2322 <SV = 2321> <Delay = 2.89>
ST_2322 : Operation 7939 [5/5] (2.89ns)   --->   "%add4_43 = dadd i64 %mul10_43, i64 %div1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7939 'dadd' 'add4_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2323 <SV = 2322> <Delay = 2.89>
ST_2323 : Operation 7940 [4/5] (2.89ns)   --->   "%add4_43 = dadd i64 %mul10_43, i64 %div1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7940 'dadd' 'add4_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2324 <SV = 2323> <Delay = 2.89>
ST_2324 : Operation 7941 [3/5] (2.89ns)   --->   "%add4_43 = dadd i64 %mul10_43, i64 %div1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7941 'dadd' 'add4_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2325 <SV = 2324> <Delay = 2.89>
ST_2325 : Operation 7942 [2/5] (2.89ns)   --->   "%add4_43 = dadd i64 %mul10_43, i64 %div1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7942 'dadd' 'add4_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2326 <SV = 2325> <Delay = 2.89>
ST_2326 : Operation 7943 [1/5] (2.89ns)   --->   "%add4_43 = dadd i64 %mul10_43, i64 %div1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7943 'dadd' 'add4_43' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2327 <SV = 2326> <Delay = 3.33>
ST_2327 : Operation 7944 [1/1] (0.00ns)   --->   "%v_addr_46 = getelementptr i64 %v, i64 0, i64 %zext_ln48_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7944 'getelementptr' 'v_addr_46' <Predicate = true> <Delay = 0.00>
ST_2327 : Operation 7945 [1/1] (0.00ns)   --->   "%bitcast_ln54_44 = bitcast i64 %add4_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7945 'bitcast' 'bitcast_ln54_44' <Predicate = true> <Delay = 0.00>
ST_2327 : Operation 7946 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_44, i12 %v_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7946 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2327 : Operation 7947 [5/5] (3.33ns)   --->   "%mul10_44 = dmul i64 %add4_43, i64 0.888341" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7947 'dmul' 'mul10_44' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2328 <SV = 2327> <Delay = 3.33>
ST_2328 : Operation 7948 [4/5] (3.33ns)   --->   "%mul10_44 = dmul i64 %add4_43, i64 0.888341" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7948 'dmul' 'mul10_44' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2329 <SV = 2328> <Delay = 3.33>
ST_2329 : Operation 7949 [3/5] (3.33ns)   --->   "%mul10_44 = dmul i64 %add4_43, i64 0.888341" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7949 'dmul' 'mul10_44' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2330 <SV = 2329> <Delay = 3.33>
ST_2330 : Operation 7950 [2/5] (3.33ns)   --->   "%mul10_44 = dmul i64 %add4_43, i64 0.888341" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7950 'dmul' 'mul10_44' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2331 <SV = 2330> <Delay = 3.33>
ST_2331 : Operation 7951 [1/5] (3.33ns)   --->   "%mul10_44 = dmul i64 %add4_43, i64 0.888341" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7951 'dmul' 'mul10_44' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2332 <SV = 2331> <Delay = 0.00>

State 2333 <SV = 2332> <Delay = 2.89>
ST_2333 : Operation 7952 [5/5] (2.89ns)   --->   "%add4_44 = dadd i64 %mul10_44, i64 %div1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7952 'dadd' 'add4_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2334 <SV = 2333> <Delay = 2.89>
ST_2334 : Operation 7953 [4/5] (2.89ns)   --->   "%add4_44 = dadd i64 %mul10_44, i64 %div1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7953 'dadd' 'add4_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2335 <SV = 2334> <Delay = 2.89>
ST_2335 : Operation 7954 [3/5] (2.89ns)   --->   "%add4_44 = dadd i64 %mul10_44, i64 %div1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7954 'dadd' 'add4_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2336 <SV = 2335> <Delay = 2.89>
ST_2336 : Operation 7955 [2/5] (2.89ns)   --->   "%add4_44 = dadd i64 %mul10_44, i64 %div1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7955 'dadd' 'add4_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2337 <SV = 2336> <Delay = 2.89>
ST_2337 : Operation 7956 [1/5] (2.89ns)   --->   "%add4_44 = dadd i64 %mul10_44, i64 %div1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7956 'dadd' 'add4_44' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2338 <SV = 2337> <Delay = 3.33>
ST_2338 : Operation 7957 [1/1] (0.00ns)   --->   "%v_addr_47 = getelementptr i64 %v, i64 0, i64 %zext_ln48_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7957 'getelementptr' 'v_addr_47' <Predicate = true> <Delay = 0.00>
ST_2338 : Operation 7958 [1/1] (0.00ns)   --->   "%bitcast_ln54_45 = bitcast i64 %add4_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7958 'bitcast' 'bitcast_ln54_45' <Predicate = true> <Delay = 0.00>
ST_2338 : Operation 7959 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_45, i12 %v_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7959 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2338 : Operation 7960 [5/5] (3.33ns)   --->   "%mul10_45 = dmul i64 %add4_44, i64 0.885418" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7960 'dmul' 'mul10_45' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2339 <SV = 2338> <Delay = 3.33>
ST_2339 : Operation 7961 [4/5] (3.33ns)   --->   "%mul10_45 = dmul i64 %add4_44, i64 0.885418" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7961 'dmul' 'mul10_45' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2340 <SV = 2339> <Delay = 3.33>
ST_2340 : Operation 7962 [3/5] (3.33ns)   --->   "%mul10_45 = dmul i64 %add4_44, i64 0.885418" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7962 'dmul' 'mul10_45' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2341 <SV = 2340> <Delay = 3.33>
ST_2341 : Operation 7963 [2/5] (3.33ns)   --->   "%mul10_45 = dmul i64 %add4_44, i64 0.885418" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7963 'dmul' 'mul10_45' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2342 <SV = 2341> <Delay = 3.33>
ST_2342 : Operation 7964 [1/5] (3.33ns)   --->   "%mul10_45 = dmul i64 %add4_44, i64 0.885418" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7964 'dmul' 'mul10_45' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2343 <SV = 2342> <Delay = 2.89>
ST_2343 : Operation 7965 [5/5] (2.89ns)   --->   "%add4_45 = dadd i64 %mul10_45, i64 %div1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7965 'dadd' 'add4_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2344 <SV = 2343> <Delay = 2.89>
ST_2344 : Operation 7966 [4/5] (2.89ns)   --->   "%add4_45 = dadd i64 %mul10_45, i64 %div1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7966 'dadd' 'add4_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2345 <SV = 2344> <Delay = 2.89>
ST_2345 : Operation 7967 [3/5] (2.89ns)   --->   "%add4_45 = dadd i64 %mul10_45, i64 %div1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7967 'dadd' 'add4_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2346 <SV = 2345> <Delay = 2.89>
ST_2346 : Operation 7968 [2/5] (2.89ns)   --->   "%add4_45 = dadd i64 %mul10_45, i64 %div1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7968 'dadd' 'add4_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2347 <SV = 2346> <Delay = 2.89>
ST_2347 : Operation 7969 [1/5] (2.89ns)   --->   "%add4_45 = dadd i64 %mul10_45, i64 %div1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7969 'dadd' 'add4_45' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2348 <SV = 2347> <Delay = 3.33>
ST_2348 : Operation 7970 [1/1] (0.00ns)   --->   "%v_addr_48 = getelementptr i64 %v, i64 0, i64 %zext_ln48_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7970 'getelementptr' 'v_addr_48' <Predicate = true> <Delay = 0.00>
ST_2348 : Operation 7971 [1/1] (0.00ns)   --->   "%bitcast_ln54_46 = bitcast i64 %add4_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7971 'bitcast' 'bitcast_ln54_46' <Predicate = true> <Delay = 0.00>
ST_2348 : Operation 7972 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_46, i12 %v_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7972 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2348 : Operation 7973 [1/1] (0.00ns)   --->   "%bitcast_ln54_47 = bitcast i64 %p_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7973 'bitcast' 'bitcast_ln54_47' <Predicate = true> <Delay = 0.00>
ST_2348 : Operation 7974 [5/5] (3.33ns)   --->   "%mul10_46 = dmul i64 %bitcast_ln54_47, i64 %add4_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7974 'dmul' 'mul10_46' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2349 <SV = 2348> <Delay = 3.33>
ST_2349 : Operation 7975 [4/5] (3.33ns)   --->   "%mul10_46 = dmul i64 %bitcast_ln54_47, i64 %add4_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7975 'dmul' 'mul10_46' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2350 <SV = 2349> <Delay = 3.33>
ST_2350 : Operation 7976 [3/5] (3.33ns)   --->   "%mul10_46 = dmul i64 %bitcast_ln54_47, i64 %add4_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7976 'dmul' 'mul10_46' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2351 <SV = 2350> <Delay = 3.33>
ST_2351 : Operation 7977 [2/5] (3.33ns)   --->   "%mul10_46 = dmul i64 %bitcast_ln54_47, i64 %add4_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7977 'dmul' 'mul10_46' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2352 <SV = 2351> <Delay = 3.33>
ST_2352 : Operation 7978 [1/5] (3.33ns)   --->   "%mul10_46 = dmul i64 %bitcast_ln54_47, i64 %add4_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7978 'dmul' 'mul10_46' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2353 <SV = 2352> <Delay = 0.00>

State 2354 <SV = 2353> <Delay = 2.89>
ST_2354 : Operation 7979 [5/5] (2.89ns)   --->   "%add4_46 = dadd i64 %mul10_46, i64 %div1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7979 'dadd' 'add4_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2355 <SV = 2354> <Delay = 2.89>
ST_2355 : Operation 7980 [4/5] (2.89ns)   --->   "%add4_46 = dadd i64 %mul10_46, i64 %div1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7980 'dadd' 'add4_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2356 <SV = 2355> <Delay = 2.89>
ST_2356 : Operation 7981 [3/5] (2.89ns)   --->   "%add4_46 = dadd i64 %mul10_46, i64 %div1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7981 'dadd' 'add4_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2357 <SV = 2356> <Delay = 2.89>
ST_2357 : Operation 7982 [2/5] (2.89ns)   --->   "%add4_46 = dadd i64 %mul10_46, i64 %div1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7982 'dadd' 'add4_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2358 <SV = 2357> <Delay = 2.89>
ST_2358 : Operation 7983 [1/5] (2.89ns)   --->   "%add4_46 = dadd i64 %mul10_46, i64 %div1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7983 'dadd' 'add4_46' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2359 <SV = 2358> <Delay = 3.33>
ST_2359 : Operation 7984 [1/1] (0.00ns)   --->   "%v_addr_49 = getelementptr i64 %v, i64 0, i64 %zext_ln48_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7984 'getelementptr' 'v_addr_49' <Predicate = true> <Delay = 0.00>
ST_2359 : Operation 7985 [1/1] (0.00ns)   --->   "%bitcast_ln54_58 = bitcast i64 %add4_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7985 'bitcast' 'bitcast_ln54_58' <Predicate = true> <Delay = 0.00>
ST_2359 : Operation 7986 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_58, i12 %v_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7986 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2359 : Operation 7987 [1/1] (0.00ns)   --->   "%bitcast_ln54_48 = bitcast i64 %p_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7987 'bitcast' 'bitcast_ln54_48' <Predicate = true> <Delay = 0.00>
ST_2359 : Operation 7988 [5/5] (3.33ns)   --->   "%mul10_47 = dmul i64 %bitcast_ln54_48, i64 %add4_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7988 'dmul' 'mul10_47' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2360 <SV = 2359> <Delay = 3.33>
ST_2360 : Operation 7989 [4/5] (3.33ns)   --->   "%mul10_47 = dmul i64 %bitcast_ln54_48, i64 %add4_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7989 'dmul' 'mul10_47' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2361 <SV = 2360> <Delay = 3.33>
ST_2361 : Operation 7990 [3/5] (3.33ns)   --->   "%mul10_47 = dmul i64 %bitcast_ln54_48, i64 %add4_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7990 'dmul' 'mul10_47' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2362 <SV = 2361> <Delay = 3.33>
ST_2362 : Operation 7991 [2/5] (3.33ns)   --->   "%mul10_47 = dmul i64 %bitcast_ln54_48, i64 %add4_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7991 'dmul' 'mul10_47' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2363 <SV = 2362> <Delay = 3.33>
ST_2363 : Operation 7992 [1/5] (3.33ns)   --->   "%mul10_47 = dmul i64 %bitcast_ln54_48, i64 %add4_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7992 'dmul' 'mul10_47' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2364 <SV = 2363> <Delay = 2.89>
ST_2364 : Operation 7993 [1/1] (0.00ns)   --->   "%bitcast_ln54_59 = bitcast i64 %q_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7993 'bitcast' 'bitcast_ln54_59' <Predicate = true> <Delay = 0.00>
ST_2364 : Operation 7994 [5/5] (2.89ns)   --->   "%add4_47 = dadd i64 %mul10_47, i64 %bitcast_ln54_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7994 'dadd' 'add4_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2365 <SV = 2364> <Delay = 2.89>
ST_2365 : Operation 7995 [4/5] (2.89ns)   --->   "%add4_47 = dadd i64 %mul10_47, i64 %bitcast_ln54_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7995 'dadd' 'add4_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2366 <SV = 2365> <Delay = 2.89>
ST_2366 : Operation 7996 [3/5] (2.89ns)   --->   "%add4_47 = dadd i64 %mul10_47, i64 %bitcast_ln54_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7996 'dadd' 'add4_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2367 <SV = 2366> <Delay = 2.89>
ST_2367 : Operation 7997 [2/5] (2.89ns)   --->   "%add4_47 = dadd i64 %mul10_47, i64 %bitcast_ln54_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7997 'dadd' 'add4_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2368 <SV = 2367> <Delay = 2.89>
ST_2368 : Operation 7998 [1/5] (2.89ns)   --->   "%add4_47 = dadd i64 %mul10_47, i64 %bitcast_ln54_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7998 'dadd' 'add4_47' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2369 <SV = 2368> <Delay = 3.33>
ST_2369 : Operation 7999 [1/1] (0.00ns)   --->   "%v_addr_50 = getelementptr i64 %v, i64 0, i64 %zext_ln48_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 7999 'getelementptr' 'v_addr_50' <Predicate = true> <Delay = 0.00>
ST_2369 : Operation 8000 [1/1] (0.00ns)   --->   "%bitcast_ln54_60 = bitcast i64 %add4_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8000 'bitcast' 'bitcast_ln54_60' <Predicate = true> <Delay = 0.00>
ST_2369 : Operation 8001 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_60, i12 %v_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8001 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2369 : Operation 8002 [1/1] (0.00ns)   --->   "%bitcast_ln54_49 = bitcast i64 %p_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8002 'bitcast' 'bitcast_ln54_49' <Predicate = true> <Delay = 0.00>
ST_2369 : Operation 8003 [5/5] (3.33ns)   --->   "%mul10_48 = dmul i64 %bitcast_ln54_49, i64 %add4_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8003 'dmul' 'mul10_48' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2370 <SV = 2369> <Delay = 3.33>
ST_2370 : Operation 8004 [4/5] (3.33ns)   --->   "%mul10_48 = dmul i64 %bitcast_ln54_49, i64 %add4_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8004 'dmul' 'mul10_48' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2371 <SV = 2370> <Delay = 3.33>
ST_2371 : Operation 8005 [3/5] (3.33ns)   --->   "%mul10_48 = dmul i64 %bitcast_ln54_49, i64 %add4_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8005 'dmul' 'mul10_48' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2372 <SV = 2371> <Delay = 3.33>
ST_2372 : Operation 8006 [2/5] (3.33ns)   --->   "%mul10_48 = dmul i64 %bitcast_ln54_49, i64 %add4_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8006 'dmul' 'mul10_48' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2373 <SV = 2372> <Delay = 3.33>
ST_2373 : Operation 8007 [1/5] (3.33ns)   --->   "%mul10_48 = dmul i64 %bitcast_ln54_49, i64 %add4_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8007 'dmul' 'mul10_48' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2374 <SV = 2373> <Delay = 0.00>
ST_2374 : Operation 8139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 8139 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 2375 <SV = 2374> <Delay = 2.89>
ST_2375 : Operation 8008 [1/1] (0.00ns)   --->   "%bitcast_ln54_61 = bitcast i64 %q_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8008 'bitcast' 'bitcast_ln54_61' <Predicate = true> <Delay = 0.00>
ST_2375 : Operation 8009 [5/5] (2.89ns)   --->   "%add4_48 = dadd i64 %mul10_48, i64 %bitcast_ln54_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8009 'dadd' 'add4_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2376 <SV = 2375> <Delay = 2.89>
ST_2376 : Operation 8010 [4/5] (2.89ns)   --->   "%add4_48 = dadd i64 %mul10_48, i64 %bitcast_ln54_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8010 'dadd' 'add4_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2377 <SV = 2376> <Delay = 2.89>
ST_2377 : Operation 8011 [3/5] (2.89ns)   --->   "%add4_48 = dadd i64 %mul10_48, i64 %bitcast_ln54_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8011 'dadd' 'add4_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2378 <SV = 2377> <Delay = 2.89>
ST_2378 : Operation 8012 [2/5] (2.89ns)   --->   "%add4_48 = dadd i64 %mul10_48, i64 %bitcast_ln54_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8012 'dadd' 'add4_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2379 <SV = 2378> <Delay = 2.89>
ST_2379 : Operation 8013 [1/5] (2.89ns)   --->   "%add4_48 = dadd i64 %mul10_48, i64 %bitcast_ln54_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8013 'dadd' 'add4_48' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2380 <SV = 2379> <Delay = 3.33>
ST_2380 : Operation 8014 [1/1] (0.00ns)   --->   "%v_addr_51 = getelementptr i64 %v, i64 0, i64 %zext_ln48_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8014 'getelementptr' 'v_addr_51' <Predicate = true> <Delay = 0.00>
ST_2380 : Operation 8015 [1/1] (0.00ns)   --->   "%bitcast_ln54_62 = bitcast i64 %add4_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8015 'bitcast' 'bitcast_ln54_62' <Predicate = true> <Delay = 0.00>
ST_2380 : Operation 8016 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_62, i12 %v_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8016 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2380 : Operation 8017 [1/1] (0.00ns)   --->   "%bitcast_ln54_50 = bitcast i64 %p_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8017 'bitcast' 'bitcast_ln54_50' <Predicate = true> <Delay = 0.00>
ST_2380 : Operation 8018 [5/5] (3.33ns)   --->   "%mul10_49 = dmul i64 %bitcast_ln54_50, i64 %add4_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8018 'dmul' 'mul10_49' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2381 <SV = 2380> <Delay = 3.33>
ST_2381 : Operation 8019 [4/5] (3.33ns)   --->   "%mul10_49 = dmul i64 %bitcast_ln54_50, i64 %add4_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8019 'dmul' 'mul10_49' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2382 <SV = 2381> <Delay = 3.33>
ST_2382 : Operation 8020 [3/5] (3.33ns)   --->   "%mul10_49 = dmul i64 %bitcast_ln54_50, i64 %add4_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8020 'dmul' 'mul10_49' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2383 <SV = 2382> <Delay = 3.33>
ST_2383 : Operation 8021 [2/5] (3.33ns)   --->   "%mul10_49 = dmul i64 %bitcast_ln54_50, i64 %add4_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8021 'dmul' 'mul10_49' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2384 <SV = 2383> <Delay = 3.33>
ST_2384 : Operation 8022 [1/5] (3.33ns)   --->   "%mul10_49 = dmul i64 %bitcast_ln54_50, i64 %add4_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8022 'dmul' 'mul10_49' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2385 <SV = 2384> <Delay = 2.89>
ST_2385 : Operation 8023 [1/1] (0.00ns)   --->   "%bitcast_ln54_63 = bitcast i64 %q_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8023 'bitcast' 'bitcast_ln54_63' <Predicate = true> <Delay = 0.00>
ST_2385 : Operation 8024 [5/5] (2.89ns)   --->   "%add4_49 = dadd i64 %mul10_49, i64 %bitcast_ln54_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8024 'dadd' 'add4_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2386 <SV = 2385> <Delay = 2.89>
ST_2386 : Operation 8025 [4/5] (2.89ns)   --->   "%add4_49 = dadd i64 %mul10_49, i64 %bitcast_ln54_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8025 'dadd' 'add4_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2387 <SV = 2386> <Delay = 2.89>
ST_2387 : Operation 8026 [3/5] (2.89ns)   --->   "%add4_49 = dadd i64 %mul10_49, i64 %bitcast_ln54_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8026 'dadd' 'add4_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2388 <SV = 2387> <Delay = 2.89>
ST_2388 : Operation 8027 [2/5] (2.89ns)   --->   "%add4_49 = dadd i64 %mul10_49, i64 %bitcast_ln54_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8027 'dadd' 'add4_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2389 <SV = 2388> <Delay = 2.89>
ST_2389 : Operation 8028 [1/5] (2.89ns)   --->   "%add4_49 = dadd i64 %mul10_49, i64 %bitcast_ln54_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8028 'dadd' 'add4_49' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2390 <SV = 2389> <Delay = 3.33>
ST_2390 : Operation 8029 [1/1] (0.00ns)   --->   "%v_addr_52 = getelementptr i64 %v, i64 0, i64 %zext_ln48_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8029 'getelementptr' 'v_addr_52' <Predicate = true> <Delay = 0.00>
ST_2390 : Operation 8030 [1/1] (0.00ns)   --->   "%bitcast_ln54_64 = bitcast i64 %add4_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8030 'bitcast' 'bitcast_ln54_64' <Predicate = true> <Delay = 0.00>
ST_2390 : Operation 8031 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_64, i12 %v_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8031 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2390 : Operation 8032 [1/1] (0.00ns)   --->   "%bitcast_ln54_51 = bitcast i64 %p_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8032 'bitcast' 'bitcast_ln54_51' <Predicate = true> <Delay = 0.00>
ST_2390 : Operation 8033 [5/5] (3.33ns)   --->   "%mul10_50 = dmul i64 %bitcast_ln54_51, i64 %add4_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8033 'dmul' 'mul10_50' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2391 <SV = 2390> <Delay = 3.33>
ST_2391 : Operation 8034 [4/5] (3.33ns)   --->   "%mul10_50 = dmul i64 %bitcast_ln54_51, i64 %add4_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8034 'dmul' 'mul10_50' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2392 <SV = 2391> <Delay = 3.33>
ST_2392 : Operation 8035 [3/5] (3.33ns)   --->   "%mul10_50 = dmul i64 %bitcast_ln54_51, i64 %add4_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8035 'dmul' 'mul10_50' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2393 <SV = 2392> <Delay = 3.33>
ST_2393 : Operation 8036 [2/5] (3.33ns)   --->   "%mul10_50 = dmul i64 %bitcast_ln54_51, i64 %add4_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8036 'dmul' 'mul10_50' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2394 <SV = 2393> <Delay = 3.33>
ST_2394 : Operation 8037 [1/5] (3.33ns)   --->   "%mul10_50 = dmul i64 %bitcast_ln54_51, i64 %add4_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8037 'dmul' 'mul10_50' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2395 <SV = 2394> <Delay = 2.89>
ST_2395 : Operation 8038 [1/1] (0.00ns)   --->   "%bitcast_ln54_65 = bitcast i64 %q_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8038 'bitcast' 'bitcast_ln54_65' <Predicate = true> <Delay = 0.00>
ST_2395 : Operation 8039 [5/5] (2.89ns)   --->   "%add4_50 = dadd i64 %mul10_50, i64 %bitcast_ln54_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8039 'dadd' 'add4_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2396 <SV = 2395> <Delay = 2.89>
ST_2396 : Operation 8040 [4/5] (2.89ns)   --->   "%add4_50 = dadd i64 %mul10_50, i64 %bitcast_ln54_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8040 'dadd' 'add4_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2397 <SV = 2396> <Delay = 2.89>
ST_2397 : Operation 8041 [3/5] (2.89ns)   --->   "%add4_50 = dadd i64 %mul10_50, i64 %bitcast_ln54_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8041 'dadd' 'add4_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2398 <SV = 2397> <Delay = 2.89>
ST_2398 : Operation 8042 [2/5] (2.89ns)   --->   "%add4_50 = dadd i64 %mul10_50, i64 %bitcast_ln54_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8042 'dadd' 'add4_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2399 <SV = 2398> <Delay = 2.89>
ST_2399 : Operation 8043 [1/5] (2.89ns)   --->   "%add4_50 = dadd i64 %mul10_50, i64 %bitcast_ln54_65" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8043 'dadd' 'add4_50' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2400 <SV = 2399> <Delay = 3.33>
ST_2400 : Operation 8044 [1/1] (0.00ns)   --->   "%v_addr_53 = getelementptr i64 %v, i64 0, i64 %zext_ln48_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8044 'getelementptr' 'v_addr_53' <Predicate = true> <Delay = 0.00>
ST_2400 : Operation 8045 [1/1] (0.00ns)   --->   "%bitcast_ln54_66 = bitcast i64 %add4_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8045 'bitcast' 'bitcast_ln54_66' <Predicate = true> <Delay = 0.00>
ST_2400 : Operation 8046 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_66, i12 %v_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8046 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2400 : Operation 8047 [1/1] (0.00ns)   --->   "%bitcast_ln54_52 = bitcast i64 %p_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8047 'bitcast' 'bitcast_ln54_52' <Predicate = true> <Delay = 0.00>
ST_2400 : Operation 8048 [5/5] (3.33ns)   --->   "%mul10_51 = dmul i64 %bitcast_ln54_52, i64 %add4_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8048 'dmul' 'mul10_51' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2401 <SV = 2400> <Delay = 3.33>
ST_2401 : Operation 8049 [4/5] (3.33ns)   --->   "%mul10_51 = dmul i64 %bitcast_ln54_52, i64 %add4_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8049 'dmul' 'mul10_51' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2402 <SV = 2401> <Delay = 3.33>
ST_2402 : Operation 8050 [3/5] (3.33ns)   --->   "%mul10_51 = dmul i64 %bitcast_ln54_52, i64 %add4_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8050 'dmul' 'mul10_51' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2403 <SV = 2402> <Delay = 3.33>
ST_2403 : Operation 8051 [2/5] (3.33ns)   --->   "%mul10_51 = dmul i64 %bitcast_ln54_52, i64 %add4_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8051 'dmul' 'mul10_51' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2404 <SV = 2403> <Delay = 3.33>
ST_2404 : Operation 8052 [1/5] (3.33ns)   --->   "%mul10_51 = dmul i64 %bitcast_ln54_52, i64 %add4_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8052 'dmul' 'mul10_51' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2405 <SV = 2404> <Delay = 2.89>
ST_2405 : Operation 8053 [1/1] (0.00ns)   --->   "%bitcast_ln54_67 = bitcast i64 %q_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8053 'bitcast' 'bitcast_ln54_67' <Predicate = true> <Delay = 0.00>
ST_2405 : Operation 8054 [5/5] (2.89ns)   --->   "%add4_51 = dadd i64 %mul10_51, i64 %bitcast_ln54_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8054 'dadd' 'add4_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2406 <SV = 2405> <Delay = 2.89>
ST_2406 : Operation 8055 [4/5] (2.89ns)   --->   "%add4_51 = dadd i64 %mul10_51, i64 %bitcast_ln54_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8055 'dadd' 'add4_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2407 <SV = 2406> <Delay = 2.89>
ST_2407 : Operation 8056 [3/5] (2.89ns)   --->   "%add4_51 = dadd i64 %mul10_51, i64 %bitcast_ln54_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8056 'dadd' 'add4_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2408 <SV = 2407> <Delay = 2.89>
ST_2408 : Operation 8057 [2/5] (2.89ns)   --->   "%add4_51 = dadd i64 %mul10_51, i64 %bitcast_ln54_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8057 'dadd' 'add4_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2409 <SV = 2408> <Delay = 2.89>
ST_2409 : Operation 8058 [1/5] (2.89ns)   --->   "%add4_51 = dadd i64 %mul10_51, i64 %bitcast_ln54_67" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8058 'dadd' 'add4_51' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2410 <SV = 2409> <Delay = 3.33>
ST_2410 : Operation 8059 [1/1] (0.00ns)   --->   "%v_addr_54 = getelementptr i64 %v, i64 0, i64 %zext_ln48_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8059 'getelementptr' 'v_addr_54' <Predicate = true> <Delay = 0.00>
ST_2410 : Operation 8060 [1/1] (0.00ns)   --->   "%bitcast_ln54_68 = bitcast i64 %add4_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8060 'bitcast' 'bitcast_ln54_68' <Predicate = true> <Delay = 0.00>
ST_2410 : Operation 8061 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_68, i12 %v_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8061 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2410 : Operation 8062 [1/1] (0.00ns)   --->   "%bitcast_ln54_53 = bitcast i64 %p_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8062 'bitcast' 'bitcast_ln54_53' <Predicate = true> <Delay = 0.00>
ST_2410 : Operation 8063 [5/5] (3.33ns)   --->   "%mul10_52 = dmul i64 %bitcast_ln54_53, i64 %add4_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8063 'dmul' 'mul10_52' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2411 <SV = 2410> <Delay = 3.33>
ST_2411 : Operation 8064 [4/5] (3.33ns)   --->   "%mul10_52 = dmul i64 %bitcast_ln54_53, i64 %add4_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8064 'dmul' 'mul10_52' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2412 <SV = 2411> <Delay = 3.33>
ST_2412 : Operation 8065 [3/5] (3.33ns)   --->   "%mul10_52 = dmul i64 %bitcast_ln54_53, i64 %add4_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8065 'dmul' 'mul10_52' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2413 <SV = 2412> <Delay = 3.33>
ST_2413 : Operation 8066 [2/5] (3.33ns)   --->   "%mul10_52 = dmul i64 %bitcast_ln54_53, i64 %add4_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8066 'dmul' 'mul10_52' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2414 <SV = 2413> <Delay = 3.33>
ST_2414 : Operation 8067 [1/5] (3.33ns)   --->   "%mul10_52 = dmul i64 %bitcast_ln54_53, i64 %add4_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8067 'dmul' 'mul10_52' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2415 <SV = 2414> <Delay = 2.89>
ST_2415 : Operation 8068 [1/1] (0.00ns)   --->   "%bitcast_ln54_69 = bitcast i64 %q_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8068 'bitcast' 'bitcast_ln54_69' <Predicate = true> <Delay = 0.00>
ST_2415 : Operation 8069 [5/5] (2.89ns)   --->   "%add4_52 = dadd i64 %mul10_52, i64 %bitcast_ln54_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8069 'dadd' 'add4_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2416 <SV = 2415> <Delay = 2.89>
ST_2416 : Operation 8070 [4/5] (2.89ns)   --->   "%add4_52 = dadd i64 %mul10_52, i64 %bitcast_ln54_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8070 'dadd' 'add4_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2417 <SV = 2416> <Delay = 2.89>
ST_2417 : Operation 8071 [3/5] (2.89ns)   --->   "%add4_52 = dadd i64 %mul10_52, i64 %bitcast_ln54_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8071 'dadd' 'add4_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2418 <SV = 2417> <Delay = 2.89>
ST_2418 : Operation 8072 [2/5] (2.89ns)   --->   "%add4_52 = dadd i64 %mul10_52, i64 %bitcast_ln54_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8072 'dadd' 'add4_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2419 <SV = 2418> <Delay = 2.89>
ST_2419 : Operation 8073 [1/5] (2.89ns)   --->   "%add4_52 = dadd i64 %mul10_52, i64 %bitcast_ln54_69" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8073 'dadd' 'add4_52' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2420 <SV = 2419> <Delay = 3.33>
ST_2420 : Operation 8074 [1/1] (0.00ns)   --->   "%v_addr_55 = getelementptr i64 %v, i64 0, i64 %zext_ln48_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8074 'getelementptr' 'v_addr_55' <Predicate = true> <Delay = 0.00>
ST_2420 : Operation 8075 [1/1] (0.00ns)   --->   "%bitcast_ln54_70 = bitcast i64 %add4_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8075 'bitcast' 'bitcast_ln54_70' <Predicate = true> <Delay = 0.00>
ST_2420 : Operation 8076 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_70, i12 %v_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8076 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2420 : Operation 8077 [1/1] (0.00ns)   --->   "%bitcast_ln54_54 = bitcast i64 %p_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8077 'bitcast' 'bitcast_ln54_54' <Predicate = true> <Delay = 0.00>
ST_2420 : Operation 8078 [5/5] (3.33ns)   --->   "%mul10_53 = dmul i64 %bitcast_ln54_54, i64 %add4_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8078 'dmul' 'mul10_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2421 <SV = 2420> <Delay = 3.33>
ST_2421 : Operation 8079 [4/5] (3.33ns)   --->   "%mul10_53 = dmul i64 %bitcast_ln54_54, i64 %add4_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8079 'dmul' 'mul10_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2422 <SV = 2421> <Delay = 3.33>
ST_2422 : Operation 8080 [3/5] (3.33ns)   --->   "%mul10_53 = dmul i64 %bitcast_ln54_54, i64 %add4_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8080 'dmul' 'mul10_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2423 <SV = 2422> <Delay = 3.33>
ST_2423 : Operation 8081 [2/5] (3.33ns)   --->   "%mul10_53 = dmul i64 %bitcast_ln54_54, i64 %add4_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8081 'dmul' 'mul10_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2424 <SV = 2423> <Delay = 3.33>
ST_2424 : Operation 8082 [1/5] (3.33ns)   --->   "%mul10_53 = dmul i64 %bitcast_ln54_54, i64 %add4_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8082 'dmul' 'mul10_53' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2425 <SV = 2424> <Delay = 0.00>

State 2426 <SV = 2425> <Delay = 2.89>
ST_2426 : Operation 8083 [1/1] (0.00ns)   --->   "%bitcast_ln54_71 = bitcast i64 %q_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8083 'bitcast' 'bitcast_ln54_71' <Predicate = true> <Delay = 0.00>
ST_2426 : Operation 8084 [5/5] (2.89ns)   --->   "%add4_53 = dadd i64 %mul10_53, i64 %bitcast_ln54_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8084 'dadd' 'add4_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2427 <SV = 2426> <Delay = 2.89>
ST_2427 : Operation 8085 [4/5] (2.89ns)   --->   "%add4_53 = dadd i64 %mul10_53, i64 %bitcast_ln54_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8085 'dadd' 'add4_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2428 <SV = 2427> <Delay = 2.89>
ST_2428 : Operation 8086 [3/5] (2.89ns)   --->   "%add4_53 = dadd i64 %mul10_53, i64 %bitcast_ln54_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8086 'dadd' 'add4_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2429 <SV = 2428> <Delay = 2.89>
ST_2429 : Operation 8087 [2/5] (2.89ns)   --->   "%add4_53 = dadd i64 %mul10_53, i64 %bitcast_ln54_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8087 'dadd' 'add4_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2430 <SV = 2429> <Delay = 2.89>
ST_2430 : Operation 8088 [1/5] (2.89ns)   --->   "%add4_53 = dadd i64 %mul10_53, i64 %bitcast_ln54_71" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8088 'dadd' 'add4_53' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2431 <SV = 2430> <Delay = 3.33>
ST_2431 : Operation 8089 [1/1] (0.00ns)   --->   "%v_addr_56 = getelementptr i64 %v, i64 0, i64 %zext_ln48_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8089 'getelementptr' 'v_addr_56' <Predicate = true> <Delay = 0.00>
ST_2431 : Operation 8090 [1/1] (0.00ns)   --->   "%bitcast_ln54_72 = bitcast i64 %add4_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8090 'bitcast' 'bitcast_ln54_72' <Predicate = true> <Delay = 0.00>
ST_2431 : Operation 8091 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_72, i12 %v_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8091 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2431 : Operation 8092 [1/1] (0.00ns)   --->   "%bitcast_ln54_55 = bitcast i64 %p_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8092 'bitcast' 'bitcast_ln54_55' <Predicate = true> <Delay = 0.00>
ST_2431 : Operation 8093 [5/5] (3.33ns)   --->   "%mul10_54 = dmul i64 %bitcast_ln54_55, i64 %add4_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8093 'dmul' 'mul10_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2432 <SV = 2431> <Delay = 3.33>
ST_2432 : Operation 8094 [4/5] (3.33ns)   --->   "%mul10_54 = dmul i64 %bitcast_ln54_55, i64 %add4_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8094 'dmul' 'mul10_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2433 <SV = 2432> <Delay = 3.33>
ST_2433 : Operation 8095 [3/5] (3.33ns)   --->   "%mul10_54 = dmul i64 %bitcast_ln54_55, i64 %add4_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8095 'dmul' 'mul10_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2434 <SV = 2433> <Delay = 3.33>
ST_2434 : Operation 8096 [2/5] (3.33ns)   --->   "%mul10_54 = dmul i64 %bitcast_ln54_55, i64 %add4_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8096 'dmul' 'mul10_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2435 <SV = 2434> <Delay = 3.33>
ST_2435 : Operation 8097 [1/5] (3.33ns)   --->   "%mul10_54 = dmul i64 %bitcast_ln54_55, i64 %add4_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8097 'dmul' 'mul10_54' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2436 <SV = 2435> <Delay = 2.89>
ST_2436 : Operation 8098 [1/1] (0.00ns)   --->   "%bitcast_ln54_73 = bitcast i64 %q_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8098 'bitcast' 'bitcast_ln54_73' <Predicate = true> <Delay = 0.00>
ST_2436 : Operation 8099 [5/5] (2.89ns)   --->   "%add4_54 = dadd i64 %mul10_54, i64 %bitcast_ln54_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8099 'dadd' 'add4_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2437 <SV = 2436> <Delay = 2.89>
ST_2437 : Operation 8100 [4/5] (2.89ns)   --->   "%add4_54 = dadd i64 %mul10_54, i64 %bitcast_ln54_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8100 'dadd' 'add4_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2438 <SV = 2437> <Delay = 2.89>
ST_2438 : Operation 8101 [3/5] (2.89ns)   --->   "%add4_54 = dadd i64 %mul10_54, i64 %bitcast_ln54_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8101 'dadd' 'add4_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2439 <SV = 2438> <Delay = 2.89>
ST_2439 : Operation 8102 [2/5] (2.89ns)   --->   "%add4_54 = dadd i64 %mul10_54, i64 %bitcast_ln54_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8102 'dadd' 'add4_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2440 <SV = 2439> <Delay = 2.89>
ST_2440 : Operation 8103 [1/5] (2.89ns)   --->   "%add4_54 = dadd i64 %mul10_54, i64 %bitcast_ln54_73" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8103 'dadd' 'add4_54' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2441 <SV = 2440> <Delay = 3.33>
ST_2441 : Operation 8104 [1/1] (0.00ns)   --->   "%v_addr_57 = getelementptr i64 %v, i64 0, i64 %zext_ln48_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8104 'getelementptr' 'v_addr_57' <Predicate = true> <Delay = 0.00>
ST_2441 : Operation 8105 [1/1] (0.00ns)   --->   "%bitcast_ln54_74 = bitcast i64 %add4_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8105 'bitcast' 'bitcast_ln54_74' <Predicate = true> <Delay = 0.00>
ST_2441 : Operation 8106 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_74, i12 %v_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8106 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2441 : Operation 8107 [1/1] (0.00ns)   --->   "%bitcast_ln54_56 = bitcast i64 %p_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8107 'bitcast' 'bitcast_ln54_56' <Predicate = true> <Delay = 0.00>
ST_2441 : Operation 8108 [5/5] (3.33ns)   --->   "%mul10_55 = dmul i64 %bitcast_ln54_56, i64 %add4_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8108 'dmul' 'mul10_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2442 <SV = 2441> <Delay = 3.33>
ST_2442 : Operation 8109 [4/5] (3.33ns)   --->   "%mul10_55 = dmul i64 %bitcast_ln54_56, i64 %add4_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8109 'dmul' 'mul10_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2443 <SV = 2442> <Delay = 3.33>
ST_2443 : Operation 8110 [3/5] (3.33ns)   --->   "%mul10_55 = dmul i64 %bitcast_ln54_56, i64 %add4_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8110 'dmul' 'mul10_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2444 <SV = 2443> <Delay = 3.33>
ST_2444 : Operation 8111 [2/5] (3.33ns)   --->   "%mul10_55 = dmul i64 %bitcast_ln54_56, i64 %add4_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8111 'dmul' 'mul10_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2445 <SV = 2444> <Delay = 3.33>
ST_2445 : Operation 8112 [1/5] (3.33ns)   --->   "%mul10_55 = dmul i64 %bitcast_ln54_56, i64 %add4_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8112 'dmul' 'mul10_55' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2446 <SV = 2445> <Delay = 2.89>
ST_2446 : Operation 8113 [1/1] (0.00ns)   --->   "%bitcast_ln54_75 = bitcast i64 %q_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8113 'bitcast' 'bitcast_ln54_75' <Predicate = true> <Delay = 0.00>
ST_2446 : Operation 8114 [5/5] (2.89ns)   --->   "%add4_55 = dadd i64 %mul10_55, i64 %bitcast_ln54_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8114 'dadd' 'add4_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2447 <SV = 2446> <Delay = 2.89>
ST_2447 : Operation 8115 [4/5] (2.89ns)   --->   "%add4_55 = dadd i64 %mul10_55, i64 %bitcast_ln54_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8115 'dadd' 'add4_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2448 <SV = 2447> <Delay = 2.89>
ST_2448 : Operation 8116 [3/5] (2.89ns)   --->   "%add4_55 = dadd i64 %mul10_55, i64 %bitcast_ln54_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8116 'dadd' 'add4_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2449 <SV = 2448> <Delay = 2.89>
ST_2449 : Operation 8117 [2/5] (2.89ns)   --->   "%add4_55 = dadd i64 %mul10_55, i64 %bitcast_ln54_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8117 'dadd' 'add4_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2450 <SV = 2449> <Delay = 2.89>
ST_2450 : Operation 8118 [1/5] (2.89ns)   --->   "%add4_55 = dadd i64 %mul10_55, i64 %bitcast_ln54_75" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8118 'dadd' 'add4_55' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2451 <SV = 2450> <Delay = 3.33>
ST_2451 : Operation 8119 [1/1] (0.00ns)   --->   "%v_addr_58 = getelementptr i64 %v, i64 0, i64 %zext_ln48_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8119 'getelementptr' 'v_addr_58' <Predicate = true> <Delay = 0.00>
ST_2451 : Operation 8120 [1/1] (0.00ns)   --->   "%bitcast_ln54_76 = bitcast i64 %add4_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8120 'bitcast' 'bitcast_ln54_76' <Predicate = true> <Delay = 0.00>
ST_2451 : Operation 8121 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_76, i12 %v_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8121 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2451 : Operation 8122 [1/1] (0.00ns)   --->   "%bitcast_ln54_57 = bitcast i64 %p_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8122 'bitcast' 'bitcast_ln54_57' <Predicate = true> <Delay = 0.00>
ST_2451 : Operation 8123 [5/5] (3.33ns)   --->   "%mul10_56 = dmul i64 %bitcast_ln54_57, i64 %add4_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8123 'dmul' 'mul10_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2452 <SV = 2451> <Delay = 3.33>
ST_2452 : Operation 8124 [4/5] (3.33ns)   --->   "%mul10_56 = dmul i64 %bitcast_ln54_57, i64 %add4_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8124 'dmul' 'mul10_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2453 <SV = 2452> <Delay = 3.33>
ST_2453 : Operation 8125 [3/5] (3.33ns)   --->   "%mul10_56 = dmul i64 %bitcast_ln54_57, i64 %add4_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8125 'dmul' 'mul10_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2454 <SV = 2453> <Delay = 3.33>
ST_2454 : Operation 8126 [2/5] (3.33ns)   --->   "%mul10_56 = dmul i64 %bitcast_ln54_57, i64 %add4_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8126 'dmul' 'mul10_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2455 <SV = 2454> <Delay = 3.33>
ST_2455 : Operation 8127 [1/5] (3.33ns)   --->   "%mul10_56 = dmul i64 %bitcast_ln54_57, i64 %add4_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8127 'dmul' 'mul10_56' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2456 <SV = 2455> <Delay = 2.89>
ST_2456 : Operation 8128 [1/1] (0.00ns)   --->   "%bitcast_ln54_77 = bitcast i64 %q_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8128 'bitcast' 'bitcast_ln54_77' <Predicate = true> <Delay = 0.00>
ST_2456 : Operation 8129 [5/5] (2.89ns)   --->   "%add4_56 = dadd i64 %mul10_56, i64 %bitcast_ln54_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8129 'dadd' 'add4_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2457 <SV = 2456> <Delay = 2.89>
ST_2457 : Operation 8130 [4/5] (2.89ns)   --->   "%add4_56 = dadd i64 %mul10_56, i64 %bitcast_ln54_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8130 'dadd' 'add4_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2458 <SV = 2457> <Delay = 2.89>
ST_2458 : Operation 8131 [3/5] (2.89ns)   --->   "%add4_56 = dadd i64 %mul10_56, i64 %bitcast_ln54_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8131 'dadd' 'add4_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2459 <SV = 2458> <Delay = 2.89>
ST_2459 : Operation 8132 [2/5] (2.89ns)   --->   "%add4_56 = dadd i64 %mul10_56, i64 %bitcast_ln54_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8132 'dadd' 'add4_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2460 <SV = 2459> <Delay = 2.89>
ST_2460 : Operation 8133 [1/5] (2.89ns)   --->   "%add4_56 = dadd i64 %mul10_56, i64 %bitcast_ln54_77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8133 'dadd' 'add4_56' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2461 <SV = 2460> <Delay = 1.64>
ST_2461 : Operation 8134 [1/1] (0.00ns)   --->   "%v_addr_59 = getelementptr i64 %v, i64 0, i64 %zext_ln48_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8134 'getelementptr' 'v_addr_59' <Predicate = true> <Delay = 0.00>
ST_2461 : Operation 8135 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:5]   --->   Operation 8135 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_2461 : Operation 8136 [1/1] (0.00ns)   --->   "%bitcast_ln54_78 = bitcast i64 %add4_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8136 'bitcast' 'bitcast_ln54_78' <Predicate = true> <Delay = 0.00>
ST_2461 : Operation 8137 [1/1] (1.64ns)   --->   "%store_ln54 = store i64 %bitcast_ln54_78, i12 %v_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54]   --->   Operation 8137 'store' 'store_ln54' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3600> <RAM>
ST_2461 : Operation 8138 [1/1] (0.00ns)   --->   "%br_ln41 = br void %VITIS_LOOP_46_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:41]   --->   Operation 8138 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.13ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i') on local variable 'i' [13]  (0 ns)
	'sub' operation ('sub_ln43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:43) [286]  (0.745 ns)
	'add' operation ('add_ln47_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47) [316]  (0.745 ns)
	'getelementptr' operation ('p_addr_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47) [318]  (0 ns)
	'store' operation ('store_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:47) of constant 4606073987967735925 on array 'p' [1080]  (1.65 ns)

 <State 2>: 3.06ns
The critical path consists of the following:
	'add' operation ('indvars_iv_next50') [727]  (0.706 ns)
	'add' operation ('add_ln48_110', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [734]  (0.706 ns)
	'getelementptr' operation ('u_addr_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [736]  (0 ns)
	'load' operation ('u_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) on array 'u' [936]  (1.65 ns)

 <State 3>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [931]  (3.33 ns)

 <State 4>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [931]  (3.33 ns)

 <State 5>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [931]  (3.33 ns)

 <State 6>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [931]  (3.33 ns)

 <State 7>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [931]  (3.33 ns)

 <State 8>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [938]  (3.33 ns)

 <State 9>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [950]  (3.33 ns)

 <State 10>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [964]  (3.33 ns)

 <State 11>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [971]  (3.33 ns)

 <State 12>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [984]  (3.33 ns)

 <State 13>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [998]  (3.33 ns)

 <State 14>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1005]  (3.33 ns)

 <State 15>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1018]  (3.33 ns)

 <State 16>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1032]  (3.33 ns)

 <State 17>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1039]  (3.33 ns)

 <State 18>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1052]  (3.33 ns)

 <State 19>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1066]  (3.33 ns)

 <State 20>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1073]  (3.33 ns)

 <State 21>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1086]  (3.33 ns)

 <State 22>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1100]  (3.33 ns)

 <State 23>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1107]  (3.33 ns)

 <State 24>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1120]  (3.33 ns)

 <State 25>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1134]  (3.33 ns)

 <State 26>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1141]  (3.33 ns)

 <State 27>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1154]  (3.33 ns)

 <State 28>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1168]  (3.33 ns)

 <State 29>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1175]  (3.33 ns)

 <State 30>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1188]  (3.33 ns)

 <State 31>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1202]  (3.33 ns)

 <State 32>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1209]  (3.33 ns)

 <State 33>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1222]  (3.33 ns)

 <State 34>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1236]  (3.33 ns)

 <State 35>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1243]  (3.33 ns)

 <State 36>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1256]  (3.33 ns)

 <State 37>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1270]  (3.33 ns)

 <State 38>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1277]  (3.33 ns)

 <State 39>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1290]  (3.33 ns)

 <State 40>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1304]  (3.33 ns)

 <State 41>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1311]  (3.33 ns)

 <State 42>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1324]  (3.33 ns)

 <State 43>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1338]  (3.33 ns)

 <State 44>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1345]  (3.33 ns)

 <State 45>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [956]  (3.33 ns)

 <State 46>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [956]  (3.33 ns)

 <State 47>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [956]  (3.33 ns)

 <State 48>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [956]  (3.33 ns)

 <State 49>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [956]  (3.33 ns)

 <State 50>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1413]  (3.33 ns)

 <State 51>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1426]  (3.33 ns)

 <State 52>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1440]  (3.33 ns)

 <State 53>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1447]  (3.33 ns)

 <State 54>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1460]  (3.33 ns)

 <State 55>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1474]  (3.33 ns)

 <State 56>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1481]  (3.33 ns)

 <State 57>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1494]  (3.33 ns)

 <State 58>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1508]  (3.33 ns)

 <State 59>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1515]  (3.33 ns)

 <State 60>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1528]  (3.33 ns)

 <State 61>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1542]  (3.33 ns)

 <State 62>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1549]  (3.33 ns)

 <State 63>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1562]  (3.33 ns)

 <State 64>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1576]  (3.33 ns)

 <State 65>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1583]  (3.33 ns)

 <State 66>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1596]  (3.33 ns)

 <State 67>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1610]  (3.33 ns)

 <State 68>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1617]  (3.33 ns)

 <State 69>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1630]  (3.33 ns)

 <State 70>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1644]  (3.33 ns)

 <State 71>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1651]  (3.33 ns)

 <State 72>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1664]  (3.33 ns)

 <State 73>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1678]  (3.33 ns)

 <State 74>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1685]  (3.33 ns)

 <State 75>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1698]  (3.33 ns)

 <State 76>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1712]  (3.33 ns)

 <State 77>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [973]  (3.33 ns)

 <State 78>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [973]  (3.33 ns)

 <State 79>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [973]  (3.33 ns)

 <State 80>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [973]  (3.33 ns)

 <State 81>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [973]  (3.33 ns)

 <State 82>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1780]  (3.33 ns)

 <State 83>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1787]  (3.33 ns)

 <State 84>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1800]  (3.33 ns)

 <State 85>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1814]  (3.33 ns)

 <State 86>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1821]  (3.33 ns)

 <State 87>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1834]  (3.33 ns)

 <State 88>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1848]  (3.33 ns)

 <State 89>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1855]  (3.33 ns)

 <State 90>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1868]  (3.33 ns)

 <State 91>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1882]  (3.33 ns)

 <State 92>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1889]  (3.33 ns)

 <State 93>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul2_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1902]  (3.33 ns)

 <State 94>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 95>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 96>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 97>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 98>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 99>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 100>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 101>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 102>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 103>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 104>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 105>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 106>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 107>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 108>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [975]  (3.32 ns)

 <State 109>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [990]  (3.33 ns)

 <State 110>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [990]  (3.33 ns)

 <State 111>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [990]  (3.33 ns)

 <State 112>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [990]  (3.33 ns)

 <State 113>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [990]  (3.33 ns)

 <State 114>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [991]  (2.9 ns)

 <State 115>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [991]  (2.9 ns)

 <State 116>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [991]  (2.9 ns)

 <State 117>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [991]  (2.9 ns)

 <State 118>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [991]  (2.9 ns)

 <State 119>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 120>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 121>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 122>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 123>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 124>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 125>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 126>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 127>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 128>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 129>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 130>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 131>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 132>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 133>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 134>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 135>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 136>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 137>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 138>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 139>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 140>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [992]  (3.32 ns)

 <State 141>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1007]  (3.33 ns)

 <State 142>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1007]  (3.33 ns)

 <State 143>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1007]  (3.33 ns)

 <State 144>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1007]  (3.33 ns)

 <State 145>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1007]  (3.33 ns)

 <State 146>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1008]  (2.9 ns)

 <State 147>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1008]  (2.9 ns)

 <State 148>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1008]  (2.9 ns)

 <State 149>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1008]  (2.9 ns)

 <State 150>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1008]  (2.9 ns)

 <State 151>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 152>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 153>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 154>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 155>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 156>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 157>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 158>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 159>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 160>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 161>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 162>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 163>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 164>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 165>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 166>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 167>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 168>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 169>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 170>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 171>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 172>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1009]  (3.32 ns)

 <State 173>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1024]  (3.33 ns)

 <State 174>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1024]  (3.33 ns)

 <State 175>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1024]  (3.33 ns)

 <State 176>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1024]  (3.33 ns)

 <State 177>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1024]  (3.33 ns)

 <State 178>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1025]  (2.9 ns)

 <State 179>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1025]  (2.9 ns)

 <State 180>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1025]  (2.9 ns)

 <State 181>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1025]  (2.9 ns)

 <State 182>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1025]  (2.9 ns)

 <State 183>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 184>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 185>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 186>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 187>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 188>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 189>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 190>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 191>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 192>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 193>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 194>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 195>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 196>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 197>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 198>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 199>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 200>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 201>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 202>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 203>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 204>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1026]  (3.32 ns)

 <State 205>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1041]  (3.33 ns)

 <State 206>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1041]  (3.33 ns)

 <State 207>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1041]  (3.33 ns)

 <State 208>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1041]  (3.33 ns)

 <State 209>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1041]  (3.33 ns)

 <State 210>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1042]  (2.9 ns)

 <State 211>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1042]  (2.9 ns)

 <State 212>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1042]  (2.9 ns)

 <State 213>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1042]  (2.9 ns)

 <State 214>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1042]  (2.9 ns)

 <State 215>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 216>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 217>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 218>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 219>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 220>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 221>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 222>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 223>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 224>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 225>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 226>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 227>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 228>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 229>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 230>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 231>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 232>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 233>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 234>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 235>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 236>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1043]  (3.32 ns)

 <State 237>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1058]  (3.33 ns)

 <State 238>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1058]  (3.33 ns)

 <State 239>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1058]  (3.33 ns)

 <State 240>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1058]  (3.33 ns)

 <State 241>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1058]  (3.33 ns)

 <State 242>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1059]  (2.9 ns)

 <State 243>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1059]  (2.9 ns)

 <State 244>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1059]  (2.9 ns)

 <State 245>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1059]  (2.9 ns)

 <State 246>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1059]  (2.9 ns)

 <State 247>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 248>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 249>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 250>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 251>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 252>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 253>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 254>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 255>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 256>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 257>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 258>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 259>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 260>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 261>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 262>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 263>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 264>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 265>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 266>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 267>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 268>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1060]  (3.32 ns)

 <State 269>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1075]  (3.33 ns)

 <State 270>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1075]  (3.33 ns)

 <State 271>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1075]  (3.33 ns)

 <State 272>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1075]  (3.33 ns)

 <State 273>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1075]  (3.33 ns)

 <State 274>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1076]  (2.9 ns)

 <State 275>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1076]  (2.9 ns)

 <State 276>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1076]  (2.9 ns)

 <State 277>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1076]  (2.9 ns)

 <State 278>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1076]  (2.9 ns)

 <State 279>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 280>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 281>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 282>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 283>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 284>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 285>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 286>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 287>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 288>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 289>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 290>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 291>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 292>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 293>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 294>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 295>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 296>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 297>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 298>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 299>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 300>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1077]  (3.32 ns)

 <State 301>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1092]  (3.33 ns)

 <State 302>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1092]  (3.33 ns)

 <State 303>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1092]  (3.33 ns)

 <State 304>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1092]  (3.33 ns)

 <State 305>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1092]  (3.33 ns)

 <State 306>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1093]  (2.9 ns)

 <State 307>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1093]  (2.9 ns)

 <State 308>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1093]  (2.9 ns)

 <State 309>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1093]  (2.9 ns)

 <State 310>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1093]  (2.9 ns)

 <State 311>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 312>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 313>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 314>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 315>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 316>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 317>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 318>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 319>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 320>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 321>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 322>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 323>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 324>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 325>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 326>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 327>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 328>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 329>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 330>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 331>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 332>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1094]  (3.32 ns)

 <State 333>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1109]  (3.33 ns)

 <State 334>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1109]  (3.33 ns)

 <State 335>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1109]  (3.33 ns)

 <State 336>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1109]  (3.33 ns)

 <State 337>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1109]  (3.33 ns)

 <State 338>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1110]  (2.9 ns)

 <State 339>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1110]  (2.9 ns)

 <State 340>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1110]  (2.9 ns)

 <State 341>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1110]  (2.9 ns)

 <State 342>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1110]  (2.9 ns)

 <State 343>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 344>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 345>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 346>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 347>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 348>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 349>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 350>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 351>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 352>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 353>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 354>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 355>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 356>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 357>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 358>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 359>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 360>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 361>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 362>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 363>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 364>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1111]  (3.32 ns)

 <State 365>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1126]  (3.33 ns)

 <State 366>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1126]  (3.33 ns)

 <State 367>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1126]  (3.33 ns)

 <State 368>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1126]  (3.33 ns)

 <State 369>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1126]  (3.33 ns)

 <State 370>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1127]  (2.9 ns)

 <State 371>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1127]  (2.9 ns)

 <State 372>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1127]  (2.9 ns)

 <State 373>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1127]  (2.9 ns)

 <State 374>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1127]  (2.9 ns)

 <State 375>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 376>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 377>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 378>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 379>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 380>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 381>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 382>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 383>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 384>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 385>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 386>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 387>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 388>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 389>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 390>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 391>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 392>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 393>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 394>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 395>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 396>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1128]  (3.32 ns)

 <State 397>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1143]  (3.33 ns)

 <State 398>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1143]  (3.33 ns)

 <State 399>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1143]  (3.33 ns)

 <State 400>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1143]  (3.33 ns)

 <State 401>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1143]  (3.33 ns)

 <State 402>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1144]  (2.9 ns)

 <State 403>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1144]  (2.9 ns)

 <State 404>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1144]  (2.9 ns)

 <State 405>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1144]  (2.9 ns)

 <State 406>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1144]  (2.9 ns)

 <State 407>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 408>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 409>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 410>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 411>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 412>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 413>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 414>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 415>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 416>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 417>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 418>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 419>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 420>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 421>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 422>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 423>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 424>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 425>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 426>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 427>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 428>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1145]  (3.32 ns)

 <State 429>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1160]  (3.33 ns)

 <State 430>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1160]  (3.33 ns)

 <State 431>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1160]  (3.33 ns)

 <State 432>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1160]  (3.33 ns)

 <State 433>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1160]  (3.33 ns)

 <State 434>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1161]  (2.9 ns)

 <State 435>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1161]  (2.9 ns)

 <State 436>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1161]  (2.9 ns)

 <State 437>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1161]  (2.9 ns)

 <State 438>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1161]  (2.9 ns)

 <State 439>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 440>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 441>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 442>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 443>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 444>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 445>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 446>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 447>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 448>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 449>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 450>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 451>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 452>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 453>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 454>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 455>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 456>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 457>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 458>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 459>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 460>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1162]  (3.32 ns)

 <State 461>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1177]  (3.33 ns)

 <State 462>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1177]  (3.33 ns)

 <State 463>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1177]  (3.33 ns)

 <State 464>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1177]  (3.33 ns)

 <State 465>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1177]  (3.33 ns)

 <State 466>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1178]  (2.9 ns)

 <State 467>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1178]  (2.9 ns)

 <State 468>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1178]  (2.9 ns)

 <State 469>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1178]  (2.9 ns)

 <State 470>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1178]  (2.9 ns)

 <State 471>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 472>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 473>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 474>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 475>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 476>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 477>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 478>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 479>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 480>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 481>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 482>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 483>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 484>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 485>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 486>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 487>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 488>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 489>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 490>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 491>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 492>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1179]  (3.32 ns)

 <State 493>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1194]  (3.33 ns)

 <State 494>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1194]  (3.33 ns)

 <State 495>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1194]  (3.33 ns)

 <State 496>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1194]  (3.33 ns)

 <State 497>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1194]  (3.33 ns)

 <State 498>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1195]  (2.9 ns)

 <State 499>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1195]  (2.9 ns)

 <State 500>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1195]  (2.9 ns)

 <State 501>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1195]  (2.9 ns)

 <State 502>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1195]  (2.9 ns)

 <State 503>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 504>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 505>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 506>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 507>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 508>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 509>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 510>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 511>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 512>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 513>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 514>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 515>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 516>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 517>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 518>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 519>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 520>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 521>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 522>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 523>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 524>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1196]  (3.32 ns)

 <State 525>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1211]  (3.33 ns)

 <State 526>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1211]  (3.33 ns)

 <State 527>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1211]  (3.33 ns)

 <State 528>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1211]  (3.33 ns)

 <State 529>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1211]  (3.33 ns)

 <State 530>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1212]  (2.9 ns)

 <State 531>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1212]  (2.9 ns)

 <State 532>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1212]  (2.9 ns)

 <State 533>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1212]  (2.9 ns)

 <State 534>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1212]  (2.9 ns)

 <State 535>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 536>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 537>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 538>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 539>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 540>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 541>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 542>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 543>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 544>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 545>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 546>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 547>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 548>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 549>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 550>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 551>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 552>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 553>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 554>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 555>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 556>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1213]  (3.32 ns)

 <State 557>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1228]  (3.33 ns)

 <State 558>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1228]  (3.33 ns)

 <State 559>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1228]  (3.33 ns)

 <State 560>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1228]  (3.33 ns)

 <State 561>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1228]  (3.33 ns)

 <State 562>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1229]  (2.9 ns)

 <State 563>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1229]  (2.9 ns)

 <State 564>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1229]  (2.9 ns)

 <State 565>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1229]  (2.9 ns)

 <State 566>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1229]  (2.9 ns)

 <State 567>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 568>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 569>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 570>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 571>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 572>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 573>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 574>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 575>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 576>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 577>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 578>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 579>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 580>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 581>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 582>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 583>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 584>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 585>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 586>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 587>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 588>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1230]  (3.32 ns)

 <State 589>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1245]  (3.33 ns)

 <State 590>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1245]  (3.33 ns)

 <State 591>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1245]  (3.33 ns)

 <State 592>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1245]  (3.33 ns)

 <State 593>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1245]  (3.33 ns)

 <State 594>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1246]  (2.9 ns)

 <State 595>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1246]  (2.9 ns)

 <State 596>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1246]  (2.9 ns)

 <State 597>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1246]  (2.9 ns)

 <State 598>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1246]  (2.9 ns)

 <State 599>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 600>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 601>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 602>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 603>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 604>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 605>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 606>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 607>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 608>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 609>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 610>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 611>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 612>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 613>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 614>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 615>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 616>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 617>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 618>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 619>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 620>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1247]  (3.32 ns)

 <State 621>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1262]  (3.33 ns)

 <State 622>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1262]  (3.33 ns)

 <State 623>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1262]  (3.33 ns)

 <State 624>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1262]  (3.33 ns)

 <State 625>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1262]  (3.33 ns)

 <State 626>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1263]  (2.9 ns)

 <State 627>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1263]  (2.9 ns)

 <State 628>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1263]  (2.9 ns)

 <State 629>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1263]  (2.9 ns)

 <State 630>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1263]  (2.9 ns)

 <State 631>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 632>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 633>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 634>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 635>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 636>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 637>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 638>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 639>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 640>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 641>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 642>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 643>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 644>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 645>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 646>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 647>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 648>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 649>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 650>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 651>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 652>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1264]  (3.32 ns)

 <State 653>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1279]  (3.33 ns)

 <State 654>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1279]  (3.33 ns)

 <State 655>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1279]  (3.33 ns)

 <State 656>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1279]  (3.33 ns)

 <State 657>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1279]  (3.33 ns)

 <State 658>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1280]  (2.9 ns)

 <State 659>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1280]  (2.9 ns)

 <State 660>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1280]  (2.9 ns)

 <State 661>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1280]  (2.9 ns)

 <State 662>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1280]  (2.9 ns)

 <State 663>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 664>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 665>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 666>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 667>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 668>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 669>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 670>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 671>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 672>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 673>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 674>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 675>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 676>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 677>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 678>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 679>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 680>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 681>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 682>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 683>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 684>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1281]  (3.32 ns)

 <State 685>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1296]  (3.33 ns)

 <State 686>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1296]  (3.33 ns)

 <State 687>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1296]  (3.33 ns)

 <State 688>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1296]  (3.33 ns)

 <State 689>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1296]  (3.33 ns)

 <State 690>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1297]  (2.9 ns)

 <State 691>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1297]  (2.9 ns)

 <State 692>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1297]  (2.9 ns)

 <State 693>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1297]  (2.9 ns)

 <State 694>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1297]  (2.9 ns)

 <State 695>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 696>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 697>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 698>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 699>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 700>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 701>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 702>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 703>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 704>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 705>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 706>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 707>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 708>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 709>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 710>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 711>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 712>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 713>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 714>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 715>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 716>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1298]  (3.32 ns)

 <State 717>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1313]  (3.33 ns)

 <State 718>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1313]  (3.33 ns)

 <State 719>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1313]  (3.33 ns)

 <State 720>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1313]  (3.33 ns)

 <State 721>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1313]  (3.33 ns)

 <State 722>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1314]  (2.9 ns)

 <State 723>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1314]  (2.9 ns)

 <State 724>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1314]  (2.9 ns)

 <State 725>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1314]  (2.9 ns)

 <State 726>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1314]  (2.9 ns)

 <State 727>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 728>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 729>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 730>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 731>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 732>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 733>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 734>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 735>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 736>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 737>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 738>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 739>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 740>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 741>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 742>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 743>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 744>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 745>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 746>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 747>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 748>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1315]  (3.32 ns)

 <State 749>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1330]  (3.33 ns)

 <State 750>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1330]  (3.33 ns)

 <State 751>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1330]  (3.33 ns)

 <State 752>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1330]  (3.33 ns)

 <State 753>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1330]  (3.33 ns)

 <State 754>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1331]  (2.9 ns)

 <State 755>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1331]  (2.9 ns)

 <State 756>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1331]  (2.9 ns)

 <State 757>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1331]  (2.9 ns)

 <State 758>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1331]  (2.9 ns)

 <State 759>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 760>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 761>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 762>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 763>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 764>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 765>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 766>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 767>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 768>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 769>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 770>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 771>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 772>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 773>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 774>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 775>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 776>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 777>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 778>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 779>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 780>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1332]  (3.32 ns)

 <State 781>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1347]  (3.33 ns)

 <State 782>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1347]  (3.33 ns)

 <State 783>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1347]  (3.33 ns)

 <State 784>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1347]  (3.33 ns)

 <State 785>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1347]  (3.33 ns)

 <State 786>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1348]  (2.9 ns)

 <State 787>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1348]  (2.9 ns)

 <State 788>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1348]  (2.9 ns)

 <State 789>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1348]  (2.9 ns)

 <State 790>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1348]  (2.9 ns)

 <State 791>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 792>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 793>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 794>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 795>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 796>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 797>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 798>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 799>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 800>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 801>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 802>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 803>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 804>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 805>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 806>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 807>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 808>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 809>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 810>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 811>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 812>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1349]  (3.32 ns)

 <State 813>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1364]  (3.33 ns)

 <State 814>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1364]  (3.33 ns)

 <State 815>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1364]  (3.33 ns)

 <State 816>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1364]  (3.33 ns)

 <State 817>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1364]  (3.33 ns)

 <State 818>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1365]  (2.9 ns)

 <State 819>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1365]  (2.9 ns)

 <State 820>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1365]  (2.9 ns)

 <State 821>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1365]  (2.9 ns)

 <State 822>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1365]  (2.9 ns)

 <State 823>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 824>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 825>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 826>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 827>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 828>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 829>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 830>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 831>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 832>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 833>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 834>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 835>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 836>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 837>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 838>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 839>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 840>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 841>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 842>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 843>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 844>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1366]  (3.32 ns)

 <State 845>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1381]  (3.33 ns)

 <State 846>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1381]  (3.33 ns)

 <State 847>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1381]  (3.33 ns)

 <State 848>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1381]  (3.33 ns)

 <State 849>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1381]  (3.33 ns)

 <State 850>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1382]  (2.9 ns)

 <State 851>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1382]  (2.9 ns)

 <State 852>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1382]  (2.9 ns)

 <State 853>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1382]  (2.9 ns)

 <State 854>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1382]  (2.9 ns)

 <State 855>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 856>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 857>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 858>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 859>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 860>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 861>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 862>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 863>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 864>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 865>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 866>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 867>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 868>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 869>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 870>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 871>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 872>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 873>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 874>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 875>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 876>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1383]  (3.32 ns)

 <State 877>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1398]  (3.33 ns)

 <State 878>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1398]  (3.33 ns)

 <State 879>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1398]  (3.33 ns)

 <State 880>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1398]  (3.33 ns)

 <State 881>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1398]  (3.33 ns)

 <State 882>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1399]  (2.9 ns)

 <State 883>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1399]  (2.9 ns)

 <State 884>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1399]  (2.9 ns)

 <State 885>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1399]  (2.9 ns)

 <State 886>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1399]  (2.9 ns)

 <State 887>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 888>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 889>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 890>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 891>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 892>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 893>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 894>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 895>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 896>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 897>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 898>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 899>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 900>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 901>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 902>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 903>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 904>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 905>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 906>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 907>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 908>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1400]  (3.32 ns)

 <State 909>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1415]  (3.33 ns)

 <State 910>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1415]  (3.33 ns)

 <State 911>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1415]  (3.33 ns)

 <State 912>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1415]  (3.33 ns)

 <State 913>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1415]  (3.33 ns)

 <State 914>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1416]  (2.9 ns)

 <State 915>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1416]  (2.9 ns)

 <State 916>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1416]  (2.9 ns)

 <State 917>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1416]  (2.9 ns)

 <State 918>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1416]  (2.9 ns)

 <State 919>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 920>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 921>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 922>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 923>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 924>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 925>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 926>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 927>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 928>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 929>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 930>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 931>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 932>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 933>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 934>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 935>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 936>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 937>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 938>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 939>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 940>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1417]  (3.32 ns)

 <State 941>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1432]  (3.33 ns)

 <State 942>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1432]  (3.33 ns)

 <State 943>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1432]  (3.33 ns)

 <State 944>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1432]  (3.33 ns)

 <State 945>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1432]  (3.33 ns)

 <State 946>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1433]  (2.9 ns)

 <State 947>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1433]  (2.9 ns)

 <State 948>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1433]  (2.9 ns)

 <State 949>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1433]  (2.9 ns)

 <State 950>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1433]  (2.9 ns)

 <State 951>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 952>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 953>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 954>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 955>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 956>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 957>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 958>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 959>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 960>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 961>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 962>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 963>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 964>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 965>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 966>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 967>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 968>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 969>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 970>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 971>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 972>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1434]  (3.32 ns)

 <State 973>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1449]  (3.33 ns)

 <State 974>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1449]  (3.33 ns)

 <State 975>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1449]  (3.33 ns)

 <State 976>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1449]  (3.33 ns)

 <State 977>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1449]  (3.33 ns)

 <State 978>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1450]  (2.9 ns)

 <State 979>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1450]  (2.9 ns)

 <State 980>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1450]  (2.9 ns)

 <State 981>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1450]  (2.9 ns)

 <State 982>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1450]  (2.9 ns)

 <State 983>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 984>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 985>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 986>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 987>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 988>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 989>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 990>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 991>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 992>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 993>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 994>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 995>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 996>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 997>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 998>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 999>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 1000>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 1001>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 1002>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 1003>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 1004>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1451]  (3.32 ns)

 <State 1005>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1466]  (3.33 ns)

 <State 1006>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1466]  (3.33 ns)

 <State 1007>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1466]  (3.33 ns)

 <State 1008>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1466]  (3.33 ns)

 <State 1009>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1466]  (3.33 ns)

 <State 1010>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1467]  (2.9 ns)

 <State 1011>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1467]  (2.9 ns)

 <State 1012>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1467]  (2.9 ns)

 <State 1013>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1467]  (2.9 ns)

 <State 1014>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1467]  (2.9 ns)

 <State 1015>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1016>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1017>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1018>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1019>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1020>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1021>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1022>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1023>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1024>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1025>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1026>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1027>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1028>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1029>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1030>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1031>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1032>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1033>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1034>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1035>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1036>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1468]  (3.32 ns)

 <State 1037>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1483]  (3.33 ns)

 <State 1038>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1483]  (3.33 ns)

 <State 1039>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1483]  (3.33 ns)

 <State 1040>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1483]  (3.33 ns)

 <State 1041>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1483]  (3.33 ns)

 <State 1042>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1484]  (2.9 ns)

 <State 1043>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1484]  (2.9 ns)

 <State 1044>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1484]  (2.9 ns)

 <State 1045>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1484]  (2.9 ns)

 <State 1046>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1484]  (2.9 ns)

 <State 1047>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1048>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1049>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1050>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1051>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1052>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1053>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1054>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1055>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1056>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1057>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1058>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1059>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1060>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1061>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1062>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1063>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1064>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1065>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1066>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1067>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1068>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1485]  (3.32 ns)

 <State 1069>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1500]  (3.33 ns)

 <State 1070>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1500]  (3.33 ns)

 <State 1071>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1500]  (3.33 ns)

 <State 1072>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1500]  (3.33 ns)

 <State 1073>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1500]  (3.33 ns)

 <State 1074>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1501]  (2.9 ns)

 <State 1075>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1501]  (2.9 ns)

 <State 1076>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1501]  (2.9 ns)

 <State 1077>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1501]  (2.9 ns)

 <State 1078>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1501]  (2.9 ns)

 <State 1079>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1080>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1081>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1082>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1083>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1084>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1085>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1086>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1087>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1088>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1089>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1090>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1091>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1092>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1093>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1094>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1095>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1096>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1097>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1098>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1099>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1100>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1502]  (3.32 ns)

 <State 1101>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1517]  (3.33 ns)

 <State 1102>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1517]  (3.33 ns)

 <State 1103>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1517]  (3.33 ns)

 <State 1104>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1517]  (3.33 ns)

 <State 1105>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1517]  (3.33 ns)

 <State 1106>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1518]  (2.9 ns)

 <State 1107>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1518]  (2.9 ns)

 <State 1108>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1518]  (2.9 ns)

 <State 1109>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1518]  (2.9 ns)

 <State 1110>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1518]  (2.9 ns)

 <State 1111>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1112>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1113>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1114>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1115>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1116>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1117>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1118>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1119>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1120>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1121>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1122>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1123>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1124>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1125>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1126>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1127>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1128>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1129>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1130>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1131>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1132>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1519]  (3.32 ns)

 <State 1133>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1534]  (3.33 ns)

 <State 1134>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1534]  (3.33 ns)

 <State 1135>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1534]  (3.33 ns)

 <State 1136>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1534]  (3.33 ns)

 <State 1137>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1534]  (3.33 ns)

 <State 1138>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1535]  (2.9 ns)

 <State 1139>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1535]  (2.9 ns)

 <State 1140>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1535]  (2.9 ns)

 <State 1141>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1535]  (2.9 ns)

 <State 1142>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1535]  (2.9 ns)

 <State 1143>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1144>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1145>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1146>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1147>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1148>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1149>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1150>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1151>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1152>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1153>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1154>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1155>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1156>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1157>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1158>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1159>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1160>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1161>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1162>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1163>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1164>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1536]  (3.32 ns)

 <State 1165>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1551]  (3.33 ns)

 <State 1166>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1551]  (3.33 ns)

 <State 1167>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1551]  (3.33 ns)

 <State 1168>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1551]  (3.33 ns)

 <State 1169>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1551]  (3.33 ns)

 <State 1170>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1552]  (2.9 ns)

 <State 1171>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1552]  (2.9 ns)

 <State 1172>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1552]  (2.9 ns)

 <State 1173>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1552]  (2.9 ns)

 <State 1174>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1552]  (2.9 ns)

 <State 1175>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1176>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1177>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1178>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1179>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1180>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1181>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1182>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1183>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1184>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1185>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1186>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1187>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1188>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1189>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1190>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1191>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1192>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1193>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1194>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1195>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1196>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1553]  (3.32 ns)

 <State 1197>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1568]  (3.33 ns)

 <State 1198>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1568]  (3.33 ns)

 <State 1199>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1568]  (3.33 ns)

 <State 1200>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1568]  (3.33 ns)

 <State 1201>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1568]  (3.33 ns)

 <State 1202>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1569]  (2.9 ns)

 <State 1203>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1569]  (2.9 ns)

 <State 1204>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1569]  (2.9 ns)

 <State 1205>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1569]  (2.9 ns)

 <State 1206>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1569]  (2.9 ns)

 <State 1207>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1208>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1209>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1210>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1211>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1212>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1213>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1214>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1215>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1216>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1217>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1218>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1219>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1220>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1221>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1222>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1223>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1224>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1225>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1226>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1227>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1228>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1570]  (3.32 ns)

 <State 1229>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1585]  (3.33 ns)

 <State 1230>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1585]  (3.33 ns)

 <State 1231>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1585]  (3.33 ns)

 <State 1232>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1585]  (3.33 ns)

 <State 1233>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1585]  (3.33 ns)

 <State 1234>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1586]  (2.9 ns)

 <State 1235>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1586]  (2.9 ns)

 <State 1236>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1586]  (2.9 ns)

 <State 1237>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1586]  (2.9 ns)

 <State 1238>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1586]  (2.9 ns)

 <State 1239>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1240>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1241>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1242>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1243>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1244>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1245>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1246>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1247>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1248>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1249>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1250>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1251>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1252>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1253>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1254>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1255>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1256>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1257>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1258>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1259>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1260>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1587]  (3.32 ns)

 <State 1261>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1602]  (3.33 ns)

 <State 1262>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1602]  (3.33 ns)

 <State 1263>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1602]  (3.33 ns)

 <State 1264>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1602]  (3.33 ns)

 <State 1265>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1602]  (3.33 ns)

 <State 1266>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1603]  (2.9 ns)

 <State 1267>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1603]  (2.9 ns)

 <State 1268>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1603]  (2.9 ns)

 <State 1269>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1603]  (2.9 ns)

 <State 1270>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1603]  (2.9 ns)

 <State 1271>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1272>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1273>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1274>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1275>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1276>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1277>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1278>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1279>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1280>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1281>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1282>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1283>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1284>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1285>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1286>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1287>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1288>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1289>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1290>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1291>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1292>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1604]  (3.32 ns)

 <State 1293>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1619]  (3.33 ns)

 <State 1294>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1619]  (3.33 ns)

 <State 1295>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1619]  (3.33 ns)

 <State 1296>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1619]  (3.33 ns)

 <State 1297>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1619]  (3.33 ns)

 <State 1298>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1620]  (2.9 ns)

 <State 1299>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1620]  (2.9 ns)

 <State 1300>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1620]  (2.9 ns)

 <State 1301>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1620]  (2.9 ns)

 <State 1302>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1620]  (2.9 ns)

 <State 1303>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1304>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1305>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1306>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1307>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1308>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1309>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1310>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1311>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1312>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1313>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1314>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1315>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1316>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1317>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1318>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1319>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1320>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1321>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1322>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1323>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1324>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1621]  (3.32 ns)

 <State 1325>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1636]  (3.33 ns)

 <State 1326>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1636]  (3.33 ns)

 <State 1327>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1636]  (3.33 ns)

 <State 1328>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1636]  (3.33 ns)

 <State 1329>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1636]  (3.33 ns)

 <State 1330>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1637]  (2.9 ns)

 <State 1331>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1637]  (2.9 ns)

 <State 1332>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1637]  (2.9 ns)

 <State 1333>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1637]  (2.9 ns)

 <State 1334>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1637]  (2.9 ns)

 <State 1335>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1336>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1337>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1338>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1339>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1340>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1341>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1342>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1343>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1344>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1345>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1346>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1347>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1348>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1349>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1350>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1351>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1352>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1353>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1354>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1355>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1356>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1638]  (3.32 ns)

 <State 1357>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1653]  (3.33 ns)

 <State 1358>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1653]  (3.33 ns)

 <State 1359>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1653]  (3.33 ns)

 <State 1360>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1653]  (3.33 ns)

 <State 1361>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1653]  (3.33 ns)

 <State 1362>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1654]  (2.9 ns)

 <State 1363>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1654]  (2.9 ns)

 <State 1364>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1654]  (2.9 ns)

 <State 1365>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1654]  (2.9 ns)

 <State 1366>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1654]  (2.9 ns)

 <State 1367>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1368>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1369>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1370>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1371>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1372>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1373>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1374>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1375>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1376>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1377>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1378>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1379>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1380>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1381>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1382>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1383>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1384>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1385>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1386>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1387>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1388>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1655]  (3.32 ns)

 <State 1389>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1670]  (3.33 ns)

 <State 1390>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1670]  (3.33 ns)

 <State 1391>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1670]  (3.33 ns)

 <State 1392>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1670]  (3.33 ns)

 <State 1393>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1670]  (3.33 ns)

 <State 1394>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1671]  (2.9 ns)

 <State 1395>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1671]  (2.9 ns)

 <State 1396>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1671]  (2.9 ns)

 <State 1397>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1671]  (2.9 ns)

 <State 1398>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1671]  (2.9 ns)

 <State 1399>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1400>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1401>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1402>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1403>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1404>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1405>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1406>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1407>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1408>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1409>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1410>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1411>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1412>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1413>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1414>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1415>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1416>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1417>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1418>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1419>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1420>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1672]  (3.32 ns)

 <State 1421>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1687]  (3.33 ns)

 <State 1422>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1687]  (3.33 ns)

 <State 1423>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1687]  (3.33 ns)

 <State 1424>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1687]  (3.33 ns)

 <State 1425>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1687]  (3.33 ns)

 <State 1426>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1688]  (2.9 ns)

 <State 1427>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1688]  (2.9 ns)

 <State 1428>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1688]  (2.9 ns)

 <State 1429>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1688]  (2.9 ns)

 <State 1430>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1688]  (2.9 ns)

 <State 1431>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1432>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1433>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1434>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1435>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1436>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1437>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1438>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1439>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1440>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1441>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1442>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1443>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1444>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1445>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1446>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1447>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1448>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1449>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1450>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1451>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1452>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1689]  (3.32 ns)

 <State 1453>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1704]  (3.33 ns)

 <State 1454>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1704]  (3.33 ns)

 <State 1455>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1704]  (3.33 ns)

 <State 1456>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1704]  (3.33 ns)

 <State 1457>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1704]  (3.33 ns)

 <State 1458>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1705]  (2.9 ns)

 <State 1459>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1705]  (2.9 ns)

 <State 1460>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1705]  (2.9 ns)

 <State 1461>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1705]  (2.9 ns)

 <State 1462>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1705]  (2.9 ns)

 <State 1463>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1464>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1465>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1466>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1467>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1468>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1469>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1470>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1471>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1472>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1473>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1474>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1475>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1476>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1477>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1478>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1479>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1480>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1481>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1482>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1483>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1484>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1706]  (3.32 ns)

 <State 1485>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1721]  (3.33 ns)

 <State 1486>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1721]  (3.33 ns)

 <State 1487>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1721]  (3.33 ns)

 <State 1488>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1721]  (3.33 ns)

 <State 1489>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1721]  (3.33 ns)

 <State 1490>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1722]  (2.9 ns)

 <State 1491>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1722]  (2.9 ns)

 <State 1492>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1722]  (2.9 ns)

 <State 1493>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1722]  (2.9 ns)

 <State 1494>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1722]  (2.9 ns)

 <State 1495>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1496>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1497>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1498>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1499>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1500>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1501>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1502>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1503>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1504>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1505>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1506>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1507>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1508>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1509>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1510>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1511>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1512>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1513>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1514>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1515>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1516>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1723]  (3.32 ns)

 <State 1517>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1738]  (3.33 ns)

 <State 1518>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1738]  (3.33 ns)

 <State 1519>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1738]  (3.33 ns)

 <State 1520>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1738]  (3.33 ns)

 <State 1521>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1738]  (3.33 ns)

 <State 1522>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1739]  (2.9 ns)

 <State 1523>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1739]  (2.9 ns)

 <State 1524>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1739]  (2.9 ns)

 <State 1525>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1739]  (2.9 ns)

 <State 1526>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1739]  (2.9 ns)

 <State 1527>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1528>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1529>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1530>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1531>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1532>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1533>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1534>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1535>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1536>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1537>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1538>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1539>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1540>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1541>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1542>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1543>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1544>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1545>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1546>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1547>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1548>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1740]  (3.32 ns)

 <State 1549>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1755]  (3.33 ns)

 <State 1550>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1755]  (3.33 ns)

 <State 1551>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1755]  (3.33 ns)

 <State 1552>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1755]  (3.33 ns)

 <State 1553>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1755]  (3.33 ns)

 <State 1554>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1756]  (2.9 ns)

 <State 1555>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1756]  (2.9 ns)

 <State 1556>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1756]  (2.9 ns)

 <State 1557>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1756]  (2.9 ns)

 <State 1558>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1756]  (2.9 ns)

 <State 1559>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1560>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1561>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1562>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1563>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1564>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1565>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1566>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1567>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1568>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1569>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1570>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1571>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1572>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1573>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1574>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1575>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1576>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1577>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1578>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1579>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1580>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1757]  (3.32 ns)

 <State 1581>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1772]  (3.33 ns)

 <State 1582>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1772]  (3.33 ns)

 <State 1583>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1772]  (3.33 ns)

 <State 1584>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1772]  (3.33 ns)

 <State 1585>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1772]  (3.33 ns)

 <State 1586>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1773]  (2.9 ns)

 <State 1587>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1773]  (2.9 ns)

 <State 1588>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1773]  (2.9 ns)

 <State 1589>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1773]  (2.9 ns)

 <State 1590>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1773]  (2.9 ns)

 <State 1591>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1592>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1593>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1594>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1595>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1596>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1597>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1598>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1599>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1600>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1601>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1602>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1603>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1604>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1605>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1606>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1607>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1608>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1609>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1610>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1611>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1612>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1774]  (3.32 ns)

 <State 1613>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1789]  (3.33 ns)

 <State 1614>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1789]  (3.33 ns)

 <State 1615>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1789]  (3.33 ns)

 <State 1616>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1789]  (3.33 ns)

 <State 1617>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1789]  (3.33 ns)

 <State 1618>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1790]  (2.9 ns)

 <State 1619>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1790]  (2.9 ns)

 <State 1620>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1790]  (2.9 ns)

 <State 1621>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1790]  (2.9 ns)

 <State 1622>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1790]  (2.9 ns)

 <State 1623>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1624>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1625>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1626>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1627>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1628>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1629>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1630>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1631>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1632>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1633>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1634>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1635>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1636>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1637>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1638>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1639>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1640>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1641>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1642>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1643>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1644>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1791]  (3.32 ns)

 <State 1645>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1806]  (3.33 ns)

 <State 1646>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1806]  (3.33 ns)

 <State 1647>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1806]  (3.33 ns)

 <State 1648>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1806]  (3.33 ns)

 <State 1649>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1806]  (3.33 ns)

 <State 1650>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1807]  (2.9 ns)

 <State 1651>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1807]  (2.9 ns)

 <State 1652>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1807]  (2.9 ns)

 <State 1653>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1807]  (2.9 ns)

 <State 1654>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1807]  (2.9 ns)

 <State 1655>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1656>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1657>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1658>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1659>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1660>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1661>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1662>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1663>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1664>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1665>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1666>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1667>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1668>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1669>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1670>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1671>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1672>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1673>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1674>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1675>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1676>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1808]  (3.32 ns)

 <State 1677>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1823]  (3.33 ns)

 <State 1678>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1823]  (3.33 ns)

 <State 1679>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1823]  (3.33 ns)

 <State 1680>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1823]  (3.33 ns)

 <State 1681>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1823]  (3.33 ns)

 <State 1682>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1824]  (2.9 ns)

 <State 1683>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1824]  (2.9 ns)

 <State 1684>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1824]  (2.9 ns)

 <State 1685>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1824]  (2.9 ns)

 <State 1686>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1824]  (2.9 ns)

 <State 1687>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1688>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1689>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1690>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1691>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1692>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1693>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1694>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1695>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1696>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1697>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1698>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1699>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1700>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1701>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1702>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1703>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1704>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1705>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1706>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1707>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1708>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1825]  (3.32 ns)

 <State 1709>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1840]  (3.33 ns)

 <State 1710>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1840]  (3.33 ns)

 <State 1711>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1840]  (3.33 ns)

 <State 1712>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1840]  (3.33 ns)

 <State 1713>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1840]  (3.33 ns)

 <State 1714>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1841]  (2.9 ns)

 <State 1715>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1841]  (2.9 ns)

 <State 1716>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1841]  (2.9 ns)

 <State 1717>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1841]  (2.9 ns)

 <State 1718>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1841]  (2.9 ns)

 <State 1719>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1720>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1721>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1722>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1723>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1724>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1725>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1726>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1727>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1728>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1729>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1730>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1731>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1732>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1733>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1734>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1735>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1736>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1737>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1738>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1739>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1740>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1842]  (3.32 ns)

 <State 1741>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1857]  (3.33 ns)

 <State 1742>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1857]  (3.33 ns)

 <State 1743>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1857]  (3.33 ns)

 <State 1744>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1857]  (3.33 ns)

 <State 1745>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1857]  (3.33 ns)

 <State 1746>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1858]  (2.9 ns)

 <State 1747>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1858]  (2.9 ns)

 <State 1748>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1858]  (2.9 ns)

 <State 1749>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1858]  (2.9 ns)

 <State 1750>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1858]  (2.9 ns)

 <State 1751>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1752>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1753>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1754>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1755>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1756>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1757>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1758>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1759>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1760>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1761>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1762>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1763>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1764>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1765>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1766>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1767>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1768>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1769>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1770>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1771>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1772>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1859]  (3.32 ns)

 <State 1773>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1874]  (3.33 ns)

 <State 1774>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1874]  (3.33 ns)

 <State 1775>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1874]  (3.33 ns)

 <State 1776>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1874]  (3.33 ns)

 <State 1777>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1874]  (3.33 ns)

 <State 1778>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1875]  (2.9 ns)

 <State 1779>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1875]  (2.9 ns)

 <State 1780>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1875]  (2.9 ns)

 <State 1781>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1875]  (2.9 ns)

 <State 1782>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1875]  (2.9 ns)

 <State 1783>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1784>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1785>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1786>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1787>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1788>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1789>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1790>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1791>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1792>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1793>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1794>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1795>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1796>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1797>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1798>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1799>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1800>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1801>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1802>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1803>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1804>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1876]  (3.32 ns)

 <State 1805>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1891]  (3.33 ns)

 <State 1806>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1891]  (3.33 ns)

 <State 1807>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1891]  (3.33 ns)

 <State 1808>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1891]  (3.33 ns)

 <State 1809>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1891]  (3.33 ns)

 <State 1810>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1892]  (2.9 ns)

 <State 1811>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1892]  (2.9 ns)

 <State 1812>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1892]  (2.9 ns)

 <State 1813>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1892]  (2.9 ns)

 <State 1814>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1892]  (2.9 ns)

 <State 1815>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1816>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1817>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1818>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1819>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1820>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1821>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1822>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1823>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1824>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1825>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1826>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1827>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1828>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1829>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1830>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1831>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1832>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1833>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1834>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1835>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1836>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1893]  (3.32 ns)

 <State 1837>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1908]  (3.33 ns)

 <State 1838>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1908]  (3.33 ns)

 <State 1839>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1908]  (3.33 ns)

 <State 1840>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1908]  (3.33 ns)

 <State 1841>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1908]  (3.33 ns)

 <State 1842>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1909]  (2.9 ns)

 <State 1843>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1909]  (2.9 ns)

 <State 1844>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1909]  (2.9 ns)

 <State 1845>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1909]  (2.9 ns)

 <State 1846>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1909]  (2.9 ns)

 <State 1847>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1848>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1849>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1850>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1851>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1852>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1853>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1854>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1855>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1856>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1857>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1858>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1859>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1860>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1861>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1862>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1863>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1864>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1865>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1866>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1867>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1868>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:48) [1910]  (3.32 ns)

 <State 1869>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1914]  (2.9 ns)

 <State 1870>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1914]  (2.9 ns)

 <State 1871>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1914]  (2.9 ns)

 <State 1872>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1914]  (2.9 ns)

 <State 1873>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1914]  (2.9 ns)

 <State 1874>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1917]  (3.33 ns)

 <State 1875>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1917]  (3.33 ns)

 <State 1876>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1917]  (3.33 ns)

 <State 1877>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1917]  (3.33 ns)

 <State 1878>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1917]  (3.33 ns)

 <State 1879>: 0ns
The critical path consists of the following:

 <State 1880>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1918]  (2.9 ns)

 <State 1881>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1918]  (2.9 ns)

 <State 1882>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1918]  (2.9 ns)

 <State 1883>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1918]  (2.9 ns)

 <State 1884>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1918]  (2.9 ns)

 <State 1885>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1921]  (3.33 ns)

 <State 1886>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1921]  (3.33 ns)

 <State 1887>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1921]  (3.33 ns)

 <State 1888>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1921]  (3.33 ns)

 <State 1889>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1921]  (3.33 ns)

 <State 1890>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1922]  (2.9 ns)

 <State 1891>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1922]  (2.9 ns)

 <State 1892>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1922]  (2.9 ns)

 <State 1893>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1922]  (2.9 ns)

 <State 1894>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1922]  (2.9 ns)

 <State 1895>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1925]  (3.33 ns)

 <State 1896>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1925]  (3.33 ns)

 <State 1897>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1925]  (3.33 ns)

 <State 1898>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1925]  (3.33 ns)

 <State 1899>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1925]  (3.33 ns)

 <State 1900>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1926]  (2.9 ns)

 <State 1901>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1926]  (2.9 ns)

 <State 1902>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1926]  (2.9 ns)

 <State 1903>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1926]  (2.9 ns)

 <State 1904>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1926]  (2.9 ns)

 <State 1905>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1929]  (3.33 ns)

 <State 1906>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1929]  (3.33 ns)

 <State 1907>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1929]  (3.33 ns)

 <State 1908>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1929]  (3.33 ns)

 <State 1909>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1929]  (3.33 ns)

 <State 1910>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1930]  (2.9 ns)

 <State 1911>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1930]  (2.9 ns)

 <State 1912>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1930]  (2.9 ns)

 <State 1913>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1930]  (2.9 ns)

 <State 1914>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1930]  (2.9 ns)

 <State 1915>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1933]  (3.33 ns)

 <State 1916>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1933]  (3.33 ns)

 <State 1917>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1933]  (3.33 ns)

 <State 1918>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1933]  (3.33 ns)

 <State 1919>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1933]  (3.33 ns)

 <State 1920>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1934]  (2.9 ns)

 <State 1921>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1934]  (2.9 ns)

 <State 1922>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1934]  (2.9 ns)

 <State 1923>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1934]  (2.9 ns)

 <State 1924>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1934]  (2.9 ns)

 <State 1925>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1937]  (3.33 ns)

 <State 1926>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1937]  (3.33 ns)

 <State 1927>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1937]  (3.33 ns)

 <State 1928>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1937]  (3.33 ns)

 <State 1929>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1937]  (3.33 ns)

 <State 1930>: 0ns
The critical path consists of the following:

 <State 1931>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1938]  (2.9 ns)

 <State 1932>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1938]  (2.9 ns)

 <State 1933>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1938]  (2.9 ns)

 <State 1934>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1938]  (2.9 ns)

 <State 1935>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1938]  (2.9 ns)

 <State 1936>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1941]  (3.33 ns)

 <State 1937>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1941]  (3.33 ns)

 <State 1938>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1941]  (3.33 ns)

 <State 1939>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1941]  (3.33 ns)

 <State 1940>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1941]  (3.33 ns)

 <State 1941>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1942]  (2.9 ns)

 <State 1942>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1942]  (2.9 ns)

 <State 1943>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1942]  (2.9 ns)

 <State 1944>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1942]  (2.9 ns)

 <State 1945>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1942]  (2.9 ns)

 <State 1946>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1945]  (3.33 ns)

 <State 1947>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1945]  (3.33 ns)

 <State 1948>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1945]  (3.33 ns)

 <State 1949>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1945]  (3.33 ns)

 <State 1950>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1945]  (3.33 ns)

 <State 1951>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1946]  (2.9 ns)

 <State 1952>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1946]  (2.9 ns)

 <State 1953>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1946]  (2.9 ns)

 <State 1954>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1946]  (2.9 ns)

 <State 1955>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1946]  (2.9 ns)

 <State 1956>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1949]  (3.33 ns)

 <State 1957>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1949]  (3.33 ns)

 <State 1958>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1949]  (3.33 ns)

 <State 1959>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1949]  (3.33 ns)

 <State 1960>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1949]  (3.33 ns)

 <State 1961>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1950]  (2.9 ns)

 <State 1962>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1950]  (2.9 ns)

 <State 1963>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1950]  (2.9 ns)

 <State 1964>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1950]  (2.9 ns)

 <State 1965>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1950]  (2.9 ns)

 <State 1966>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1953]  (3.33 ns)

 <State 1967>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1953]  (3.33 ns)

 <State 1968>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1953]  (3.33 ns)

 <State 1969>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1953]  (3.33 ns)

 <State 1970>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1953]  (3.33 ns)

 <State 1971>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1954]  (2.9 ns)

 <State 1972>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1954]  (2.9 ns)

 <State 1973>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1954]  (2.9 ns)

 <State 1974>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1954]  (2.9 ns)

 <State 1975>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1954]  (2.9 ns)

 <State 1976>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1957]  (3.33 ns)

 <State 1977>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1957]  (3.33 ns)

 <State 1978>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1957]  (3.33 ns)

 <State 1979>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1957]  (3.33 ns)

 <State 1980>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1957]  (3.33 ns)

 <State 1981>: 0ns
The critical path consists of the following:

 <State 1982>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1958]  (2.9 ns)

 <State 1983>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1958]  (2.9 ns)

 <State 1984>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1958]  (2.9 ns)

 <State 1985>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1958]  (2.9 ns)

 <State 1986>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1958]  (2.9 ns)

 <State 1987>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1961]  (3.33 ns)

 <State 1988>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1961]  (3.33 ns)

 <State 1989>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1961]  (3.33 ns)

 <State 1990>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1961]  (3.33 ns)

 <State 1991>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1961]  (3.33 ns)

 <State 1992>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1962]  (2.9 ns)

 <State 1993>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1962]  (2.9 ns)

 <State 1994>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1962]  (2.9 ns)

 <State 1995>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1962]  (2.9 ns)

 <State 1996>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1962]  (2.9 ns)

 <State 1997>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1965]  (3.33 ns)

 <State 1998>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1965]  (3.33 ns)

 <State 1999>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1965]  (3.33 ns)

 <State 2000>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1965]  (3.33 ns)

 <State 2001>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1965]  (3.33 ns)

 <State 2002>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1966]  (2.9 ns)

 <State 2003>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1966]  (2.9 ns)

 <State 2004>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1966]  (2.9 ns)

 <State 2005>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1966]  (2.9 ns)

 <State 2006>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1966]  (2.9 ns)

 <State 2007>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1969]  (3.33 ns)

 <State 2008>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1969]  (3.33 ns)

 <State 2009>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1969]  (3.33 ns)

 <State 2010>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1969]  (3.33 ns)

 <State 2011>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1969]  (3.33 ns)

 <State 2012>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1970]  (2.9 ns)

 <State 2013>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1970]  (2.9 ns)

 <State 2014>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1970]  (2.9 ns)

 <State 2015>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1970]  (2.9 ns)

 <State 2016>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1970]  (2.9 ns)

 <State 2017>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1973]  (3.33 ns)

 <State 2018>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1973]  (3.33 ns)

 <State 2019>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1973]  (3.33 ns)

 <State 2020>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1973]  (3.33 ns)

 <State 2021>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1973]  (3.33 ns)

 <State 2022>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1974]  (2.9 ns)

 <State 2023>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1974]  (2.9 ns)

 <State 2024>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1974]  (2.9 ns)

 <State 2025>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1974]  (2.9 ns)

 <State 2026>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1974]  (2.9 ns)

 <State 2027>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1977]  (3.33 ns)

 <State 2028>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1977]  (3.33 ns)

 <State 2029>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1977]  (3.33 ns)

 <State 2030>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1977]  (3.33 ns)

 <State 2031>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1977]  (3.33 ns)

 <State 2032>: 0ns
The critical path consists of the following:

 <State 2033>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1978]  (2.9 ns)

 <State 2034>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1978]  (2.9 ns)

 <State 2035>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1978]  (2.9 ns)

 <State 2036>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1978]  (2.9 ns)

 <State 2037>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1978]  (2.9 ns)

 <State 2038>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1981]  (3.33 ns)

 <State 2039>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1981]  (3.33 ns)

 <State 2040>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1981]  (3.33 ns)

 <State 2041>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1981]  (3.33 ns)

 <State 2042>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1981]  (3.33 ns)

 <State 2043>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1982]  (2.9 ns)

 <State 2044>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1982]  (2.9 ns)

 <State 2045>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1982]  (2.9 ns)

 <State 2046>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1982]  (2.9 ns)

 <State 2047>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1982]  (2.9 ns)

 <State 2048>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [242]  (0 ns)
	'store' operation ('store_ln54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) of variable 'bitcast_ln54_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54 on array 'v' [1984]  (1.65 ns)

 <State 2049>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1985]  (3.33 ns)

 <State 2050>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1985]  (3.33 ns)

 <State 2051>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1985]  (3.33 ns)

 <State 2052>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1985]  (3.33 ns)

 <State 2053>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1985]  (3.33 ns)

 <State 2054>: 0ns
The critical path consists of the following:

 <State 2055>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1986]  (2.9 ns)

 <State 2056>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1986]  (2.9 ns)

 <State 2057>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1986]  (2.9 ns)

 <State 2058>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1986]  (2.9 ns)

 <State 2059>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1986]  (2.9 ns)

 <State 2060>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1989]  (3.33 ns)

 <State 2061>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1989]  (3.33 ns)

 <State 2062>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1989]  (3.33 ns)

 <State 2063>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1989]  (3.33 ns)

 <State 2064>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1989]  (3.33 ns)

 <State 2065>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1990]  (2.9 ns)

 <State 2066>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1990]  (2.9 ns)

 <State 2067>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1990]  (2.9 ns)

 <State 2068>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1990]  (2.9 ns)

 <State 2069>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1990]  (2.9 ns)

 <State 2070>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1993]  (3.33 ns)

 <State 2071>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1993]  (3.33 ns)

 <State 2072>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1993]  (3.33 ns)

 <State 2073>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1993]  (3.33 ns)

 <State 2074>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1993]  (3.33 ns)

 <State 2075>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1994]  (2.9 ns)

 <State 2076>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1994]  (2.9 ns)

 <State 2077>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1994]  (2.9 ns)

 <State 2078>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1994]  (2.9 ns)

 <State 2079>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1994]  (2.9 ns)

 <State 2080>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1997]  (3.33 ns)

 <State 2081>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1997]  (3.33 ns)

 <State 2082>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1997]  (3.33 ns)

 <State 2083>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1997]  (3.33 ns)

 <State 2084>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1997]  (3.33 ns)

 <State 2085>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1998]  (2.9 ns)

 <State 2086>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1998]  (2.9 ns)

 <State 2087>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1998]  (2.9 ns)

 <State 2088>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1998]  (2.9 ns)

 <State 2089>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [1998]  (2.9 ns)

 <State 2090>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2001]  (3.33 ns)

 <State 2091>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2001]  (3.33 ns)

 <State 2092>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2001]  (3.33 ns)

 <State 2093>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2001]  (3.33 ns)

 <State 2094>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2001]  (3.33 ns)

 <State 2095>: 0ns
The critical path consists of the following:

 <State 2096>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2002]  (2.9 ns)

 <State 2097>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2002]  (2.9 ns)

 <State 2098>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2002]  (2.9 ns)

 <State 2099>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2002]  (2.9 ns)

 <State 2100>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2002]  (2.9 ns)

 <State 2101>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2005]  (3.33 ns)

 <State 2102>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2005]  (3.33 ns)

 <State 2103>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2005]  (3.33 ns)

 <State 2104>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2005]  (3.33 ns)

 <State 2105>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2005]  (3.33 ns)

 <State 2106>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2006]  (2.9 ns)

 <State 2107>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2006]  (2.9 ns)

 <State 2108>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2006]  (2.9 ns)

 <State 2109>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2006]  (2.9 ns)

 <State 2110>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2006]  (2.9 ns)

 <State 2111>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2009]  (3.33 ns)

 <State 2112>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2009]  (3.33 ns)

 <State 2113>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2009]  (3.33 ns)

 <State 2114>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2009]  (3.33 ns)

 <State 2115>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2009]  (3.33 ns)

 <State 2116>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2010]  (2.9 ns)

 <State 2117>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2010]  (2.9 ns)

 <State 2118>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2010]  (2.9 ns)

 <State 2119>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2010]  (2.9 ns)

 <State 2120>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2010]  (2.9 ns)

 <State 2121>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2013]  (3.33 ns)

 <State 2122>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2013]  (3.33 ns)

 <State 2123>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2013]  (3.33 ns)

 <State 2124>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2013]  (3.33 ns)

 <State 2125>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2013]  (3.33 ns)

 <State 2126>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2014]  (2.9 ns)

 <State 2127>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2014]  (2.9 ns)

 <State 2128>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2014]  (2.9 ns)

 <State 2129>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2014]  (2.9 ns)

 <State 2130>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2014]  (2.9 ns)

 <State 2131>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2017]  (3.33 ns)

 <State 2132>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2017]  (3.33 ns)

 <State 2133>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2017]  (3.33 ns)

 <State 2134>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2017]  (3.33 ns)

 <State 2135>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2017]  (3.33 ns)

 <State 2136>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2018]  (2.9 ns)

 <State 2137>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2018]  (2.9 ns)

 <State 2138>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2018]  (2.9 ns)

 <State 2139>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2018]  (2.9 ns)

 <State 2140>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2018]  (2.9 ns)

 <State 2141>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2021]  (3.33 ns)

 <State 2142>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2021]  (3.33 ns)

 <State 2143>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2021]  (3.33 ns)

 <State 2144>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2021]  (3.33 ns)

 <State 2145>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2021]  (3.33 ns)

 <State 2146>: 0ns
The critical path consists of the following:

 <State 2147>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2022]  (2.9 ns)

 <State 2148>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2022]  (2.9 ns)

 <State 2149>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2022]  (2.9 ns)

 <State 2150>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2022]  (2.9 ns)

 <State 2151>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2022]  (2.9 ns)

 <State 2152>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2025]  (3.33 ns)

 <State 2153>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2025]  (3.33 ns)

 <State 2154>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2025]  (3.33 ns)

 <State 2155>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2025]  (3.33 ns)

 <State 2156>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2025]  (3.33 ns)

 <State 2157>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2026]  (2.9 ns)

 <State 2158>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2026]  (2.9 ns)

 <State 2159>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2026]  (2.9 ns)

 <State 2160>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2026]  (2.9 ns)

 <State 2161>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2026]  (2.9 ns)

 <State 2162>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2029]  (3.33 ns)

 <State 2163>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2029]  (3.33 ns)

 <State 2164>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2029]  (3.33 ns)

 <State 2165>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2029]  (3.33 ns)

 <State 2166>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2029]  (3.33 ns)

 <State 2167>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2030]  (2.9 ns)

 <State 2168>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2030]  (2.9 ns)

 <State 2169>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2030]  (2.9 ns)

 <State 2170>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2030]  (2.9 ns)

 <State 2171>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2030]  (2.9 ns)

 <State 2172>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2033]  (3.33 ns)

 <State 2173>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2033]  (3.33 ns)

 <State 2174>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2033]  (3.33 ns)

 <State 2175>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2033]  (3.33 ns)

 <State 2176>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2033]  (3.33 ns)

 <State 2177>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2034]  (2.9 ns)

 <State 2178>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2034]  (2.9 ns)

 <State 2179>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2034]  (2.9 ns)

 <State 2180>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2034]  (2.9 ns)

 <State 2181>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2034]  (2.9 ns)

 <State 2182>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2037]  (3.33 ns)

 <State 2183>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2037]  (3.33 ns)

 <State 2184>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2037]  (3.33 ns)

 <State 2185>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2037]  (3.33 ns)

 <State 2186>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2037]  (3.33 ns)

 <State 2187>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2038]  (2.9 ns)

 <State 2188>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2038]  (2.9 ns)

 <State 2189>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2038]  (2.9 ns)

 <State 2190>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2038]  (2.9 ns)

 <State 2191>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2038]  (2.9 ns)

 <State 2192>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2041]  (3.33 ns)

 <State 2193>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2041]  (3.33 ns)

 <State 2194>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2041]  (3.33 ns)

 <State 2195>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2041]  (3.33 ns)

 <State 2196>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2041]  (3.33 ns)

 <State 2197>: 0ns
The critical path consists of the following:

 <State 2198>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2042]  (2.9 ns)

 <State 2199>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2042]  (2.9 ns)

 <State 2200>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2042]  (2.9 ns)

 <State 2201>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2042]  (2.9 ns)

 <State 2202>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2042]  (2.9 ns)

 <State 2203>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2045]  (3.33 ns)

 <State 2204>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2045]  (3.33 ns)

 <State 2205>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2045]  (3.33 ns)

 <State 2206>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2045]  (3.33 ns)

 <State 2207>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2045]  (3.33 ns)

 <State 2208>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2046]  (2.9 ns)

 <State 2209>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2046]  (2.9 ns)

 <State 2210>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2046]  (2.9 ns)

 <State 2211>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2046]  (2.9 ns)

 <State 2212>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2046]  (2.9 ns)

 <State 2213>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2049]  (3.33 ns)

 <State 2214>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2049]  (3.33 ns)

 <State 2215>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2049]  (3.33 ns)

 <State 2216>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2049]  (3.33 ns)

 <State 2217>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2049]  (3.33 ns)

 <State 2218>: 0ns
The critical path consists of the following:

 <State 2219>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2050]  (2.9 ns)

 <State 2220>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2050]  (2.9 ns)

 <State 2221>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2050]  (2.9 ns)

 <State 2222>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2050]  (2.9 ns)

 <State 2223>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2050]  (2.9 ns)

 <State 2224>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2053]  (3.33 ns)

 <State 2225>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2053]  (3.33 ns)

 <State 2226>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2053]  (3.33 ns)

 <State 2227>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2053]  (3.33 ns)

 <State 2228>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2053]  (3.33 ns)

 <State 2229>: 0ns
The critical path consists of the following:

 <State 2230>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2054]  (2.9 ns)

 <State 2231>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2054]  (2.9 ns)

 <State 2232>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2054]  (2.9 ns)

 <State 2233>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2054]  (2.9 ns)

 <State 2234>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2054]  (2.9 ns)

 <State 2235>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2057]  (3.33 ns)

 <State 2236>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2057]  (3.33 ns)

 <State 2237>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2057]  (3.33 ns)

 <State 2238>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2057]  (3.33 ns)

 <State 2239>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2057]  (3.33 ns)

 <State 2240>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2058]  (2.9 ns)

 <State 2241>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2058]  (2.9 ns)

 <State 2242>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2058]  (2.9 ns)

 <State 2243>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2058]  (2.9 ns)

 <State 2244>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2058]  (2.9 ns)

 <State 2245>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2061]  (3.33 ns)

 <State 2246>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2061]  (3.33 ns)

 <State 2247>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2061]  (3.33 ns)

 <State 2248>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2061]  (3.33 ns)

 <State 2249>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2061]  (3.33 ns)

 <State 2250>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2062]  (2.9 ns)

 <State 2251>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2062]  (2.9 ns)

 <State 2252>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2062]  (2.9 ns)

 <State 2253>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2062]  (2.9 ns)

 <State 2254>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2062]  (2.9 ns)

 <State 2255>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2065]  (3.33 ns)

 <State 2256>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2065]  (3.33 ns)

 <State 2257>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2065]  (3.33 ns)

 <State 2258>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2065]  (3.33 ns)

 <State 2259>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2065]  (3.33 ns)

 <State 2260>: 0ns
The critical path consists of the following:

 <State 2261>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2066]  (2.9 ns)

 <State 2262>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2066]  (2.9 ns)

 <State 2263>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2066]  (2.9 ns)

 <State 2264>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2066]  (2.9 ns)

 <State 2265>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2066]  (2.9 ns)

 <State 2266>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2069]  (3.33 ns)

 <State 2267>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2069]  (3.33 ns)

 <State 2268>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2069]  (3.33 ns)

 <State 2269>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2069]  (3.33 ns)

 <State 2270>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2069]  (3.33 ns)

 <State 2271>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2070]  (2.9 ns)

 <State 2272>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2070]  (2.9 ns)

 <State 2273>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2070]  (2.9 ns)

 <State 2274>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2070]  (2.9 ns)

 <State 2275>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2070]  (2.9 ns)

 <State 2276>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2073]  (3.33 ns)

 <State 2277>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2073]  (3.33 ns)

 <State 2278>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2073]  (3.33 ns)

 <State 2279>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2073]  (3.33 ns)

 <State 2280>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2073]  (3.33 ns)

 <State 2281>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2074]  (2.9 ns)

 <State 2282>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2074]  (2.9 ns)

 <State 2283>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2074]  (2.9 ns)

 <State 2284>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2074]  (2.9 ns)

 <State 2285>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2074]  (2.9 ns)

 <State 2286>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2077]  (3.33 ns)

 <State 2287>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2077]  (3.33 ns)

 <State 2288>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2077]  (3.33 ns)

 <State 2289>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2077]  (3.33 ns)

 <State 2290>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2077]  (3.33 ns)

 <State 2291>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2078]  (2.9 ns)

 <State 2292>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2078]  (2.9 ns)

 <State 2293>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2078]  (2.9 ns)

 <State 2294>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2078]  (2.9 ns)

 <State 2295>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2078]  (2.9 ns)

 <State 2296>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2081]  (3.33 ns)

 <State 2297>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2081]  (3.33 ns)

 <State 2298>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2081]  (3.33 ns)

 <State 2299>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2081]  (3.33 ns)

 <State 2300>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2081]  (3.33 ns)

 <State 2301>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2082]  (2.9 ns)

 <State 2302>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2082]  (2.9 ns)

 <State 2303>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2082]  (2.9 ns)

 <State 2304>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2082]  (2.9 ns)

 <State 2305>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2082]  (2.9 ns)

 <State 2306>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2085]  (3.33 ns)

 <State 2307>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2085]  (3.33 ns)

 <State 2308>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2085]  (3.33 ns)

 <State 2309>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2085]  (3.33 ns)

 <State 2310>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2085]  (3.33 ns)

 <State 2311>: 0ns
The critical path consists of the following:

 <State 2312>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2086]  (2.9 ns)

 <State 2313>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2086]  (2.9 ns)

 <State 2314>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2086]  (2.9 ns)

 <State 2315>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2086]  (2.9 ns)

 <State 2316>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2086]  (2.9 ns)

 <State 2317>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2089]  (3.33 ns)

 <State 2318>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2089]  (3.33 ns)

 <State 2319>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2089]  (3.33 ns)

 <State 2320>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2089]  (3.33 ns)

 <State 2321>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2089]  (3.33 ns)

 <State 2322>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2090]  (2.9 ns)

 <State 2323>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2090]  (2.9 ns)

 <State 2324>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2090]  (2.9 ns)

 <State 2325>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2090]  (2.9 ns)

 <State 2326>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2090]  (2.9 ns)

 <State 2327>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2093]  (3.33 ns)

 <State 2328>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2093]  (3.33 ns)

 <State 2329>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2093]  (3.33 ns)

 <State 2330>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2093]  (3.33 ns)

 <State 2331>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2093]  (3.33 ns)

 <State 2332>: 0ns
The critical path consists of the following:

 <State 2333>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2094]  (2.9 ns)

 <State 2334>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2094]  (2.9 ns)

 <State 2335>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2094]  (2.9 ns)

 <State 2336>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2094]  (2.9 ns)

 <State 2337>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2094]  (2.9 ns)

 <State 2338>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2097]  (3.33 ns)

 <State 2339>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2097]  (3.33 ns)

 <State 2340>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2097]  (3.33 ns)

 <State 2341>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2097]  (3.33 ns)

 <State 2342>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2097]  (3.33 ns)

 <State 2343>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2098]  (2.9 ns)

 <State 2344>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2098]  (2.9 ns)

 <State 2345>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2098]  (2.9 ns)

 <State 2346>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2098]  (2.9 ns)

 <State 2347>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2098]  (2.9 ns)

 <State 2348>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2103]  (3.33 ns)

 <State 2349>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2103]  (3.33 ns)

 <State 2350>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2103]  (3.33 ns)

 <State 2351>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2103]  (3.33 ns)

 <State 2352>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2103]  (3.33 ns)

 <State 2353>: 0ns
The critical path consists of the following:

 <State 2354>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2104]  (2.9 ns)

 <State 2355>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2104]  (2.9 ns)

 <State 2356>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2104]  (2.9 ns)

 <State 2357>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2104]  (2.9 ns)

 <State 2358>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2104]  (2.9 ns)

 <State 2359>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2109]  (3.33 ns)

 <State 2360>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2109]  (3.33 ns)

 <State 2361>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2109]  (3.33 ns)

 <State 2362>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2109]  (3.33 ns)

 <State 2363>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2109]  (3.33 ns)

 <State 2364>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2112]  (2.9 ns)

 <State 2365>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2112]  (2.9 ns)

 <State 2366>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2112]  (2.9 ns)

 <State 2367>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2112]  (2.9 ns)

 <State 2368>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2112]  (2.9 ns)

 <State 2369>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2117]  (3.33 ns)

 <State 2370>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2117]  (3.33 ns)

 <State 2371>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2117]  (3.33 ns)

 <State 2372>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2117]  (3.33 ns)

 <State 2373>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2117]  (3.33 ns)

 <State 2374>: 0ns
The critical path consists of the following:

 <State 2375>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2120]  (2.9 ns)

 <State 2376>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2120]  (2.9 ns)

 <State 2377>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2120]  (2.9 ns)

 <State 2378>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2120]  (2.9 ns)

 <State 2379>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2120]  (2.9 ns)

 <State 2380>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2125]  (3.33 ns)

 <State 2381>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2125]  (3.33 ns)

 <State 2382>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2125]  (3.33 ns)

 <State 2383>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2125]  (3.33 ns)

 <State 2384>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2125]  (3.33 ns)

 <State 2385>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2128]  (2.9 ns)

 <State 2386>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2128]  (2.9 ns)

 <State 2387>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2128]  (2.9 ns)

 <State 2388>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2128]  (2.9 ns)

 <State 2389>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2128]  (2.9 ns)

 <State 2390>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2133]  (3.33 ns)

 <State 2391>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2133]  (3.33 ns)

 <State 2392>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2133]  (3.33 ns)

 <State 2393>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2133]  (3.33 ns)

 <State 2394>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2133]  (3.33 ns)

 <State 2395>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2136]  (2.9 ns)

 <State 2396>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2136]  (2.9 ns)

 <State 2397>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2136]  (2.9 ns)

 <State 2398>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2136]  (2.9 ns)

 <State 2399>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2136]  (2.9 ns)

 <State 2400>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2141]  (3.33 ns)

 <State 2401>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2141]  (3.33 ns)

 <State 2402>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2141]  (3.33 ns)

 <State 2403>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2141]  (3.33 ns)

 <State 2404>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2141]  (3.33 ns)

 <State 2405>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2144]  (2.9 ns)

 <State 2406>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2144]  (2.9 ns)

 <State 2407>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2144]  (2.9 ns)

 <State 2408>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2144]  (2.9 ns)

 <State 2409>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2144]  (2.9 ns)

 <State 2410>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2149]  (3.33 ns)

 <State 2411>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2149]  (3.33 ns)

 <State 2412>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2149]  (3.33 ns)

 <State 2413>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2149]  (3.33 ns)

 <State 2414>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2149]  (3.33 ns)

 <State 2415>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2152]  (2.9 ns)

 <State 2416>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2152]  (2.9 ns)

 <State 2417>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2152]  (2.9 ns)

 <State 2418>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2152]  (2.9 ns)

 <State 2419>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2152]  (2.9 ns)

 <State 2420>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2157]  (3.33 ns)

 <State 2421>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2157]  (3.33 ns)

 <State 2422>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2157]  (3.33 ns)

 <State 2423>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2157]  (3.33 ns)

 <State 2424>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2157]  (3.33 ns)

 <State 2425>: 0ns
The critical path consists of the following:

 <State 2426>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2160]  (2.9 ns)

 <State 2427>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2160]  (2.9 ns)

 <State 2428>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2160]  (2.9 ns)

 <State 2429>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2160]  (2.9 ns)

 <State 2430>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2160]  (2.9 ns)

 <State 2431>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2165]  (3.33 ns)

 <State 2432>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2165]  (3.33 ns)

 <State 2433>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2165]  (3.33 ns)

 <State 2434>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2165]  (3.33 ns)

 <State 2435>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2165]  (3.33 ns)

 <State 2436>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2168]  (2.9 ns)

 <State 2437>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2168]  (2.9 ns)

 <State 2438>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2168]  (2.9 ns)

 <State 2439>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2168]  (2.9 ns)

 <State 2440>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2168]  (2.9 ns)

 <State 2441>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2173]  (3.33 ns)

 <State 2442>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2173]  (3.33 ns)

 <State 2443>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2173]  (3.33 ns)

 <State 2444>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2173]  (3.33 ns)

 <State 2445>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2173]  (3.33 ns)

 <State 2446>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2176]  (2.9 ns)

 <State 2447>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2176]  (2.9 ns)

 <State 2448>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2176]  (2.9 ns)

 <State 2449>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2176]  (2.9 ns)

 <State 2450>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2176]  (2.9 ns)

 <State 2451>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2181]  (3.33 ns)

 <State 2452>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2181]  (3.33 ns)

 <State 2453>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2181]  (3.33 ns)

 <State 2454>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2181]  (3.33 ns)

 <State 2455>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul10_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2181]  (3.33 ns)

 <State 2456>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2184]  (2.9 ns)

 <State 2457>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2184]  (2.9 ns)

 <State 2458>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2184]  (2.9 ns)

 <State 2459>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2184]  (2.9 ns)

 <State 2460>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [2184]  (2.9 ns)

 <State 2461>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) [282]  (0 ns)
	'store' operation ('store_ln54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54) of variable 'bitcast_ln54_78', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/adi/adi_slow.c:54 on array 'v' [2186]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770
	State 771
	State 772
	State 773
	State 774
	State 775
	State 776
	State 777
	State 778
	State 779
	State 780
	State 781
	State 782
	State 783
	State 784
	State 785
	State 786
	State 787
	State 788
	State 789
	State 790
	State 791
	State 792
	State 793
	State 794
	State 795
	State 796
	State 797
	State 798
	State 799
	State 800
	State 801
	State 802
	State 803
	State 804
	State 805
	State 806
	State 807
	State 808
	State 809
	State 810
	State 811
	State 812
	State 813
	State 814
	State 815
	State 816
	State 817
	State 818
	State 819
	State 820
	State 821
	State 822
	State 823
	State 824
	State 825
	State 826
	State 827
	State 828
	State 829
	State 830
	State 831
	State 832
	State 833
	State 834
	State 835
	State 836
	State 837
	State 838
	State 839
	State 840
	State 841
	State 842
	State 843
	State 844
	State 845
	State 846
	State 847
	State 848
	State 849
	State 850
	State 851
	State 852
	State 853
	State 854
	State 855
	State 856
	State 857
	State 858
	State 859
	State 860
	State 861
	State 862
	State 863
	State 864
	State 865
	State 866
	State 867
	State 868
	State 869
	State 870
	State 871
	State 872
	State 873
	State 874
	State 875
	State 876
	State 877
	State 878
	State 879
	State 880
	State 881
	State 882
	State 883
	State 884
	State 885
	State 886
	State 887
	State 888
	State 889
	State 890
	State 891
	State 892
	State 893
	State 894
	State 895
	State 896
	State 897
	State 898
	State 899
	State 900
	State 901
	State 902
	State 903
	State 904
	State 905
	State 906
	State 907
	State 908
	State 909
	State 910
	State 911
	State 912
	State 913
	State 914
	State 915
	State 916
	State 917
	State 918
	State 919
	State 920
	State 921
	State 922
	State 923
	State 924
	State 925
	State 926
	State 927
	State 928
	State 929
	State 930
	State 931
	State 932
	State 933
	State 934
	State 935
	State 936
	State 937
	State 938
	State 939
	State 940
	State 941
	State 942
	State 943
	State 944
	State 945
	State 946
	State 947
	State 948
	State 949
	State 950
	State 951
	State 952
	State 953
	State 954
	State 955
	State 956
	State 957
	State 958
	State 959
	State 960
	State 961
	State 962
	State 963
	State 964
	State 965
	State 966
	State 967
	State 968
	State 969
	State 970
	State 971
	State 972
	State 973
	State 974
	State 975
	State 976
	State 977
	State 978
	State 979
	State 980
	State 981
	State 982
	State 983
	State 984
	State 985
	State 986
	State 987
	State 988
	State 989
	State 990
	State 991
	State 992
	State 993
	State 994
	State 995
	State 996
	State 997
	State 998
	State 999
	State 1000
	State 1001
	State 1002
	State 1003
	State 1004
	State 1005
	State 1006
	State 1007
	State 1008
	State 1009
	State 1010
	State 1011
	State 1012
	State 1013
	State 1014
	State 1015
	State 1016
	State 1017
	State 1018
	State 1019
	State 1020
	State 1021
	State 1022
	State 1023
	State 1024
	State 1025
	State 1026
	State 1027
	State 1028
	State 1029
	State 1030
	State 1031
	State 1032
	State 1033
	State 1034
	State 1035
	State 1036
	State 1037
	State 1038
	State 1039
	State 1040
	State 1041
	State 1042
	State 1043
	State 1044
	State 1045
	State 1046
	State 1047
	State 1048
	State 1049
	State 1050
	State 1051
	State 1052
	State 1053
	State 1054
	State 1055
	State 1056
	State 1057
	State 1058
	State 1059
	State 1060
	State 1061
	State 1062
	State 1063
	State 1064
	State 1065
	State 1066
	State 1067
	State 1068
	State 1069
	State 1070
	State 1071
	State 1072
	State 1073
	State 1074
	State 1075
	State 1076
	State 1077
	State 1078
	State 1079
	State 1080
	State 1081
	State 1082
	State 1083
	State 1084
	State 1085
	State 1086
	State 1087
	State 1088
	State 1089
	State 1090
	State 1091
	State 1092
	State 1093
	State 1094
	State 1095
	State 1096
	State 1097
	State 1098
	State 1099
	State 1100
	State 1101
	State 1102
	State 1103
	State 1104
	State 1105
	State 1106
	State 1107
	State 1108
	State 1109
	State 1110
	State 1111
	State 1112
	State 1113
	State 1114
	State 1115
	State 1116
	State 1117
	State 1118
	State 1119
	State 1120
	State 1121
	State 1122
	State 1123
	State 1124
	State 1125
	State 1126
	State 1127
	State 1128
	State 1129
	State 1130
	State 1131
	State 1132
	State 1133
	State 1134
	State 1135
	State 1136
	State 1137
	State 1138
	State 1139
	State 1140
	State 1141
	State 1142
	State 1143
	State 1144
	State 1145
	State 1146
	State 1147
	State 1148
	State 1149
	State 1150
	State 1151
	State 1152
	State 1153
	State 1154
	State 1155
	State 1156
	State 1157
	State 1158
	State 1159
	State 1160
	State 1161
	State 1162
	State 1163
	State 1164
	State 1165
	State 1166
	State 1167
	State 1168
	State 1169
	State 1170
	State 1171
	State 1172
	State 1173
	State 1174
	State 1175
	State 1176
	State 1177
	State 1178
	State 1179
	State 1180
	State 1181
	State 1182
	State 1183
	State 1184
	State 1185
	State 1186
	State 1187
	State 1188
	State 1189
	State 1190
	State 1191
	State 1192
	State 1193
	State 1194
	State 1195
	State 1196
	State 1197
	State 1198
	State 1199
	State 1200
	State 1201
	State 1202
	State 1203
	State 1204
	State 1205
	State 1206
	State 1207
	State 1208
	State 1209
	State 1210
	State 1211
	State 1212
	State 1213
	State 1214
	State 1215
	State 1216
	State 1217
	State 1218
	State 1219
	State 1220
	State 1221
	State 1222
	State 1223
	State 1224
	State 1225
	State 1226
	State 1227
	State 1228
	State 1229
	State 1230
	State 1231
	State 1232
	State 1233
	State 1234
	State 1235
	State 1236
	State 1237
	State 1238
	State 1239
	State 1240
	State 1241
	State 1242
	State 1243
	State 1244
	State 1245
	State 1246
	State 1247
	State 1248
	State 1249
	State 1250
	State 1251
	State 1252
	State 1253
	State 1254
	State 1255
	State 1256
	State 1257
	State 1258
	State 1259
	State 1260
	State 1261
	State 1262
	State 1263
	State 1264
	State 1265
	State 1266
	State 1267
	State 1268
	State 1269
	State 1270
	State 1271
	State 1272
	State 1273
	State 1274
	State 1275
	State 1276
	State 1277
	State 1278
	State 1279
	State 1280
	State 1281
	State 1282
	State 1283
	State 1284
	State 1285
	State 1286
	State 1287
	State 1288
	State 1289
	State 1290
	State 1291
	State 1292
	State 1293
	State 1294
	State 1295
	State 1296
	State 1297
	State 1298
	State 1299
	State 1300
	State 1301
	State 1302
	State 1303
	State 1304
	State 1305
	State 1306
	State 1307
	State 1308
	State 1309
	State 1310
	State 1311
	State 1312
	State 1313
	State 1314
	State 1315
	State 1316
	State 1317
	State 1318
	State 1319
	State 1320
	State 1321
	State 1322
	State 1323
	State 1324
	State 1325
	State 1326
	State 1327
	State 1328
	State 1329
	State 1330
	State 1331
	State 1332
	State 1333
	State 1334
	State 1335
	State 1336
	State 1337
	State 1338
	State 1339
	State 1340
	State 1341
	State 1342
	State 1343
	State 1344
	State 1345
	State 1346
	State 1347
	State 1348
	State 1349
	State 1350
	State 1351
	State 1352
	State 1353
	State 1354
	State 1355
	State 1356
	State 1357
	State 1358
	State 1359
	State 1360
	State 1361
	State 1362
	State 1363
	State 1364
	State 1365
	State 1366
	State 1367
	State 1368
	State 1369
	State 1370
	State 1371
	State 1372
	State 1373
	State 1374
	State 1375
	State 1376
	State 1377
	State 1378
	State 1379
	State 1380
	State 1381
	State 1382
	State 1383
	State 1384
	State 1385
	State 1386
	State 1387
	State 1388
	State 1389
	State 1390
	State 1391
	State 1392
	State 1393
	State 1394
	State 1395
	State 1396
	State 1397
	State 1398
	State 1399
	State 1400
	State 1401
	State 1402
	State 1403
	State 1404
	State 1405
	State 1406
	State 1407
	State 1408
	State 1409
	State 1410
	State 1411
	State 1412
	State 1413
	State 1414
	State 1415
	State 1416
	State 1417
	State 1418
	State 1419
	State 1420
	State 1421
	State 1422
	State 1423
	State 1424
	State 1425
	State 1426
	State 1427
	State 1428
	State 1429
	State 1430
	State 1431
	State 1432
	State 1433
	State 1434
	State 1435
	State 1436
	State 1437
	State 1438
	State 1439
	State 1440
	State 1441
	State 1442
	State 1443
	State 1444
	State 1445
	State 1446
	State 1447
	State 1448
	State 1449
	State 1450
	State 1451
	State 1452
	State 1453
	State 1454
	State 1455
	State 1456
	State 1457
	State 1458
	State 1459
	State 1460
	State 1461
	State 1462
	State 1463
	State 1464
	State 1465
	State 1466
	State 1467
	State 1468
	State 1469
	State 1470
	State 1471
	State 1472
	State 1473
	State 1474
	State 1475
	State 1476
	State 1477
	State 1478
	State 1479
	State 1480
	State 1481
	State 1482
	State 1483
	State 1484
	State 1485
	State 1486
	State 1487
	State 1488
	State 1489
	State 1490
	State 1491
	State 1492
	State 1493
	State 1494
	State 1495
	State 1496
	State 1497
	State 1498
	State 1499
	State 1500
	State 1501
	State 1502
	State 1503
	State 1504
	State 1505
	State 1506
	State 1507
	State 1508
	State 1509
	State 1510
	State 1511
	State 1512
	State 1513
	State 1514
	State 1515
	State 1516
	State 1517
	State 1518
	State 1519
	State 1520
	State 1521
	State 1522
	State 1523
	State 1524
	State 1525
	State 1526
	State 1527
	State 1528
	State 1529
	State 1530
	State 1531
	State 1532
	State 1533
	State 1534
	State 1535
	State 1536
	State 1537
	State 1538
	State 1539
	State 1540
	State 1541
	State 1542
	State 1543
	State 1544
	State 1545
	State 1546
	State 1547
	State 1548
	State 1549
	State 1550
	State 1551
	State 1552
	State 1553
	State 1554
	State 1555
	State 1556
	State 1557
	State 1558
	State 1559
	State 1560
	State 1561
	State 1562
	State 1563
	State 1564
	State 1565
	State 1566
	State 1567
	State 1568
	State 1569
	State 1570
	State 1571
	State 1572
	State 1573
	State 1574
	State 1575
	State 1576
	State 1577
	State 1578
	State 1579
	State 1580
	State 1581
	State 1582
	State 1583
	State 1584
	State 1585
	State 1586
	State 1587
	State 1588
	State 1589
	State 1590
	State 1591
	State 1592
	State 1593
	State 1594
	State 1595
	State 1596
	State 1597
	State 1598
	State 1599
	State 1600
	State 1601
	State 1602
	State 1603
	State 1604
	State 1605
	State 1606
	State 1607
	State 1608
	State 1609
	State 1610
	State 1611
	State 1612
	State 1613
	State 1614
	State 1615
	State 1616
	State 1617
	State 1618
	State 1619
	State 1620
	State 1621
	State 1622
	State 1623
	State 1624
	State 1625
	State 1626
	State 1627
	State 1628
	State 1629
	State 1630
	State 1631
	State 1632
	State 1633
	State 1634
	State 1635
	State 1636
	State 1637
	State 1638
	State 1639
	State 1640
	State 1641
	State 1642
	State 1643
	State 1644
	State 1645
	State 1646
	State 1647
	State 1648
	State 1649
	State 1650
	State 1651
	State 1652
	State 1653
	State 1654
	State 1655
	State 1656
	State 1657
	State 1658
	State 1659
	State 1660
	State 1661
	State 1662
	State 1663
	State 1664
	State 1665
	State 1666
	State 1667
	State 1668
	State 1669
	State 1670
	State 1671
	State 1672
	State 1673
	State 1674
	State 1675
	State 1676
	State 1677
	State 1678
	State 1679
	State 1680
	State 1681
	State 1682
	State 1683
	State 1684
	State 1685
	State 1686
	State 1687
	State 1688
	State 1689
	State 1690
	State 1691
	State 1692
	State 1693
	State 1694
	State 1695
	State 1696
	State 1697
	State 1698
	State 1699
	State 1700
	State 1701
	State 1702
	State 1703
	State 1704
	State 1705
	State 1706
	State 1707
	State 1708
	State 1709
	State 1710
	State 1711
	State 1712
	State 1713
	State 1714
	State 1715
	State 1716
	State 1717
	State 1718
	State 1719
	State 1720
	State 1721
	State 1722
	State 1723
	State 1724
	State 1725
	State 1726
	State 1727
	State 1728
	State 1729
	State 1730
	State 1731
	State 1732
	State 1733
	State 1734
	State 1735
	State 1736
	State 1737
	State 1738
	State 1739
	State 1740
	State 1741
	State 1742
	State 1743
	State 1744
	State 1745
	State 1746
	State 1747
	State 1748
	State 1749
	State 1750
	State 1751
	State 1752
	State 1753
	State 1754
	State 1755
	State 1756
	State 1757
	State 1758
	State 1759
	State 1760
	State 1761
	State 1762
	State 1763
	State 1764
	State 1765
	State 1766
	State 1767
	State 1768
	State 1769
	State 1770
	State 1771
	State 1772
	State 1773
	State 1774
	State 1775
	State 1776
	State 1777
	State 1778
	State 1779
	State 1780
	State 1781
	State 1782
	State 1783
	State 1784
	State 1785
	State 1786
	State 1787
	State 1788
	State 1789
	State 1790
	State 1791
	State 1792
	State 1793
	State 1794
	State 1795
	State 1796
	State 1797
	State 1798
	State 1799
	State 1800
	State 1801
	State 1802
	State 1803
	State 1804
	State 1805
	State 1806
	State 1807
	State 1808
	State 1809
	State 1810
	State 1811
	State 1812
	State 1813
	State 1814
	State 1815
	State 1816
	State 1817
	State 1818
	State 1819
	State 1820
	State 1821
	State 1822
	State 1823
	State 1824
	State 1825
	State 1826
	State 1827
	State 1828
	State 1829
	State 1830
	State 1831
	State 1832
	State 1833
	State 1834
	State 1835
	State 1836
	State 1837
	State 1838
	State 1839
	State 1840
	State 1841
	State 1842
	State 1843
	State 1844
	State 1845
	State 1846
	State 1847
	State 1848
	State 1849
	State 1850
	State 1851
	State 1852
	State 1853
	State 1854
	State 1855
	State 1856
	State 1857
	State 1858
	State 1859
	State 1860
	State 1861
	State 1862
	State 1863
	State 1864
	State 1865
	State 1866
	State 1867
	State 1868
	State 1869
	State 1870
	State 1871
	State 1872
	State 1873
	State 1874
	State 1875
	State 1876
	State 1877
	State 1878
	State 1879
	State 1880
	State 1881
	State 1882
	State 1883
	State 1884
	State 1885
	State 1886
	State 1887
	State 1888
	State 1889
	State 1890
	State 1891
	State 1892
	State 1893
	State 1894
	State 1895
	State 1896
	State 1897
	State 1898
	State 1899
	State 1900
	State 1901
	State 1902
	State 1903
	State 1904
	State 1905
	State 1906
	State 1907
	State 1908
	State 1909
	State 1910
	State 1911
	State 1912
	State 1913
	State 1914
	State 1915
	State 1916
	State 1917
	State 1918
	State 1919
	State 1920
	State 1921
	State 1922
	State 1923
	State 1924
	State 1925
	State 1926
	State 1927
	State 1928
	State 1929
	State 1930
	State 1931
	State 1932
	State 1933
	State 1934
	State 1935
	State 1936
	State 1937
	State 1938
	State 1939
	State 1940
	State 1941
	State 1942
	State 1943
	State 1944
	State 1945
	State 1946
	State 1947
	State 1948
	State 1949
	State 1950
	State 1951
	State 1952
	State 1953
	State 1954
	State 1955
	State 1956
	State 1957
	State 1958
	State 1959
	State 1960
	State 1961
	State 1962
	State 1963
	State 1964
	State 1965
	State 1966
	State 1967
	State 1968
	State 1969
	State 1970
	State 1971
	State 1972
	State 1973
	State 1974
	State 1975
	State 1976
	State 1977
	State 1978
	State 1979
	State 1980
	State 1981
	State 1982
	State 1983
	State 1984
	State 1985
	State 1986
	State 1987
	State 1988
	State 1989
	State 1990
	State 1991
	State 1992
	State 1993
	State 1994
	State 1995
	State 1996
	State 1997
	State 1998
	State 1999
	State 2000
	State 2001
	State 2002
	State 2003
	State 2004
	State 2005
	State 2006
	State 2007
	State 2008
	State 2009
	State 2010
	State 2011
	State 2012
	State 2013
	State 2014
	State 2015
	State 2016
	State 2017
	State 2018
	State 2019
	State 2020
	State 2021
	State 2022
	State 2023
	State 2024
	State 2025
	State 2026
	State 2027
	State 2028
	State 2029
	State 2030
	State 2031
	State 2032
	State 2033
	State 2034
	State 2035
	State 2036
	State 2037
	State 2038
	State 2039
	State 2040
	State 2041
	State 2042
	State 2043
	State 2044
	State 2045
	State 2046
	State 2047
	State 2048
	State 2049
	State 2050
	State 2051
	State 2052
	State 2053
	State 2054
	State 2055
	State 2056
	State 2057
	State 2058
	State 2059
	State 2060
	State 2061
	State 2062
	State 2063
	State 2064
	State 2065
	State 2066
	State 2067
	State 2068
	State 2069
	State 2070
	State 2071
	State 2072
	State 2073
	State 2074
	State 2075
	State 2076
	State 2077
	State 2078
	State 2079
	State 2080
	State 2081
	State 2082
	State 2083
	State 2084
	State 2085
	State 2086
	State 2087
	State 2088
	State 2089
	State 2090
	State 2091
	State 2092
	State 2093
	State 2094
	State 2095
	State 2096
	State 2097
	State 2098
	State 2099
	State 2100
	State 2101
	State 2102
	State 2103
	State 2104
	State 2105
	State 2106
	State 2107
	State 2108
	State 2109
	State 2110
	State 2111
	State 2112
	State 2113
	State 2114
	State 2115
	State 2116
	State 2117
	State 2118
	State 2119
	State 2120
	State 2121
	State 2122
	State 2123
	State 2124
	State 2125
	State 2126
	State 2127
	State 2128
	State 2129
	State 2130
	State 2131
	State 2132
	State 2133
	State 2134
	State 2135
	State 2136
	State 2137
	State 2138
	State 2139
	State 2140
	State 2141
	State 2142
	State 2143
	State 2144
	State 2145
	State 2146
	State 2147
	State 2148
	State 2149
	State 2150
	State 2151
	State 2152
	State 2153
	State 2154
	State 2155
	State 2156
	State 2157
	State 2158
	State 2159
	State 2160
	State 2161
	State 2162
	State 2163
	State 2164
	State 2165
	State 2166
	State 2167
	State 2168
	State 2169
	State 2170
	State 2171
	State 2172
	State 2173
	State 2174
	State 2175
	State 2176
	State 2177
	State 2178
	State 2179
	State 2180
	State 2181
	State 2182
	State 2183
	State 2184
	State 2185
	State 2186
	State 2187
	State 2188
	State 2189
	State 2190
	State 2191
	State 2192
	State 2193
	State 2194
	State 2195
	State 2196
	State 2197
	State 2198
	State 2199
	State 2200
	State 2201
	State 2202
	State 2203
	State 2204
	State 2205
	State 2206
	State 2207
	State 2208
	State 2209
	State 2210
	State 2211
	State 2212
	State 2213
	State 2214
	State 2215
	State 2216
	State 2217
	State 2218
	State 2219
	State 2220
	State 2221
	State 2222
	State 2223
	State 2224
	State 2225
	State 2226
	State 2227
	State 2228
	State 2229
	State 2230
	State 2231
	State 2232
	State 2233
	State 2234
	State 2235
	State 2236
	State 2237
	State 2238
	State 2239
	State 2240
	State 2241
	State 2242
	State 2243
	State 2244
	State 2245
	State 2246
	State 2247
	State 2248
	State 2249
	State 2250
	State 2251
	State 2252
	State 2253
	State 2254
	State 2255
	State 2256
	State 2257
	State 2258
	State 2259
	State 2260
	State 2261
	State 2262
	State 2263
	State 2264
	State 2265
	State 2266
	State 2267
	State 2268
	State 2269
	State 2270
	State 2271
	State 2272
	State 2273
	State 2274
	State 2275
	State 2276
	State 2277
	State 2278
	State 2279
	State 2280
	State 2281
	State 2282
	State 2283
	State 2284
	State 2285
	State 2286
	State 2287
	State 2288
	State 2289
	State 2290
	State 2291
	State 2292
	State 2293
	State 2294
	State 2295
	State 2296
	State 2297
	State 2298
	State 2299
	State 2300
	State 2301
	State 2302
	State 2303
	State 2304
	State 2305
	State 2306
	State 2307
	State 2308
	State 2309
	State 2310
	State 2311
	State 2312
	State 2313
	State 2314
	State 2315
	State 2316
	State 2317
	State 2318
	State 2319
	State 2320
	State 2321
	State 2322
	State 2323
	State 2324
	State 2325
	State 2326
	State 2327
	State 2328
	State 2329
	State 2330
	State 2331
	State 2332
	State 2333
	State 2334
	State 2335
	State 2336
	State 2337
	State 2338
	State 2339
	State 2340
	State 2341
	State 2342
	State 2343
	State 2344
	State 2345
	State 2346
	State 2347
	State 2348
	State 2349
	State 2350
	State 2351
	State 2352
	State 2353
	State 2354
	State 2355
	State 2356
	State 2357
	State 2358
	State 2359
	State 2360
	State 2361
	State 2362
	State 2363
	State 2364
	State 2365
	State 2366
	State 2367
	State 2368
	State 2369
	State 2370
	State 2371
	State 2372
	State 2373
	State 2374
	State 2375
	State 2376
	State 2377
	State 2378
	State 2379
	State 2380
	State 2381
	State 2382
	State 2383
	State 2384
	State 2385
	State 2386
	State 2387
	State 2388
	State 2389
	State 2390
	State 2391
	State 2392
	State 2393
	State 2394
	State 2395
	State 2396
	State 2397
	State 2398
	State 2399
	State 2400
	State 2401
	State 2402
	State 2403
	State 2404
	State 2405
	State 2406
	State 2407
	State 2408
	State 2409
	State 2410
	State 2411
	State 2412
	State 2413
	State 2414
	State 2415
	State 2416
	State 2417
	State 2418
	State 2419
	State 2420
	State 2421
	State 2422
	State 2423
	State 2424
	State 2425
	State 2426
	State 2427
	State 2428
	State 2429
	State 2430
	State 2431
	State 2432
	State 2433
	State 2434
	State 2435
	State 2436
	State 2437
	State 2438
	State 2439
	State 2440
	State 2441
	State 2442
	State 2443
	State 2444
	State 2445
	State 2446
	State 2447
	State 2448
	State 2449
	State 2450
	State 2451
	State 2452
	State 2453
	State 2454
	State 2455
	State 2456
	State 2457
	State 2458
	State 2459
	State 2460
	State 2461


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
