/*
 * Copyright 2019 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 */

#include "imx6ull-14x14-evk.dts"

/ {
	model = "i.MX6 ULL Alientek mini Board";
	compatible = "fsl,imx6ull-alientek-emmc", "fsl,imx6ull";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2_8bit>;
	pinctrl-1 = <&pinctrl_usdhc2_8bit_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_8bit_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&can1 {
	/delete-property/ xceiver-supply;
};

&can2 {
	/delete-property/ xceiver-supply;
};

// Release 74hc595 power and gpio5.io[7], gpio5.io[8].
/ {
	aliases {
		/delete-property/ spi5;
	};

	/delete-node/ regulator-can-3v3;
	/delete-node/ spi4;
};

&iomuxc {
	/delete-node/ spi4grp;

	pinctrl_enet1_reset: enet1resetgrp {
		fsl,pins = <MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07 0x10b0>;
	};

	pinctrl_enet2_reset: enet2resetgrp {
		fsl,pins = <MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08 0x10b0>;
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1 &pinctrl_enet1_reset>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio5 7 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <200>;
	status = "disabled";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2 &pinctrl_enet2_reset>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	phy-reset-gpios = <&gpio5 8 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <200>;
	phy-reset-post-delay = <100>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@2 {
			reg = <2>;
			/delete-property/ micrel,led-mode;
			clocks = <&clks IMX6UL_CLK_ENET_REF>;
			clock-names = "rmii-ref";
		};

		ethphy1: ethernet-phy@1 {
			reg = <1>;
			/delete-property/ micrel,led-mode;
			clocks = <&clks IMX6UL_CLK_ENET2_REF>;
			clock-names = "rmii-ref";
		};
	};
};
