#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e7845d1930 .scope module, "Testbench_Dependency" "Testbench_Dependency" 2 4;
 .timescale -9 -12;
v0x55e7845f8110 .array "Register", 0 7, 7 0;
v0x55e7845f81f0_0 .net "Register_Address", 2 0, L_0x55e7845b8210;  1 drivers
v0x55e7845f82b0_0 .var "Register_Send", 7 0;
v0x55e7845f83b0_0 .net "address", 5 0, L_0x55e7845b5890;  1 drivers
v0x55e7845f8480 .array "data", 0 63, 3 0;
v0x55e7845f8520_0 .net "result", 7 0, L_0x55e7845f8750;  1 drivers
v0x55e7845f85c0_0 .var "send", 3 0;
E_0x55e7845c65e0 .event edge, v0x55e7845f7b30_0;
E_0x55e7845c6710 .event edge, v0x55e7845f6e00_0;
E_0x55e7845c5f00 .event edge, v0x55e7845f6fa0_0;
S_0x55e7845d1af0 .scope module, "D1" "DependencyCheck" 2 15, 3 3 0, S_0x55e7845d1930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 6 "address"
    .port_info 1 /OUTPUT 3 "Register_Address"
    .port_info 2 /OUTPUT 8 "result"
    .port_info 3 /INPUT 4 "data"
    .port_info 4 /INPUT 8 "Register"
L_0x55e7845b5890 .functor BUFZ 6, v0x55e7845f6ee0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x55e7845b8210 .functor BUFZ 3, v0x55e7845f7890_0, C4<000>, C4<000>, C4<000>;
L_0x55e7845f8750 .functor BUFZ 8, v0x55e7845f7a50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55e78458f130_0 .net "Register", 7 0, v0x55e7845f82b0_0;  1 drivers
v0x55e7845f6e00_0 .net "Register_Address", 2 0, L_0x55e7845b8210;  alias, 1 drivers
v0x55e7845f6ee0_0 .var "addr", 5 0;
v0x55e7845f6fa0_0 .net "address", 5 0, L_0x55e7845b5890;  alias, 1 drivers
v0x55e7845f7080_0 .var "clk", 0 0;
v0x55e7845f7190_0 .net "data", 3 0, v0x55e7845f85c0_0;  1 drivers
v0x55e7845f7270_0 .var/i "flag", 31 0;
v0x55e7845f7350_0 .var "op1", 7 0;
v0x55e7845f7430_0 .var "op2", 7 0;
v0x55e7845f7510_0 .var "operator", 3 0;
v0x55e7845f75f0_0 .var "pval1", 3 0;
v0x55e7845f76d0_0 .var "pval2", 3 0;
v0x55e7845f77b0_0 .var "pval3", 3 0;
v0x55e7845f7890_0 .var "raddr", 2 0;
v0x55e7845f7970_0 .var/i "raw", 31 0;
v0x55e7845f7a50_0 .var "res", 7 0;
v0x55e7845f7b30_0 .net "result", 7 0, L_0x55e7845f8750;  alias, 1 drivers
v0x55e7845f7c10_0 .var "val1", 3 0;
v0x55e7845f7cf0_0 .var "val2", 3 0;
v0x55e7845f7dd0_0 .var "val3", 3 0;
v0x55e7845f7eb0_0 .var/i "war", 31 0;
v0x55e7845f7f90_0 .var/i "waw", 31 0;
E_0x55e7845c6030 .event posedge, v0x55e7845f7080_0;
    .scope S_0x55e7845d1af0;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55e7845f6ee0_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e7845f7890_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e7845f7a50_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e7845f7270_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7845f7080_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55e7845f75f0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55e7845f76d0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55e7845f77b0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e7845f7970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e7845f7eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e7845f7f90_0, 0, 32;
T_0.0 ;
    %delay 10000, 0;
    %load/vec4 v0x55e7845f7080_0;
    %inv;
    %store/vec4 v0x55e7845f7080_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0x55e7845d1af0;
T_1 ;
    %wait E_0x55e7845c6030;
    %load/vec4 v0x55e7845f7270_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55e7845f7190_0;
    %store/vec4 v0x55e7845f7510_0, 0, 4;
    %load/vec4 v0x55e7845f7510_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 3 68 "$display", "END" {0 0 0};
    %vpi_call 3 69 "$finish" {0 0 0};
T_1.2 ;
    %load/vec4 v0x55e7845f6ee0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55e7845f6ee0_0, 0, 6;
T_1.0 ;
    %load/vec4 v0x55e7845f7270_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x55e7845f75f0_0;
    %load/vec4 v0x55e7845f7190_0;
    %cmp/e;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e7845f7f90_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x55e7845f7c10_0;
    %store/vec4 v0x55e7845f75f0_0, 0, 4;
    %load/vec4 v0x55e7845f7190_0;
    %store/vec4 v0x55e7845f7c10_0, 0, 4;
    %load/vec4 v0x55e7845f7c10_0;
    %load/vec4 v0x55e7845f7cf0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x55e7845f7c10_0;
    %load/vec4 v0x55e7845f7dd0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e7845f7eb0_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x55e7845f6ee0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55e7845f6ee0_0, 0, 6;
T_1.4 ;
    %load/vec4 v0x55e7845f7270_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x55e7845f7cf0_0;
    %store/vec4 v0x55e7845f76d0_0, 0, 4;
    %load/vec4 v0x55e7845f7190_0;
    %store/vec4 v0x55e7845f7cf0_0, 0, 4;
    %load/vec4 v0x55e7845f75f0_0;
    %load/vec4 v0x55e7845f7cf0_0;
    %cmp/e;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e7845f7970_0, 0, 32;
T_1.12 ;
    %load/vec4 v0x55e7845f6ee0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55e7845f6ee0_0, 0, 6;
T_1.10 ;
    %load/vec4 v0x55e7845f7270_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x55e7845f7dd0_0;
    %store/vec4 v0x55e7845f77b0_0, 0, 4;
    %load/vec4 v0x55e7845f7190_0;
    %store/vec4 v0x55e7845f7dd0_0, 0, 4;
    %load/vec4 v0x55e7845f75f0_0;
    %load/vec4 v0x55e7845f7dd0_0;
    %cmp/e;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e7845f7970_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x55e7845f6ee0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55e7845f6ee0_0, 0, 6;
    %load/vec4 v0x55e7845f7510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %jmp T_1.22;
T_1.18 ;
    %vpi_call 3 103 "$write", "ADD" {0 0 0};
    %jmp T_1.22;
T_1.19 ;
    %vpi_call 3 104 "$write", "SUB" {0 0 0};
    %jmp T_1.22;
T_1.20 ;
    %vpi_call 3 105 "$write", "MUL" {0 0 0};
    %jmp T_1.22;
T_1.21 ;
    %vpi_call 3 106 "$write", "DIV" {0 0 0};
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %vpi_call 3 109 "$display", " R%0d, R%0d, R%0d  RAW = %0d  WAR = %0d  WAW = %0d", v0x55e7845f7c10_0, v0x55e7845f7cf0_0, v0x55e7845f7dd0_0, v0x55e7845f7970_0, v0x55e7845f7eb0_0, v0x55e7845f7f90_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e7845f7970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e7845f7eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e7845f7f90_0, 0, 32;
T_1.14 ;
    %load/vec4 v0x55e7845f7270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e7845f7270_0, 0, 32;
    %load/vec4 v0x55e7845f7270_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.23, 4;
    %load/vec4 v0x55e7845f7cf0_0;
    %pad/u 3;
    %store/vec4 v0x55e7845f7890_0, 0, 3;
    %delay 2000, 0;
    %load/vec4 v0x55e78458f130_0;
    %store/vec4 v0x55e7845f7350_0, 0, 8;
    %load/vec4 v0x55e7845f7dd0_0;
    %pad/u 3;
    %store/vec4 v0x55e7845f7890_0, 0, 3;
    %delay 2000, 0;
    %load/vec4 v0x55e78458f130_0;
    %store/vec4 v0x55e7845f7430_0, 0, 8;
    %load/vec4 v0x55e7845f7c10_0;
    %pad/u 3;
    %store/vec4 v0x55e7845f7890_0, 0, 3;
    %load/vec4 v0x55e7845f7510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %jmp T_1.29;
T_1.25 ;
    %load/vec4 v0x55e7845f7350_0;
    %load/vec4 v0x55e7845f7430_0;
    %add;
    %store/vec4 v0x55e7845f7a50_0, 0, 8;
    %jmp T_1.29;
T_1.26 ;
    %load/vec4 v0x55e7845f7350_0;
    %load/vec4 v0x55e7845f7430_0;
    %sub;
    %store/vec4 v0x55e7845f7a50_0, 0, 8;
    %jmp T_1.29;
T_1.27 ;
    %load/vec4 v0x55e7845f7350_0;
    %load/vec4 v0x55e7845f7430_0;
    %mul;
    %store/vec4 v0x55e7845f7a50_0, 0, 8;
    %jmp T_1.29;
T_1.28 ;
    %load/vec4 v0x55e7845f7350_0;
    %load/vec4 v0x55e7845f7430_0;
    %div;
    %store/vec4 v0x55e7845f7a50_0, 0, 8;
    %jmp T_1.29;
T_1.29 ;
    %pop/vec4 1;
    %vpi_call 3 125 "$display", "R%0d = %0d, R%0d = %0d, R%0d = %0d", v0x55e7845f7c10_0, v0x55e7845f7a50_0, v0x55e7845f7cf0_0, v0x55e7845f7350_0, v0x55e7845f7dd0_0, v0x55e7845f7430_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e7845f7270_0, 0, 32;
T_1.23 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e7845d1930;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8480, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8110, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8110, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8110, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8110, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8110, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8110, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8110, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7845f8110, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x55e7845d1930;
T_3 ;
    %wait E_0x55e7845c5f00;
    %load/vec4 v0x55e7845f83b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55e7845f8480, 4;
    %store/vec4 v0x55e7845f85c0_0, 0, 4;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55e7845d1930;
T_4 ;
    %wait E_0x55e7845c6710;
    %load/vec4 v0x55e7845f81f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55e7845f8110, 4;
    %store/vec4 v0x55e7845f82b0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55e7845d1930;
T_5 ;
    %wait E_0x55e7845c65e0;
    %load/vec4 v0x55e7845f8520_0;
    %load/vec4 v0x55e7845f81f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55e7845f8110, 4, 0;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Testbench_Dependency.v";
    "./DependencyCheck.v";
