#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 30 09:30:55 2022
# Process ID: 8300
# Current directory: D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.runs/impl_1/top.bit/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.runs/impl_1/top.bit/synth_1/top.vds
# Journal file: D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.runs/impl_1/top.bit/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9724
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:52]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_4digits' [D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/driver_7seg_4digits.vhd:61]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:37]
	Parameter g_MAX bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/clock_enable.vhd:37]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_4digits' (4#1) [D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/driver_7seg_4digits.vhd:61]
ERROR: [Synth 8-7055] Out of bounds slice access for array an [D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:90]
ERROR: [Synth 8-97] array index 7 out of range [D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:90]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/Documents/xvlkov03/digital-electronics-1/labs/07-display_driver/display_driver/display_driver.srcs/sources_1/new/top.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Mar 30 09:31:14 2022...
