# address_generator_system_verilog
System verilog code for address generator with given condition

condition 1 => Consecutive bit in address should not be 1 (1010010...)

condition 2 => Number of 1's in address is equal to 10
