{"vcs1":{"timestamp_begin":1680382204.853214869, "rt":0.79, "ut":0.20, "st":0.18}}
{"vcselab":{"timestamp_begin":1680382205.673477091, "rt":0.99, "ut":0.20, "st":0.11}}
{"link":{"timestamp_begin":1680382206.684322173, "rt":0.44, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680382204.550196170}
{"VCS_COMP_START_TIME": 1680382204.550196170}
{"VCS_COMP_END_TIME": 1680382207.771036373}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339536}}
{"stitch_vcselab": {"peak_mem": 239016}}
