Library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity SequenceDetector is
	port(
		SW   : IN  STD_LOGIC_VECTOR (6 DOWNTO 0);
		HEX0 : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
		CLK  : IN STD_LOGIC
	);
end SequenceDetector;

architecture Behavior of SequenceDetector is
	type STATE_TYPE is (s0, s1, s2, s3, s4, s5, s6, s7);
   SIGNAL estado   : STATE_TYPE;
	begin
	
	
	
	
	
	
end Behavior;