digraph "CFG for '_Z20uplo_axpby_no_transpiiifPKfiifPfii' function" {
	label="CFG for '_Z20uplo_axpby_no_transpiiifPKfiifPfii' function";

	Node0x4b2cba0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%11:\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %14 = getelementptr i8, i8 addrspace(4)* %13, i64 4\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 4, !range !4, !invariant.load !5\l  %17 = zext i16 %16 to i32\l  %18 = mul i32 %12, %17\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %20 = add i32 %18, %19\l  %21 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %22 = getelementptr i8, i8 addrspace(4)* %13, i64 6\l  %23 = bitcast i8 addrspace(4)* %22 to i16 addrspace(4)*\l  %24 = load i16, i16 addrspace(4)* %23, align 2, !range !4, !invariant.load !5\l  %25 = zext i16 %24 to i32\l  %26 = mul i32 %21, %25\l  %27 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %28 = add i32 %26, %27\l  %29 = icmp slt i32 %20, %0\l  %30 = icmp slt i32 %28, %0\l  %31 = select i1 %29, i1 %30, i1 false\l  br i1 %31, label %32, label %55\l|{<s0>T|<s1>F}}"];
	Node0x4b2cba0:s0 -> Node0x4b311c0;
	Node0x4b2cba0:s1 -> Node0x4b31250;
	Node0x4b311c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%32:\l32:                                               \l  %33 = icmp eq i32 %1, 132\l  %34 = mul nsw i32 %20, %2\l  %35 = mul nsw i32 %28, %2\l  %36 = icmp sgt i32 %34, %35\l  %37 = icmp sge i32 %34, %35\l  %38 = select i1 %33, i1 %36, i1 %37\l  br i1 %38, label %39, label %55\l|{<s0>T|<s1>F}}"];
	Node0x4b311c0:s0 -> Node0x4b2f160;
	Node0x4b311c0:s1 -> Node0x4b31250;
	Node0x4b2f160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%39:\l39:                                               \l  %40 = add nsw i32 %20, %5\l  %41 = mul nsw i32 %28, %6\l  %42 = add nsw i32 %40, %41\l  %43 = add nsw i32 %20, %9\l  %44 = mul nsw i32 %28, %10\l  %45 = add nsw i32 %43, %44\l  %46 = sext i32 %42 to i64\l  %47 = getelementptr inbounds float, float addrspace(1)* %4, i64 %46\l  %48 = load float, float addrspace(1)* %47, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %49 = fmul contract float %48, %3\l  %50 = sext i32 %45 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %8, i64 %50\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %53 = fmul contract float %52, %7\l  %54 = fadd contract float %49, %53\l  store float %54, float addrspace(1)* %51, align 4, !tbaa !7\l  br label %55\l}"];
	Node0x4b2f160 -> Node0x4b31250;
	Node0x4b31250 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%55:\l55:                                               \l  ret void\l}"];
}
