Item(by='snvzz', descendants=None, kids=[25498102], score=None, time=1608576705, title=None, item_type='comment', url=None, parent=25497750, text='&quot;block ram&quot; (like iCE40&#x27;s sysMEM) is usually very fast, fancy and dual port, which is why there&#x27;s so little of it, and is typically spread across the die for reduced latency purposes.<p>From a CPU-in-FPGA perspective, it could be used for e.g. L1 cache. Actual RAM can be slower and external to the FPGA chip.<p>The ULX3S (which can support the minimig Amiga implementation) and the DE10-Nano (miSTer&#x27;s base board) would make overkill targets for this.')