# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim -gui work.counterasynczero(rtl) -voptargs=+acc
# vsim -gui work.counterasynczero(rtl) -voptargs="+acc" 
# Start time: 14:11:59 on Nov 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.counterasynczero(rtl)#1
add wave -position end  sim:/counterasynczero/gClkFrequency
add wave -position end  sim:/counterasynczero/inResetAsync
add wave -position end  sim:/counterasynczero/iClk
add wave -position end  sim:/counterasynczero/oCountedTo
add wave -position end  sim:/counterasynczero/Counter
run
run
run
run
run
# Can't move the Now cursor.
quit -sim
# End time: 14:15:08 on Nov 24,2025, Elapsed time: 0:03:09
# Errors: 0, Warnings: 2
vsim -gui -voptargs=+acc work.counter_tb(testbench)
# vsim -gui -voptargs="+acc" work.counter_tb(testbench) 
# Start time: 14:15:22 on Nov 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.global(body)
# Loading work.counter_tb(testbench)#1
# Loading work.counterasynczero(rtl)#1
add wave -position end  sim:/counter_tb/Clk
add wave -position end  sim:/counter_tb/nResetAsync
add wave -position end  sim:/counter_tb/Counter
add wave -position end  sim:/counter_tb/cClkFrequency
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
run
run
# End time: 14:51:12 on Nov 24,2025, Elapsed time: 0:35:50
# Errors: 0, Warnings: 2
