#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 29 16:07:18 2020
# Process ID: 3164
# Current directory: C:/Users/13553/Desktop/xilinx_pro/drawsnake
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21216 C:\Users\13553\Desktop\xilinx_pro\drawsnake\Lab_13.xpr
# Log file: C:/Users/13553/Desktop/xilinx_pro/drawsnake/vivado.log
# Journal file: C:/Users/13553/Desktop/xilinx_pro/drawsnake\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/new/blue.v w ]
add_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/new/blue.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
close_hw
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {C:/Users/13553/Desktop/xilinx_pro/matlab/apple_R.coe}] [get_ips apple_R]
generate_target all [get_files  C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_R/apple_R.xci]
catch { config_ip_cache -export [get_ips -all apple_R] }
export_ip_user_files -of_objects [get_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_R/apple_R.xci] -no_script -sync -force -quiet
reset_run apple_R_synth_1
launch_runs -jobs 8 apple_R_synth_1
export_simulation -of_objects [get_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_R/apple_R.xci] -directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files -ipstatic_source_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/modelsim} {questa=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/questa} {riviera=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/riviera} {activehdl=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {C:/Users/13553/Desktop/xilinx_pro/matlab/apple_B.coe}] [get_ips apple_B]
generate_target all [get_files  C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_B/apple_B.xci]
catch { config_ip_cache -export [get_ips -all apple_B] }
export_ip_user_files -of_objects [get_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_B/apple_B.xci] -no_script -sync -force -quiet
reset_run apple_B_synth_1
launch_runs -jobs 8 apple_B_synth_1
export_simulation -of_objects [get_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_B/apple_B.xci] -directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files -ipstatic_source_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/modelsim} {questa=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/questa} {riviera=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/riviera} {activehdl=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {C:/Users/13553/Desktop/xilinx_pro/matlab/apple_G.coe}] [get_ips apple_G]
generate_target all [get_files  C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_G/apple_G.xci]
catch { config_ip_cache -export [get_ips -all apple_G] }
export_ip_user_files -of_objects [get_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_G/apple_G.xci] -no_script -sync -force -quiet
reset_run apple_G_synth_1
launch_runs -jobs 8 apple_G_synth_1
export_simulation -of_objects [get_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_G/apple_G.xci] -directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files -ipstatic_source_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/modelsim} {questa=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/questa} {riviera=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/riviera} {activehdl=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name snake_R -dir c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {snake_R} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/13553/Desktop/xilinx_pro/matlab/snake_R.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips snake_R]
generate_target {instantiation_template} [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_R/snake_R.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_R/snake_R.xci]
catch { config_ip_cache -export [get_ips -all snake_R] }
export_ip_user_files -of_objects [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_R/snake_R.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_R/snake_R.xci]
launch_runs -jobs 8 snake_R_synth_1
export_simulation -of_objects [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_R/snake_R.xci] -directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files -ipstatic_source_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/modelsim} {questa=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/questa} {riviera=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/riviera} {activehdl=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name snake_B -dir c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {snake_B} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/13553/Desktop/xilinx_pro/matlab/snake_B.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips snake_B]
generate_target {instantiation_template} [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_B/snake_B.xci]
generate_target all [get_files  c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_B/snake_B.xci]
catch { config_ip_cache -export [get_ips -all snake_B] }
export_ip_user_files -of_objects [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_B/snake_B.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_B/snake_B.xci]
launch_runs -jobs 8 snake_B_synth_1
export_simulation -of_objects [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_B/snake_B.xci] -directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files -ipstatic_source_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/modelsim} {questa=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/questa} {riviera=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/riviera} {activehdl=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name snake_G -dir c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {snake_G} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/13553/Desktop/xilinx_pro/matlab/snake_G.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips snake_G]
generate_target {instantiation_template} [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_G/snake_G.xci]
generate_target all [get_files  c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_G/snake_G.xci]
catch { config_ip_cache -export [get_ips -all snake_G] }
export_ip_user_files -of_objects [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_G/snake_G.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_G/snake_G.xci]
launch_runs -jobs 8 snake_G_synth_1
export_simulation -of_objects [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_G/snake_G.xci] -directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files -ipstatic_source_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/modelsim} {questa=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/questa} {riviera=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/riviera} {activehdl=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
