<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'state' is power-on initialization." projectName="AXI_SPI_Driver" solutionName="solution1" date="2019-05-08T01:39:22.587-0700" type="Warning"/>
        <logs message="WARNING: [XFORM 203-803] Cannot bundle argument 'spi_bus.V' to m_axi port 'spi_core' since its offset mode is off." projectName="AXI_SPI_Driver" solutionName="solution1" date="2019-05-08T01:39:22.411-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from AXI_SPI_Driver/AXI_SPI_Driver.cpp:1:&#xD;&#xA;In file included from AXI_SPI_Driver/AXI_SPI_Driver.cpp:5:&#xD;&#xA;AXI_SPI_Driver/AXI_SPI_Driver.h:80:63: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]&#xD;&#xA;template &lt;unsigned long long MILLISECONDS, unsigned long long F_OVERLAY_HZ = 100000000ULL>&#xD;&#xA;                                                              ^              ~~~~~~~~~~~~&#xD;&#xA;1 warning generated.\n" projectName="AXI_SPI_Driver" solutionName="solution1" date="2019-05-08T01:39:21.635-0700" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set spi_bus_group [add_wave_group spi_bus(axi_master) -into $coutputgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $spi_bus_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $spi_bus_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $spi_bus_group]&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/m_axi_spi_core_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AESL_inst_AXI_SPI_DRIVER/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/LENGTH_spi_core -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_spi_bus_group [add_wave_group spi_bus(axi_master) -into $tbcoutputgroup]&#xD;&#xA;## set rdata_group [add_wave_group &quot;Read Channel&quot; -into $tb_spi_bus_group]&#xD;&#xA;## set wdata_group [add_wave_group &quot;Write Channel&quot; -into $tb_spi_bus_group]&#xD;&#xA;## set ctrl_group [add_wave_group &quot;Handshakes&quot; -into $tb_spi_bus_group]&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_BUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_BID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_BRESP -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_BREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_BVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_RRESP -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_RUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_RID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_RLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_RDATA -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_RREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_RVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_ARUSER -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_ARREGION -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_ARQOS -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_ARPROT -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_ARCACHE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_ARLOCK -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_ARBURST -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_ARSIZE -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_ARLEN -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_ARID -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_ARADDR -into $rdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_ARREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_ARVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_WUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_WID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_WLAST -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_WSTRB -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_WDATA -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_WREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_WVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_AWUSER -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_AWREGION -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_AWQOS -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_AWPROT -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_AWCACHE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_AWLOCK -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_AWBURST -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_AWSIZE -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_AWLEN -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_AWID -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_AWADDR -into $wdata_group -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_AWREADY -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_AXI_SPI_DRIVER_top/spi_core_AWVALID -into $ctrl_group -color #ffff00 -radix hex&#xD;&#xA;## save_wave_config AXI_SPI_DRIVER.wcfg&#xD;&#xA;## run all&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 1875 ns  Iteration: 1  Process: /apatb_AXI_SPI_DRIVER_top/generate_sim_done_proc  File: C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_SPI_Driver/solution1/sim/vhdl/AXI_SPI_DRIVER.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 1875 ns  Iteration: 1  Process: /apatb_AXI_SPI_DRIVER_top/generate_sim_done_proc  File: C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/AXI_SPI_Driver/solution1/sim/vhdl/AXI_SPI_DRIVER.autotb.vhd&#xD;&#xA;$finish called at time : 1875 ns&#xD;&#xA;## quit" projectName="AXI_SPI_Driver" solutionName="solution1" date="2019-05-08T01:40:35.715-0700" type="Warning"/>
        <logs message="WARNING: [COSIM 212-369] AXI_master port 'spi_core' has a depth of '4096'. Insufficient depth may result in simulation mismatch or freeze.&#xD;&#xA;   Build using &quot;C:/CAD/Vivado/2018.2/msys64/mingw64/bin/g++&quot;&#xD;&#xA;   Compiling main.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling AXI_SPI_Driver.cpp_pre.cpp.tb.cpp&#xD;&#xA;   Compiling apatb_AXI_SPI_DRIVER.cpp&#xD;&#xA;   Generating cosim.tv.exe" projectName="AXI_SPI_Driver" solutionName="solution1" date="2019-05-08T01:40:10.415-0700" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
