strict digraph "" {
	node [label="\N"];
	"131:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f49df4d8e10>",
		fillcolor=turquoise,
		label="131:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"132:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4a00ede310>",
		fillcolor=springgreen,
		label="132:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"131:BL" -> "132:IF"	 [cond="[]",
		lineno=None];
	"191:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4a00edea50>",
		fillcolor=springgreen,
		label="191:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"191:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4a00edead0>",
		fillcolor=turquoise,
		label="191:BL
in_et_zero <= !(|in_except[62:0]);
opa_et_zero <= !(|opa[62:0]);
opb_et_zero <= !(|opb[62:0]);
input_et_zero <= !(|in_except[\
62:0]);
add <= fpu_op == 3'b000;
subtract <= fpu_op == 3'b001;
multiply <= fpu_op == 3'b010;
divide <= fpu_op == 3'b011;
opa_QNaN <= (\
opa[62:52] == 2047) & |opa[51:0] & opa[51];
opb_QNaN <= (opb[62:52] == 2047) & |opb[51:0] & opb[51];
opa_SNaN <= (opa[62:52] == \
2047) & |opa[51:0] & !opa[51];
opb_SNaN <= (opb[62:52] == 2047) & |opb[51:0] & !opb[51];
opa_pos_inf <= !opa[63] & (opa[62:52] == \
2047) & !(|opa[51:0]);
opb_pos_inf <= !opb[63] & (opb[62:52] == 2047) & !(|opb[51:0]);
opa_neg_inf <= opa[63] & (opa[62:52] == 2047) & !(|\
opa[51:0]);
opb_neg_inf <= opb[63] & (opb[62:52] == 2047) & !(|opb[51:0]);
opa_inf <= (opa[62:52] == 2047) & !(|opa[51:0]);
opb_\
inf <= (opb[62:52] == 2047) & !(|opb[51:0]);
NaN_input <= opa_QNaN | opb_QNaN | opa_SNaN | opb_SNaN;
SNaN_input <= opa_SNaN | opb_\
SNaN;
a_NaN <= opa_QNaN | opa_SNaN;
div_by_0 <= divide & opb_et_zero & !opa_et_zero;
div_0_by_0 <= divide & opb_et_zero & opa_et_\
zero;
div_inf_by_inf <= divide & opa_inf & opb_inf;
div_by_inf <= divide & !opa_inf & opb_inf;
mul_0_by_inf <= multiply & (opa_inf & \
opb_et_zero | opa_et_zero & opb_inf);
mul_inf <= multiply & (opa_inf | opb_inf) & !mul_0_by_inf;
div_inf <= divide & opa_inf & !\
opb_inf;
add_inf <= add & (opa_inf | opb_inf);
sub_inf <= subtract & (opa_inf | opb_inf);
addsub_inf_invalid <= add & opa_pos_inf & \
opb_neg_inf | add & opa_neg_inf & opb_pos_inf | subtract & opa_pos_inf & opb_pos_inf | subtract & opa_neg_inf & opb_neg_inf;
addsub_\
inf <= (add_inf | sub_inf) & !addsub_inf_invalid;
out_inf_trigger <= addsub_inf | mul_inf | div_inf | div_by_0 | (exponent_in > \
2046);
out_pos_inf <= out_inf_trigger & !in_except[63];
out_neg_inf <= out_inf_trigger & in_except[63];
round_nearest <= rmode == \
2'b00;
round_to_zero <= rmode == 2'b01;
round_to_pos_inf <= rmode == 2'b10;
round_to_neg_inf <= rmode == 2'b11;
inf_round_down_trigger <= \
out_pos_inf & round_to_neg_inf | out_neg_inf & round_to_pos_inf | out_inf_trigger & round_to_zero;
mul_uf <= multiply & !opa_et_\
zero & !opb_et_zero & in_et_zero;
div_uf <= divide & !opa_et_zero & in_et_zero;
underflow_trigger <= div_by_inf | mul_uf | div_uf;
\
invalid_trigger <= SNaN_input | addsub_inf_invalid | mul_0_by_inf | div_0_by_0 | div_inf_by_inf;
overflow_trigger <= out_inf_trigger & !\
NaN_input;
inexact_trigger <= (|mantissa_in[1:0] | out_inf_trigger | underflow_trigger) & !NaN_input;
except_trigger <= invalid_\
trigger | overflow_trigger | underflow_trigger | inexact_trigger;
enable_trigger <= except_trigger | out_inf_trigger | NaN_input;
\
NaN_out_trigger <= NaN_input | invalid_trigger;
SNaN_trigger <= invalid_trigger & !SNaN_input;
NaN_output_0 <= (a_NaN)? { exp_2047, \
1'b1, opa[50:0] } : { exp_2047, 1'b1, opb[50:0] };
NaN_output <= (SNaN_trigger)? { exp_2047, 2'b01, opa[49:0] } : NaN_output_0;
\
inf_round_down <= { exp_2046, mantissa_max };
out_inf <= (inf_round_down_trigger)? inf_round_down : { exp_2047, 52'b0 };
out_0 <= (\
underflow_trigger)? { in_except[63], 63'b0 } : in_except;
out_1 <= (out_inf_trigger)? { in_except[63], out_inf } : out_0;
out_2 <= (\
NaN_out_trigger)? { in_except[63], NaN_output } : out_1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00edeb10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4a00ededd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00ee1090>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00ee1310>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00ee15d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00ee1790>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00ee1950>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00ee1b10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00ee1cd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00eee210>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00eee710>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00eeec50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00ee21d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00ee2750>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00ee2cd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00efc250>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00efc790>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00efcbd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00f07050>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00f07310>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00f074d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00f07690>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00f07910>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00f07b50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00f07dd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00f10090>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00f10410>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00f10750>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00f109d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00f10c10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00f10e50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00f1a590>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00f1a850>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00f1ac50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00f1af10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e621d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e623d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e625d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e627d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e629d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e62ed0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e6e250>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e6e4d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e6e750>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e6eb90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e6ee10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e77310>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e77710>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e77a10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e77c50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e77ed0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e7f450>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e7f850>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e7fa90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e7fd90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e88110>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e88450>]",
		style=filled,
		typ=Block];
	"191:IF" -> "191:BL"	 [cond="['enable']",
		label=enable,
		lineno=191];
	"132:IF" -> "191:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=132];
	"132:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4a00e887d0>",
		fillcolor=turquoise,
		label="132:BL
in_et_zero <= 0;
opa_et_zero <= 0;
opb_et_zero <= 0;
input_et_zero <= 0;
add <= 0;
subtract <= 0;
multiply <= 0;
divide <= \
0;
opa_QNaN <= 0;
opb_QNaN <= 0;
opa_SNaN <= 0;
opb_SNaN <= 0;
opa_pos_inf <= 0;
opb_pos_inf <= 0;
opa_neg_inf <= 0;
opb_neg_inf <= \
0;
opa_inf <= 0;
opb_inf <= 0;
NaN_input <= 0;
SNaN_input <= 0;
a_NaN <= 0;
div_by_0 <= 0;
div_0_by_0 <= 0;
div_inf_by_inf <= 0;
\
div_by_inf <= 0;
mul_0_by_inf <= 0;
mul_inf <= 0;
div_inf <= 0;
add_inf <= 0;
sub_inf <= 0;
addsub_inf_invalid <= 0;
addsub_inf <= \
0;
out_inf_trigger <= 0;
out_pos_inf <= 0;
out_neg_inf <= 0;
round_nearest <= 0;
round_to_zero <= 0;
round_to_pos_inf <= 0;
round_\
to_neg_inf <= 0;
inf_round_down_trigger <= 0;
mul_uf <= 0;
div_uf <= 0;
underflow_trigger <= 0;
invalid_trigger <= 0;
overflow_trigger <= \
0;
inexact_trigger <= 0;
except_trigger <= 0;
enable_trigger <= 0;
NaN_out_trigger <= 0;
SNaN_trigger <= 0;
NaN_output_0 <= 0;
NaN_\
output <= 0;
inf_round_down <= 0;
out_inf <= 0;
out_0 <= 0;
out_1 <= 0;
out_2 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e88810>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4a00e88950>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e88a90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e88bd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e88d50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e88e90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e88fd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e92150>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e92290>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e923d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e92510>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e92650>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e92790>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e928d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e92a10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e92b50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e92c90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e92dd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e92f10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e9b090>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e9b1d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e9b310>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e9b450>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e9b590>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e9b710>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e9b850>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e9b9d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e9bb10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e9bc50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00e9bd90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00e9bed0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00ea5090>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00ea51d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00ea5350>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00ea5490>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00ea55d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00ea5750>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00ea58d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00ea5a50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00ea5bd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00ea5d50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00ea5e90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00ea5fd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00eae190>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00eae310>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00eae490>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00eae610>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00eae790>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00eae910>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00eaea90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00eaec10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00eaed90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00eaeed0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00eb7090>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00eb71d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4a00eb7310>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a00eb7450>]",
		style=filled,
		typ=Block];
	"132:IF" -> "132:BL"	 [cond="['rst']",
		label=rst,
		lineno=132];
	"Leaf_130:AL"	 [def_var="['div_inf_by_inf', 'underflow_trigger', 'out_inf', 'divide', 'inf_round_down', 'div_0_by_0', 'overflow_trigger', 'NaN_output_0', '\
addsub_inf_invalid', 'inexact_trigger', 'NaN_output', 'NaN_input', 'opa_QNaN', 'addsub_inf', 'opa_inf', 'invalid_trigger', 'except_\
trigger', 'in_et_zero', 'a_NaN', 'opb_SNaN', 'out_pos_inf', 'div_inf', 'opb_neg_inf', 'add', 'opa_et_zero', 'round_to_pos_inf', '\
mul_0_by_inf', 'div_by_0', 'SNaN_trigger', 'enable_trigger', 'out_neg_inf', 'mul_inf', 'out_inf_trigger', 'input_et_zero', 'sub_\
inf', 'mul_uf', 'NaN_out_trigger', 'out_1', 'out_2', 'multiply', 'SNaN_input', 'div_uf', 'subtract', 'opa_pos_inf', 'div_by_inf', '\
opb_et_zero', 'opb_QNaN', 'round_to_zero', 'opb_pos_inf', 'round_nearest', 'inf_round_down_trigger', 'opa_SNaN', 'out_0', 'add_inf', '\
opa_neg_inf', 'opb_inf', 'round_to_neg_inf']",
		label="Leaf_130:AL"];
	"130:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4a00eb75d0>",
		clk_sens=True,
		fillcolor=gold,
		label="130:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['div_inf_by_inf', 'underflow_trigger', 'out_inf', 'divide', 'out_neg_inf', 'div_0_by_0', 'out_pos_inf', 'NaN_input', 'NaN_output_\
0', 'NaN_output', 'inexact_trigger', 'multiply', 'overflow_trigger', 'addsub_inf', 'opa_inf', 'invalid_trigger', 'inf_round_down_\
trigger', 'in_et_zero', 'div_uf', 'a_NaN', 'mantissa_max', 'opa_neg_inf', 'exp_2046', 'exp_2047', 'opb_neg_inf', 'div_inf', 'opa_\
et_zero', 'round_to_pos_inf', 'mul_0_by_inf', 'opa_pos_inf', 'SNaN_trigger', 'fpu_op', 'in_except', 'enable', 'exponent_in', 'mul_\
inf', 'out_inf_trigger', 'sub_inf', 'mul_uf', 'add', 'NaN_out_trigger', 'opa', 'opb', 'mantissa_in', 'rst', 'opa_QNaN', 'rmode', '\
addsub_inf_invalid', 'subtract', 'inf_round_down', 'div_by_inf', 'opb_et_zero', 'opb_QNaN', 'div_by_0', 'opb_pos_inf', 'SNaN_input', '\
except_trigger', 'round_to_zero', 'opa_SNaN', 'out_0', 'add_inf', 'round_to_neg_inf', 'opb_SNaN', 'opb_inf', 'out_1']"];
	"130:AL" -> "131:BL"	 [cond="[]",
		lineno=None];
	"132:BL" -> "Leaf_130:AL"	 [cond="[]",
		lineno=None];
	"191:BL" -> "Leaf_130:AL"	 [cond="[]",
		lineno=None];
}
