$date today $end
$timescale 1 ns $end
$scope module core0 $end
$var wire 2 ! OP $end
$var wire 8 # ADDR $end
$upscope $end
$scope module core0_L1 $end
$var wire 2 % CACHE $end
$upscope $end
$scope module core1 $end
$var wire 2 " OP $end
$var wire 8 $ ADDR $end
$upscope $end
$scope module core1_L1 $end
$var wire 2 & CACHE $end
$upscope $end
$scope module ddr_bank0 $end
$var integer 3 , STATE $end
$upscope $end
$scope module ddr_bank1 $end
$var integer 3 - STATE $end
$upscope $end
$scope module ddr_bank2 $end
$var integer 3 . STATE $end
$upscope $end
$scope module ddr_bank3 $end
$var integer 3 / STATE $end
$upscope $end
$scope module ddr_ctrl $end
$var wire 2 ) RW $end
$var wire 2 * OP $end
$var wire 1 + ROW_HIT $end
$upscope $end
$scope module interconnect $end
$var integer 8 ( REQUESTS $end
$upscope $end
$scope module shared_L2 $end
$var wire 2 ' CACHE $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b0 "
b0 #
bx $
b0 %
bx &
b0 '
b0 (
bx )
bx *
x+
bx ,
bx -
bx .
bx /
$end
#1
b0 !
b1 (
b0 (
#2
b1 (
b0 (
#3
b1 (
b0 (
#4
b1 (
b0 (
#5
b1 (
b0 (
#6
b0 )
0+
#60
b1 %
b1 !
b10 #
#61
b0 !
