# Clock Domain: implicit_clock, Relative Frequency: 1/1 of Base Clock
CYCLE:      2000052 Utilization ld q (incomplete):  0
CYCLE:      2000052 RDMA bytes rec:          0
CYCLE:      2000052 Utilization st q:  0
CYCLE:      2000052 Utilization ld q:  0
CYCLE:      2000052 Utilization:  0
CYCLE:      2000052 Utilization ld q:  0
CYCLE:      2000052 Utilization st q:  0
CYCLE:      2000052 rdma_total_latency:          0
CYCLE:      2000052 Utilization st q (incomplete):  0
CYCLE:      2000052 WDMA bytes sent:          0
CYCLE:      2000052 Utilization ex q:  0
CYCLE:      2000052 Utilization ex q (incomplete):  0
CYCLE:      2000052 Utilization st q (incomplete):  0
CYCLE:      2000052 Utilization ld q (incomplete):  0
CYCLE:      2000052 WDMA total latency:          0
CYCLE:      2000052 Utilization ex q:  0
CYCLE:      2000052 Utilization:  0
CYCLE:      2000052 Utilization ex q (incomplete):  0
CYCLE:      4000052 Utilization ld q (incomplete):  0
CYCLE:      4000052 RDMA bytes rec:          0
CYCLE:      4000052 Utilization st q:  0
CYCLE:      4000052 Utilization ld q:  0
CYCLE:      4000052 Utilization:  0
CYCLE:      4000052 Utilization ld q:  0
CYCLE:      4000052 Utilization st q:  0
CYCLE:      4000052 rdma_total_latency:          0
CYCLE:      4000052 Utilization st q (incomplete):  0
CYCLE:      4000052 WDMA bytes sent:          0
CYCLE:      4000052 Utilization ex q:  0
CYCLE:      4000052 Utilization ex q (incomplete):  0
CYCLE:      4000052 Utilization st q (incomplete):  0
CYCLE:      4000052 Utilization ld q (incomplete):  0
CYCLE:      4000052 WDMA total latency:          0
CYCLE:      4000052 Utilization ex q:  0
CYCLE:      4000052 Utilization:  0
CYCLE:      4000052 Utilization ex q (incomplete):  0
CYCLE:      6000052 Utilization ld q (incomplete):  0
CYCLE:      6000052 RDMA bytes rec:          0
CYCLE:      6000052 Utilization st q:  0
CYCLE:      6000052 Utilization ld q:  0
CYCLE:      6000052 Utilization:  0
CYCLE:      6000052 Utilization ld q:  0
CYCLE:      6000052 Utilization st q:  0
CYCLE:      6000052 rdma_total_latency:          0
CYCLE:      6000052 Utilization st q (incomplete):  0
CYCLE:      6000052 WDMA bytes sent:          0
CYCLE:      6000052 Utilization ex q:  0
CYCLE:      6000052 Utilization ex q (incomplete):  0
CYCLE:      6000052 Utilization st q (incomplete):  0
CYCLE:      6000052 Utilization ld q (incomplete):  0
CYCLE:      6000052 WDMA total latency:          0
CYCLE:      6000052 Utilization ex q:  0
CYCLE:      6000052 Utilization:  0
CYCLE:      6000052 Utilization ex q (incomplete):  0
CYCLE:      8000052 Utilization ld q (incomplete):  0
CYCLE:      8000052 RDMA bytes rec:          0
CYCLE:      8000052 Utilization st q:  0
CYCLE:      8000052 Utilization ld q:  0
CYCLE:      8000052 Utilization:  0
CYCLE:      8000052 Utilization ld q:  0
CYCLE:      8000052 Utilization st q:  0
CYCLE:      8000052 rdma_total_latency:          0
CYCLE:      8000052 Utilization st q (incomplete):  0
CYCLE:      8000052 WDMA bytes sent:          0
CYCLE:      8000052 Utilization ex q:  0
CYCLE:      8000052 Utilization ex q (incomplete):  0
CYCLE:      8000052 Utilization st q (incomplete):  0
CYCLE:      8000052 Utilization ld q (incomplete):  0
CYCLE:      8000052 WDMA total latency:          0
CYCLE:      8000052 Utilization ex q:  0
CYCLE:      8000052 Utilization:  0
CYCLE:      8000052 Utilization ex q (incomplete):  0
CYCLE:     10000052 Utilization ld q (incomplete):  0
CYCLE:     10000052 RDMA bytes rec:          0
CYCLE:     10000052 Utilization st q:  0
CYCLE:     10000052 Utilization ld q:  0
CYCLE:     10000052 Utilization:  0
CYCLE:     10000052 Utilization ld q:  0
CYCLE:     10000052 Utilization st q:  0
CYCLE:     10000052 rdma_total_latency:          0
CYCLE:     10000052 Utilization st q (incomplete):  0
CYCLE:     10000052 WDMA bytes sent:          0
CYCLE:     10000052 Utilization ex q:  0
CYCLE:     10000052 Utilization ex q (incomplete):  0
CYCLE:     10000052 Utilization st q (incomplete):  0
CYCLE:     10000052 Utilization ld q (incomplete):  0
CYCLE:     10000052 WDMA total latency:          0
CYCLE:     10000052 Utilization ex q:  0
CYCLE:     10000052 Utilization:  0
CYCLE:     10000052 Utilization ex q (incomplete):  0
CYCLE:     12000052 Utilization ld q (incomplete):  0
CYCLE:     12000052 RDMA bytes rec:          0
CYCLE:     12000052 Utilization st q:  0
CYCLE:     12000052 Utilization ld q:  0
CYCLE:     12000052 Utilization:  0
CYCLE:     12000052 Utilization ld q:  0
CYCLE:     12000052 Utilization st q:  0
CYCLE:     12000052 rdma_total_latency:          0
CYCLE:     12000052 Utilization st q (incomplete):  0
CYCLE:     12000052 WDMA bytes sent:          0
CYCLE:     12000052 Utilization ex q:  0
CYCLE:     12000052 Utilization ex q (incomplete):  0
CYCLE:     12000052 Utilization st q (incomplete):  0
CYCLE:     12000052 Utilization ld q (incomplete):  0
CYCLE:     12000052 WDMA total latency:          0
CYCLE:     12000052 Utilization ex q:  0
CYCLE:     12000052 Utilization:  0
CYCLE:     12000052 Utilization ex q (incomplete):  0
CYCLE:     14000052 Utilization ld q (incomplete):  0
CYCLE:     14000052 RDMA bytes rec:          0
CYCLE:     14000052 Utilization st q:  0
CYCLE:     14000052 Utilization ld q:  0
CYCLE:     14000052 Utilization:  0
CYCLE:     14000052 Utilization ld q:  0
CYCLE:     14000052 Utilization st q:  0
CYCLE:     14000052 rdma_total_latency:          0
CYCLE:     14000052 Utilization st q (incomplete):  0
CYCLE:     14000052 WDMA bytes sent:          0
CYCLE:     14000052 Utilization ex q:  0
CYCLE:     14000052 Utilization ex q (incomplete):  0
CYCLE:     14000052 Utilization st q (incomplete):  0
CYCLE:     14000052 Utilization ld q (incomplete):  0
CYCLE:     14000052 WDMA total latency:          0
CYCLE:     14000052 Utilization ex q:  0
CYCLE:     14000052 Utilization:  0
CYCLE:     14000052 Utilization ex q (incomplete):  0
CYCLE:     16000052 Utilization ld q (incomplete):  0
CYCLE:     16000052 RDMA bytes rec:          0
CYCLE:     16000052 Utilization st q:  0
CYCLE:     16000052 Utilization ld q:  0
CYCLE:     16000052 Utilization:  0
CYCLE:     16000052 Utilization ld q:  0
CYCLE:     16000052 Utilization st q:  0
CYCLE:     16000052 rdma_total_latency:          0
CYCLE:     16000052 Utilization st q (incomplete):  0
CYCLE:     16000052 WDMA bytes sent:          0
CYCLE:     16000052 Utilization ex q:  0
CYCLE:     16000052 Utilization ex q (incomplete):  0
CYCLE:     16000052 Utilization st q (incomplete):  0
CYCLE:     16000052 Utilization ld q (incomplete):  0
CYCLE:     16000052 WDMA total latency:          0
CYCLE:     16000052 Utilization ex q:  0
CYCLE:     16000052 Utilization:  0
CYCLE:     16000052 Utilization ex q (incomplete):  0
CYCLE:     18000052 Utilization ld q (incomplete):  0
CYCLE:     18000052 RDMA bytes rec:          0
CYCLE:     18000052 Utilization st q:  0
CYCLE:     18000052 Utilization ld q:  0
CYCLE:     18000052 Utilization:  0
CYCLE:     18000052 Utilization ld q:  0
CYCLE:     18000052 Utilization st q:  0
CYCLE:     18000052 rdma_total_latency:          0
CYCLE:     18000052 Utilization st q (incomplete):  0
CYCLE:     18000052 WDMA bytes sent:          0
CYCLE:     18000052 Utilization ex q:  0
CYCLE:     18000052 Utilization ex q (incomplete):  0
CYCLE:     18000052 Utilization st q (incomplete):  0
CYCLE:     18000052 Utilization ld q (incomplete):  0
CYCLE:     18000052 WDMA total latency:          0
CYCLE:     18000052 Utilization ex q:  0
CYCLE:     18000052 Utilization:  0
CYCLE:     18000052 Utilization ex q (incomplete):  0
CYCLE:     20000052 Utilization ld q (incomplete):  0
CYCLE:     20000052 RDMA bytes rec:          0
CYCLE:     20000052 Utilization st q:  0
CYCLE:     20000052 Utilization ld q:  0
CYCLE:     20000052 Utilization:  0
CYCLE:     20000052 Utilization ld q:  0
CYCLE:     20000052 Utilization st q:  0
CYCLE:     20000052 rdma_total_latency:          0
CYCLE:     20000052 Utilization st q (incomplete):  0
CYCLE:     20000052 WDMA bytes sent:          0
CYCLE:     20000052 Utilization ex q:  0
CYCLE:     20000052 Utilization ex q (incomplete):  0
CYCLE:     20000052 Utilization st q (incomplete):  0
CYCLE:     20000052 Utilization ld q (incomplete):  0
CYCLE:     20000052 WDMA total latency:          0
CYCLE:     20000052 Utilization ex q:  0
CYCLE:     20000052 Utilization:  0
CYCLE:     20000052 Utilization ex q (incomplete):  0
CYCLE:     22000052 Utilization ld q (incomplete):  0
CYCLE:     22000052 RDMA bytes rec:          0
CYCLE:     22000052 Utilization st q:  0
CYCLE:     22000052 Utilization ld q:  0
CYCLE:     22000052 Utilization:  0
CYCLE:     22000052 Utilization ld q:  0
CYCLE:     22000052 Utilization st q:  0
CYCLE:     22000052 rdma_total_latency:          0
CYCLE:     22000052 Utilization st q (incomplete):  0
CYCLE:     22000052 WDMA bytes sent:          0
CYCLE:     22000052 Utilization ex q:  0
CYCLE:     22000052 Utilization ex q (incomplete):  0
CYCLE:     22000052 Utilization st q (incomplete):  0
CYCLE:     22000052 Utilization ld q (incomplete):  0
CYCLE:     22000052 WDMA total latency:          0
CYCLE:     22000052 Utilization ex q:  0
CYCLE:     22000052 Utilization:  0
CYCLE:     22000052 Utilization ex q (incomplete):  0
CYCLE:     24000052 Utilization ld q (incomplete):  0
CYCLE:     24000052 RDMA bytes rec:          0
CYCLE:     24000052 Utilization st q:  0
CYCLE:     24000052 Utilization ld q:  0
CYCLE:     24000052 Utilization:  0
CYCLE:     24000052 Utilization ld q:  0
CYCLE:     24000052 Utilization st q:  0
CYCLE:     24000052 rdma_total_latency:          0
CYCLE:     24000052 Utilization st q (incomplete):  0
CYCLE:     24000052 WDMA bytes sent:          0
CYCLE:     24000052 Utilization ex q:  0
CYCLE:     24000052 Utilization ex q (incomplete):  0
CYCLE:     24000052 Utilization st q (incomplete):  0
CYCLE:     24000052 Utilization ld q (incomplete):  0
CYCLE:     24000052 WDMA total latency:          0
CYCLE:     24000052 Utilization ex q:  0
CYCLE:     24000052 Utilization:  0
CYCLE:     24000052 Utilization ex q (incomplete):  0
CYCLE:     26000052 Utilization ld q (incomplete):  0
CYCLE:     26000052 RDMA bytes rec:          0
CYCLE:     26000052 Utilization st q:  0
CYCLE:     26000052 Utilization ld q:  0
CYCLE:     26000052 Utilization:  0
CYCLE:     26000052 Utilization ld q:  0
CYCLE:     26000052 Utilization st q:  0
CYCLE:     26000052 rdma_total_latency:          0
CYCLE:     26000052 Utilization st q (incomplete):  0
CYCLE:     26000052 WDMA bytes sent:          0
CYCLE:     26000052 Utilization ex q:  0
CYCLE:     26000052 Utilization ex q (incomplete):  0
CYCLE:     26000052 Utilization st q (incomplete):  0
CYCLE:     26000052 Utilization ld q (incomplete):  0
CYCLE:     26000052 WDMA total latency:          0
CYCLE:     26000052 Utilization ex q:  0
CYCLE:     26000052 Utilization:  0
CYCLE:     26000052 Utilization ex q (incomplete):  0
CYCLE:     28000052 Utilization ld q (incomplete):  0
CYCLE:     28000052 RDMA bytes rec:          0
CYCLE:     28000052 Utilization st q:  0
CYCLE:     28000052 Utilization ld q:  0
CYCLE:     28000052 Utilization:  0
CYCLE:     28000052 Utilization ld q:  0
CYCLE:     28000052 Utilization st q:  0
CYCLE:     28000052 rdma_total_latency:          0
CYCLE:     28000052 Utilization st q (incomplete):  0
CYCLE:     28000052 WDMA bytes sent:          0
CYCLE:     28000052 Utilization ex q:  0
CYCLE:     28000052 Utilization ex q (incomplete):  0
CYCLE:     28000052 Utilization st q (incomplete):  0
CYCLE:     28000052 Utilization ld q (incomplete):  0
CYCLE:     28000052 WDMA total latency:          0
CYCLE:     28000052 Utilization ex q:  0
CYCLE:     28000052 Utilization:  0
CYCLE:     28000052 Utilization ex q (incomplete):  0
CYCLE:     30000052 Utilization ld q (incomplete):  0
CYCLE:     30000052 RDMA bytes rec:          0
CYCLE:     30000052 Utilization st q:  0
CYCLE:     30000052 Utilization ld q:  0
CYCLE:     30000052 Utilization:  0
CYCLE:     30000052 Utilization ld q:  0
CYCLE:     30000052 Utilization st q:  0
CYCLE:     30000052 rdma_total_latency:          0
CYCLE:     30000052 Utilization st q (incomplete):  0
CYCLE:     30000052 WDMA bytes sent:          0
CYCLE:     30000052 Utilization ex q:  0
CYCLE:     30000052 Utilization ex q (incomplete):  0
CYCLE:     30000052 Utilization st q (incomplete):  0
CYCLE:     30000052 Utilization ld q (incomplete):  0
CYCLE:     30000052 WDMA total latency:          0
CYCLE:     30000052 Utilization ex q:  0
CYCLE:     30000052 Utilization:  0
CYCLE:     30000052 Utilization ex q (incomplete):  0
CYCLE:     32000052 Utilization ld q (incomplete):  0
CYCLE:     32000052 RDMA bytes rec:          0
CYCLE:     32000052 Utilization st q:  0
CYCLE:     32000052 Utilization ld q:  0
CYCLE:     32000052 Utilization:  0
CYCLE:     32000052 Utilization ld q:  0
CYCLE:     32000052 Utilization st q:  0
CYCLE:     32000052 rdma_total_latency:          0
CYCLE:     32000052 Utilization st q (incomplete):  0
CYCLE:     32000052 WDMA bytes sent:          0
CYCLE:     32000052 Utilization ex q:  0
CYCLE:     32000052 Utilization ex q (incomplete):  0
CYCLE:     32000052 Utilization st q (incomplete):  0
CYCLE:     32000052 Utilization ld q (incomplete):  0
CYCLE:     32000052 WDMA total latency:          0
CYCLE:     32000052 Utilization ex q:  0
CYCLE:     32000052 Utilization:  0
CYCLE:     32000052 Utilization ex q (incomplete):  0
CYCLE:     34000052 Utilization ld q (incomplete):  0
CYCLE:     34000052 RDMA bytes rec:          0
CYCLE:     34000052 Utilization st q:  0
CYCLE:     34000052 Utilization ld q:  0
CYCLE:     34000052 Utilization:  0
CYCLE:     34000052 Utilization ld q:  0
CYCLE:     34000052 Utilization st q:  0
CYCLE:     34000052 rdma_total_latency:          0
CYCLE:     34000052 Utilization st q (incomplete):  0
CYCLE:     34000052 WDMA bytes sent:          0
CYCLE:     34000052 Utilization ex q:  0
CYCLE:     34000052 Utilization ex q (incomplete):  0
CYCLE:     34000052 Utilization st q (incomplete):  0
CYCLE:     34000052 Utilization ld q (incomplete):  0
CYCLE:     34000052 WDMA total latency:          0
CYCLE:     34000052 Utilization ex q:  0
CYCLE:     34000052 Utilization:  0
CYCLE:     34000052 Utilization ex q (incomplete):  0
CYCLE:     36000052 Utilization ld q (incomplete):  0
CYCLE:     36000052 RDMA bytes rec:          0
CYCLE:     36000052 Utilization st q:  0
CYCLE:     36000052 Utilization ld q:  0
CYCLE:     36000052 Utilization:  0
CYCLE:     36000052 Utilization ld q:  0
CYCLE:     36000052 Utilization st q:  0
CYCLE:     36000052 rdma_total_latency:          0
CYCLE:     36000052 Utilization st q (incomplete):  0
CYCLE:     36000052 WDMA bytes sent:          0
CYCLE:     36000052 Utilization ex q:  0
CYCLE:     36000052 Utilization ex q (incomplete):  0
CYCLE:     36000052 Utilization st q (incomplete):  0
CYCLE:     36000052 Utilization ld q (incomplete):  0
CYCLE:     36000052 WDMA total latency:          0
CYCLE:     36000052 Utilization ex q:  0
CYCLE:     36000052 Utilization:  0
CYCLE:     36000052 Utilization ex q (incomplete):  0
CYCLE:     38000052 Utilization ld q (incomplete):  0
CYCLE:     38000052 RDMA bytes rec:          0
CYCLE:     38000052 Utilization st q:  0
CYCLE:     38000052 Utilization ld q:  0
CYCLE:     38000052 Utilization:  0
CYCLE:     38000052 Utilization ld q:  0
CYCLE:     38000052 Utilization st q:  0
CYCLE:     38000052 rdma_total_latency:          0
CYCLE:     38000052 Utilization st q (incomplete):  0
CYCLE:     38000052 WDMA bytes sent:          0
CYCLE:     38000052 Utilization ex q:  0
CYCLE:     38000052 Utilization ex q (incomplete):  0
CYCLE:     38000052 Utilization st q (incomplete):  0
CYCLE:     38000052 Utilization ld q (incomplete):  0
CYCLE:     38000052 WDMA total latency:          0
CYCLE:     38000052 Utilization ex q:  0
CYCLE:     38000052 Utilization:  0
CYCLE:     38000052 Utilization ex q (incomplete):  0
CYCLE:     40000052 Utilization ld q (incomplete):  0
CYCLE:     40000052 RDMA bytes rec:          0
CYCLE:     40000052 Utilization st q:  0
CYCLE:     40000052 Utilization ld q:  0
CYCLE:     40000052 Utilization:  0
CYCLE:     40000052 Utilization ld q:  0
CYCLE:     40000052 Utilization st q:  0
CYCLE:     40000052 rdma_total_latency:          0
CYCLE:     40000052 Utilization st q (incomplete):  0
CYCLE:     40000052 WDMA bytes sent:          0
CYCLE:     40000052 Utilization ex q:  0
CYCLE:     40000052 Utilization ex q (incomplete):  0
CYCLE:     40000052 Utilization st q (incomplete):  0
CYCLE:     40000052 Utilization ld q (incomplete):  0
CYCLE:     40000052 WDMA total latency:          0
CYCLE:     40000052 Utilization ex q:  0
CYCLE:     40000052 Utilization:  0
CYCLE:     40000052 Utilization ex q (incomplete):  0
CYCLE:     42000052 Utilization ld q (incomplete):  0
CYCLE:     42000052 RDMA bytes rec:          0
CYCLE:     42000052 Utilization st q:  0
CYCLE:     42000052 Utilization ld q:  0
CYCLE:     42000052 Utilization:  0
CYCLE:     42000052 Utilization ld q:  0
CYCLE:     42000052 Utilization st q:  0
CYCLE:     42000052 rdma_total_latency:          0
CYCLE:     42000052 Utilization st q (incomplete):  0
CYCLE:     42000052 WDMA bytes sent:          0
CYCLE:     42000052 Utilization ex q:  0
CYCLE:     42000052 Utilization ex q (incomplete):  0
CYCLE:     42000052 Utilization st q (incomplete):  0
CYCLE:     42000052 Utilization ld q (incomplete):  0
CYCLE:     42000052 WDMA total latency:          0
CYCLE:     42000052 Utilization ex q:  0
CYCLE:     42000052 Utilization:  0
CYCLE:     42000052 Utilization ex q (incomplete):  0
CYCLE:     44000052 Utilization ld q (incomplete):  0
CYCLE:     44000052 RDMA bytes rec:          0
CYCLE:     44000052 Utilization st q:  0
CYCLE:     44000052 Utilization ld q:  0
CYCLE:     44000052 Utilization:  0
CYCLE:     44000052 Utilization ld q:  0
CYCLE:     44000052 Utilization st q:  0
CYCLE:     44000052 rdma_total_latency:          0
CYCLE:     44000052 Utilization st q (incomplete):  0
CYCLE:     44000052 WDMA bytes sent:          0
CYCLE:     44000052 Utilization ex q:  0
CYCLE:     44000052 Utilization ex q (incomplete):  0
CYCLE:     44000052 Utilization st q (incomplete):  0
CYCLE:     44000052 Utilization ld q (incomplete):  0
CYCLE:     44000052 WDMA total latency:          0
CYCLE:     44000052 Utilization ex q:  0
CYCLE:     44000052 Utilization:  0
CYCLE:     44000052 Utilization ex q (incomplete):  0
CYCLE:     46000052 Utilization ld q (incomplete):  0
CYCLE:     46000052 RDMA bytes rec:          0
CYCLE:     46000052 Utilization st q:  0
CYCLE:     46000052 Utilization ld q:  0
CYCLE:     46000052 Utilization:  0
CYCLE:     46000052 Utilization ld q:  0
CYCLE:     46000052 Utilization st q:  0
CYCLE:     46000052 rdma_total_latency:          0
CYCLE:     46000052 Utilization st q (incomplete):  0
CYCLE:     46000052 WDMA bytes sent:          0
CYCLE:     46000052 Utilization ex q:  0
CYCLE:     46000052 Utilization ex q (incomplete):  0
CYCLE:     46000052 Utilization st q (incomplete):  0
CYCLE:     46000052 Utilization ld q (incomplete):  0
CYCLE:     46000052 WDMA total latency:          0
CYCLE:     46000052 Utilization ex q:  0
CYCLE:     46000052 Utilization:  0
CYCLE:     46000052 Utilization ex q (incomplete):  0
CYCLE:     48000052 Utilization ld q (incomplete):  0
CYCLE:     48000052 RDMA bytes rec:          0
CYCLE:     48000052 Utilization st q:  0
CYCLE:     48000052 Utilization ld q:  0
CYCLE:     48000052 Utilization:  0
CYCLE:     48000052 Utilization ld q:  0
CYCLE:     48000052 Utilization st q:  0
CYCLE:     48000052 rdma_total_latency:          0
CYCLE:     48000052 Utilization st q (incomplete):  0
CYCLE:     48000052 WDMA bytes sent:          0
CYCLE:     48000052 Utilization ex q:  0
CYCLE:     48000052 Utilization ex q (incomplete):  0
CYCLE:     48000052 Utilization st q (incomplete):  0
CYCLE:     48000052 Utilization ld q (incomplete):  0
CYCLE:     48000052 WDMA total latency:          0
CYCLE:     48000052 Utilization ex q:  0
CYCLE:     48000052 Utilization:  0
CYCLE:     48000052 Utilization ex q (incomplete):  0
CYCLE:     50000052 Utilization ld q (incomplete):  0
CYCLE:     50000052 RDMA bytes rec:          0
CYCLE:     50000052 Utilization st q:  0
CYCLE:     50000052 Utilization ld q:  0
CYCLE:     50000052 Utilization:  0
CYCLE:     50000052 Utilization ld q:  0
CYCLE:     50000052 Utilization st q:  0
CYCLE:     50000052 rdma_total_latency:          0
CYCLE:     50000052 Utilization st q (incomplete):  0
CYCLE:     50000052 WDMA bytes sent:          0
CYCLE:     50000052 Utilization ex q:  0
CYCLE:     50000052 Utilization ex q (incomplete):  0
CYCLE:     50000052 Utilization st q (incomplete):  0
CYCLE:     50000052 Utilization ld q (incomplete):  0
CYCLE:     50000052 WDMA total latency:          0
CYCLE:     50000052 Utilization ex q:  0
CYCLE:     50000052 Utilization:  0
CYCLE:     50000052 Utilization ex q (incomplete):  0
CYCLE:     52000052 Utilization ld q (incomplete):  0
CYCLE:     52000052 RDMA bytes rec:          0
CYCLE:     52000052 Utilization st q:  0
CYCLE:     52000052 Utilization ld q:  0
CYCLE:     52000052 Utilization:  0
CYCLE:     52000052 Utilization ld q:  0
CYCLE:     52000052 Utilization st q:  0
CYCLE:     52000052 rdma_total_latency:          0
CYCLE:     52000052 Utilization st q (incomplete):  0
CYCLE:     52000052 WDMA bytes sent:          0
CYCLE:     52000052 Utilization ex q:  0
CYCLE:     52000052 Utilization ex q (incomplete):  0
CYCLE:     52000052 Utilization st q (incomplete):  0
CYCLE:     52000052 Utilization ld q (incomplete):  0
CYCLE:     52000052 WDMA total latency:          0
CYCLE:     52000052 Utilization ex q:  0
CYCLE:     52000052 Utilization:  0
CYCLE:     52000052 Utilization ex q (incomplete):  0
CYCLE:     54000052 Utilization ld q (incomplete):  0
CYCLE:     54000052 RDMA bytes rec:          0
CYCLE:     54000052 Utilization st q:  0
CYCLE:     54000052 Utilization ld q:  0
CYCLE:     54000052 Utilization:  0
CYCLE:     54000052 Utilization ld q:  0
CYCLE:     54000052 Utilization st q:  0
CYCLE:     54000052 rdma_total_latency:          0
CYCLE:     54000052 Utilization st q (incomplete):  0
CYCLE:     54000052 WDMA bytes sent:          0
CYCLE:     54000052 Utilization ex q:  0
CYCLE:     54000052 Utilization ex q (incomplete):  0
CYCLE:     54000052 Utilization st q (incomplete):  0
CYCLE:     54000052 Utilization ld q (incomplete):  0
CYCLE:     54000052 WDMA total latency:          0
CYCLE:     54000052 Utilization ex q:  0
CYCLE:     54000052 Utilization:  0
CYCLE:     54000052 Utilization ex q (incomplete):  0
CYCLE:     56000052 Utilization ld q (incomplete):  0
CYCLE:     56000052 RDMA bytes rec:          0
CYCLE:     56000052 Utilization st q:  0
CYCLE:     56000052 Utilization ld q:  0
CYCLE:     56000052 Utilization:  0
CYCLE:     56000052 Utilization ld q:  0
CYCLE:     56000052 Utilization st q:  0
CYCLE:     56000052 rdma_total_latency:          0
CYCLE:     56000052 Utilization st q (incomplete):  0
CYCLE:     56000052 WDMA bytes sent:          0
CYCLE:     56000052 Utilization ex q:  0
CYCLE:     56000052 Utilization ex q (incomplete):  0
CYCLE:     56000052 Utilization st q (incomplete):  0
CYCLE:     56000052 Utilization ld q (incomplete):  0
CYCLE:     56000052 WDMA total latency:          0
CYCLE:     56000052 Utilization ex q:  0
CYCLE:     56000052 Utilization:  0
CYCLE:     56000052 Utilization ex q (incomplete):  0
CYCLE:     58000052 Utilization ld q (incomplete):  0
CYCLE:     58000052 RDMA bytes rec:          0
CYCLE:     58000052 Utilization st q:  0
CYCLE:     58000052 Utilization ld q:  0
CYCLE:     58000052 Utilization:  0
CYCLE:     58000052 Utilization ld q:  0
CYCLE:     58000052 Utilization st q:  0
CYCLE:     58000052 rdma_total_latency:          0
CYCLE:     58000052 Utilization st q (incomplete):  0
CYCLE:     58000052 WDMA bytes sent:          0
CYCLE:     58000052 Utilization ex q:  0
CYCLE:     58000052 Utilization ex q (incomplete):  0
CYCLE:     58000052 Utilization st q (incomplete):  0
CYCLE:     58000052 Utilization ld q (incomplete):  0
CYCLE:     58000052 WDMA total latency:          0
CYCLE:     58000052 Utilization ex q:  0
CYCLE:     58000052 Utilization:  0
CYCLE:     58000052 Utilization ex q (incomplete):  0
CYCLE:     60000052 Utilization ld q (incomplete):  0
CYCLE:     60000052 RDMA bytes rec:          0
CYCLE:     60000052 Utilization st q:  0
CYCLE:     60000052 Utilization ld q:  0
CYCLE:     60000052 Utilization:  0
CYCLE:     60000052 Utilization ld q:  0
CYCLE:     60000052 Utilization st q:  0
CYCLE:     60000052 rdma_total_latency:          0
CYCLE:     60000052 Utilization st q (incomplete):  0
CYCLE:     60000052 WDMA bytes sent:          0
CYCLE:     60000052 Utilization ex q:  0
CYCLE:     60000052 Utilization ex q (incomplete):  0
CYCLE:     60000052 Utilization st q (incomplete):  0
CYCLE:     60000052 Utilization ld q (incomplete):  0
CYCLE:     60000052 WDMA total latency:          0
CYCLE:     60000052 Utilization ex q:  0
CYCLE:     60000052 Utilization:  0
CYCLE:     60000052 Utilization ex q (incomplete):  0
CYCLE:     62000052 Utilization ld q (incomplete):  0
CYCLE:     62000052 RDMA bytes rec:          0
CYCLE:     62000052 Utilization st q:  0
CYCLE:     62000052 Utilization ld q:  0
CYCLE:     62000052 Utilization:  0
CYCLE:     62000052 Utilization ld q:  0
CYCLE:     62000052 Utilization st q:  0
CYCLE:     62000052 rdma_total_latency:          0
CYCLE:     62000052 Utilization st q (incomplete):  0
CYCLE:     62000052 WDMA bytes sent:          0
CYCLE:     62000052 Utilization ex q:  0
CYCLE:     62000052 Utilization ex q (incomplete):  0
CYCLE:     62000052 Utilization st q (incomplete):  0
CYCLE:     62000052 Utilization ld q (incomplete):  0
CYCLE:     62000052 WDMA total latency:          0
CYCLE:     62000052 Utilization ex q:  0
CYCLE:     62000052 Utilization:  0
CYCLE:     62000052 Utilization ex q (incomplete):  0
CYCLE:     64000052 Utilization ld q (incomplete):  0
CYCLE:     64000052 RDMA bytes rec:          0
CYCLE:     64000052 Utilization st q:  0
CYCLE:     64000052 Utilization ld q:  0
CYCLE:     64000052 Utilization:  0
CYCLE:     64000052 Utilization ld q:  0
CYCLE:     64000052 Utilization st q:  0
CYCLE:     64000052 rdma_total_latency:          0
CYCLE:     64000052 Utilization st q (incomplete):  0
CYCLE:     64000052 WDMA bytes sent:          0
CYCLE:     64000052 Utilization ex q:  0
CYCLE:     64000052 Utilization ex q (incomplete):  0
CYCLE:     64000052 Utilization st q (incomplete):  0
CYCLE:     64000052 Utilization ld q (incomplete):  0
CYCLE:     64000052 WDMA total latency:          0
CYCLE:     64000052 Utilization ex q:  0
CYCLE:     64000052 Utilization:  0
CYCLE:     64000052 Utilization ex q (incomplete):  0
CYCLE:     66000052 Utilization ld q (incomplete):  0
CYCLE:     66000052 RDMA bytes rec:          0
CYCLE:     66000052 Utilization st q:  0
CYCLE:     66000052 Utilization ld q:  0
CYCLE:     66000052 Utilization:  0
CYCLE:     66000052 Utilization ld q:  0
CYCLE:     66000052 Utilization st q:  0
CYCLE:     66000052 rdma_total_latency:          0
CYCLE:     66000052 Utilization st q (incomplete):  0
CYCLE:     66000052 WDMA bytes sent:          0
CYCLE:     66000052 Utilization ex q:  0
CYCLE:     66000052 Utilization ex q (incomplete):  0
CYCLE:     66000052 Utilization st q (incomplete):  0
CYCLE:     66000052 Utilization ld q (incomplete):  0
CYCLE:     66000052 WDMA total latency:          0
CYCLE:     66000052 Utilization ex q:  0
CYCLE:     66000052 Utilization:  0
CYCLE:     66000052 Utilization ex q (incomplete):  0
CYCLE:     68000052 Utilization ld q (incomplete):  0
CYCLE:     68000052 RDMA bytes rec:          0
CYCLE:     68000052 Utilization st q:  0
CYCLE:     68000052 Utilization ld q:  0
CYCLE:     68000052 Utilization:  0
CYCLE:     68000052 Utilization ld q:  0
CYCLE:     68000052 Utilization st q:  0
CYCLE:     68000052 rdma_total_latency:          0
CYCLE:     68000052 Utilization st q (incomplete):  0
CYCLE:     68000052 WDMA bytes sent:          0
CYCLE:     68000052 Utilization ex q:  0
CYCLE:     68000052 Utilization ex q (incomplete):  0
CYCLE:     68000052 Utilization st q (incomplete):  0
CYCLE:     68000052 Utilization ld q (incomplete):  0
CYCLE:     68000052 WDMA total latency:          0
CYCLE:     68000052 Utilization ex q:  0
CYCLE:     68000052 Utilization:  0
CYCLE:     68000052 Utilization ex q (incomplete):  0
CYCLE:     70000052 Utilization ld q (incomplete):  0
CYCLE:     70000052 RDMA bytes rec:          0
CYCLE:     70000052 Utilization st q:  0
CYCLE:     70000052 Utilization ld q:  0
CYCLE:     70000052 Utilization:  0
CYCLE:     70000052 Utilization ld q:  0
CYCLE:     70000052 Utilization st q:  0
CYCLE:     70000052 rdma_total_latency:          0
CYCLE:     70000052 Utilization st q (incomplete):  0
CYCLE:     70000052 WDMA bytes sent:          0
CYCLE:     70000052 Utilization ex q:  0
CYCLE:     70000052 Utilization ex q (incomplete):  0
CYCLE:     70000052 Utilization st q (incomplete):  0
CYCLE:     70000052 Utilization ld q (incomplete):  0
CYCLE:     70000052 WDMA total latency:          0
CYCLE:     70000052 Utilization ex q:  0
CYCLE:     70000052 Utilization:  0
CYCLE:     70000052 Utilization ex q (incomplete):  0
CYCLE:     72000052 Utilization ld q (incomplete):  0
CYCLE:     72000052 RDMA bytes rec:          0
CYCLE:     72000052 Utilization st q:  0
CYCLE:     72000052 Utilization ld q:  0
CYCLE:     72000052 Utilization:  0
CYCLE:     72000052 Utilization ld q:  0
CYCLE:     72000052 Utilization st q:  0
CYCLE:     72000052 rdma_total_latency:          0
CYCLE:     72000052 Utilization st q (incomplete):  0
CYCLE:     72000052 WDMA bytes sent:          0
CYCLE:     72000052 Utilization ex q:  0
CYCLE:     72000052 Utilization ex q (incomplete):  0
CYCLE:     72000052 Utilization st q (incomplete):  0
CYCLE:     72000052 Utilization ld q (incomplete):  0
CYCLE:     72000052 WDMA total latency:          0
CYCLE:     72000052 Utilization ex q:  0
CYCLE:     72000052 Utilization:  0
CYCLE:     72000052 Utilization ex q (incomplete):  0
CYCLE:     74000052 Utilization ld q (incomplete):  0
CYCLE:     74000052 RDMA bytes rec:          0
CYCLE:     74000052 Utilization st q:  0
CYCLE:     74000052 Utilization ld q:  0
CYCLE:     74000052 Utilization:  0
CYCLE:     74000052 Utilization ld q:  0
CYCLE:     74000052 Utilization st q:  0
CYCLE:     74000052 rdma_total_latency:          0
CYCLE:     74000052 Utilization st q (incomplete):  0
CYCLE:     74000052 WDMA bytes sent:          0
CYCLE:     74000052 Utilization ex q:  0
CYCLE:     74000052 Utilization ex q (incomplete):  0
CYCLE:     74000052 Utilization st q (incomplete):  0
CYCLE:     74000052 Utilization ld q (incomplete):  0
CYCLE:     74000052 WDMA total latency:          0
CYCLE:     74000052 Utilization ex q:  0
CYCLE:     74000052 Utilization:  0
CYCLE:     74000052 Utilization ex q (incomplete):  0
CYCLE:     76000052 Utilization ld q (incomplete):  0
CYCLE:     76000052 RDMA bytes rec:          0
CYCLE:     76000052 Utilization st q:  0
CYCLE:     76000052 Utilization ld q:  0
CYCLE:     76000052 Utilization:  0
CYCLE:     76000052 Utilization ld q:  0
CYCLE:     76000052 Utilization st q:  0
CYCLE:     76000052 rdma_total_latency:          0
CYCLE:     76000052 Utilization st q (incomplete):  0
CYCLE:     76000052 WDMA bytes sent:          0
CYCLE:     76000052 Utilization ex q:  0
CYCLE:     76000052 Utilization ex q (incomplete):  0
CYCLE:     76000052 Utilization st q (incomplete):  0
CYCLE:     76000052 Utilization ld q (incomplete):  0
CYCLE:     76000052 WDMA total latency:          0
CYCLE:     76000052 Utilization ex q:  0
CYCLE:     76000052 Utilization:  0
CYCLE:     76000052 Utilization ex q (incomplete):  0
CYCLE:     78000052 Utilization ld q (incomplete):  0
CYCLE:     78000052 RDMA bytes rec:          0
CYCLE:     78000052 Utilization st q:  0
CYCLE:     78000052 Utilization ld q:  0
CYCLE:     78000052 Utilization:  0
CYCLE:     78000052 Utilization ld q:  0
CYCLE:     78000052 Utilization st q:  0
CYCLE:     78000052 rdma_total_latency:          0
CYCLE:     78000052 Utilization st q (incomplete):  0
CYCLE:     78000052 WDMA bytes sent:          0
CYCLE:     78000052 Utilization ex q:  0
CYCLE:     78000052 Utilization ex q (incomplete):  0
CYCLE:     78000052 Utilization st q (incomplete):  0
CYCLE:     78000052 Utilization ld q (incomplete):  0
CYCLE:     78000052 WDMA total latency:          0
CYCLE:     78000052 Utilization ex q:  0
CYCLE:     78000052 Utilization:  0
CYCLE:     78000052 Utilization ex q (incomplete):  0
CYCLE:     80000052 Utilization ld q (incomplete):  0
CYCLE:     80000052 RDMA bytes rec:          0
CYCLE:     80000052 Utilization st q:  0
CYCLE:     80000052 Utilization ld q:  0
CYCLE:     80000052 Utilization:  0
CYCLE:     80000052 Utilization ld q:  0
CYCLE:     80000052 Utilization st q:  0
CYCLE:     80000052 rdma_total_latency:          0
CYCLE:     80000052 Utilization st q (incomplete):  0
CYCLE:     80000052 WDMA bytes sent:          0
CYCLE:     80000052 Utilization ex q:  0
CYCLE:     80000052 Utilization ex q (incomplete):  0
CYCLE:     80000052 Utilization st q (incomplete):  0
CYCLE:     80000052 Utilization ld q (incomplete):  0
CYCLE:     80000052 WDMA total latency:          0
CYCLE:     80000052 Utilization ex q:  0
CYCLE:     80000052 Utilization:  0
CYCLE:     80000052 Utilization ex q (incomplete):  0
CYCLE:     82000052 Utilization ld q (incomplete):  0
CYCLE:     82000052 RDMA bytes rec:          0
CYCLE:     82000052 Utilization st q:  0
CYCLE:     82000052 Utilization ld q:  0
CYCLE:     82000052 Utilization:  0
CYCLE:     82000052 Utilization ld q:  0
CYCLE:     82000052 Utilization st q:  0
CYCLE:     82000052 rdma_total_latency:          0
CYCLE:     82000052 Utilization st q (incomplete):  0
CYCLE:     82000052 WDMA bytes sent:          0
CYCLE:     82000052 Utilization ex q:  0
CYCLE:     82000052 Utilization ex q (incomplete):  0
CYCLE:     82000052 Utilization st q (incomplete):  0
CYCLE:     82000052 Utilization ld q (incomplete):  0
CYCLE:     82000052 WDMA total latency:          0
CYCLE:     82000052 Utilization ex q:  0
CYCLE:     82000052 Utilization:  0
CYCLE:     82000052 Utilization ex q (incomplete):  0
CYCLE:     84000052 Utilization ld q (incomplete):  0
CYCLE:     84000052 RDMA bytes rec:          0
CYCLE:     84000052 Utilization st q:  0
CYCLE:     84000052 Utilization ld q:  0
CYCLE:     84000052 Utilization:  0
CYCLE:     84000052 Utilization ld q:  0
CYCLE:     84000052 Utilization st q:  0
CYCLE:     84000052 rdma_total_latency:          0
CYCLE:     84000052 Utilization st q (incomplete):  0
CYCLE:     84000052 WDMA bytes sent:          0
CYCLE:     84000052 Utilization ex q:  0
CYCLE:     84000052 Utilization ex q (incomplete):  0
CYCLE:     84000052 Utilization st q (incomplete):  0
CYCLE:     84000052 Utilization ld q (incomplete):  0
CYCLE:     84000052 WDMA total latency:          0
CYCLE:     84000052 Utilization ex q:  0
CYCLE:     84000052 Utilization:  0
CYCLE:     84000052 Utilization ex q (incomplete):  0
CYCLE:     86000052 Utilization ld q (incomplete):  0
CYCLE:     86000052 RDMA bytes rec:          0
CYCLE:     86000052 Utilization st q:  0
CYCLE:     86000052 Utilization ld q:  0
CYCLE:     86000052 Utilization:  0
CYCLE:     86000052 Utilization ld q:  0
CYCLE:     86000052 Utilization st q:  0
CYCLE:     86000052 rdma_total_latency:          0
CYCLE:     86000052 Utilization st q (incomplete):  0
CYCLE:     86000052 WDMA bytes sent:          0
CYCLE:     86000052 Utilization ex q:  0
CYCLE:     86000052 Utilization ex q (incomplete):  0
CYCLE:     86000052 Utilization st q (incomplete):  0
CYCLE:     86000052 Utilization ld q (incomplete):  0
CYCLE:     86000052 WDMA total latency:          0
CYCLE:     86000052 Utilization ex q:  0
CYCLE:     86000052 Utilization:  0
CYCLE:     86000052 Utilization ex q (incomplete):  0
CYCLE:     88000052 Utilization ld q (incomplete):  0
CYCLE:     88000052 RDMA bytes rec:          0
CYCLE:     88000052 Utilization st q:  0
CYCLE:     88000052 Utilization ld q:  0
CYCLE:     88000052 Utilization:  0
CYCLE:     88000052 Utilization ld q:  0
CYCLE:     88000052 Utilization st q:  0
CYCLE:     88000052 rdma_total_latency:          0
CYCLE:     88000052 Utilization st q (incomplete):  0
CYCLE:     88000052 WDMA bytes sent:          0
CYCLE:     88000052 Utilization ex q:  0
CYCLE:     88000052 Utilization ex q (incomplete):  0
CYCLE:     88000052 Utilization st q (incomplete):  0
CYCLE:     88000052 Utilization ld q (incomplete):  0
CYCLE:     88000052 WDMA total latency:          0
CYCLE:     88000052 Utilization ex q:  0
CYCLE:     88000052 Utilization:  0
CYCLE:     88000052 Utilization ex q (incomplete):  0
CYCLE:     90000052 Utilization ld q (incomplete):  0
CYCLE:     90000052 RDMA bytes rec:          0
CYCLE:     90000052 Utilization st q:  0
CYCLE:     90000052 Utilization ld q:  0
CYCLE:     90000052 Utilization:  0
CYCLE:     90000052 Utilization ld q:  0
CYCLE:     90000052 Utilization st q:  0
CYCLE:     90000052 rdma_total_latency:          0
CYCLE:     90000052 Utilization st q (incomplete):  0
CYCLE:     90000052 WDMA bytes sent:          0
CYCLE:     90000052 Utilization ex q:  0
CYCLE:     90000052 Utilization ex q (incomplete):  0
CYCLE:     90000052 Utilization st q (incomplete):  0
CYCLE:     90000052 Utilization ld q (incomplete):  0
CYCLE:     90000052 WDMA total latency:          0
CYCLE:     90000052 Utilization ex q:  0
CYCLE:     90000052 Utilization:  0
CYCLE:     90000052 Utilization ex q (incomplete):  0
CYCLE:     92000052 Utilization ld q (incomplete):  0
CYCLE:     92000052 RDMA bytes rec:          0
CYCLE:     92000052 Utilization st q:  0
CYCLE:     92000052 Utilization ld q:  0
CYCLE:     92000052 Utilization:  0
CYCLE:     92000052 Utilization ld q:  0
CYCLE:     92000052 Utilization st q:  0
CYCLE:     92000052 rdma_total_latency:          0
CYCLE:     92000052 Utilization st q (incomplete):  0
CYCLE:     92000052 WDMA bytes sent:          0
CYCLE:     92000052 Utilization ex q:  0
CYCLE:     92000052 Utilization ex q (incomplete):  0
CYCLE:     92000052 Utilization st q (incomplete):  0
CYCLE:     92000052 Utilization ld q (incomplete):  0
CYCLE:     92000052 WDMA total latency:          0
CYCLE:     92000052 Utilization ex q:  0
CYCLE:     92000052 Utilization:  0
CYCLE:     92000052 Utilization ex q (incomplete):  0
CYCLE:     94000052 Utilization ld q (incomplete):  0
CYCLE:     94000052 RDMA bytes rec:          0
CYCLE:     94000052 Utilization st q:  0
CYCLE:     94000052 Utilization ld q:  0
CYCLE:     94000052 Utilization:  0
CYCLE:     94000052 Utilization ld q:  0
CYCLE:     94000052 Utilization st q:  0
CYCLE:     94000052 rdma_total_latency:          0
CYCLE:     94000052 Utilization st q (incomplete):  0
CYCLE:     94000052 WDMA bytes sent:          0
CYCLE:     94000052 Utilization ex q:  0
CYCLE:     94000052 Utilization ex q (incomplete):  0
CYCLE:     94000052 Utilization st q (incomplete):  0
CYCLE:     94000052 Utilization ld q (incomplete):  0
CYCLE:     94000052 WDMA total latency:          0
CYCLE:     94000052 Utilization ex q:  0
CYCLE:     94000052 Utilization:  0
CYCLE:     94000052 Utilization ex q (incomplete):  0
CYCLE:     96000052 Utilization ld q (incomplete):  0
CYCLE:     96000052 RDMA bytes rec:          0
CYCLE:     96000052 Utilization st q:  0
CYCLE:     96000052 Utilization ld q:  0
CYCLE:     96000052 Utilization:  0
CYCLE:     96000052 Utilization ld q:  0
CYCLE:     96000052 Utilization st q:  0
CYCLE:     96000052 rdma_total_latency:          0
CYCLE:     96000052 Utilization st q (incomplete):  0
CYCLE:     96000052 WDMA bytes sent:          0
CYCLE:     96000052 Utilization ex q:  0
CYCLE:     96000052 Utilization ex q (incomplete):  0
CYCLE:     96000052 Utilization st q (incomplete):  0
CYCLE:     96000052 Utilization ld q (incomplete):  0
CYCLE:     96000052 WDMA total latency:          0
CYCLE:     96000052 Utilization ex q:  0
CYCLE:     96000052 Utilization:  0
CYCLE:     96000052 Utilization ex q (incomplete):  0
CYCLE:     98000052 Utilization ld q (incomplete):  0
CYCLE:     98000052 RDMA bytes rec:          0
CYCLE:     98000052 Utilization st q:  0
CYCLE:     98000052 Utilization ld q:  0
CYCLE:     98000052 Utilization:  0
CYCLE:     98000052 Utilization ld q:  0
CYCLE:     98000052 Utilization st q:  0
CYCLE:     98000052 rdma_total_latency:          0
CYCLE:     98000052 Utilization st q (incomplete):  0
CYCLE:     98000052 WDMA bytes sent:          0
CYCLE:     98000052 Utilization ex q:  0
CYCLE:     98000052 Utilization ex q (incomplete):  0
CYCLE:     98000052 Utilization st q (incomplete):  0
CYCLE:     98000052 Utilization ld q (incomplete):  0
CYCLE:     98000052 WDMA total latency:          0
CYCLE:     98000052 Utilization ex q:  0
CYCLE:     98000052 Utilization:  0
CYCLE:     98000052 Utilization ex q (incomplete):  0
CYCLE:    100000052 Utilization ld q (incomplete):  0
CYCLE:    100000052 RDMA bytes rec:          0
CYCLE:    100000052 Utilization st q:  0
CYCLE:    100000052 Utilization ld q:  0
CYCLE:    100000052 Utilization:  0
CYCLE:    100000052 Utilization ld q:  0
CYCLE:    100000052 Utilization st q:  0
CYCLE:    100000052 rdma_total_latency:          0
CYCLE:    100000052 Utilization st q (incomplete):  0
CYCLE:    100000052 WDMA bytes sent:          0
CYCLE:    100000052 Utilization ex q:  0
CYCLE:    100000052 Utilization ex q (incomplete):  0
CYCLE:    100000052 Utilization st q (incomplete):  0
CYCLE:    100000052 Utilization ld q (incomplete):  0
CYCLE:    100000052 WDMA total latency:          0
CYCLE:    100000052 Utilization ex q:  0
CYCLE:    100000052 Utilization:  0
CYCLE:    100000052 Utilization ex q (incomplete):  0
CYCLE:    102000052 Utilization ld q (incomplete):  0
CYCLE:    102000052 RDMA bytes rec:          0
CYCLE:    102000052 Utilization st q:  0
CYCLE:    102000052 Utilization ld q:  0
CYCLE:    102000052 Utilization:  0
CYCLE:    102000052 Utilization ld q:  0
CYCLE:    102000052 Utilization st q:  0
CYCLE:    102000052 rdma_total_latency:          0
CYCLE:    102000052 Utilization st q (incomplete):  0
CYCLE:    102000052 WDMA bytes sent:          0
CYCLE:    102000052 Utilization ex q:  0
CYCLE:    102000052 Utilization ex q (incomplete):  0
CYCLE:    102000052 Utilization st q (incomplete):  0
CYCLE:    102000052 Utilization ld q (incomplete):  0
CYCLE:    102000052 WDMA total latency:          0
CYCLE:    102000052 Utilization ex q:  0
CYCLE:    102000052 Utilization:  0
CYCLE:    102000052 Utilization ex q (incomplete):  0
CYCLE:    104000052 Utilization ld q (incomplete):  0
CYCLE:    104000052 RDMA bytes rec:          0
CYCLE:    104000052 Utilization st q:  0
CYCLE:    104000052 Utilization ld q:  0
CYCLE:    104000052 Utilization:  0
CYCLE:    104000052 Utilization ld q:  0
CYCLE:    104000052 Utilization st q:  0
CYCLE:    104000052 rdma_total_latency:          0
CYCLE:    104000052 Utilization st q (incomplete):  0
CYCLE:    104000052 WDMA bytes sent:          0
CYCLE:    104000052 Utilization ex q:  0
CYCLE:    104000052 Utilization ex q (incomplete):  0
CYCLE:    104000052 Utilization st q (incomplete):  0
CYCLE:    104000052 Utilization ld q (incomplete):  0
CYCLE:    104000052 WDMA total latency:          0
CYCLE:    104000052 Utilization ex q:  0
CYCLE:    104000052 Utilization:  0
CYCLE:    104000052 Utilization ex q (incomplete):  0
CYCLE:    106000052 Utilization ld q (incomplete):  0
CYCLE:    106000052 RDMA bytes rec:          0
CYCLE:    106000052 Utilization st q:  0
CYCLE:    106000052 Utilization ld q:  0
CYCLE:    106000052 Utilization:  0
CYCLE:    106000052 Utilization ld q:  0
CYCLE:    106000052 Utilization st q:  0
CYCLE:    106000052 rdma_total_latency:          0
CYCLE:    106000052 Utilization st q (incomplete):  0
CYCLE:    106000052 WDMA bytes sent:          0
CYCLE:    106000052 Utilization ex q:  0
CYCLE:    106000052 Utilization ex q (incomplete):  0
CYCLE:    106000052 Utilization st q (incomplete):  0
CYCLE:    106000052 Utilization ld q (incomplete):  0
CYCLE:    106000052 WDMA total latency:          0
CYCLE:    106000052 Utilization ex q:  0
CYCLE:    106000052 Utilization:  0
CYCLE:    106000052 Utilization ex q (incomplete):  0
CYCLE:    108000052 Utilization ld q (incomplete):  0
CYCLE:    108000052 RDMA bytes rec:          0
CYCLE:    108000052 Utilization st q:  0
CYCLE:    108000052 Utilization ld q:  0
CYCLE:    108000052 Utilization:  0
CYCLE:    108000052 Utilization ld q:  0
CYCLE:    108000052 Utilization st q:  0
CYCLE:    108000052 rdma_total_latency:          0
CYCLE:    108000052 Utilization st q (incomplete):  0
CYCLE:    108000052 WDMA bytes sent:          0
CYCLE:    108000052 Utilization ex q:  0
CYCLE:    108000052 Utilization ex q (incomplete):  0
CYCLE:    108000052 Utilization st q (incomplete):  0
CYCLE:    108000052 Utilization ld q (incomplete):  0
CYCLE:    108000052 WDMA total latency:          0
CYCLE:    108000052 Utilization ex q:  0
CYCLE:    108000052 Utilization:  0
CYCLE:    108000052 Utilization ex q (incomplete):  0
CYCLE:    110000052 Utilization ld q (incomplete):  0
CYCLE:    110000052 RDMA bytes rec:          0
CYCLE:    110000052 Utilization st q:  0
CYCLE:    110000052 Utilization ld q:  0
CYCLE:    110000052 Utilization:  0
CYCLE:    110000052 Utilization ld q:  0
CYCLE:    110000052 Utilization st q:  0
CYCLE:    110000052 rdma_total_latency:          0
CYCLE:    110000052 Utilization st q (incomplete):  0
CYCLE:    110000052 WDMA bytes sent:          0
CYCLE:    110000052 Utilization ex q:  0
CYCLE:    110000052 Utilization ex q (incomplete):  0
CYCLE:    110000052 Utilization st q (incomplete):  0
CYCLE:    110000052 Utilization ld q (incomplete):  0
CYCLE:    110000052 WDMA total latency:          0
CYCLE:    110000052 Utilization ex q:  0
CYCLE:    110000052 Utilization:  0
CYCLE:    110000052 Utilization ex q (incomplete):  0
CYCLE:    112000052 Utilization ld q (incomplete):  0
CYCLE:    112000052 RDMA bytes rec:          0
CYCLE:    112000052 Utilization st q:  0
CYCLE:    112000052 Utilization ld q:  0
CYCLE:    112000052 Utilization:  0
CYCLE:    112000052 Utilization ld q:  0
CYCLE:    112000052 Utilization st q:  0
CYCLE:    112000052 rdma_total_latency:          0
CYCLE:    112000052 Utilization st q (incomplete):  0
CYCLE:    112000052 WDMA bytes sent:          0
CYCLE:    112000052 Utilization ex q:  0
CYCLE:    112000052 Utilization ex q (incomplete):  0
CYCLE:    112000052 Utilization st q (incomplete):  0
CYCLE:    112000052 Utilization ld q (incomplete):  0
CYCLE:    112000052 WDMA total latency:          0
CYCLE:    112000052 Utilization ex q:  0
CYCLE:    112000052 Utilization:  0
CYCLE:    112000052 Utilization ex q (incomplete):  0
CYCLE:    114000052 Utilization ld q (incomplete):  0
CYCLE:    114000052 RDMA bytes rec:          0
CYCLE:    114000052 Utilization st q:  0
CYCLE:    114000052 Utilization ld q:  0
CYCLE:    114000052 Utilization:  0
CYCLE:    114000052 Utilization ld q:  0
CYCLE:    114000052 Utilization st q:  0
CYCLE:    114000052 rdma_total_latency:          0
CYCLE:    114000052 Utilization st q (incomplete):  0
CYCLE:    114000052 WDMA bytes sent:          0
CYCLE:    114000052 Utilization ex q:  0
CYCLE:    114000052 Utilization ex q (incomplete):  0
CYCLE:    114000052 Utilization st q (incomplete):  0
CYCLE:    114000052 Utilization ld q (incomplete):  0
CYCLE:    114000052 WDMA total latency:          0
CYCLE:    114000052 Utilization ex q:  0
CYCLE:    114000052 Utilization:  0
CYCLE:    114000052 Utilization ex q (incomplete):  0
CYCLE:    116000052 Utilization ld q (incomplete):  0
CYCLE:    116000052 RDMA bytes rec:          0
CYCLE:    116000052 Utilization st q:  0
CYCLE:    116000052 Utilization ld q:  0
CYCLE:    116000052 Utilization:  0
CYCLE:    116000052 Utilization ld q:  0
CYCLE:    116000052 Utilization st q:  0
CYCLE:    116000052 rdma_total_latency:          0
CYCLE:    116000052 Utilization st q (incomplete):  0
CYCLE:    116000052 WDMA bytes sent:          0
CYCLE:    116000052 Utilization ex q:  0
CYCLE:    116000052 Utilization ex q (incomplete):  0
CYCLE:    116000052 Utilization st q (incomplete):  0
CYCLE:    116000052 Utilization ld q (incomplete):  0
CYCLE:    116000052 WDMA total latency:          0
CYCLE:    116000052 Utilization ex q:  0
CYCLE:    116000052 Utilization:  0
CYCLE:    116000052 Utilization ex q (incomplete):  0
CYCLE:    118000052 Utilization ld q (incomplete):  0
CYCLE:    118000052 RDMA bytes rec:          0
CYCLE:    118000052 Utilization st q:  0
CYCLE:    118000052 Utilization ld q:  0
CYCLE:    118000052 Utilization:  0
CYCLE:    118000052 Utilization ld q:  0
CYCLE:    118000052 Utilization st q:  0
CYCLE:    118000052 rdma_total_latency:          0
CYCLE:    118000052 Utilization st q (incomplete):  0
CYCLE:    118000052 WDMA bytes sent:          0
CYCLE:    118000052 Utilization ex q:  0
CYCLE:    118000052 Utilization ex q (incomplete):  0
CYCLE:    118000052 Utilization st q (incomplete):  0
CYCLE:    118000052 Utilization ld q (incomplete):  0
CYCLE:    118000052 WDMA total latency:          0
CYCLE:    118000052 Utilization ex q:  0
CYCLE:    118000052 Utilization:  0
CYCLE:    118000052 Utilization ex q (incomplete):  0
CYCLE:    120000052 Utilization ld q (incomplete):  0
CYCLE:    120000052 RDMA bytes rec:          0
CYCLE:    120000052 Utilization st q:  0
CYCLE:    120000052 Utilization ld q:  0
CYCLE:    120000052 Utilization:  0
CYCLE:    120000052 Utilization ld q:  0
CYCLE:    120000052 Utilization st q:  0
CYCLE:    120000052 rdma_total_latency:          0
CYCLE:    120000052 Utilization st q (incomplete):  0
CYCLE:    120000052 WDMA bytes sent:          0
CYCLE:    120000052 Utilization ex q:  0
CYCLE:    120000052 Utilization ex q (incomplete):  0
CYCLE:    120000052 Utilization st q (incomplete):  0
CYCLE:    120000052 Utilization ld q (incomplete):  0
CYCLE:    120000052 WDMA total latency:          0
CYCLE:    120000052 Utilization ex q:  0
CYCLE:    120000052 Utilization:  0
CYCLE:    120000052 Utilization ex q (incomplete):  0
CYCLE:    122000052 Utilization ld q (incomplete):  0
CYCLE:    122000052 RDMA bytes rec:          0
CYCLE:    122000052 Utilization st q:  0
CYCLE:    122000052 Utilization ld q:  0
CYCLE:    122000052 Utilization:  0
CYCLE:    122000052 Utilization ld q:  0
CYCLE:    122000052 Utilization st q:  0
CYCLE:    122000052 rdma_total_latency:          0
CYCLE:    122000052 Utilization st q (incomplete):  0
CYCLE:    122000052 WDMA bytes sent:          0
CYCLE:    122000052 Utilization ex q:  0
CYCLE:    122000052 Utilization ex q (incomplete):  0
CYCLE:    122000052 Utilization st q (incomplete):  0
CYCLE:    122000052 Utilization ld q (incomplete):  0
CYCLE:    122000052 WDMA total latency:          0
CYCLE:    122000052 Utilization ex q:  0
CYCLE:    122000052 Utilization:  0
CYCLE:    122000052 Utilization ex q (incomplete):  0
CYCLE:    124000052 Utilization ld q (incomplete):  0
CYCLE:    124000052 RDMA bytes rec:          0
CYCLE:    124000052 Utilization st q:  0
CYCLE:    124000052 Utilization ld q:  0
CYCLE:    124000052 Utilization:  0
CYCLE:    124000052 Utilization ld q:  0
CYCLE:    124000052 Utilization st q:  0
CYCLE:    124000052 rdma_total_latency:          0
CYCLE:    124000052 Utilization st q (incomplete):  0
CYCLE:    124000052 WDMA bytes sent:          0
CYCLE:    124000052 Utilization ex q:  0
CYCLE:    124000052 Utilization ex q (incomplete):  0
CYCLE:    124000052 Utilization st q (incomplete):  0
CYCLE:    124000052 Utilization ld q (incomplete):  0
CYCLE:    124000052 WDMA total latency:          0
CYCLE:    124000052 Utilization ex q:  0
CYCLE:    124000052 Utilization:  0
CYCLE:    124000052 Utilization ex q (incomplete):  0
CYCLE:    126000052 Utilization ld q (incomplete):  0
CYCLE:    126000052 RDMA bytes rec:          0
CYCLE:    126000052 Utilization st q:  0
CYCLE:    126000052 Utilization ld q:  0
CYCLE:    126000052 Utilization:  0
CYCLE:    126000052 Utilization ld q:  0
CYCLE:    126000052 Utilization st q:  0
CYCLE:    126000052 rdma_total_latency:          0
CYCLE:    126000052 Utilization st q (incomplete):  0
CYCLE:    126000052 WDMA bytes sent:          0
CYCLE:    126000052 Utilization ex q:  0
CYCLE:    126000052 Utilization ex q (incomplete):  0
CYCLE:    126000052 Utilization st q (incomplete):  0
CYCLE:    126000052 Utilization ld q (incomplete):  0
CYCLE:    126000052 WDMA total latency:          0
CYCLE:    126000052 Utilization ex q:  0
CYCLE:    126000052 Utilization:  0
CYCLE:    126000052 Utilization ex q (incomplete):  0
CYCLE:    128000052 Utilization ld q (incomplete):  0
CYCLE:    128000052 RDMA bytes rec:          0
CYCLE:    128000052 Utilization st q:  0
CYCLE:    128000052 Utilization ld q:  0
CYCLE:    128000052 Utilization:  0
CYCLE:    128000052 Utilization ld q:  0
CYCLE:    128000052 Utilization st q:  0
CYCLE:    128000052 rdma_total_latency:          0
CYCLE:    128000052 Utilization st q (incomplete):  0
CYCLE:    128000052 WDMA bytes sent:          0
CYCLE:    128000052 Utilization ex q:  0
CYCLE:    128000052 Utilization ex q (incomplete):  0
CYCLE:    128000052 Utilization st q (incomplete):  0
CYCLE:    128000052 Utilization ld q (incomplete):  0
CYCLE:    128000052 WDMA total latency:          0
CYCLE:    128000052 Utilization ex q:  0
CYCLE:    128000052 Utilization:  0
CYCLE:    128000052 Utilization ex q (incomplete):  0
CYCLE:    130000052 Utilization ld q (incomplete):  0
CYCLE:    130000052 RDMA bytes rec:          0
CYCLE:    130000052 Utilization st q:  0
CYCLE:    130000052 Utilization ld q:  0
CYCLE:    130000052 Utilization:  0
CYCLE:    130000052 Utilization ld q:  0
CYCLE:    130000052 Utilization st q:  0
CYCLE:    130000052 rdma_total_latency:          0
CYCLE:    130000052 Utilization st q (incomplete):  0
CYCLE:    130000052 WDMA bytes sent:          0
CYCLE:    130000052 Utilization ex q:  0
CYCLE:    130000052 Utilization ex q (incomplete):  0
CYCLE:    130000052 Utilization st q (incomplete):  0
CYCLE:    130000052 Utilization ld q (incomplete):  0
CYCLE:    130000052 WDMA total latency:          0
CYCLE:    130000052 Utilization ex q:  0
CYCLE:    130000052 Utilization:  0
CYCLE:    130000052 Utilization ex q (incomplete):  0
CYCLE:    132000052 Utilization ld q (incomplete):  0
CYCLE:    132000052 RDMA bytes rec:          0
CYCLE:    132000052 Utilization st q:  0
CYCLE:    132000052 Utilization ld q:  0
CYCLE:    132000052 Utilization:  0
CYCLE:    132000052 Utilization ld q:  0
CYCLE:    132000052 Utilization st q:  0
CYCLE:    132000052 rdma_total_latency:          0
CYCLE:    132000052 Utilization st q (incomplete):  0
CYCLE:    132000052 WDMA bytes sent:          0
CYCLE:    132000052 Utilization ex q:  0
CYCLE:    132000052 Utilization ex q (incomplete):  0
CYCLE:    132000052 Utilization st q (incomplete):  0
CYCLE:    132000052 Utilization ld q (incomplete):  0
CYCLE:    132000052 WDMA total latency:          0
CYCLE:    132000052 Utilization ex q:  0
CYCLE:    132000052 Utilization:  0
CYCLE:    132000052 Utilization ex q (incomplete):  0
CYCLE:    134000052 Utilization ld q (incomplete):  0
CYCLE:    134000052 RDMA bytes rec:          0
CYCLE:    134000052 Utilization st q:  0
CYCLE:    134000052 Utilization ld q:  0
CYCLE:    134000052 Utilization:  0
CYCLE:    134000052 Utilization ld q:  0
CYCLE:    134000052 Utilization st q:  0
CYCLE:    134000052 rdma_total_latency:          0
CYCLE:    134000052 Utilization st q (incomplete):  0
CYCLE:    134000052 WDMA bytes sent:          0
CYCLE:    134000052 Utilization ex q:  0
CYCLE:    134000052 Utilization ex q (incomplete):  0
CYCLE:    134000052 Utilization st q (incomplete):  0
CYCLE:    134000052 Utilization ld q (incomplete):  0
CYCLE:    134000052 WDMA total latency:          0
CYCLE:    134000052 Utilization ex q:  0
CYCLE:    134000052 Utilization:  0
CYCLE:    134000052 Utilization ex q (incomplete):  0
CYCLE:    136000052 Utilization ld q (incomplete):  0
CYCLE:    136000052 RDMA bytes rec:          0
CYCLE:    136000052 Utilization st q:  0
CYCLE:    136000052 Utilization ld q:  0
CYCLE:    136000052 Utilization:  0
CYCLE:    136000052 Utilization ld q:  0
CYCLE:    136000052 Utilization st q:  0
CYCLE:    136000052 rdma_total_latency:          0
CYCLE:    136000052 Utilization st q (incomplete):  0
CYCLE:    136000052 WDMA bytes sent:          0
CYCLE:    136000052 Utilization ex q:  0
CYCLE:    136000052 Utilization ex q (incomplete):  0
CYCLE:    136000052 Utilization st q (incomplete):  0
CYCLE:    136000052 Utilization ld q (incomplete):  0
CYCLE:    136000052 WDMA total latency:          0
CYCLE:    136000052 Utilization ex q:  0
CYCLE:    136000052 Utilization:  0
CYCLE:    136000052 Utilization ex q (incomplete):  0
CYCLE:    138000052 Utilization ld q (incomplete):  0
CYCLE:    138000052 RDMA bytes rec:          0
CYCLE:    138000052 Utilization st q:  0
CYCLE:    138000052 Utilization ld q:  0
CYCLE:    138000052 Utilization:  0
CYCLE:    138000052 Utilization ld q:  0
CYCLE:    138000052 Utilization st q:  0
CYCLE:    138000052 rdma_total_latency:          0
CYCLE:    138000052 Utilization st q (incomplete):  0
CYCLE:    138000052 WDMA bytes sent:          0
CYCLE:    138000052 Utilization ex q:  0
CYCLE:    138000052 Utilization ex q (incomplete):  0
CYCLE:    138000052 Utilization st q (incomplete):  0
CYCLE:    138000052 Utilization ld q (incomplete):  0
CYCLE:    138000052 WDMA total latency:          0
CYCLE:    138000052 Utilization ex q:  0
CYCLE:    138000052 Utilization:  0
CYCLE:    138000052 Utilization ex q (incomplete):  0
CYCLE:    140000052 Utilization ld q (incomplete):  0
CYCLE:    140000052 RDMA bytes rec:          0
CYCLE:    140000052 Utilization st q:  0
CYCLE:    140000052 Utilization ld q:  0
CYCLE:    140000052 Utilization:  0
CYCLE:    140000052 Utilization ld q:  0
CYCLE:    140000052 Utilization st q:  0
CYCLE:    140000052 rdma_total_latency:          0
CYCLE:    140000052 Utilization st q (incomplete):  0
CYCLE:    140000052 WDMA bytes sent:          0
CYCLE:    140000052 Utilization ex q:  0
CYCLE:    140000052 Utilization ex q (incomplete):  0
CYCLE:    140000052 Utilization st q (incomplete):  0
CYCLE:    140000052 Utilization ld q (incomplete):  0
CYCLE:    140000052 WDMA total latency:          0
CYCLE:    140000052 Utilization ex q:  0
CYCLE:    140000052 Utilization:  0
CYCLE:    140000052 Utilization ex q (incomplete):  0
CYCLE:    142000052 Utilization ld q (incomplete):  0
CYCLE:    142000052 RDMA bytes rec:          0
CYCLE:    142000052 Utilization st q:  0
CYCLE:    142000052 Utilization ld q:  0
CYCLE:    142000052 Utilization:  0
CYCLE:    142000052 Utilization ld q:  0
CYCLE:    142000052 Utilization st q:  0
CYCLE:    142000052 rdma_total_latency:          0
CYCLE:    142000052 Utilization st q (incomplete):  0
CYCLE:    142000052 WDMA bytes sent:          0
CYCLE:    142000052 Utilization ex q:  0
CYCLE:    142000052 Utilization ex q (incomplete):  0
CYCLE:    142000052 Utilization st q (incomplete):  0
CYCLE:    142000052 Utilization ld q (incomplete):  0
CYCLE:    142000052 WDMA total latency:          0
CYCLE:    142000052 Utilization ex q:  0
CYCLE:    142000052 Utilization:  0
CYCLE:    142000052 Utilization ex q (incomplete):  0
CYCLE:    144000052 Utilization ld q (incomplete):  0
CYCLE:    144000052 RDMA bytes rec:          0
CYCLE:    144000052 Utilization st q:  0
CYCLE:    144000052 Utilization ld q:  0
CYCLE:    144000052 Utilization:  0
CYCLE:    144000052 Utilization ld q:  0
CYCLE:    144000052 Utilization st q:  0
CYCLE:    144000052 rdma_total_latency:          0
CYCLE:    144000052 Utilization st q (incomplete):  0
CYCLE:    144000052 WDMA bytes sent:          0
CYCLE:    144000052 Utilization ex q:  0
CYCLE:    144000052 Utilization ex q (incomplete):  0
CYCLE:    144000052 Utilization st q (incomplete):  0
CYCLE:    144000052 Utilization ld q (incomplete):  0
CYCLE:    144000052 WDMA total latency:          0
CYCLE:    144000052 Utilization ex q:  0
CYCLE:    144000052 Utilization:  0
CYCLE:    144000052 Utilization ex q (incomplete):  0
CYCLE:    146000052 Utilization ld q (incomplete):  0
CYCLE:    146000052 RDMA bytes rec:          0
CYCLE:    146000052 Utilization st q:  0
CYCLE:    146000052 Utilization ld q:  0
CYCLE:    146000052 Utilization:  0
CYCLE:    146000052 Utilization ld q:  0
CYCLE:    146000052 Utilization st q:  0
CYCLE:    146000052 rdma_total_latency:          0
CYCLE:    146000052 Utilization st q (incomplete):  0
CYCLE:    146000052 WDMA bytes sent:          0
CYCLE:    146000052 Utilization ex q:  0
CYCLE:    146000052 Utilization ex q (incomplete):  0
CYCLE:    146000052 Utilization st q (incomplete):  0
CYCLE:    146000052 Utilization ld q (incomplete):  0
CYCLE:    146000052 WDMA total latency:          0
CYCLE:    146000052 Utilization ex q:  0
CYCLE:    146000052 Utilization:  0
CYCLE:    146000052 Utilization ex q (incomplete):  0
CYCLE:    148000052 Utilization ld q (incomplete):  0
CYCLE:    148000052 RDMA bytes rec:          0
CYCLE:    148000052 Utilization st q:  0
CYCLE:    148000052 Utilization ld q:  0
CYCLE:    148000052 Utilization:  0
CYCLE:    148000052 Utilization ld q:  0
CYCLE:    148000052 Utilization st q:  0
CYCLE:    148000052 rdma_total_latency:          0
CYCLE:    148000052 Utilization st q (incomplete):  0
CYCLE:    148000052 WDMA bytes sent:          0
CYCLE:    148000052 Utilization ex q:  0
CYCLE:    148000052 Utilization ex q (incomplete):  0
CYCLE:    148000052 Utilization st q (incomplete):  0
CYCLE:    148000052 Utilization ld q (incomplete):  0
CYCLE:    148000052 WDMA total latency:          0
CYCLE:    148000052 Utilization ex q:  0
CYCLE:    148000052 Utilization:  0
CYCLE:    148000052 Utilization ex q (incomplete):  0
CYCLE:    150000052 Utilization ld q (incomplete):  0
CYCLE:    150000052 RDMA bytes rec:          0
CYCLE:    150000052 Utilization st q:  0
CYCLE:    150000052 Utilization ld q:  0
CYCLE:    150000052 Utilization:  0
CYCLE:    150000052 Utilization ld q:  0
CYCLE:    150000052 Utilization st q:  0
CYCLE:    150000052 rdma_total_latency:          0
CYCLE:    150000052 Utilization st q (incomplete):  0
CYCLE:    150000052 WDMA bytes sent:          0
CYCLE:    150000052 Utilization ex q:  0
CYCLE:    150000052 Utilization ex q (incomplete):  0
CYCLE:    150000052 Utilization st q (incomplete):  0
CYCLE:    150000052 Utilization ld q (incomplete):  0
CYCLE:    150000052 WDMA total latency:          0
CYCLE:    150000052 Utilization ex q:  0
CYCLE:    150000052 Utilization:  0
CYCLE:    150000052 Utilization ex q (incomplete):  0
CYCLE:    152000052 Utilization ld q (incomplete):  0
CYCLE:    152000052 RDMA bytes rec:          0
CYCLE:    152000052 Utilization st q:  0
CYCLE:    152000052 Utilization ld q:  0
CYCLE:    152000052 Utilization:  0
CYCLE:    152000052 Utilization ld q:  0
CYCLE:    152000052 Utilization st q:  0
CYCLE:    152000052 rdma_total_latency:          0
CYCLE:    152000052 Utilization st q (incomplete):  0
CYCLE:    152000052 WDMA bytes sent:          0
CYCLE:    152000052 Utilization ex q:  0
CYCLE:    152000052 Utilization ex q (incomplete):  0
CYCLE:    152000052 Utilization st q (incomplete):  0
CYCLE:    152000052 Utilization ld q (incomplete):  0
CYCLE:    152000052 WDMA total latency:          0
CYCLE:    152000052 Utilization ex q:  0
CYCLE:    152000052 Utilization:  0
CYCLE:    152000052 Utilization ex q (incomplete):  0
CYCLE:    154000052 Utilization ld q (incomplete):  0
CYCLE:    154000052 RDMA bytes rec:          0
CYCLE:    154000052 Utilization st q:  0
CYCLE:    154000052 Utilization ld q:  0
CYCLE:    154000052 Utilization:  0
CYCLE:    154000052 Utilization ld q:  0
CYCLE:    154000052 Utilization st q:  0
CYCLE:    154000052 rdma_total_latency:          0
CYCLE:    154000052 Utilization st q (incomplete):  0
CYCLE:    154000052 WDMA bytes sent:          0
CYCLE:    154000052 Utilization ex q:  0
CYCLE:    154000052 Utilization ex q (incomplete):  0
CYCLE:    154000052 Utilization st q (incomplete):  0
CYCLE:    154000052 Utilization ld q (incomplete):  0
CYCLE:    154000052 WDMA total latency:          0
CYCLE:    154000052 Utilization ex q:  0
CYCLE:    154000052 Utilization:  0
CYCLE:    154000052 Utilization ex q (incomplete):  0
CYCLE:    156000052 Utilization ld q (incomplete):  0
CYCLE:    156000052 RDMA bytes rec:          0
CYCLE:    156000052 Utilization st q:  0
CYCLE:    156000052 Utilization ld q:  0
CYCLE:    156000052 Utilization:  0
CYCLE:    156000052 Utilization ld q:  0
CYCLE:    156000052 Utilization st q:  0
CYCLE:    156000052 rdma_total_latency:          0
CYCLE:    156000052 Utilization st q (incomplete):  0
CYCLE:    156000052 WDMA bytes sent:          0
CYCLE:    156000052 Utilization ex q:  0
CYCLE:    156000052 Utilization ex q (incomplete):  0
CYCLE:    156000052 Utilization st q (incomplete):  0
CYCLE:    156000052 Utilization ld q (incomplete):  0
CYCLE:    156000052 WDMA total latency:          0
CYCLE:    156000052 Utilization ex q:  0
CYCLE:    156000052 Utilization:  0
CYCLE:    156000052 Utilization ex q (incomplete):  0
CYCLE:    158000052 Utilization ld q (incomplete):  0
CYCLE:    158000052 RDMA bytes rec:          0
CYCLE:    158000052 Utilization st q:  0
CYCLE:    158000052 Utilization ld q:  0
CYCLE:    158000052 Utilization:  0
CYCLE:    158000052 Utilization ld q:  0
CYCLE:    158000052 Utilization st q:  0
CYCLE:    158000052 rdma_total_latency:          0
CYCLE:    158000052 Utilization st q (incomplete):  0
CYCLE:    158000052 WDMA bytes sent:          0
CYCLE:    158000052 Utilization ex q:  0
CYCLE:    158000052 Utilization ex q (incomplete):  0
CYCLE:    158000052 Utilization st q (incomplete):  0
CYCLE:    158000052 Utilization ld q (incomplete):  0
CYCLE:    158000052 WDMA total latency:          0
CYCLE:    158000052 Utilization ex q:  0
CYCLE:    158000052 Utilization:  0
CYCLE:    158000052 Utilization ex q (incomplete):  0
CYCLE:    160000052 Utilization ld q (incomplete):  0
CYCLE:    160000052 RDMA bytes rec:          0
CYCLE:    160000052 Utilization st q:  0
CYCLE:    160000052 Utilization ld q:  0
CYCLE:    160000052 Utilization:  0
CYCLE:    160000052 Utilization ld q:  0
CYCLE:    160000052 Utilization st q:  0
CYCLE:    160000052 rdma_total_latency:          0
CYCLE:    160000052 Utilization st q (incomplete):  0
CYCLE:    160000052 WDMA bytes sent:          0
CYCLE:    160000052 Utilization ex q:  0
CYCLE:    160000052 Utilization ex q (incomplete):  0
CYCLE:    160000052 Utilization st q (incomplete):  0
CYCLE:    160000052 Utilization ld q (incomplete):  0
CYCLE:    160000052 WDMA total latency:          0
CYCLE:    160000052 Utilization ex q:  0
CYCLE:    160000052 Utilization:  0
CYCLE:    160000052 Utilization ex q (incomplete):  0
CYCLE:    162000052 Utilization ld q (incomplete):  0
CYCLE:    162000052 RDMA bytes rec:          0
CYCLE:    162000052 Utilization st q:  0
CYCLE:    162000052 Utilization ld q:  0
CYCLE:    162000052 Utilization:  0
CYCLE:    162000052 Utilization ld q:  0
CYCLE:    162000052 Utilization st q:  0
CYCLE:    162000052 rdma_total_latency:          0
CYCLE:    162000052 Utilization st q (incomplete):  0
CYCLE:    162000052 WDMA bytes sent:          0
CYCLE:    162000052 Utilization ex q:  0
CYCLE:    162000052 Utilization ex q (incomplete):  0
CYCLE:    162000052 Utilization st q (incomplete):  0
CYCLE:    162000052 Utilization ld q (incomplete):  0
CYCLE:    162000052 WDMA total latency:          0
CYCLE:    162000052 Utilization ex q:  0
CYCLE:    162000052 Utilization:  0
CYCLE:    162000052 Utilization ex q (incomplete):  0
CYCLE:    164000052 Utilization ld q (incomplete):  0
CYCLE:    164000052 RDMA bytes rec:          0
CYCLE:    164000052 Utilization st q:  0
CYCLE:    164000052 Utilization ld q:  0
CYCLE:    164000052 Utilization:  0
CYCLE:    164000052 Utilization ld q:  0
CYCLE:    164000052 Utilization st q:  0
CYCLE:    164000052 rdma_total_latency:          0
CYCLE:    164000052 Utilization st q (incomplete):  0
CYCLE:    164000052 WDMA bytes sent:          0
CYCLE:    164000052 Utilization ex q:  0
CYCLE:    164000052 Utilization ex q (incomplete):  0
CYCLE:    164000052 Utilization st q (incomplete):  0
CYCLE:    164000052 Utilization ld q (incomplete):  0
CYCLE:    164000052 WDMA total latency:          0
CYCLE:    164000052 Utilization ex q:  0
CYCLE:    164000052 Utilization:  0
CYCLE:    164000052 Utilization ex q (incomplete):  0
CYCLE:    166000052 Utilization ld q (incomplete):  0
CYCLE:    166000052 RDMA bytes rec:          0
CYCLE:    166000052 Utilization st q:  0
CYCLE:    166000052 Utilization ld q:  0
CYCLE:    166000052 Utilization:  0
CYCLE:    166000052 Utilization ld q:  0
CYCLE:    166000052 Utilization st q:  0
CYCLE:    166000052 rdma_total_latency:          0
CYCLE:    166000052 Utilization st q (incomplete):  0
CYCLE:    166000052 WDMA bytes sent:          0
CYCLE:    166000052 Utilization ex q:  0
CYCLE:    166000052 Utilization ex q (incomplete):  0
CYCLE:    166000052 Utilization st q (incomplete):  0
CYCLE:    166000052 Utilization ld q (incomplete):  0
CYCLE:    166000052 WDMA total latency:          0
CYCLE:    166000052 Utilization ex q:  0
CYCLE:    166000052 Utilization:  0
CYCLE:    166000052 Utilization ex q (incomplete):  0
CYCLE:    168000052 Utilization ld q (incomplete):  0
CYCLE:    168000052 RDMA bytes rec:          0
CYCLE:    168000052 Utilization st q:  0
CYCLE:    168000052 Utilization ld q:  0
CYCLE:    168000052 Utilization:  0
CYCLE:    168000052 Utilization ld q:  0
CYCLE:    168000052 Utilization st q:  0
CYCLE:    168000052 rdma_total_latency:          0
CYCLE:    168000052 Utilization st q (incomplete):  0
CYCLE:    168000052 WDMA bytes sent:          0
CYCLE:    168000052 Utilization ex q:  0
CYCLE:    168000052 Utilization ex q (incomplete):  0
CYCLE:    168000052 Utilization st q (incomplete):  0
CYCLE:    168000052 Utilization ld q (incomplete):  0
CYCLE:    168000052 WDMA total latency:          0
CYCLE:    168000052 Utilization ex q:  0
CYCLE:    168000052 Utilization:  0
CYCLE:    168000052 Utilization ex q (incomplete):  0
CYCLE:    170000052 Utilization ld q (incomplete):  0
CYCLE:    170000052 RDMA bytes rec:          0
CYCLE:    170000052 Utilization st q:  0
CYCLE:    170000052 Utilization ld q:  0
CYCLE:    170000052 Utilization:  0
CYCLE:    170000052 Utilization ld q:  0
CYCLE:    170000052 Utilization st q:  0
CYCLE:    170000052 rdma_total_latency:          0
CYCLE:    170000052 Utilization st q (incomplete):  0
CYCLE:    170000052 WDMA bytes sent:          0
CYCLE:    170000052 Utilization ex q:  0
CYCLE:    170000052 Utilization ex q (incomplete):  0
CYCLE:    170000052 Utilization st q (incomplete):  0
CYCLE:    170000052 Utilization ld q (incomplete):  0
CYCLE:    170000052 WDMA total latency:          0
CYCLE:    170000052 Utilization ex q:  0
CYCLE:    170000052 Utilization:  0
CYCLE:    170000052 Utilization ex q (incomplete):  0
CYCLE:    172000052 Utilization ld q (incomplete):  0
CYCLE:    172000052 RDMA bytes rec:          0
CYCLE:    172000052 Utilization st q:  0
CYCLE:    172000052 Utilization ld q:  0
CYCLE:    172000052 Utilization:  0
CYCLE:    172000052 Utilization ld q:  0
CYCLE:    172000052 Utilization st q:  0
CYCLE:    172000052 rdma_total_latency:          0
CYCLE:    172000052 Utilization st q (incomplete):  0
CYCLE:    172000052 WDMA bytes sent:          0
CYCLE:    172000052 Utilization ex q:  0
CYCLE:    172000052 Utilization ex q (incomplete):  0
CYCLE:    172000052 Utilization st q (incomplete):  0
CYCLE:    172000052 Utilization ld q (incomplete):  0
CYCLE:    172000052 WDMA total latency:          0
CYCLE:    172000052 Utilization ex q:  0
CYCLE:    172000052 Utilization:  0
CYCLE:    172000052 Utilization ex q (incomplete):  0
CYCLE:    174000052 Utilization ld q (incomplete):  0
CYCLE:    174000052 RDMA bytes rec:          0
CYCLE:    174000052 Utilization st q:  0
CYCLE:    174000052 Utilization ld q:  0
CYCLE:    174000052 Utilization:  0
CYCLE:    174000052 Utilization ld q:  0
CYCLE:    174000052 Utilization st q:  0
CYCLE:    174000052 rdma_total_latency:          0
CYCLE:    174000052 Utilization st q (incomplete):  0
CYCLE:    174000052 WDMA bytes sent:          0
CYCLE:    174000052 Utilization ex q:  0
CYCLE:    174000052 Utilization ex q (incomplete):  0
CYCLE:    174000052 Utilization st q (incomplete):  0
CYCLE:    174000052 Utilization ld q (incomplete):  0
CYCLE:    174000052 WDMA total latency:          0
CYCLE:    174000052 Utilization ex q:  0
CYCLE:    174000052 Utilization:  0
CYCLE:    174000052 Utilization ex q (incomplete):  0
CYCLE:    176000052 Utilization ld q (incomplete):  0
CYCLE:    176000052 RDMA bytes rec:          0
CYCLE:    176000052 Utilization st q:  0
CYCLE:    176000052 Utilization ld q:  0
CYCLE:    176000052 Utilization:  0
CYCLE:    176000052 Utilization ld q:  0
CYCLE:    176000052 Utilization st q:  0
CYCLE:    176000052 rdma_total_latency:          0
CYCLE:    176000052 Utilization st q (incomplete):  0
CYCLE:    176000052 WDMA bytes sent:          0
CYCLE:    176000052 Utilization ex q:  0
CYCLE:    176000052 Utilization ex q (incomplete):  0
CYCLE:    176000052 Utilization st q (incomplete):  0
CYCLE:    176000052 Utilization ld q (incomplete):  0
CYCLE:    176000052 WDMA total latency:          0
CYCLE:    176000052 Utilization ex q:  0
CYCLE:    176000052 Utilization:  0
CYCLE:    176000052 Utilization ex q (incomplete):  0
CYCLE:    178000052 Utilization ld q (incomplete):  0
CYCLE:    178000052 RDMA bytes rec:          0
CYCLE:    178000052 Utilization st q:  0
CYCLE:    178000052 Utilization ld q:  0
CYCLE:    178000052 Utilization:  0
CYCLE:    178000052 Utilization ld q:  0
CYCLE:    178000052 Utilization st q:  0
CYCLE:    178000052 rdma_total_latency:          0
CYCLE:    178000052 Utilization st q (incomplete):  0
CYCLE:    178000052 WDMA bytes sent:          0
CYCLE:    178000052 Utilization ex q:  0
CYCLE:    178000052 Utilization ex q (incomplete):  0
CYCLE:    178000052 Utilization st q (incomplete):  0
CYCLE:    178000052 Utilization ld q (incomplete):  0
CYCLE:    178000052 WDMA total latency:          0
CYCLE:    178000052 Utilization ex q:  0
CYCLE:    178000052 Utilization:  0
CYCLE:    178000052 Utilization ex q (incomplete):  0
CYCLE:    180000052 Utilization ld q (incomplete):  0
CYCLE:    180000052 RDMA bytes rec:          0
CYCLE:    180000052 Utilization st q:  0
CYCLE:    180000052 Utilization ld q:  0
CYCLE:    180000052 Utilization:  0
CYCLE:    180000052 Utilization ld q:  0
CYCLE:    180000052 Utilization st q:  0
CYCLE:    180000052 rdma_total_latency:          0
CYCLE:    180000052 Utilization st q (incomplete):  0
CYCLE:    180000052 WDMA bytes sent:          0
CYCLE:    180000052 Utilization ex q:  0
CYCLE:    180000052 Utilization ex q (incomplete):  0
CYCLE:    180000052 Utilization st q (incomplete):  0
CYCLE:    180000052 Utilization ld q (incomplete):  0
CYCLE:    180000052 WDMA total latency:          0
CYCLE:    180000052 Utilization ex q:  0
CYCLE:    180000052 Utilization:  0
CYCLE:    180000052 Utilization ex q (incomplete):  0
CYCLE:    182000052 Utilization ld q (incomplete):  0
CYCLE:    182000052 RDMA bytes rec:          0
CYCLE:    182000052 Utilization st q:  0
CYCLE:    182000052 Utilization ld q:  0
CYCLE:    182000052 Utilization:  0
CYCLE:    182000052 Utilization ld q:  0
CYCLE:    182000052 Utilization st q:  0
CYCLE:    182000052 rdma_total_latency:          0
CYCLE:    182000052 Utilization st q (incomplete):  0
CYCLE:    182000052 WDMA bytes sent:          0
CYCLE:    182000052 Utilization ex q:  0
CYCLE:    182000052 Utilization ex q (incomplete):  0
CYCLE:    182000052 Utilization st q (incomplete):  0
CYCLE:    182000052 Utilization ld q (incomplete):  0
CYCLE:    182000052 WDMA total latency:          0
CYCLE:    182000052 Utilization ex q:  0
CYCLE:    182000052 Utilization:  0
CYCLE:    182000052 Utilization ex q (incomplete):  0
CYCLE:    184000052 Utilization ld q (incomplete):  0
CYCLE:    184000052 RDMA bytes rec:          0
CYCLE:    184000052 Utilization st q:  0
CYCLE:    184000052 Utilization ld q:  0
CYCLE:    184000052 Utilization:  0
CYCLE:    184000052 Utilization ld q:  0
CYCLE:    184000052 Utilization st q:  0
CYCLE:    184000052 rdma_total_latency:          0
CYCLE:    184000052 Utilization st q (incomplete):  0
CYCLE:    184000052 WDMA bytes sent:          0
CYCLE:    184000052 Utilization ex q:  0
CYCLE:    184000052 Utilization ex q (incomplete):  0
CYCLE:    184000052 Utilization st q (incomplete):  0
CYCLE:    184000052 Utilization ld q (incomplete):  0
CYCLE:    184000052 WDMA total latency:          0
CYCLE:    184000052 Utilization ex q:  0
CYCLE:    184000052 Utilization:  0
CYCLE:    184000052 Utilization ex q (incomplete):  0
CYCLE:    186000052 Utilization ld q (incomplete):  0
CYCLE:    186000052 RDMA bytes rec:          0
CYCLE:    186000052 Utilization st q:  0
CYCLE:    186000052 Utilization ld q:  0
CYCLE:    186000052 Utilization:  0
CYCLE:    186000052 Utilization ld q:  0
CYCLE:    186000052 Utilization st q:  0
CYCLE:    186000052 rdma_total_latency:          0
CYCLE:    186000052 Utilization st q (incomplete):  0
CYCLE:    186000052 WDMA bytes sent:          0
CYCLE:    186000052 Utilization ex q:  0
CYCLE:    186000052 Utilization ex q (incomplete):  0
CYCLE:    186000052 Utilization st q (incomplete):  0
CYCLE:    186000052 Utilization ld q (incomplete):  0
CYCLE:    186000052 WDMA total latency:          0
CYCLE:    186000052 Utilization ex q:  0
CYCLE:    186000052 Utilization:  0
CYCLE:    186000052 Utilization ex q (incomplete):  0
CYCLE:    188000052 Utilization ld q (incomplete):  0
CYCLE:    188000052 RDMA bytes rec:          0
CYCLE:    188000052 Utilization st q:  0
CYCLE:    188000052 Utilization ld q:  0
CYCLE:    188000052 Utilization:  0
CYCLE:    188000052 Utilization ld q:  0
CYCLE:    188000052 Utilization st q:  0
CYCLE:    188000052 rdma_total_latency:          0
CYCLE:    188000052 Utilization st q (incomplete):  0
CYCLE:    188000052 WDMA bytes sent:          0
CYCLE:    188000052 Utilization ex q:  0
CYCLE:    188000052 Utilization ex q (incomplete):  0
CYCLE:    188000052 Utilization st q (incomplete):  0
CYCLE:    188000052 Utilization ld q (incomplete):  0
CYCLE:    188000052 WDMA total latency:          0
CYCLE:    188000052 Utilization ex q:  0
CYCLE:    188000052 Utilization:  0
CYCLE:    188000052 Utilization ex q (incomplete):  0
CYCLE:    190000052 Utilization ld q (incomplete):  0
CYCLE:    190000052 RDMA bytes rec:          0
CYCLE:    190000052 Utilization st q:  0
CYCLE:    190000052 Utilization ld q:  0
CYCLE:    190000052 Utilization:  0
CYCLE:    190000052 Utilization ld q:  0
CYCLE:    190000052 Utilization st q:  0
CYCLE:    190000052 rdma_total_latency:          0
CYCLE:    190000052 Utilization st q (incomplete):  0
CYCLE:    190000052 WDMA bytes sent:          0
CYCLE:    190000052 Utilization ex q:  0
CYCLE:    190000052 Utilization ex q (incomplete):  0
CYCLE:    190000052 Utilization st q (incomplete):  0
CYCLE:    190000052 Utilization ld q (incomplete):  0
CYCLE:    190000052 WDMA total latency:          0
CYCLE:    190000052 Utilization ex q:  0
CYCLE:    190000052 Utilization:  0
CYCLE:    190000052 Utilization ex q (incomplete):  0
CYCLE:    192000052 Utilization ld q (incomplete):  0
CYCLE:    192000052 RDMA bytes rec:          0
CYCLE:    192000052 Utilization st q:  0
CYCLE:    192000052 Utilization ld q:  0
CYCLE:    192000052 Utilization:  0
CYCLE:    192000052 Utilization ld q:  0
CYCLE:    192000052 Utilization st q:  0
CYCLE:    192000052 rdma_total_latency:          0
CYCLE:    192000052 Utilization st q (incomplete):  0
CYCLE:    192000052 WDMA bytes sent:          0
CYCLE:    192000052 Utilization ex q:  0
CYCLE:    192000052 Utilization ex q (incomplete):  0
CYCLE:    192000052 Utilization st q (incomplete):  0
CYCLE:    192000052 Utilization ld q (incomplete):  0
CYCLE:    192000052 WDMA total latency:          0
CYCLE:    192000052 Utilization ex q:  0
CYCLE:    192000052 Utilization:  0
CYCLE:    192000052 Utilization ex q (incomplete):  0
CYCLE:    194000052 Utilization ld q (incomplete):  0
CYCLE:    194000052 RDMA bytes rec:          0
CYCLE:    194000052 Utilization st q:  0
CYCLE:    194000052 Utilization ld q:  0
CYCLE:    194000052 Utilization:  0
CYCLE:    194000052 Utilization ld q:  0
CYCLE:    194000052 Utilization st q:  0
CYCLE:    194000052 rdma_total_latency:          0
CYCLE:    194000052 Utilization st q (incomplete):  0
CYCLE:    194000052 WDMA bytes sent:          0
CYCLE:    194000052 Utilization ex q:  0
CYCLE:    194000052 Utilization ex q (incomplete):  0
CYCLE:    194000052 Utilization st q (incomplete):  0
CYCLE:    194000052 Utilization ld q (incomplete):  0
CYCLE:    194000052 WDMA total latency:          0
CYCLE:    194000052 Utilization ex q:  0
CYCLE:    194000052 Utilization:  0
CYCLE:    194000052 Utilization ex q (incomplete):  0
CYCLE:    196000052 Utilization ld q (incomplete):  0
CYCLE:    196000052 RDMA bytes rec:          0
CYCLE:    196000052 Utilization st q:  0
CYCLE:    196000052 Utilization ld q:  0
CYCLE:    196000052 Utilization:  0
CYCLE:    196000052 Utilization ld q:  0
CYCLE:    196000052 Utilization st q:  0
CYCLE:    196000052 rdma_total_latency:          0
CYCLE:    196000052 Utilization st q (incomplete):  0
CYCLE:    196000052 WDMA bytes sent:          0
CYCLE:    196000052 Utilization ex q:  0
CYCLE:    196000052 Utilization ex q (incomplete):  0
CYCLE:    196000052 Utilization st q (incomplete):  0
CYCLE:    196000052 Utilization ld q (incomplete):  0
CYCLE:    196000052 WDMA total latency:          0
CYCLE:    196000052 Utilization ex q:  0
CYCLE:    196000052 Utilization:  0
CYCLE:    196000052 Utilization ex q (incomplete):  0
CYCLE:    198000052 Utilization ld q (incomplete):  0
CYCLE:    198000052 RDMA bytes rec:          0
CYCLE:    198000052 Utilization st q:  0
CYCLE:    198000052 Utilization ld q:  0
CYCLE:    198000052 Utilization:  0
CYCLE:    198000052 Utilization ld q:  0
CYCLE:    198000052 Utilization st q:  0
CYCLE:    198000052 rdma_total_latency:          0
CYCLE:    198000052 Utilization st q (incomplete):  0
CYCLE:    198000052 WDMA bytes sent:          0
CYCLE:    198000052 Utilization ex q:  0
CYCLE:    198000052 Utilization ex q (incomplete):  0
CYCLE:    198000052 Utilization st q (incomplete):  0
CYCLE:    198000052 Utilization ld q (incomplete):  0
CYCLE:    198000052 WDMA total latency:          0
CYCLE:    198000052 Utilization ex q:  0
CYCLE:    198000052 Utilization:  0
CYCLE:    198000052 Utilization ex q (incomplete):  0
CYCLE:    200000052 Utilization ld q (incomplete):  0
CYCLE:    200000052 RDMA bytes rec:          0
CYCLE:    200000052 Utilization st q:  0
CYCLE:    200000052 Utilization ld q:  0
CYCLE:    200000052 Utilization:  0
CYCLE:    200000052 Utilization ld q:  0
CYCLE:    200000052 Utilization st q:  0
CYCLE:    200000052 rdma_total_latency:          0
CYCLE:    200000052 Utilization st q (incomplete):  0
CYCLE:    200000052 WDMA bytes sent:          0
CYCLE:    200000052 Utilization ex q:  0
CYCLE:    200000052 Utilization ex q (incomplete):  0
CYCLE:    200000052 Utilization st q (incomplete):  0
CYCLE:    200000052 Utilization ld q (incomplete):  0
CYCLE:    200000052 WDMA total latency:          0
CYCLE:    200000052 Utilization ex q:  0
CYCLE:    200000052 Utilization:  0
CYCLE:    200000052 Utilization ex q (incomplete):  0
CYCLE:    202000052 Utilization ld q (incomplete):  0
CYCLE:    202000052 RDMA bytes rec:          0
CYCLE:    202000052 Utilization st q:  0
CYCLE:    202000052 Utilization ld q:  0
CYCLE:    202000052 Utilization:  0
CYCLE:    202000052 Utilization ld q:  0
CYCLE:    202000052 Utilization st q:  0
CYCLE:    202000052 rdma_total_latency:          0
CYCLE:    202000052 Utilization st q (incomplete):  0
CYCLE:    202000052 WDMA bytes sent:          0
CYCLE:    202000052 Utilization ex q:  0
CYCLE:    202000052 Utilization ex q (incomplete):  0
CYCLE:    202000052 Utilization st q (incomplete):  0
CYCLE:    202000052 Utilization ld q (incomplete):  0
CYCLE:    202000052 WDMA total latency:          0
CYCLE:    202000052 Utilization ex q:  0
CYCLE:    202000052 Utilization:  0
CYCLE:    202000052 Utilization ex q (incomplete):  0
CYCLE:    204000052 Utilization ld q (incomplete):  0
CYCLE:    204000052 RDMA bytes rec:          0
CYCLE:    204000052 Utilization st q:  0
CYCLE:    204000052 Utilization ld q:  0
CYCLE:    204000052 Utilization:  0
CYCLE:    204000052 Utilization ld q:  0
CYCLE:    204000052 Utilization st q:  0
CYCLE:    204000052 rdma_total_latency:          0
CYCLE:    204000052 Utilization st q (incomplete):  0
CYCLE:    204000052 WDMA bytes sent:          0
CYCLE:    204000052 Utilization ex q:  0
CYCLE:    204000052 Utilization ex q (incomplete):  0
CYCLE:    204000052 Utilization st q (incomplete):  0
CYCLE:    204000052 Utilization ld q (incomplete):  0
CYCLE:    204000052 WDMA total latency:          0
CYCLE:    204000052 Utilization ex q:  0
CYCLE:    204000052 Utilization:  0
CYCLE:    204000052 Utilization ex q (incomplete):  0
CYCLE:    206000052 Utilization ld q (incomplete):  0
CYCLE:    206000052 RDMA bytes rec:          0
CYCLE:    206000052 Utilization st q:  0
CYCLE:    206000052 Utilization ld q:  0
CYCLE:    206000052 Utilization:  0
CYCLE:    206000052 Utilization ld q:  0
CYCLE:    206000052 Utilization st q:  0
CYCLE:    206000052 rdma_total_latency:          0
CYCLE:    206000052 Utilization st q (incomplete):  0
CYCLE:    206000052 WDMA bytes sent:          0
CYCLE:    206000052 Utilization ex q:  0
CYCLE:    206000052 Utilization ex q (incomplete):  0
CYCLE:    206000052 Utilization st q (incomplete):  0
CYCLE:    206000052 Utilization ld q (incomplete):  0
CYCLE:    206000052 WDMA total latency:          0
CYCLE:    206000052 Utilization ex q:  0
CYCLE:    206000052 Utilization:  0
CYCLE:    206000052 Utilization ex q (incomplete):  0
CYCLE:    208000052 Utilization ld q (incomplete):  0
CYCLE:    208000052 RDMA bytes rec:          0
CYCLE:    208000052 Utilization st q:  0
CYCLE:    208000052 Utilization ld q:  0
CYCLE:    208000052 Utilization:  0
CYCLE:    208000052 Utilization ld q:  0
CYCLE:    208000052 Utilization st q:  0
CYCLE:    208000052 rdma_total_latency:          0
CYCLE:    208000052 Utilization st q (incomplete):  0
CYCLE:    208000052 WDMA bytes sent:          0
CYCLE:    208000052 Utilization ex q:  0
CYCLE:    208000052 Utilization ex q (incomplete):  0
CYCLE:    208000052 Utilization st q (incomplete):  0
CYCLE:    208000052 Utilization ld q (incomplete):  0
CYCLE:    208000052 WDMA total latency:          0
CYCLE:    208000052 Utilization ex q:  0
CYCLE:    208000052 Utilization:  0
CYCLE:    208000052 Utilization ex q (incomplete):  0
CYCLE:    210000052 Utilization ld q (incomplete):  0
CYCLE:    210000052 RDMA bytes rec:          0
CYCLE:    210000052 Utilization st q:  0
CYCLE:    210000052 Utilization ld q:  0
CYCLE:    210000052 Utilization:  0
CYCLE:    210000052 Utilization ld q:  0
CYCLE:    210000052 Utilization st q:  0
CYCLE:    210000052 rdma_total_latency:          0
CYCLE:    210000052 Utilization st q (incomplete):  0
CYCLE:    210000052 WDMA bytes sent:          0
CYCLE:    210000052 Utilization ex q:  0
CYCLE:    210000052 Utilization ex q (incomplete):  0
CYCLE:    210000052 Utilization st q (incomplete):  0
CYCLE:    210000052 Utilization ld q (incomplete):  0
CYCLE:    210000052 WDMA total latency:          0
CYCLE:    210000052 Utilization ex q:  0
CYCLE:    210000052 Utilization:  0
CYCLE:    210000052 Utilization ex q (incomplete):  0
CYCLE:    212000052 Utilization ld q (incomplete):  0
CYCLE:    212000052 RDMA bytes rec:          0
CYCLE:    212000052 Utilization st q:  0
CYCLE:    212000052 Utilization ld q:  0
CYCLE:    212000052 Utilization:  0
CYCLE:    212000052 Utilization ld q:  0
CYCLE:    212000052 Utilization st q:  0
CYCLE:    212000052 rdma_total_latency:          0
CYCLE:    212000052 Utilization st q (incomplete):  0
CYCLE:    212000052 WDMA bytes sent:          0
CYCLE:    212000052 Utilization ex q:  0
CYCLE:    212000052 Utilization ex q (incomplete):  0
CYCLE:    212000052 Utilization st q (incomplete):  0
CYCLE:    212000052 Utilization ld q (incomplete):  0
CYCLE:    212000052 WDMA total latency:          0
CYCLE:    212000052 Utilization ex q:  0
CYCLE:    212000052 Utilization:  0
CYCLE:    212000052 Utilization ex q (incomplete):  0
CYCLE:    214000052 Utilization ld q (incomplete):  0
CYCLE:    214000052 RDMA bytes rec:          0
CYCLE:    214000052 Utilization st q:  0
CYCLE:    214000052 Utilization ld q:  0
CYCLE:    214000052 Utilization:  0
CYCLE:    214000052 Utilization ld q:  0
CYCLE:    214000052 Utilization st q:  0
CYCLE:    214000052 rdma_total_latency:          0
CYCLE:    214000052 Utilization st q (incomplete):  0
CYCLE:    214000052 WDMA bytes sent:          0
CYCLE:    214000052 Utilization ex q:  0
CYCLE:    214000052 Utilization ex q (incomplete):  0
CYCLE:    214000052 Utilization st q (incomplete):  0
CYCLE:    214000052 Utilization ld q (incomplete):  0
CYCLE:    214000052 WDMA total latency:          0
CYCLE:    214000052 Utilization ex q:  0
CYCLE:    214000052 Utilization:  0
CYCLE:    214000052 Utilization ex q (incomplete):  0
CYCLE:    216000052 Utilization ld q (incomplete):  0
CYCLE:    216000052 RDMA bytes rec:          0
CYCLE:    216000052 Utilization st q:  0
CYCLE:    216000052 Utilization ld q:  0
CYCLE:    216000052 Utilization:  0
CYCLE:    216000052 Utilization ld q:  0
CYCLE:    216000052 Utilization st q:  0
CYCLE:    216000052 rdma_total_latency:          0
CYCLE:    216000052 Utilization st q (incomplete):  0
CYCLE:    216000052 WDMA bytes sent:          0
CYCLE:    216000052 Utilization ex q:  0
CYCLE:    216000052 Utilization ex q (incomplete):  0
CYCLE:    216000052 Utilization st q (incomplete):  0
CYCLE:    216000052 Utilization ld q (incomplete):  0
CYCLE:    216000052 WDMA total latency:          0
CYCLE:    216000052 Utilization ex q:  0
CYCLE:    216000052 Utilization:  0
CYCLE:    216000052 Utilization ex q (incomplete):  0
CYCLE:    218000052 Utilization ld q (incomplete):  0
CYCLE:    218000052 RDMA bytes rec:          0
CYCLE:    218000052 Utilization st q:  0
CYCLE:    218000052 Utilization ld q:  0
CYCLE:    218000052 Utilization:  0
CYCLE:    218000052 Utilization ld q:  0
CYCLE:    218000052 Utilization st q:  0
CYCLE:    218000052 rdma_total_latency:          0
CYCLE:    218000052 Utilization st q (incomplete):  0
CYCLE:    218000052 WDMA bytes sent:          0
CYCLE:    218000052 Utilization ex q:  0
CYCLE:    218000052 Utilization ex q (incomplete):  0
CYCLE:    218000052 Utilization st q (incomplete):  0
CYCLE:    218000052 Utilization ld q (incomplete):  0
CYCLE:    218000052 WDMA total latency:          0
CYCLE:    218000052 Utilization ex q:  0
CYCLE:    218000052 Utilization:  0
CYCLE:    218000052 Utilization ex q (incomplete):  0
CYCLE:    220000052 Utilization ld q (incomplete):  0
CYCLE:    220000052 RDMA bytes rec:          0
CYCLE:    220000052 Utilization st q:  0
CYCLE:    220000052 Utilization ld q:  0
CYCLE:    220000052 Utilization:  0
CYCLE:    220000052 Utilization ld q:  0
CYCLE:    220000052 Utilization st q:  0
CYCLE:    220000052 rdma_total_latency:          0
CYCLE:    220000052 Utilization st q (incomplete):  0
CYCLE:    220000052 WDMA bytes sent:          0
CYCLE:    220000052 Utilization ex q:  0
CYCLE:    220000052 Utilization ex q (incomplete):  0
CYCLE:    220000052 Utilization st q (incomplete):  0
CYCLE:    220000052 Utilization ld q (incomplete):  0
CYCLE:    220000052 WDMA total latency:          0
CYCLE:    220000052 Utilization ex q:  0
CYCLE:    220000052 Utilization:  0
CYCLE:    220000052 Utilization ex q (incomplete):  0
CYCLE:    222000052 Utilization ld q (incomplete):  0
CYCLE:    222000052 RDMA bytes rec:          0
CYCLE:    222000052 Utilization st q:  0
CYCLE:    222000052 Utilization ld q:  0
CYCLE:    222000052 Utilization:  0
CYCLE:    222000052 Utilization ld q:  0
CYCLE:    222000052 Utilization st q:  0
CYCLE:    222000052 rdma_total_latency:          0
CYCLE:    222000052 Utilization st q (incomplete):  0
CYCLE:    222000052 WDMA bytes sent:          0
CYCLE:    222000052 Utilization ex q:  0
CYCLE:    222000052 Utilization ex q (incomplete):  0
CYCLE:    222000052 Utilization st q (incomplete):  0
CYCLE:    222000052 Utilization ld q (incomplete):  0
CYCLE:    222000052 WDMA total latency:          0
CYCLE:    222000052 Utilization ex q:  0
CYCLE:    222000052 Utilization:  0
CYCLE:    222000052 Utilization ex q (incomplete):  0
CYCLE:    224000052 Utilization ld q (incomplete):  0
CYCLE:    224000052 RDMA bytes rec:          0
CYCLE:    224000052 Utilization st q:  0
CYCLE:    224000052 Utilization ld q:  0
CYCLE:    224000052 Utilization:  0
CYCLE:    224000052 Utilization ld q:  0
CYCLE:    224000052 Utilization st q:  0
CYCLE:    224000052 rdma_total_latency:          0
CYCLE:    224000052 Utilization st q (incomplete):  0
CYCLE:    224000052 WDMA bytes sent:          0
CYCLE:    224000052 Utilization ex q:  0
CYCLE:    224000052 Utilization ex q (incomplete):  0
CYCLE:    224000052 Utilization st q (incomplete):  0
CYCLE:    224000052 Utilization ld q (incomplete):  0
CYCLE:    224000052 WDMA total latency:          0
CYCLE:    224000052 Utilization ex q:  0
CYCLE:    224000052 Utilization:  0
CYCLE:    224000052 Utilization ex q (incomplete):  0
CYCLE:    226000052 Utilization ld q (incomplete):  0
CYCLE:    226000052 RDMA bytes rec:          0
CYCLE:    226000052 Utilization st q:  0
CYCLE:    226000052 Utilization ld q:  0
CYCLE:    226000052 Utilization:  0
CYCLE:    226000052 Utilization ld q:  0
CYCLE:    226000052 Utilization st q:  0
CYCLE:    226000052 rdma_total_latency:          0
CYCLE:    226000052 Utilization st q (incomplete):  0
CYCLE:    226000052 WDMA bytes sent:          0
CYCLE:    226000052 Utilization ex q:  0
CYCLE:    226000052 Utilization ex q (incomplete):  0
CYCLE:    226000052 Utilization st q (incomplete):  0
CYCLE:    226000052 Utilization ld q (incomplete):  0
CYCLE:    226000052 WDMA total latency:          0
CYCLE:    226000052 Utilization ex q:  0
CYCLE:    226000052 Utilization:  0
CYCLE:    226000052 Utilization ex q (incomplete):  0
CYCLE:    228000052 Utilization ld q (incomplete):  0
CYCLE:    228000052 RDMA bytes rec:          0
CYCLE:    228000052 Utilization st q:  0
CYCLE:    228000052 Utilization ld q:  0
CYCLE:    228000052 Utilization:  0
CYCLE:    228000052 Utilization ld q:  0
CYCLE:    228000052 Utilization st q:  0
CYCLE:    228000052 rdma_total_latency:          0
CYCLE:    228000052 Utilization st q (incomplete):  0
CYCLE:    228000052 WDMA bytes sent:          0
CYCLE:    228000052 Utilization ex q:  0
CYCLE:    228000052 Utilization ex q (incomplete):  0
CYCLE:    228000052 Utilization st q (incomplete):  0
CYCLE:    228000052 Utilization ld q (incomplete):  0
CYCLE:    228000052 WDMA total latency:          0
CYCLE:    228000052 Utilization ex q:  0
CYCLE:    228000052 Utilization:  0
CYCLE:    228000052 Utilization ex q (incomplete):  0
CYCLE:    230000052 Utilization ld q (incomplete):  0
CYCLE:    230000052 RDMA bytes rec:          0
CYCLE:    230000052 Utilization st q:  0
CYCLE:    230000052 Utilization ld q:  0
CYCLE:    230000052 Utilization:  0
CYCLE:    230000052 Utilization ld q:  0
CYCLE:    230000052 Utilization st q:  0
CYCLE:    230000052 rdma_total_latency:          0
CYCLE:    230000052 Utilization st q (incomplete):  0
CYCLE:    230000052 WDMA bytes sent:          0
CYCLE:    230000052 Utilization ex q:  0
CYCLE:    230000052 Utilization ex q (incomplete):  0
CYCLE:    230000052 Utilization st q (incomplete):  0
CYCLE:    230000052 Utilization ld q (incomplete):  0
CYCLE:    230000052 WDMA total latency:          0
CYCLE:    230000052 Utilization ex q:  0
CYCLE:    230000052 Utilization:  0
CYCLE:    230000052 Utilization ex q (incomplete):  0
CYCLE:    232000052 Utilization ld q (incomplete):  0
CYCLE:    232000052 RDMA bytes rec:          0
CYCLE:    232000052 Utilization st q:  0
CYCLE:    232000052 Utilization ld q:  0
CYCLE:    232000052 Utilization:  0
CYCLE:    232000052 Utilization ld q:  0
CYCLE:    232000052 Utilization st q:  0
CYCLE:    232000052 rdma_total_latency:          0
CYCLE:    232000052 Utilization st q (incomplete):  0
CYCLE:    232000052 WDMA bytes sent:          0
CYCLE:    232000052 Utilization ex q:  0
CYCLE:    232000052 Utilization ex q (incomplete):  0
CYCLE:    232000052 Utilization st q (incomplete):  0
CYCLE:    232000052 Utilization ld q (incomplete):  0
CYCLE:    232000052 WDMA total latency:          0
CYCLE:    232000052 Utilization ex q:  0
CYCLE:    232000052 Utilization:  0
CYCLE:    232000052 Utilization ex q (incomplete):  0
CYCLE:    234000052 Utilization ld q (incomplete):  0
CYCLE:    234000052 RDMA bytes rec:          0
CYCLE:    234000052 Utilization st q:  0
CYCLE:    234000052 Utilization ld q:  0
CYCLE:    234000052 Utilization:  0
CYCLE:    234000052 Utilization ld q:  0
CYCLE:    234000052 Utilization st q:  0
CYCLE:    234000052 rdma_total_latency:          0
CYCLE:    234000052 Utilization st q (incomplete):  0
CYCLE:    234000052 WDMA bytes sent:          0
CYCLE:    234000052 Utilization ex q:  0
CYCLE:    234000052 Utilization ex q (incomplete):  0
CYCLE:    234000052 Utilization st q (incomplete):  0
CYCLE:    234000052 Utilization ld q (incomplete):  0
CYCLE:    234000052 WDMA total latency:          0
CYCLE:    234000052 Utilization ex q:  0
CYCLE:    234000052 Utilization:  0
CYCLE:    234000052 Utilization ex q (incomplete):  0
CYCLE:    236000052 Utilization ld q (incomplete):  0
CYCLE:    236000052 RDMA bytes rec:          0
CYCLE:    236000052 Utilization st q:  0
CYCLE:    236000052 Utilization ld q:  0
CYCLE:    236000052 Utilization:  0
CYCLE:    236000052 Utilization ld q:  0
CYCLE:    236000052 Utilization st q:  0
CYCLE:    236000052 rdma_total_latency:          0
CYCLE:    236000052 Utilization st q (incomplete):  0
CYCLE:    236000052 WDMA bytes sent:          0
CYCLE:    236000052 Utilization ex q:  0
CYCLE:    236000052 Utilization ex q (incomplete):  0
CYCLE:    236000052 Utilization st q (incomplete):  0
CYCLE:    236000052 Utilization ld q (incomplete):  0
CYCLE:    236000052 WDMA total latency:          0
CYCLE:    236000052 Utilization ex q:  0
CYCLE:    236000052 Utilization:  0
CYCLE:    236000052 Utilization ex q (incomplete):  0
CYCLE:    238000052 Utilization ld q (incomplete):  0
CYCLE:    238000052 RDMA bytes rec:          0
CYCLE:    238000052 Utilization st q:  0
CYCLE:    238000052 Utilization ld q:  0
CYCLE:    238000052 Utilization:  0
CYCLE:    238000052 Utilization ld q:  0
CYCLE:    238000052 Utilization st q:  0
CYCLE:    238000052 rdma_total_latency:          0
CYCLE:    238000052 Utilization st q (incomplete):  0
CYCLE:    238000052 WDMA bytes sent:          0
CYCLE:    238000052 Utilization ex q:  0
CYCLE:    238000052 Utilization ex q (incomplete):  0
CYCLE:    238000052 Utilization st q (incomplete):  0
CYCLE:    238000052 Utilization ld q (incomplete):  0
CYCLE:    238000052 WDMA total latency:          0
CYCLE:    238000052 Utilization ex q:  0
CYCLE:    238000052 Utilization:  0
CYCLE:    238000052 Utilization ex q (incomplete):  0
CYCLE:    240000052 Utilization ld q (incomplete):  0
CYCLE:    240000052 RDMA bytes rec:          0
CYCLE:    240000052 Utilization st q:  0
CYCLE:    240000052 Utilization ld q:  0
CYCLE:    240000052 Utilization:  0
CYCLE:    240000052 Utilization ld q:  0
CYCLE:    240000052 Utilization st q:  0
CYCLE:    240000052 rdma_total_latency:          0
CYCLE:    240000052 Utilization st q (incomplete):  0
CYCLE:    240000052 WDMA bytes sent:          0
CYCLE:    240000052 Utilization ex q:  0
CYCLE:    240000052 Utilization ex q (incomplete):  0
CYCLE:    240000052 Utilization st q (incomplete):  0
CYCLE:    240000052 Utilization ld q (incomplete):  0
CYCLE:    240000052 WDMA total latency:          0
CYCLE:    240000052 Utilization ex q:  0
CYCLE:    240000052 Utilization:  0
CYCLE:    240000052 Utilization ex q (incomplete):  0
CYCLE:    242000052 Utilization ld q (incomplete):  0
CYCLE:    242000052 RDMA bytes rec:          0
CYCLE:    242000052 Utilization st q:  0
CYCLE:    242000052 Utilization ld q:  0
CYCLE:    242000052 Utilization:  0
CYCLE:    242000052 Utilization ld q:  0
CYCLE:    242000052 Utilization st q:  0
CYCLE:    242000052 rdma_total_latency:          0
CYCLE:    242000052 Utilization st q (incomplete):  0
CYCLE:    242000052 WDMA bytes sent:          0
CYCLE:    242000052 Utilization ex q:  0
CYCLE:    242000052 Utilization ex q (incomplete):  0
CYCLE:    242000052 Utilization st q (incomplete):  0
CYCLE:    242000052 Utilization ld q (incomplete):  0
CYCLE:    242000052 WDMA total latency:          0
CYCLE:    242000052 Utilization ex q:  0
CYCLE:    242000052 Utilization:  0
CYCLE:    242000052 Utilization ex q (incomplete):  0
CYCLE:    244000052 Utilization ld q (incomplete):  0
CYCLE:    244000052 RDMA bytes rec:          0
CYCLE:    244000052 Utilization st q:  0
CYCLE:    244000052 Utilization ld q:  0
CYCLE:    244000052 Utilization:  0
CYCLE:    244000052 Utilization ld q:  0
CYCLE:    244000052 Utilization st q:  0
CYCLE:    244000052 rdma_total_latency:          0
CYCLE:    244000052 Utilization st q (incomplete):  0
CYCLE:    244000052 WDMA bytes sent:          0
CYCLE:    244000052 Utilization ex q:  0
CYCLE:    244000052 Utilization ex q (incomplete):  0
CYCLE:    244000052 Utilization st q (incomplete):  0
CYCLE:    244000052 Utilization ld q (incomplete):  0
CYCLE:    244000052 WDMA total latency:          0
CYCLE:    244000052 Utilization ex q:  0
CYCLE:    244000052 Utilization:  0
CYCLE:    244000052 Utilization ex q (incomplete):  0
CYCLE:    246000052 Utilization ld q (incomplete):  0
CYCLE:    246000052 RDMA bytes rec:          0
CYCLE:    246000052 Utilization st q:  0
CYCLE:    246000052 Utilization ld q:  0
CYCLE:    246000052 Utilization:  0
CYCLE:    246000052 Utilization ld q:  0
CYCLE:    246000052 Utilization st q:  0
CYCLE:    246000052 rdma_total_latency:          0
CYCLE:    246000052 Utilization st q (incomplete):  0
CYCLE:    246000052 WDMA bytes sent:          0
CYCLE:    246000052 Utilization ex q:  0
CYCLE:    246000052 Utilization ex q (incomplete):  0
CYCLE:    246000052 Utilization st q (incomplete):  0
CYCLE:    246000052 Utilization ld q (incomplete):  0
CYCLE:    246000052 WDMA total latency:          0
CYCLE:    246000052 Utilization ex q:  0
CYCLE:    246000052 Utilization:  0
CYCLE:    246000052 Utilization ex q (incomplete):  0
CYCLE:    248000052 Utilization ld q (incomplete):  0
CYCLE:    248000052 RDMA bytes rec:          0
CYCLE:    248000052 Utilization st q:  0
CYCLE:    248000052 Utilization ld q:  0
CYCLE:    248000052 Utilization:  0
CYCLE:    248000052 Utilization ld q:  0
CYCLE:    248000052 Utilization st q:  0
CYCLE:    248000052 rdma_total_latency:          0
CYCLE:    248000052 Utilization st q (incomplete):  0
CYCLE:    248000052 WDMA bytes sent:          0
CYCLE:    248000052 Utilization ex q:  0
CYCLE:    248000052 Utilization ex q (incomplete):  0
CYCLE:    248000052 Utilization st q (incomplete):  0
CYCLE:    248000052 Utilization ld q (incomplete):  0
CYCLE:    248000052 WDMA total latency:          0
CYCLE:    248000052 Utilization ex q:  0
CYCLE:    248000052 Utilization:  0
CYCLE:    248000052 Utilization ex q (incomplete):  0
CYCLE:    250000052 Utilization ld q (incomplete):  0
CYCLE:    250000052 RDMA bytes rec:          0
CYCLE:    250000052 Utilization st q:  0
CYCLE:    250000052 Utilization ld q:  0
CYCLE:    250000052 Utilization:  0
CYCLE:    250000052 Utilization ld q:  0
CYCLE:    250000052 Utilization st q:  0
CYCLE:    250000052 rdma_total_latency:          0
CYCLE:    250000052 Utilization st q (incomplete):  0
CYCLE:    250000052 WDMA bytes sent:          0
CYCLE:    250000052 Utilization ex q:  0
CYCLE:    250000052 Utilization ex q (incomplete):  0
CYCLE:    250000052 Utilization st q (incomplete):  0
CYCLE:    250000052 Utilization ld q (incomplete):  0
CYCLE:    250000052 WDMA total latency:          0
CYCLE:    250000052 Utilization ex q:  0
CYCLE:    250000052 Utilization:  0
CYCLE:    250000052 Utilization ex q (incomplete):  0
CYCLE:    252000052 Utilization ld q (incomplete):  0
CYCLE:    252000052 RDMA bytes rec:          0
CYCLE:    252000052 Utilization st q:  0
CYCLE:    252000052 Utilization ld q:  0
CYCLE:    252000052 Utilization:  0
CYCLE:    252000052 Utilization ld q:  0
CYCLE:    252000052 Utilization st q:  0
CYCLE:    252000052 rdma_total_latency:          0
CYCLE:    252000052 Utilization st q (incomplete):  0
CYCLE:    252000052 WDMA bytes sent:          0
CYCLE:    252000052 Utilization ex q:  0
CYCLE:    252000052 Utilization ex q (incomplete):  0
CYCLE:    252000052 Utilization st q (incomplete):  0
CYCLE:    252000052 Utilization ld q (incomplete):  0
CYCLE:    252000052 WDMA total latency:          0
CYCLE:    252000052 Utilization ex q:  0
CYCLE:    252000052 Utilization:  0
CYCLE:    252000052 Utilization ex q (incomplete):  0
CYCLE:    254000052 Utilization ld q (incomplete):  0
CYCLE:    254000052 RDMA bytes rec:          0
CYCLE:    254000052 Utilization st q:  0
CYCLE:    254000052 Utilization ld q:  0
CYCLE:    254000052 Utilization:  0
CYCLE:    254000052 Utilization ld q:  0
CYCLE:    254000052 Utilization st q:  0
CYCLE:    254000052 rdma_total_latency:          0
CYCLE:    254000052 Utilization st q (incomplete):  0
CYCLE:    254000052 WDMA bytes sent:          0
CYCLE:    254000052 Utilization ex q:  0
CYCLE:    254000052 Utilization ex q (incomplete):  0
CYCLE:    254000052 Utilization st q (incomplete):  0
CYCLE:    254000052 Utilization ld q (incomplete):  0
CYCLE:    254000052 WDMA total latency:          0
CYCLE:    254000052 Utilization ex q:  0
CYCLE:    254000052 Utilization:  0
CYCLE:    254000052 Utilization ex q (incomplete):  0
CYCLE:    256000052 Utilization ld q (incomplete):  0
CYCLE:    256000052 RDMA bytes rec:          0
CYCLE:    256000052 Utilization st q:  0
CYCLE:    256000052 Utilization ld q:  0
CYCLE:    256000052 Utilization:  0
CYCLE:    256000052 Utilization ld q:  0
CYCLE:    256000052 Utilization st q:  0
CYCLE:    256000052 rdma_total_latency:          0
CYCLE:    256000052 Utilization st q (incomplete):  0
CYCLE:    256000052 WDMA bytes sent:          0
CYCLE:    256000052 Utilization ex q:  0
CYCLE:    256000052 Utilization ex q (incomplete):  0
CYCLE:    256000052 Utilization st q (incomplete):  0
CYCLE:    256000052 Utilization ld q (incomplete):  0
CYCLE:    256000052 WDMA total latency:          0
CYCLE:    256000052 Utilization ex q:  0
CYCLE:    256000052 Utilization:  0
CYCLE:    256000052 Utilization ex q (incomplete):  0
CYCLE:    258000052 Utilization ld q (incomplete):  0
CYCLE:    258000052 RDMA bytes rec:          0
CYCLE:    258000052 Utilization st q:  0
CYCLE:    258000052 Utilization ld q:  0
CYCLE:    258000052 Utilization:  0
CYCLE:    258000052 Utilization ld q:  0
CYCLE:    258000052 Utilization st q:  0
CYCLE:    258000052 rdma_total_latency:          0
CYCLE:    258000052 Utilization st q (incomplete):  0
CYCLE:    258000052 WDMA bytes sent:          0
CYCLE:    258000052 Utilization ex q:  0
CYCLE:    258000052 Utilization ex q (incomplete):  0
CYCLE:    258000052 Utilization st q (incomplete):  0
CYCLE:    258000052 Utilization ld q (incomplete):  0
CYCLE:    258000052 WDMA total latency:          0
CYCLE:    258000052 Utilization ex q:  0
CYCLE:    258000052 Utilization:  0
CYCLE:    258000052 Utilization ex q (incomplete):  0
CYCLE:    260000052 Utilization ld q (incomplete):  0
CYCLE:    260000052 RDMA bytes rec:          0
CYCLE:    260000052 Utilization st q:  0
CYCLE:    260000052 Utilization ld q:  0
CYCLE:    260000052 Utilization:  0
CYCLE:    260000052 Utilization ld q:  0
CYCLE:    260000052 Utilization st q:  0
CYCLE:    260000052 rdma_total_latency:          0
CYCLE:    260000052 Utilization st q (incomplete):  0
CYCLE:    260000052 WDMA bytes sent:          0
CYCLE:    260000052 Utilization ex q:  0
CYCLE:    260000052 Utilization ex q (incomplete):  0
CYCLE:    260000052 Utilization st q (incomplete):  0
CYCLE:    260000052 Utilization ld q (incomplete):  0
CYCLE:    260000052 WDMA total latency:          0
CYCLE:    260000052 Utilization ex q:  0
CYCLE:    260000052 Utilization:  0
CYCLE:    260000052 Utilization ex q (incomplete):  0
CYCLE:    262000052 Utilization ld q (incomplete):  0
CYCLE:    262000052 RDMA bytes rec:          0
CYCLE:    262000052 Utilization st q:  0
CYCLE:    262000052 Utilization ld q:  0
CYCLE:    262000052 Utilization:  0
CYCLE:    262000052 Utilization ld q:  0
CYCLE:    262000052 Utilization st q:  0
CYCLE:    262000052 rdma_total_latency:          0
CYCLE:    262000052 Utilization st q (incomplete):  0
CYCLE:    262000052 WDMA bytes sent:          0
CYCLE:    262000052 Utilization ex q:  0
CYCLE:    262000052 Utilization ex q (incomplete):  0
CYCLE:    262000052 Utilization st q (incomplete):  0
CYCLE:    262000052 Utilization ld q (incomplete):  0
CYCLE:    262000052 WDMA total latency:          0
CYCLE:    262000052 Utilization ex q:  0
CYCLE:    262000052 Utilization:  0
CYCLE:    262000052 Utilization ex q (incomplete):  0
CYCLE:    264000052 Utilization ld q (incomplete):  0
CYCLE:    264000052 RDMA bytes rec:          0
CYCLE:    264000052 Utilization st q:  0
CYCLE:    264000052 Utilization ld q:  0
CYCLE:    264000052 Utilization:  0
CYCLE:    264000052 Utilization ld q:  0
CYCLE:    264000052 Utilization st q:  0
CYCLE:    264000052 rdma_total_latency:          0
CYCLE:    264000052 Utilization st q (incomplete):  0
CYCLE:    264000052 WDMA bytes sent:          0
CYCLE:    264000052 Utilization ex q:  0
CYCLE:    264000052 Utilization ex q (incomplete):  0
CYCLE:    264000052 Utilization st q (incomplete):  0
CYCLE:    264000052 Utilization ld q (incomplete):  0
CYCLE:    264000052 WDMA total latency:          0
CYCLE:    264000052 Utilization ex q:  0
CYCLE:    264000052 Utilization:  0
CYCLE:    264000052 Utilization ex q (incomplete):  0
CYCLE:    266000052 Utilization ld q (incomplete):  0
CYCLE:    266000052 RDMA bytes rec:          0
CYCLE:    266000052 Utilization st q:  0
CYCLE:    266000052 Utilization ld q:  0
CYCLE:    266000052 Utilization:  0
CYCLE:    266000052 Utilization ld q:  0
CYCLE:    266000052 Utilization st q:  0
CYCLE:    266000052 rdma_total_latency:          0
CYCLE:    266000052 Utilization st q (incomplete):  0
CYCLE:    266000052 WDMA bytes sent:          0
CYCLE:    266000052 Utilization ex q:  0
CYCLE:    266000052 Utilization ex q (incomplete):  0
CYCLE:    266000052 Utilization st q (incomplete):  0
CYCLE:    266000052 Utilization ld q (incomplete):  0
CYCLE:    266000052 WDMA total latency:          0
CYCLE:    266000052 Utilization ex q:  0
CYCLE:    266000052 Utilization:  0
CYCLE:    266000052 Utilization ex q (incomplete):  0
CYCLE:    268000052 Utilization ld q (incomplete):  0
CYCLE:    268000052 RDMA bytes rec:          0
CYCLE:    268000052 Utilization st q:  0
CYCLE:    268000052 Utilization ld q:  0
CYCLE:    268000052 Utilization:  0
CYCLE:    268000052 Utilization ld q:  0
CYCLE:    268000052 Utilization st q:  0
CYCLE:    268000052 rdma_total_latency:          0
CYCLE:    268000052 Utilization st q (incomplete):  0
CYCLE:    268000052 WDMA bytes sent:          0
CYCLE:    268000052 Utilization ex q:  0
CYCLE:    268000052 Utilization ex q (incomplete):  0
CYCLE:    268000052 Utilization st q (incomplete):  0
CYCLE:    268000052 Utilization ld q (incomplete):  0
CYCLE:    268000052 WDMA total latency:          0
CYCLE:    268000052 Utilization ex q:  0
CYCLE:    268000052 Utilization:  0
CYCLE:    268000052 Utilization ex q (incomplete):  0
CYCLE:    270000052 Utilization ld q (incomplete):  0
CYCLE:    270000052 RDMA bytes rec:          0
CYCLE:    270000052 Utilization st q:  0
CYCLE:    270000052 Utilization ld q:  0
CYCLE:    270000052 Utilization:  0
CYCLE:    270000052 Utilization ld q:  0
CYCLE:    270000052 Utilization st q:  0
CYCLE:    270000052 rdma_total_latency:          0
CYCLE:    270000052 Utilization st q (incomplete):  0
CYCLE:    270000052 WDMA bytes sent:          0
CYCLE:    270000052 Utilization ex q:  0
CYCLE:    270000052 Utilization ex q (incomplete):  0
CYCLE:    270000052 Utilization st q (incomplete):  0
CYCLE:    270000052 Utilization ld q (incomplete):  0
CYCLE:    270000052 WDMA total latency:          0
CYCLE:    270000052 Utilization ex q:  0
CYCLE:    270000052 Utilization:  0
CYCLE:    270000052 Utilization ex q (incomplete):  0
CYCLE:    272000052 Utilization ld q (incomplete):  0
CYCLE:    272000052 RDMA bytes rec:          0
CYCLE:    272000052 Utilization st q:  0
CYCLE:    272000052 Utilization ld q:  0
CYCLE:    272000052 Utilization:  0
CYCLE:    272000052 Utilization ld q:  0
CYCLE:    272000052 Utilization st q:  0
CYCLE:    272000052 rdma_total_latency:          0
CYCLE:    272000052 Utilization st q (incomplete):  0
CYCLE:    272000052 WDMA bytes sent:          0
CYCLE:    272000052 Utilization ex q:  0
CYCLE:    272000052 Utilization ex q (incomplete):  0
CYCLE:    272000052 Utilization st q (incomplete):  0
CYCLE:    272000052 Utilization ld q (incomplete):  0
CYCLE:    272000052 WDMA total latency:          0
CYCLE:    272000052 Utilization ex q:  0
CYCLE:    272000052 Utilization:  0
CYCLE:    272000052 Utilization ex q (incomplete):  0
CYCLE:    274000052 Utilization ld q (incomplete):  0
CYCLE:    274000052 RDMA bytes rec:          0
CYCLE:    274000052 Utilization st q:  0
CYCLE:    274000052 Utilization ld q:  0
CYCLE:    274000052 Utilization:  0
CYCLE:    274000052 Utilization ld q:  0
CYCLE:    274000052 Utilization st q:  0
CYCLE:    274000052 rdma_total_latency:          0
CYCLE:    274000052 Utilization st q (incomplete):  0
CYCLE:    274000052 WDMA bytes sent:          0
CYCLE:    274000052 Utilization ex q:  0
CYCLE:    274000052 Utilization ex q (incomplete):  0
CYCLE:    274000052 Utilization st q (incomplete):  0
CYCLE:    274000052 Utilization ld q (incomplete):  0
CYCLE:    274000052 WDMA total latency:          0
CYCLE:    274000052 Utilization ex q:  0
CYCLE:    274000052 Utilization:  0
CYCLE:    274000052 Utilization ex q (incomplete):  0
CYCLE:    276000052 Utilization ld q (incomplete):  0
CYCLE:    276000052 RDMA bytes rec:          0
CYCLE:    276000052 Utilization st q:  0
CYCLE:    276000052 Utilization ld q:  0
CYCLE:    276000052 Utilization:  0
CYCLE:    276000052 Utilization ld q:  0
CYCLE:    276000052 Utilization st q:  0
CYCLE:    276000052 rdma_total_latency:          0
CYCLE:    276000052 Utilization st q (incomplete):  0
CYCLE:    276000052 WDMA bytes sent:          0
CYCLE:    276000052 Utilization ex q:  0
CYCLE:    276000052 Utilization ex q (incomplete):  0
CYCLE:    276000052 Utilization st q (incomplete):  0
CYCLE:    276000052 Utilization ld q (incomplete):  0
CYCLE:    276000052 WDMA total latency:          0
CYCLE:    276000052 Utilization ex q:  0
CYCLE:    276000052 Utilization:  0
CYCLE:    276000052 Utilization ex q (incomplete):  0
CYCLE:    278000052 Utilization ld q (incomplete):  0
CYCLE:    278000052 RDMA bytes rec:          0
CYCLE:    278000052 Utilization st q:  0
CYCLE:    278000052 Utilization ld q:  0
CYCLE:    278000052 Utilization:  0
CYCLE:    278000052 Utilization ld q:  0
CYCLE:    278000052 Utilization st q:  0
CYCLE:    278000052 rdma_total_latency:          0
CYCLE:    278000052 Utilization st q (incomplete):  0
CYCLE:    278000052 WDMA bytes sent:          0
CYCLE:    278000052 Utilization ex q:  0
CYCLE:    278000052 Utilization ex q (incomplete):  0
CYCLE:    278000052 Utilization st q (incomplete):  0
CYCLE:    278000052 Utilization ld q (incomplete):  0
CYCLE:    278000052 WDMA total latency:          0
CYCLE:    278000052 Utilization ex q:  0
CYCLE:    278000052 Utilization:  0
CYCLE:    278000052 Utilization ex q (incomplete):  0
CYCLE:    280000052 Utilization ld q (incomplete):  0
CYCLE:    280000052 RDMA bytes rec:          0
CYCLE:    280000052 Utilization st q:  0
CYCLE:    280000052 Utilization ld q:  0
CYCLE:    280000052 Utilization:  0
CYCLE:    280000052 Utilization ld q:  0
CYCLE:    280000052 Utilization st q:  0
CYCLE:    280000052 rdma_total_latency:          0
CYCLE:    280000052 Utilization st q (incomplete):  0
CYCLE:    280000052 WDMA bytes sent:          0
CYCLE:    280000052 Utilization ex q:  0
CYCLE:    280000052 Utilization ex q (incomplete):  0
CYCLE:    280000052 Utilization st q (incomplete):  0
CYCLE:    280000052 Utilization ld q (incomplete):  0
CYCLE:    280000052 WDMA total latency:          0
CYCLE:    280000052 Utilization ex q:  0
CYCLE:    280000052 Utilization:  0
CYCLE:    280000052 Utilization ex q (incomplete):  0
CYCLE:    282000052 Utilization ld q (incomplete):  0
CYCLE:    282000052 RDMA bytes rec:          0
CYCLE:    282000052 Utilization st q:  0
CYCLE:    282000052 Utilization ld q:  0
CYCLE:    282000052 Utilization:  0
CYCLE:    282000052 Utilization ld q:  0
CYCLE:    282000052 Utilization st q:  0
CYCLE:    282000052 rdma_total_latency:          0
CYCLE:    282000052 Utilization st q (incomplete):  0
CYCLE:    282000052 WDMA bytes sent:          0
CYCLE:    282000052 Utilization ex q:  0
CYCLE:    282000052 Utilization ex q (incomplete):  0
CYCLE:    282000052 Utilization st q (incomplete):  0
CYCLE:    282000052 Utilization ld q (incomplete):  0
CYCLE:    282000052 WDMA total latency:          0
CYCLE:    282000052 Utilization ex q:  0
CYCLE:    282000052 Utilization:  0
CYCLE:    282000052 Utilization ex q (incomplete):  0
CYCLE:    284000052 Utilization ld q (incomplete):  0
CYCLE:    284000052 RDMA bytes rec:          0
CYCLE:    284000052 Utilization st q:  0
CYCLE:    284000052 Utilization ld q:  0
CYCLE:    284000052 Utilization:  0
CYCLE:    284000052 Utilization ld q:  0
CYCLE:    284000052 Utilization st q:  0
CYCLE:    284000052 rdma_total_latency:          0
CYCLE:    284000052 Utilization st q (incomplete):  0
CYCLE:    284000052 WDMA bytes sent:          0
CYCLE:    284000052 Utilization ex q:  0
CYCLE:    284000052 Utilization ex q (incomplete):  0
CYCLE:    284000052 Utilization st q (incomplete):  0
CYCLE:    284000052 Utilization ld q (incomplete):  0
CYCLE:    284000052 WDMA total latency:          0
CYCLE:    284000052 Utilization ex q:  0
CYCLE:    284000052 Utilization:  0
CYCLE:    284000052 Utilization ex q (incomplete):  0
CYCLE:    286000052 Utilization ld q (incomplete):  0
CYCLE:    286000052 RDMA bytes rec:          0
CYCLE:    286000052 Utilization st q:  0
CYCLE:    286000052 Utilization ld q:  0
CYCLE:    286000052 Utilization:  0
CYCLE:    286000052 Utilization ld q:  0
CYCLE:    286000052 Utilization st q:  0
CYCLE:    286000052 rdma_total_latency:          0
CYCLE:    286000052 Utilization st q (incomplete):  0
CYCLE:    286000052 WDMA bytes sent:          0
CYCLE:    286000052 Utilization ex q:  0
CYCLE:    286000052 Utilization ex q (incomplete):  0
CYCLE:    286000052 Utilization st q (incomplete):  0
CYCLE:    286000052 Utilization ld q (incomplete):  0
CYCLE:    286000052 WDMA total latency:          0
CYCLE:    286000052 Utilization ex q:  0
CYCLE:    286000052 Utilization:  0
CYCLE:    286000052 Utilization ex q (incomplete):  0
CYCLE:    288000052 Utilization ld q (incomplete):  0
CYCLE:    288000052 RDMA bytes rec:          0
CYCLE:    288000052 Utilization st q:  0
CYCLE:    288000052 Utilization ld q:  0
CYCLE:    288000052 Utilization:  0
CYCLE:    288000052 Utilization ld q:  0
CYCLE:    288000052 Utilization st q:  0
CYCLE:    288000052 rdma_total_latency:          0
CYCLE:    288000052 Utilization st q (incomplete):  0
CYCLE:    288000052 WDMA bytes sent:          0
CYCLE:    288000052 Utilization ex q:  0
CYCLE:    288000052 Utilization ex q (incomplete):  0
CYCLE:    288000052 Utilization st q (incomplete):  0
CYCLE:    288000052 Utilization ld q (incomplete):  0
CYCLE:    288000052 WDMA total latency:          0
CYCLE:    288000052 Utilization ex q:  0
CYCLE:    288000052 Utilization:  0
CYCLE:    288000052 Utilization ex q (incomplete):  0
CYCLE:    290000052 Utilization ld q (incomplete):  0
CYCLE:    290000052 RDMA bytes rec:          0
CYCLE:    290000052 Utilization st q:  0
CYCLE:    290000052 Utilization ld q:  0
CYCLE:    290000052 Utilization:  0
CYCLE:    290000052 Utilization ld q:  0
CYCLE:    290000052 Utilization st q:  0
CYCLE:    290000052 rdma_total_latency:          0
CYCLE:    290000052 Utilization st q (incomplete):  0
CYCLE:    290000052 WDMA bytes sent:          0
CYCLE:    290000052 Utilization ex q:  0
CYCLE:    290000052 Utilization ex q (incomplete):  0
CYCLE:    290000052 Utilization st q (incomplete):  0
CYCLE:    290000052 Utilization ld q (incomplete):  0
CYCLE:    290000052 WDMA total latency:          0
CYCLE:    290000052 Utilization ex q:  0
CYCLE:    290000052 Utilization:  0
CYCLE:    290000052 Utilization ex q (incomplete):  0
CYCLE:    292000052 Utilization ld q (incomplete):  0
CYCLE:    292000052 RDMA bytes rec:          0
CYCLE:    292000052 Utilization st q:  0
CYCLE:    292000052 Utilization ld q:  0
CYCLE:    292000052 Utilization:  0
CYCLE:    292000052 Utilization ld q:  0
CYCLE:    292000052 Utilization st q:  0
CYCLE:    292000052 rdma_total_latency:          0
CYCLE:    292000052 Utilization st q (incomplete):  0
CYCLE:    292000052 WDMA bytes sent:          0
CYCLE:    292000052 Utilization ex q:  0
CYCLE:    292000052 Utilization ex q (incomplete):  0
CYCLE:    292000052 Utilization st q (incomplete):  0
CYCLE:    292000052 Utilization ld q (incomplete):  0
CYCLE:    292000052 WDMA total latency:          0
CYCLE:    292000052 Utilization ex q:  0
CYCLE:    292000052 Utilization:  0
CYCLE:    292000052 Utilization ex q (incomplete):  0
CYCLE:    294000052 Utilization ld q (incomplete):  0
CYCLE:    294000052 RDMA bytes rec:          0
CYCLE:    294000052 Utilization st q:  0
CYCLE:    294000052 Utilization ld q:  0
CYCLE:    294000052 Utilization:  0
CYCLE:    294000052 Utilization ld q:  0
CYCLE:    294000052 Utilization st q:  0
CYCLE:    294000052 rdma_total_latency:          0
CYCLE:    294000052 Utilization st q (incomplete):  0
CYCLE:    294000052 WDMA bytes sent:          0
CYCLE:    294000052 Utilization ex q:  0
CYCLE:    294000052 Utilization ex q (incomplete):  0
CYCLE:    294000052 Utilization st q (incomplete):  0
CYCLE:    294000052 Utilization ld q (incomplete):  0
CYCLE:    294000052 WDMA total latency:          0
CYCLE:    294000052 Utilization ex q:  0
CYCLE:    294000052 Utilization:  0
CYCLE:    294000052 Utilization ex q (incomplete):  0
CYCLE:    296000052 Utilization ld q (incomplete):  0
CYCLE:    296000052 RDMA bytes rec:          0
CYCLE:    296000052 Utilization st q:  0
CYCLE:    296000052 Utilization ld q:  0
CYCLE:    296000052 Utilization:  0
CYCLE:    296000052 Utilization ld q:  0
CYCLE:    296000052 Utilization st q:  0
CYCLE:    296000052 rdma_total_latency:          0
CYCLE:    296000052 Utilization st q (incomplete):  0
CYCLE:    296000052 WDMA bytes sent:          0
CYCLE:    296000052 Utilization ex q:  0
CYCLE:    296000052 Utilization ex q (incomplete):  0
CYCLE:    296000052 Utilization st q (incomplete):  0
CYCLE:    296000052 Utilization ld q (incomplete):  0
CYCLE:    296000052 WDMA total latency:          0
CYCLE:    296000052 Utilization ex q:  0
CYCLE:    296000052 Utilization:  0
CYCLE:    296000052 Utilization ex q (incomplete):  0
CYCLE:    298000052 Utilization ld q (incomplete):  0
CYCLE:    298000052 RDMA bytes rec:          0
CYCLE:    298000052 Utilization st q:  0
CYCLE:    298000052 Utilization ld q:  0
CYCLE:    298000052 Utilization:  0
CYCLE:    298000052 Utilization ld q:  0
CYCLE:    298000052 Utilization st q:  0
CYCLE:    298000052 rdma_total_latency:          0
CYCLE:    298000052 Utilization st q (incomplete):  0
CYCLE:    298000052 WDMA bytes sent:          0
CYCLE:    298000052 Utilization ex q:  0
CYCLE:    298000052 Utilization ex q (incomplete):  0
CYCLE:    298000052 Utilization st q (incomplete):  0
CYCLE:    298000052 Utilization ld q (incomplete):  0
CYCLE:    298000052 WDMA total latency:          0
CYCLE:    298000052 Utilization ex q:  0
CYCLE:    298000052 Utilization:  0
CYCLE:    298000052 Utilization ex q (incomplete):  0
CYCLE:    300000052 Utilization ld q (incomplete):  0
CYCLE:    300000052 RDMA bytes rec:          0
CYCLE:    300000052 Utilization st q:  0
CYCLE:    300000052 Utilization ld q:  0
CYCLE:    300000052 Utilization:  0
CYCLE:    300000052 Utilization ld q:  0
CYCLE:    300000052 Utilization st q:  0
CYCLE:    300000052 rdma_total_latency:          0
CYCLE:    300000052 Utilization st q (incomplete):  0
CYCLE:    300000052 WDMA bytes sent:          0
CYCLE:    300000052 Utilization ex q:  0
CYCLE:    300000052 Utilization ex q (incomplete):  0
CYCLE:    300000052 Utilization st q (incomplete):  0
CYCLE:    300000052 Utilization ld q (incomplete):  0
CYCLE:    300000052 WDMA total latency:          0
CYCLE:    300000052 Utilization ex q:  0
CYCLE:    300000052 Utilization:  0
CYCLE:    300000052 Utilization ex q (incomplete):  0
CYCLE:    302000052 Utilization ld q (incomplete):  0
CYCLE:    302000052 RDMA bytes rec:          0
CYCLE:    302000052 Utilization st q:  0
CYCLE:    302000052 Utilization ld q:  0
CYCLE:    302000052 Utilization:  0
CYCLE:    302000052 Utilization ld q:  0
CYCLE:    302000052 Utilization st q:  0
CYCLE:    302000052 rdma_total_latency:          0
CYCLE:    302000052 Utilization st q (incomplete):  0
CYCLE:    302000052 WDMA bytes sent:          0
CYCLE:    302000052 Utilization ex q:  0
CYCLE:    302000052 Utilization ex q (incomplete):  0
CYCLE:    302000052 Utilization st q (incomplete):  0
CYCLE:    302000052 Utilization ld q (incomplete):  0
CYCLE:    302000052 WDMA total latency:          0
CYCLE:    302000052 Utilization ex q:  0
CYCLE:    302000052 Utilization:  0
CYCLE:    302000052 Utilization ex q (incomplete):  0
CYCLE:    304000052 Utilization ld q (incomplete):  0
CYCLE:    304000052 RDMA bytes rec:          0
CYCLE:    304000052 Utilization st q:  0
CYCLE:    304000052 Utilization ld q:  0
CYCLE:    304000052 Utilization:  0
CYCLE:    304000052 Utilization ld q:  0
CYCLE:    304000052 Utilization st q:  0
CYCLE:    304000052 rdma_total_latency:          0
CYCLE:    304000052 Utilization st q (incomplete):  0
CYCLE:    304000052 WDMA bytes sent:          0
CYCLE:    304000052 Utilization ex q:  0
CYCLE:    304000052 Utilization ex q (incomplete):  0
CYCLE:    304000052 Utilization st q (incomplete):  0
CYCLE:    304000052 Utilization ld q (incomplete):  0
CYCLE:    304000052 WDMA total latency:          0
CYCLE:    304000052 Utilization ex q:  0
CYCLE:    304000052 Utilization:  0
CYCLE:    304000052 Utilization ex q (incomplete):  0
CYCLE:    306000052 Utilization ld q (incomplete):  0
CYCLE:    306000052 RDMA bytes rec:          0
CYCLE:    306000052 Utilization st q:  0
CYCLE:    306000052 Utilization ld q:  0
CYCLE:    306000052 Utilization:  0
CYCLE:    306000052 Utilization ld q:  0
CYCLE:    306000052 Utilization st q:  0
CYCLE:    306000052 rdma_total_latency:          0
CYCLE:    306000052 Utilization st q (incomplete):  0
CYCLE:    306000052 WDMA bytes sent:          0
CYCLE:    306000052 Utilization ex q:  0
CYCLE:    306000052 Utilization ex q (incomplete):  0
CYCLE:    306000052 Utilization st q (incomplete):  0
CYCLE:    306000052 Utilization ld q (incomplete):  0
CYCLE:    306000052 WDMA total latency:          0
CYCLE:    306000052 Utilization ex q:  0
CYCLE:    306000052 Utilization:  0
CYCLE:    306000052 Utilization ex q (incomplete):  0
CYCLE:    308000052 Utilization ld q (incomplete):  0
CYCLE:    308000052 RDMA bytes rec:          0
CYCLE:    308000052 Utilization st q:  0
CYCLE:    308000052 Utilization ld q:  0
CYCLE:    308000052 Utilization:  0
CYCLE:    308000052 Utilization ld q:  0
CYCLE:    308000052 Utilization st q:  0
CYCLE:    308000052 rdma_total_latency:          0
CYCLE:    308000052 Utilization st q (incomplete):  0
CYCLE:    308000052 WDMA bytes sent:          0
CYCLE:    308000052 Utilization ex q:  0
CYCLE:    308000052 Utilization ex q (incomplete):  0
CYCLE:    308000052 Utilization st q (incomplete):  0
CYCLE:    308000052 Utilization ld q (incomplete):  0
CYCLE:    308000052 WDMA total latency:          0
CYCLE:    308000052 Utilization ex q:  0
CYCLE:    308000052 Utilization:  0
CYCLE:    308000052 Utilization ex q (incomplete):  0
CYCLE:    310000052 Utilization ld q (incomplete):  0
CYCLE:    310000052 RDMA bytes rec:          0
CYCLE:    310000052 Utilization st q:  0
CYCLE:    310000052 Utilization ld q:  0
CYCLE:    310000052 Utilization:  0
CYCLE:    310000052 Utilization ld q:  0
CYCLE:    310000052 Utilization st q:  0
CYCLE:    310000052 rdma_total_latency:          0
CYCLE:    310000052 Utilization st q (incomplete):  0
CYCLE:    310000052 WDMA bytes sent:          0
CYCLE:    310000052 Utilization ex q:  0
CYCLE:    310000052 Utilization ex q (incomplete):  0
CYCLE:    310000052 Utilization st q (incomplete):  0
CYCLE:    310000052 Utilization ld q (incomplete):  0
CYCLE:    310000052 WDMA total latency:          0
CYCLE:    310000052 Utilization ex q:  0
CYCLE:    310000052 Utilization:  0
CYCLE:    310000052 Utilization ex q (incomplete):  0
CYCLE:    312000052 Utilization ld q (incomplete):  0
CYCLE:    312000052 RDMA bytes rec:          0
CYCLE:    312000052 Utilization st q:  0
CYCLE:    312000052 Utilization ld q:  0
CYCLE:    312000052 Utilization:  0
CYCLE:    312000052 Utilization ld q:  0
CYCLE:    312000052 Utilization st q:  0
CYCLE:    312000052 rdma_total_latency:          0
CYCLE:    312000052 Utilization st q (incomplete):  0
CYCLE:    312000052 WDMA bytes sent:          0
CYCLE:    312000052 Utilization ex q:  0
CYCLE:    312000052 Utilization ex q (incomplete):  0
CYCLE:    312000052 Utilization st q (incomplete):  0
CYCLE:    312000052 Utilization ld q (incomplete):  0
CYCLE:    312000052 WDMA total latency:          0
CYCLE:    312000052 Utilization ex q:  0
CYCLE:    312000052 Utilization:  0
CYCLE:    312000052 Utilization ex q (incomplete):  0
CYCLE:    314000052 Utilization ld q (incomplete):  0
CYCLE:    314000052 RDMA bytes rec:          0
CYCLE:    314000052 Utilization st q:  0
CYCLE:    314000052 Utilization ld q:  0
CYCLE:    314000052 Utilization:  0
CYCLE:    314000052 Utilization ld q:  0
CYCLE:    314000052 Utilization st q:  0
CYCLE:    314000052 rdma_total_latency:          0
CYCLE:    314000052 Utilization st q (incomplete):  0
CYCLE:    314000052 WDMA bytes sent:          0
CYCLE:    314000052 Utilization ex q:  0
CYCLE:    314000052 Utilization ex q (incomplete):  0
CYCLE:    314000052 Utilization st q (incomplete):  0
CYCLE:    314000052 Utilization ld q (incomplete):  0
CYCLE:    314000052 WDMA total latency:          0
CYCLE:    314000052 Utilization ex q:  0
CYCLE:    314000052 Utilization:  0
CYCLE:    314000052 Utilization ex q (incomplete):  0
CYCLE:    316000052 Utilization ld q (incomplete):  0
CYCLE:    316000052 RDMA bytes rec:          0
CYCLE:    316000052 Utilization st q:  0
CYCLE:    316000052 Utilization ld q:  0
CYCLE:    316000052 Utilization:  0
CYCLE:    316000052 Utilization ld q:  0
CYCLE:    316000052 Utilization st q:  0
CYCLE:    316000052 rdma_total_latency:          0
CYCLE:    316000052 Utilization st q (incomplete):  0
CYCLE:    316000052 WDMA bytes sent:          0
CYCLE:    316000052 Utilization ex q:  0
CYCLE:    316000052 Utilization ex q (incomplete):  0
CYCLE:    316000052 Utilization st q (incomplete):  0
CYCLE:    316000052 Utilization ld q (incomplete):  0
CYCLE:    316000052 WDMA total latency:          0
CYCLE:    316000052 Utilization ex q:  0
CYCLE:    316000052 Utilization:  0
CYCLE:    316000052 Utilization ex q (incomplete):  0
CYCLE:    318000052 Utilization ld q (incomplete):  0
CYCLE:    318000052 RDMA bytes rec:          0
CYCLE:    318000052 Utilization st q:  0
CYCLE:    318000052 Utilization ld q:  0
CYCLE:    318000052 Utilization:  0
CYCLE:    318000052 Utilization ld q:  0
CYCLE:    318000052 Utilization st q:  0
CYCLE:    318000052 rdma_total_latency:          0
CYCLE:    318000052 Utilization st q (incomplete):  0
CYCLE:    318000052 WDMA bytes sent:          0
CYCLE:    318000052 Utilization ex q:  0
CYCLE:    318000052 Utilization ex q (incomplete):  0
CYCLE:    318000052 Utilization st q (incomplete):  0
CYCLE:    318000052 Utilization ld q (incomplete):  0
CYCLE:    318000052 WDMA total latency:          0
CYCLE:    318000052 Utilization ex q:  0
CYCLE:    318000052 Utilization:  0
CYCLE:    318000052 Utilization ex q (incomplete):  0
CYCLE:    320000052 Utilization ld q (incomplete):  0
CYCLE:    320000052 RDMA bytes rec:          0
CYCLE:    320000052 Utilization st q:  0
CYCLE:    320000052 Utilization ld q:  0
CYCLE:    320000052 Utilization:  0
CYCLE:    320000052 Utilization ld q:  0
CYCLE:    320000052 Utilization st q:  0
CYCLE:    320000052 rdma_total_latency:          0
CYCLE:    320000052 Utilization st q (incomplete):  0
CYCLE:    320000052 WDMA bytes sent:          0
CYCLE:    320000052 Utilization ex q:  0
CYCLE:    320000052 Utilization ex q (incomplete):  0
CYCLE:    320000052 Utilization st q (incomplete):  0
CYCLE:    320000052 Utilization ld q (incomplete):  0
CYCLE:    320000052 WDMA total latency:          0
CYCLE:    320000052 Utilization ex q:  0
CYCLE:    320000052 Utilization:  0
CYCLE:    320000052 Utilization ex q (incomplete):  0
CYCLE:    322000052 Utilization ld q (incomplete):  0
CYCLE:    322000052 RDMA bytes rec:          0
CYCLE:    322000052 Utilization st q:  0
CYCLE:    322000052 Utilization ld q:  0
CYCLE:    322000052 Utilization:  0
CYCLE:    322000052 Utilization ld q:  0
CYCLE:    322000052 Utilization st q:  0
CYCLE:    322000052 rdma_total_latency:          0
CYCLE:    322000052 Utilization st q (incomplete):  0
CYCLE:    322000052 WDMA bytes sent:          0
CYCLE:    322000052 Utilization ex q:  0
CYCLE:    322000052 Utilization ex q (incomplete):  0
CYCLE:    322000052 Utilization st q (incomplete):  0
CYCLE:    322000052 Utilization ld q (incomplete):  0
CYCLE:    322000052 WDMA total latency:          0
CYCLE:    322000052 Utilization ex q:  0
CYCLE:    322000052 Utilization:  0
CYCLE:    322000052 Utilization ex q (incomplete):  0
CYCLE:    324000052 Utilization ld q (incomplete):  0
CYCLE:    324000052 RDMA bytes rec:          0
CYCLE:    324000052 Utilization st q:  0
CYCLE:    324000052 Utilization ld q:  0
CYCLE:    324000052 Utilization:  0
CYCLE:    324000052 Utilization ld q:  0
CYCLE:    324000052 Utilization st q:  0
CYCLE:    324000052 rdma_total_latency:          0
CYCLE:    324000052 Utilization st q (incomplete):  0
CYCLE:    324000052 WDMA bytes sent:          0
CYCLE:    324000052 Utilization ex q:  0
CYCLE:    324000052 Utilization ex q (incomplete):  0
CYCLE:    324000052 Utilization st q (incomplete):  0
CYCLE:    324000052 Utilization ld q (incomplete):  0
CYCLE:    324000052 WDMA total latency:          0
CYCLE:    324000052 Utilization ex q:  0
CYCLE:    324000052 Utilization:  0
CYCLE:    324000052 Utilization ex q (incomplete):  0
CYCLE:    326000052 Utilization ld q (incomplete):  0
CYCLE:    326000052 RDMA bytes rec:          0
CYCLE:    326000052 Utilization st q:  0
CYCLE:    326000052 Utilization ld q:  0
CYCLE:    326000052 Utilization:  0
CYCLE:    326000052 Utilization ld q:  0
CYCLE:    326000052 Utilization st q:  0
CYCLE:    326000052 rdma_total_latency:          0
CYCLE:    326000052 Utilization st q (incomplete):  0
CYCLE:    326000052 WDMA bytes sent:          0
CYCLE:    326000052 Utilization ex q:  0
CYCLE:    326000052 Utilization ex q (incomplete):  0
CYCLE:    326000052 Utilization st q (incomplete):  0
CYCLE:    326000052 Utilization ld q (incomplete):  0
CYCLE:    326000052 WDMA total latency:          0
CYCLE:    326000052 Utilization ex q:  0
CYCLE:    326000052 Utilization:  0
CYCLE:    326000052 Utilization ex q (incomplete):  0
CYCLE:    328000052 Utilization ld q (incomplete):  0
CYCLE:    328000052 RDMA bytes rec:          0
CYCLE:    328000052 Utilization st q:  0
CYCLE:    328000052 Utilization ld q:  0
CYCLE:    328000052 Utilization:  0
CYCLE:    328000052 Utilization ld q:  0
CYCLE:    328000052 Utilization st q:  0
CYCLE:    328000052 rdma_total_latency:          0
CYCLE:    328000052 Utilization st q (incomplete):  0
CYCLE:    328000052 WDMA bytes sent:          0
CYCLE:    328000052 Utilization ex q:  0
CYCLE:    328000052 Utilization ex q (incomplete):  0
CYCLE:    328000052 Utilization st q (incomplete):  0
CYCLE:    328000052 Utilization ld q (incomplete):  0
CYCLE:    328000052 WDMA total latency:          0
CYCLE:    328000052 Utilization ex q:  0
CYCLE:    328000052 Utilization:  0
CYCLE:    328000052 Utilization ex q (incomplete):  0
CYCLE:    330000052 Utilization ld q (incomplete):  0
CYCLE:    330000052 RDMA bytes rec:          0
CYCLE:    330000052 Utilization st q:  0
CYCLE:    330000052 Utilization ld q:  0
CYCLE:    330000052 Utilization:  0
CYCLE:    330000052 Utilization ld q:  0
CYCLE:    330000052 Utilization st q:  0
CYCLE:    330000052 rdma_total_latency:          0
CYCLE:    330000052 Utilization st q (incomplete):  0
CYCLE:    330000052 WDMA bytes sent:          0
CYCLE:    330000052 Utilization ex q:  0
CYCLE:    330000052 Utilization ex q (incomplete):  0
CYCLE:    330000052 Utilization st q (incomplete):  0
CYCLE:    330000052 Utilization ld q (incomplete):  0
CYCLE:    330000052 WDMA total latency:          0
CYCLE:    330000052 Utilization ex q:  0
CYCLE:    330000052 Utilization:  0
CYCLE:    330000052 Utilization ex q (incomplete):  0
CYCLE:    332000052 Utilization ld q (incomplete):  0
CYCLE:    332000052 RDMA bytes rec:          0
CYCLE:    332000052 Utilization st q:  0
CYCLE:    332000052 Utilization ld q:  0
CYCLE:    332000052 Utilization:  0
CYCLE:    332000052 Utilization ld q:  0
CYCLE:    332000052 Utilization st q:  0
CYCLE:    332000052 rdma_total_latency:          0
CYCLE:    332000052 Utilization st q (incomplete):  0
CYCLE:    332000052 WDMA bytes sent:          0
CYCLE:    332000052 Utilization ex q:  0
CYCLE:    332000052 Utilization ex q (incomplete):  0
CYCLE:    332000052 Utilization st q (incomplete):  0
CYCLE:    332000052 Utilization ld q (incomplete):  0
CYCLE:    332000052 WDMA total latency:          0
CYCLE:    332000052 Utilization ex q:  0
CYCLE:    332000052 Utilization:  0
CYCLE:    332000052 Utilization ex q (incomplete):  0
CYCLE:    334000052 Utilization ld q (incomplete):  0
CYCLE:    334000052 RDMA bytes rec:          0
CYCLE:    334000052 Utilization st q:  0
CYCLE:    334000052 Utilization ld q:  0
CYCLE:    334000052 Utilization:  0
CYCLE:    334000052 Utilization ld q:  0
CYCLE:    334000052 Utilization st q:  0
CYCLE:    334000052 rdma_total_latency:          0
CYCLE:    334000052 Utilization st q (incomplete):  0
CYCLE:    334000052 WDMA bytes sent:          0
CYCLE:    334000052 Utilization ex q:  0
CYCLE:    334000052 Utilization ex q (incomplete):  0
CYCLE:    334000052 Utilization st q (incomplete):  0
CYCLE:    334000052 Utilization ld q (incomplete):  0
CYCLE:    334000052 WDMA total latency:          0
CYCLE:    334000052 Utilization ex q:  0
CYCLE:    334000052 Utilization:  0
CYCLE:    334000052 Utilization ex q (incomplete):  0
CYCLE:    336000052 Utilization ld q (incomplete):  0
CYCLE:    336000052 RDMA bytes rec:          0
CYCLE:    336000052 Utilization st q:  0
CYCLE:    336000052 Utilization ld q:  0
CYCLE:    336000052 Utilization:  0
CYCLE:    336000052 Utilization ld q:  0
CYCLE:    336000052 Utilization st q:  0
CYCLE:    336000052 rdma_total_latency:          0
CYCLE:    336000052 Utilization st q (incomplete):  0
CYCLE:    336000052 WDMA bytes sent:          0
CYCLE:    336000052 Utilization ex q:  0
CYCLE:    336000052 Utilization ex q (incomplete):  0
CYCLE:    336000052 Utilization st q (incomplete):  0
CYCLE:    336000052 Utilization ld q (incomplete):  0
CYCLE:    336000052 WDMA total latency:          0
CYCLE:    336000052 Utilization ex q:  0
CYCLE:    336000052 Utilization:  0
CYCLE:    336000052 Utilization ex q (incomplete):  0
CYCLE:    338000052 Utilization ld q (incomplete):  0
CYCLE:    338000052 RDMA bytes rec:          0
CYCLE:    338000052 Utilization st q:  0
CYCLE:    338000052 Utilization ld q:  0
CYCLE:    338000052 Utilization:  0
CYCLE:    338000052 Utilization ld q:  0
CYCLE:    338000052 Utilization st q:  0
CYCLE:    338000052 rdma_total_latency:          0
CYCLE:    338000052 Utilization st q (incomplete):  0
CYCLE:    338000052 WDMA bytes sent:          0
CYCLE:    338000052 Utilization ex q:  0
CYCLE:    338000052 Utilization ex q (incomplete):  0
CYCLE:    338000052 Utilization st q (incomplete):  0
CYCLE:    338000052 Utilization ld q (incomplete):  0
CYCLE:    338000052 WDMA total latency:          0
CYCLE:    338000052 Utilization ex q:  0
CYCLE:    338000052 Utilization:  0
CYCLE:    338000052 Utilization ex q (incomplete):  0
CYCLE:    340000052 Utilization ld q (incomplete):  0
CYCLE:    340000052 RDMA bytes rec:          0
CYCLE:    340000052 Utilization st q:  0
CYCLE:    340000052 Utilization ld q:  0
CYCLE:    340000052 Utilization:  0
CYCLE:    340000052 Utilization ld q:  0
CYCLE:    340000052 Utilization st q:  0
CYCLE:    340000052 rdma_total_latency:          0
CYCLE:    340000052 Utilization st q (incomplete):  0
CYCLE:    340000052 WDMA bytes sent:          0
CYCLE:    340000052 Utilization ex q:  0
CYCLE:    340000052 Utilization ex q (incomplete):  0
CYCLE:    340000052 Utilization st q (incomplete):  0
CYCLE:    340000052 Utilization ld q (incomplete):  0
CYCLE:    340000052 WDMA total latency:          0
CYCLE:    340000052 Utilization ex q:  0
CYCLE:    340000052 Utilization:  0
CYCLE:    340000052 Utilization ex q (incomplete):  0
CYCLE:    342000052 Utilization ld q (incomplete):  0
CYCLE:    342000052 RDMA bytes rec:          0
CYCLE:    342000052 Utilization st q:  0
CYCLE:    342000052 Utilization ld q:  0
CYCLE:    342000052 Utilization:  0
CYCLE:    342000052 Utilization ld q:  0
CYCLE:    342000052 Utilization st q:  0
CYCLE:    342000052 rdma_total_latency:          0
CYCLE:    342000052 Utilization st q (incomplete):  0
CYCLE:    342000052 WDMA bytes sent:          0
CYCLE:    342000052 Utilization ex q:  0
CYCLE:    342000052 Utilization ex q (incomplete):  0
CYCLE:    342000052 Utilization st q (incomplete):  0
CYCLE:    342000052 Utilization ld q (incomplete):  0
CYCLE:    342000052 WDMA total latency:          0
CYCLE:    342000052 Utilization ex q:  0
CYCLE:    342000052 Utilization:  0
CYCLE:    342000052 Utilization ex q (incomplete):  0
CYCLE:    344000052 Utilization ld q (incomplete):  0
CYCLE:    344000052 RDMA bytes rec:          0
CYCLE:    344000052 Utilization st q:  0
CYCLE:    344000052 Utilization ld q:  0
CYCLE:    344000052 Utilization:  0
CYCLE:    344000052 Utilization ld q:  0
CYCLE:    344000052 Utilization st q:  0
CYCLE:    344000052 rdma_total_latency:          0
CYCLE:    344000052 Utilization st q (incomplete):  0
CYCLE:    344000052 WDMA bytes sent:          0
CYCLE:    344000052 Utilization ex q:  0
CYCLE:    344000052 Utilization ex q (incomplete):  0
CYCLE:    344000052 Utilization st q (incomplete):  0
CYCLE:    344000052 Utilization ld q (incomplete):  0
CYCLE:    344000052 WDMA total latency:          0
CYCLE:    344000052 Utilization ex q:  0
CYCLE:    344000052 Utilization:  0
CYCLE:    344000052 Utilization ex q (incomplete):  0
CYCLE:    346000052 Utilization ld q (incomplete):  0
CYCLE:    346000052 RDMA bytes rec:          0
CYCLE:    346000052 Utilization st q:  0
CYCLE:    346000052 Utilization ld q:  0
CYCLE:    346000052 Utilization:  0
CYCLE:    346000052 Utilization ld q:  0
CYCLE:    346000052 Utilization st q:  0
CYCLE:    346000052 rdma_total_latency:          0
CYCLE:    346000052 Utilization st q (incomplete):  0
CYCLE:    346000052 WDMA bytes sent:          0
CYCLE:    346000052 Utilization ex q:  0
CYCLE:    346000052 Utilization ex q (incomplete):  0
CYCLE:    346000052 Utilization st q (incomplete):  0
CYCLE:    346000052 Utilization ld q (incomplete):  0
CYCLE:    346000052 WDMA total latency:          0
CYCLE:    346000052 Utilization ex q:  0
CYCLE:    346000052 Utilization:  0
CYCLE:    346000052 Utilization ex q (incomplete):  0
CYCLE:    348000052 Utilization ld q (incomplete):  0
CYCLE:    348000052 RDMA bytes rec:          0
CYCLE:    348000052 Utilization st q:  0
CYCLE:    348000052 Utilization ld q:  0
CYCLE:    348000052 Utilization:  0
CYCLE:    348000052 Utilization ld q:  0
CYCLE:    348000052 Utilization st q:  0
CYCLE:    348000052 rdma_total_latency:          0
CYCLE:    348000052 Utilization st q (incomplete):  0
CYCLE:    348000052 WDMA bytes sent:          0
CYCLE:    348000052 Utilization ex q:  0
CYCLE:    348000052 Utilization ex q (incomplete):  0
CYCLE:    348000052 Utilization st q (incomplete):  0
CYCLE:    348000052 Utilization ld q (incomplete):  0
CYCLE:    348000052 WDMA total latency:          0
CYCLE:    348000052 Utilization ex q:  0
CYCLE:    348000052 Utilization:  0
CYCLE:    348000052 Utilization ex q (incomplete):  0
CYCLE:    350000052 Utilization ld q (incomplete):  0
CYCLE:    350000052 RDMA bytes rec:          0
CYCLE:    350000052 Utilization st q:  0
CYCLE:    350000052 Utilization ld q:  0
CYCLE:    350000052 Utilization:  0
CYCLE:    350000052 Utilization ld q:  0
CYCLE:    350000052 Utilization st q:  0
CYCLE:    350000052 rdma_total_latency:          0
CYCLE:    350000052 Utilization st q (incomplete):  0
CYCLE:    350000052 WDMA bytes sent:          0
CYCLE:    350000052 Utilization ex q:  0
CYCLE:    350000052 Utilization ex q (incomplete):  0
CYCLE:    350000052 Utilization st q (incomplete):  0
CYCLE:    350000052 Utilization ld q (incomplete):  0
CYCLE:    350000052 WDMA total latency:          0
CYCLE:    350000052 Utilization ex q:  0
CYCLE:    350000052 Utilization:  0
CYCLE:    350000052 Utilization ex q (incomplete):  0
CYCLE:    352000052 Utilization ld q (incomplete):  0
CYCLE:    352000052 RDMA bytes rec:          0
CYCLE:    352000052 Utilization st q:  0
CYCLE:    352000052 Utilization ld q:  0
CYCLE:    352000052 Utilization:  0
CYCLE:    352000052 Utilization ld q:  0
CYCLE:    352000052 Utilization st q:  0
CYCLE:    352000052 rdma_total_latency:          0
CYCLE:    352000052 Utilization st q (incomplete):  0
CYCLE:    352000052 WDMA bytes sent:          0
CYCLE:    352000052 Utilization ex q:  0
CYCLE:    352000052 Utilization ex q (incomplete):  0
CYCLE:    352000052 Utilization st q (incomplete):  0
CYCLE:    352000052 Utilization ld q (incomplete):  0
CYCLE:    352000052 WDMA total latency:          0
CYCLE:    352000052 Utilization ex q:  0
CYCLE:    352000052 Utilization:  0
CYCLE:    352000052 Utilization ex q (incomplete):  0
CYCLE:    354000052 Utilization ld q (incomplete):  0
CYCLE:    354000052 RDMA bytes rec:          0
CYCLE:    354000052 Utilization st q:  0
CYCLE:    354000052 Utilization ld q:  0
CYCLE:    354000052 Utilization:  0
CYCLE:    354000052 Utilization ld q:  0
CYCLE:    354000052 Utilization st q:  0
CYCLE:    354000052 rdma_total_latency:          0
CYCLE:    354000052 Utilization st q (incomplete):  0
CYCLE:    354000052 WDMA bytes sent:          0
CYCLE:    354000052 Utilization ex q:  0
CYCLE:    354000052 Utilization ex q (incomplete):  0
CYCLE:    354000052 Utilization st q (incomplete):  0
CYCLE:    354000052 Utilization ld q (incomplete):  0
CYCLE:    354000052 WDMA total latency:          0
CYCLE:    354000052 Utilization ex q:  0
CYCLE:    354000052 Utilization:  0
CYCLE:    354000052 Utilization ex q (incomplete):  0
CYCLE:    356000052 Utilization ld q (incomplete):  0
CYCLE:    356000052 RDMA bytes rec:          0
CYCLE:    356000052 Utilization st q:  0
CYCLE:    356000052 Utilization ld q:  0
CYCLE:    356000052 Utilization:  0
CYCLE:    356000052 Utilization ld q:  0
CYCLE:    356000052 Utilization st q:  0
CYCLE:    356000052 rdma_total_latency:          0
CYCLE:    356000052 Utilization st q (incomplete):  0
CYCLE:    356000052 WDMA bytes sent:          0
CYCLE:    356000052 Utilization ex q:  0
CYCLE:    356000052 Utilization ex q (incomplete):  0
CYCLE:    356000052 Utilization st q (incomplete):  0
CYCLE:    356000052 Utilization ld q (incomplete):  0
CYCLE:    356000052 WDMA total latency:          0
CYCLE:    356000052 Utilization ex q:  0
CYCLE:    356000052 Utilization:  0
CYCLE:    356000052 Utilization ex q (incomplete):  0
CYCLE:    358000052 Utilization ld q (incomplete):  0
CYCLE:    358000052 RDMA bytes rec:          0
CYCLE:    358000052 Utilization st q:  0
CYCLE:    358000052 Utilization ld q:  0
CYCLE:    358000052 Utilization:  0
CYCLE:    358000052 Utilization ld q:  0
CYCLE:    358000052 Utilization st q:  0
CYCLE:    358000052 rdma_total_latency:          0
CYCLE:    358000052 Utilization st q (incomplete):  0
CYCLE:    358000052 WDMA bytes sent:          0
CYCLE:    358000052 Utilization ex q:  0
CYCLE:    358000052 Utilization ex q (incomplete):  0
CYCLE:    358000052 Utilization st q (incomplete):  0
CYCLE:    358000052 Utilization ld q (incomplete):  0
CYCLE:    358000052 WDMA total latency:          0
CYCLE:    358000052 Utilization ex q:  0
CYCLE:    358000052 Utilization:  0
CYCLE:    358000052 Utilization ex q (incomplete):  0
CYCLE:    360000052 Utilization ld q (incomplete):  0
CYCLE:    360000052 RDMA bytes rec:          0
CYCLE:    360000052 Utilization st q:  0
CYCLE:    360000052 Utilization ld q:  0
CYCLE:    360000052 Utilization:  0
CYCLE:    360000052 Utilization ld q:  0
CYCLE:    360000052 Utilization st q:  0
CYCLE:    360000052 rdma_total_latency:          0
CYCLE:    360000052 Utilization st q (incomplete):  0
CYCLE:    360000052 WDMA bytes sent:          0
CYCLE:    360000052 Utilization ex q:  0
CYCLE:    360000052 Utilization ex q (incomplete):  0
CYCLE:    360000052 Utilization st q (incomplete):  0
CYCLE:    360000052 Utilization ld q (incomplete):  0
CYCLE:    360000052 WDMA total latency:          0
CYCLE:    360000052 Utilization ex q:  0
CYCLE:    360000052 Utilization:  0
CYCLE:    360000052 Utilization ex q (incomplete):  0
CYCLE:    362000052 Utilization ld q (incomplete):  0
CYCLE:    362000052 RDMA bytes rec:          0
CYCLE:    362000052 Utilization st q:  0
CYCLE:    362000052 Utilization ld q:  0
CYCLE:    362000052 Utilization:  0
CYCLE:    362000052 Utilization ld q:  0
CYCLE:    362000052 Utilization st q:  0
CYCLE:    362000052 rdma_total_latency:          0
CYCLE:    362000052 Utilization st q (incomplete):  0
CYCLE:    362000052 WDMA bytes sent:          0
CYCLE:    362000052 Utilization ex q:  0
CYCLE:    362000052 Utilization ex q (incomplete):  0
CYCLE:    362000052 Utilization st q (incomplete):  0
CYCLE:    362000052 Utilization ld q (incomplete):  0
CYCLE:    362000052 WDMA total latency:          0
CYCLE:    362000052 Utilization ex q:  0
CYCLE:    362000052 Utilization:  0
CYCLE:    362000052 Utilization ex q (incomplete):  0
CYCLE:    364000052 Utilization ld q (incomplete):  0
CYCLE:    364000052 RDMA bytes rec:          0
CYCLE:    364000052 Utilization st q:  0
CYCLE:    364000052 Utilization ld q:  0
CYCLE:    364000052 Utilization:  0
CYCLE:    364000052 Utilization ld q:  0
CYCLE:    364000052 Utilization st q:  0
CYCLE:    364000052 rdma_total_latency:          0
CYCLE:    364000052 Utilization st q (incomplete):  0
CYCLE:    364000052 WDMA bytes sent:          0
CYCLE:    364000052 Utilization ex q:  0
CYCLE:    364000052 Utilization ex q (incomplete):  0
CYCLE:    364000052 Utilization st q (incomplete):  0
CYCLE:    364000052 Utilization ld q (incomplete):  0
CYCLE:    364000052 WDMA total latency:          0
CYCLE:    364000052 Utilization ex q:  0
CYCLE:    364000052 Utilization:  0
CYCLE:    364000052 Utilization ex q (incomplete):  0
CYCLE:    366000052 Utilization ld q (incomplete):  0
CYCLE:    366000052 RDMA bytes rec:          0
CYCLE:    366000052 Utilization st q:  0
CYCLE:    366000052 Utilization ld q:  0
CYCLE:    366000052 Utilization:  0
CYCLE:    366000052 Utilization ld q:  0
CYCLE:    366000052 Utilization st q:  0
CYCLE:    366000052 rdma_total_latency:          0
CYCLE:    366000052 Utilization st q (incomplete):  0
CYCLE:    366000052 WDMA bytes sent:          0
CYCLE:    366000052 Utilization ex q:  0
CYCLE:    366000052 Utilization ex q (incomplete):  0
CYCLE:    366000052 Utilization st q (incomplete):  0
CYCLE:    366000052 Utilization ld q (incomplete):  0
CYCLE:    366000052 WDMA total latency:          0
CYCLE:    366000052 Utilization ex q:  0
CYCLE:    366000052 Utilization:  0
CYCLE:    366000052 Utilization ex q (incomplete):  0
CYCLE:    368000052 Utilization ld q (incomplete):  0
CYCLE:    368000052 RDMA bytes rec:          0
CYCLE:    368000052 Utilization st q:  0
CYCLE:    368000052 Utilization ld q:  0
CYCLE:    368000052 Utilization:  0
CYCLE:    368000052 Utilization ld q:  0
CYCLE:    368000052 Utilization st q:  0
CYCLE:    368000052 rdma_total_latency:          0
CYCLE:    368000052 Utilization st q (incomplete):  0
CYCLE:    368000052 WDMA bytes sent:          0
CYCLE:    368000052 Utilization ex q:  0
CYCLE:    368000052 Utilization ex q (incomplete):  0
CYCLE:    368000052 Utilization st q (incomplete):  0
CYCLE:    368000052 Utilization ld q (incomplete):  0
CYCLE:    368000052 WDMA total latency:          0
CYCLE:    368000052 Utilization ex q:  0
CYCLE:    368000052 Utilization:  0
CYCLE:    368000052 Utilization ex q (incomplete):  0
CYCLE:    370000052 Utilization ld q (incomplete):  0
CYCLE:    370000052 RDMA bytes rec:          0
CYCLE:    370000052 Utilization st q:  0
CYCLE:    370000052 Utilization ld q:  0
CYCLE:    370000052 Utilization:  0
CYCLE:    370000052 Utilization ld q:  0
CYCLE:    370000052 Utilization st q:  0
CYCLE:    370000052 rdma_total_latency:          0
CYCLE:    370000052 Utilization st q (incomplete):  0
CYCLE:    370000052 WDMA bytes sent:          0
CYCLE:    370000052 Utilization ex q:  0
CYCLE:    370000052 Utilization ex q (incomplete):  0
CYCLE:    370000052 Utilization st q (incomplete):  0
CYCLE:    370000052 Utilization ld q (incomplete):  0
CYCLE:    370000052 WDMA total latency:          0
CYCLE:    370000052 Utilization ex q:  0
CYCLE:    370000052 Utilization:  0
CYCLE:    370000052 Utilization ex q (incomplete):  0
CYCLE:    372000052 Utilization ld q (incomplete):  0
CYCLE:    372000052 RDMA bytes rec:          0
CYCLE:    372000052 Utilization st q:  0
CYCLE:    372000052 Utilization ld q:  0
CYCLE:    372000052 Utilization:  0
CYCLE:    372000052 Utilization ld q:  0
CYCLE:    372000052 Utilization st q:  0
CYCLE:    372000052 rdma_total_latency:          0
CYCLE:    372000052 Utilization st q (incomplete):  0
CYCLE:    372000052 WDMA bytes sent:          0
CYCLE:    372000052 Utilization ex q:  0
CYCLE:    372000052 Utilization ex q (incomplete):  0
CYCLE:    372000052 Utilization st q (incomplete):  0
CYCLE:    372000052 Utilization ld q (incomplete):  0
CYCLE:    372000052 WDMA total latency:          0
CYCLE:    372000052 Utilization ex q:  0
CYCLE:    372000052 Utilization:  0
CYCLE:    372000052 Utilization ex q (incomplete):  0
CYCLE:    374000052 Utilization ld q (incomplete):  0
CYCLE:    374000052 RDMA bytes rec:          0
CYCLE:    374000052 Utilization st q:  0
CYCLE:    374000052 Utilization ld q:  0
CYCLE:    374000052 Utilization:  0
CYCLE:    374000052 Utilization ld q:  0
CYCLE:    374000052 Utilization st q:  0
CYCLE:    374000052 rdma_total_latency:          0
CYCLE:    374000052 Utilization st q (incomplete):  0
CYCLE:    374000052 WDMA bytes sent:          0
CYCLE:    374000052 Utilization ex q:  0
CYCLE:    374000052 Utilization ex q (incomplete):  0
CYCLE:    374000052 Utilization st q (incomplete):  0
CYCLE:    374000052 Utilization ld q (incomplete):  0
CYCLE:    374000052 WDMA total latency:          0
CYCLE:    374000052 Utilization ex q:  0
CYCLE:    374000052 Utilization:  0
CYCLE:    374000052 Utilization ex q (incomplete):  0
CYCLE:    376000052 Utilization ld q (incomplete):  0
CYCLE:    376000052 RDMA bytes rec:          0
CYCLE:    376000052 Utilization st q:  0
CYCLE:    376000052 Utilization ld q:  0
CYCLE:    376000052 Utilization:  0
CYCLE:    376000052 Utilization ld q:  0
CYCLE:    376000052 Utilization st q:  0
CYCLE:    376000052 rdma_total_latency:          0
CYCLE:    376000052 Utilization st q (incomplete):  0
CYCLE:    376000052 WDMA bytes sent:          0
CYCLE:    376000052 Utilization ex q:  0
CYCLE:    376000052 Utilization ex q (incomplete):  0
CYCLE:    376000052 Utilization st q (incomplete):  0
CYCLE:    376000052 Utilization ld q (incomplete):  0
CYCLE:    376000052 WDMA total latency:          0
CYCLE:    376000052 Utilization ex q:  0
CYCLE:    376000052 Utilization:  0
CYCLE:    376000052 Utilization ex q (incomplete):  0
CYCLE:    378000052 Utilization ld q (incomplete):  0
CYCLE:    378000052 RDMA bytes rec:          0
CYCLE:    378000052 Utilization st q:  0
CYCLE:    378000052 Utilization ld q:  0
CYCLE:    378000052 Utilization:  0
CYCLE:    378000052 Utilization ld q:  0
CYCLE:    378000052 Utilization st q:  0
CYCLE:    378000052 rdma_total_latency:          0
CYCLE:    378000052 Utilization st q (incomplete):  0
CYCLE:    378000052 WDMA bytes sent:          0
CYCLE:    378000052 Utilization ex q:  0
CYCLE:    378000052 Utilization ex q (incomplete):  0
CYCLE:    378000052 Utilization st q (incomplete):  0
CYCLE:    378000052 Utilization ld q (incomplete):  0
CYCLE:    378000052 WDMA total latency:          0
CYCLE:    378000052 Utilization ex q:  0
CYCLE:    378000052 Utilization:  0
CYCLE:    378000052 Utilization ex q (incomplete):  0
CYCLE:    380000052 Utilization ld q (incomplete):  0
CYCLE:    380000052 RDMA bytes rec:          0
CYCLE:    380000052 Utilization st q:  0
CYCLE:    380000052 Utilization ld q:  0
CYCLE:    380000052 Utilization:  0
CYCLE:    380000052 Utilization ld q:  0
CYCLE:    380000052 Utilization st q:  0
CYCLE:    380000052 rdma_total_latency:          0
CYCLE:    380000052 Utilization st q (incomplete):  0
CYCLE:    380000052 WDMA bytes sent:          0
CYCLE:    380000052 Utilization ex q:  0
CYCLE:    380000052 Utilization ex q (incomplete):  0
CYCLE:    380000052 Utilization st q (incomplete):  0
CYCLE:    380000052 Utilization ld q (incomplete):  0
CYCLE:    380000052 WDMA total latency:          0
CYCLE:    380000052 Utilization ex q:  0
CYCLE:    380000052 Utilization:  0
CYCLE:    380000052 Utilization ex q (incomplete):  0
CYCLE:    382000052 Utilization ld q (incomplete):  0
CYCLE:    382000052 RDMA bytes rec:          0
CYCLE:    382000052 Utilization st q:  0
CYCLE:    382000052 Utilization ld q:  0
CYCLE:    382000052 Utilization:  0
CYCLE:    382000052 Utilization ld q:  0
CYCLE:    382000052 Utilization st q:  0
CYCLE:    382000052 rdma_total_latency:          0
CYCLE:    382000052 Utilization st q (incomplete):  0
CYCLE:    382000052 WDMA bytes sent:          0
CYCLE:    382000052 Utilization ex q:  0
CYCLE:    382000052 Utilization ex q (incomplete):  0
CYCLE:    382000052 Utilization st q (incomplete):  0
CYCLE:    382000052 Utilization ld q (incomplete):  0
CYCLE:    382000052 WDMA total latency:          0
CYCLE:    382000052 Utilization ex q:  0
CYCLE:    382000052 Utilization:  0
CYCLE:    382000052 Utilization ex q (incomplete):  0
CYCLE:    384000052 Utilization ld q (incomplete):  0
CYCLE:    384000052 RDMA bytes rec:          0
CYCLE:    384000052 Utilization st q:  0
CYCLE:    384000052 Utilization ld q:  0
CYCLE:    384000052 Utilization:  0
CYCLE:    384000052 Utilization ld q:  0
CYCLE:    384000052 Utilization st q:  0
CYCLE:    384000052 rdma_total_latency:          0
CYCLE:    384000052 Utilization st q (incomplete):  0
CYCLE:    384000052 WDMA bytes sent:          0
CYCLE:    384000052 Utilization ex q:  0
CYCLE:    384000052 Utilization ex q (incomplete):  0
CYCLE:    384000052 Utilization st q (incomplete):  0
CYCLE:    384000052 Utilization ld q (incomplete):  0
CYCLE:    384000052 WDMA total latency:          0
CYCLE:    384000052 Utilization ex q:  0
CYCLE:    384000052 Utilization:  0
CYCLE:    384000052 Utilization ex q (incomplete):  0
CYCLE:    386000052 Utilization ld q (incomplete):  0
CYCLE:    386000052 RDMA bytes rec:          0
CYCLE:    386000052 Utilization st q:  0
CYCLE:    386000052 Utilization ld q:  0
CYCLE:    386000052 Utilization:  0
CYCLE:    386000052 Utilization ld q:  0
CYCLE:    386000052 Utilization st q:  0
CYCLE:    386000052 rdma_total_latency:          0
CYCLE:    386000052 Utilization st q (incomplete):  0
CYCLE:    386000052 WDMA bytes sent:          0
CYCLE:    386000052 Utilization ex q:  0
CYCLE:    386000052 Utilization ex q (incomplete):  0
CYCLE:    386000052 Utilization st q (incomplete):  0
CYCLE:    386000052 Utilization ld q (incomplete):  0
CYCLE:    386000052 WDMA total latency:          0
CYCLE:    386000052 Utilization ex q:  0
CYCLE:    386000052 Utilization:  0
CYCLE:    386000052 Utilization ex q (incomplete):  0
CYCLE:    388000052 Utilization ld q (incomplete):  0
CYCLE:    388000052 RDMA bytes rec:          0
CYCLE:    388000052 Utilization st q:  0
CYCLE:    388000052 Utilization ld q:  0
CYCLE:    388000052 Utilization:  0
CYCLE:    388000052 Utilization ld q:  0
CYCLE:    388000052 Utilization st q:  0
CYCLE:    388000052 rdma_total_latency:          0
CYCLE:    388000052 Utilization st q (incomplete):  0
CYCLE:    388000052 WDMA bytes sent:          0
CYCLE:    388000052 Utilization ex q:  0
CYCLE:    388000052 Utilization ex q (incomplete):  0
CYCLE:    388000052 Utilization st q (incomplete):  0
CYCLE:    388000052 Utilization ld q (incomplete):  0
CYCLE:    388000052 WDMA total latency:          0
CYCLE:    388000052 Utilization ex q:  0
CYCLE:    388000052 Utilization:  0
CYCLE:    388000052 Utilization ex q (incomplete):  0
CYCLE:    390000052 Utilization ld q (incomplete):  0
CYCLE:    390000052 RDMA bytes rec:          0
CYCLE:    390000052 Utilization st q:  0
CYCLE:    390000052 Utilization ld q:  0
CYCLE:    390000052 Utilization:  0
CYCLE:    390000052 Utilization ld q:  0
CYCLE:    390000052 Utilization st q:  0
CYCLE:    390000052 rdma_total_latency:          0
CYCLE:    390000052 Utilization st q (incomplete):  0
CYCLE:    390000052 WDMA bytes sent:          0
CYCLE:    390000052 Utilization ex q:  0
CYCLE:    390000052 Utilization ex q (incomplete):  0
CYCLE:    390000052 Utilization st q (incomplete):  0
CYCLE:    390000052 Utilization ld q (incomplete):  0
CYCLE:    390000052 WDMA total latency:          0
CYCLE:    390000052 Utilization ex q:  0
CYCLE:    390000052 Utilization:  0
CYCLE:    390000052 Utilization ex q (incomplete):  0
CYCLE:    392000052 Utilization ld q (incomplete):  0
CYCLE:    392000052 RDMA bytes rec:          0
CYCLE:    392000052 Utilization st q:  0
CYCLE:    392000052 Utilization ld q:  0
CYCLE:    392000052 Utilization:  0
CYCLE:    392000052 Utilization ld q:  0
CYCLE:    392000052 Utilization st q:  0
CYCLE:    392000052 rdma_total_latency:          0
CYCLE:    392000052 Utilization st q (incomplete):  0
CYCLE:    392000052 WDMA bytes sent:          0
CYCLE:    392000052 Utilization ex q:  0
CYCLE:    392000052 Utilization ex q (incomplete):  0
CYCLE:    392000052 Utilization st q (incomplete):  0
CYCLE:    392000052 Utilization ld q (incomplete):  0
CYCLE:    392000052 WDMA total latency:          0
CYCLE:    392000052 Utilization ex q:  0
CYCLE:    392000052 Utilization:  0
CYCLE:    392000052 Utilization ex q (incomplete):  0
CYCLE:    394000052 Utilization ld q (incomplete):  0
CYCLE:    394000052 RDMA bytes rec:          0
CYCLE:    394000052 Utilization st q:  0
CYCLE:    394000052 Utilization ld q:  0
CYCLE:    394000052 Utilization:  0
CYCLE:    394000052 Utilization ld q:  0
CYCLE:    394000052 Utilization st q:  0
CYCLE:    394000052 rdma_total_latency:          0
CYCLE:    394000052 Utilization st q (incomplete):  0
CYCLE:    394000052 WDMA bytes sent:          0
CYCLE:    394000052 Utilization ex q:  0
CYCLE:    394000052 Utilization ex q (incomplete):  0
CYCLE:    394000052 Utilization st q (incomplete):  0
CYCLE:    394000052 Utilization ld q (incomplete):  0
CYCLE:    394000052 WDMA total latency:          0
CYCLE:    394000052 Utilization ex q:  0
CYCLE:    394000052 Utilization:  0
CYCLE:    394000052 Utilization ex q (incomplete):  0
CYCLE:    396000052 Utilization ld q (incomplete):  0
CYCLE:    396000052 RDMA bytes rec:          0
CYCLE:    396000052 Utilization st q:  0
CYCLE:    396000052 Utilization ld q:  0
CYCLE:    396000052 Utilization:  0
CYCLE:    396000052 Utilization ld q:  0
CYCLE:    396000052 Utilization st q:  0
CYCLE:    396000052 rdma_total_latency:          0
CYCLE:    396000052 Utilization st q (incomplete):  0
CYCLE:    396000052 WDMA bytes sent:          0
CYCLE:    396000052 Utilization ex q:  0
CYCLE:    396000052 Utilization ex q (incomplete):  0
CYCLE:    396000052 Utilization st q (incomplete):  0
CYCLE:    396000052 Utilization ld q (incomplete):  0
CYCLE:    396000052 WDMA total latency:          0
CYCLE:    396000052 Utilization ex q:  0
CYCLE:    396000052 Utilization:  0
CYCLE:    396000052 Utilization ex q (incomplete):  0
CYCLE:    398000052 Utilization ld q (incomplete):  0
CYCLE:    398000052 RDMA bytes rec:          0
CYCLE:    398000052 Utilization st q:  0
CYCLE:    398000052 Utilization ld q:  0
CYCLE:    398000052 Utilization:  0
CYCLE:    398000052 Utilization ld q:  0
CYCLE:    398000052 Utilization st q:  0
CYCLE:    398000052 rdma_total_latency:          0
CYCLE:    398000052 Utilization st q (incomplete):  0
CYCLE:    398000052 WDMA bytes sent:          0
CYCLE:    398000052 Utilization ex q:  0
CYCLE:    398000052 Utilization ex q (incomplete):  0
CYCLE:    398000052 Utilization st q (incomplete):  0
CYCLE:    398000052 Utilization ld q (incomplete):  0
CYCLE:    398000052 WDMA total latency:          0
CYCLE:    398000052 Utilization ex q:  0
CYCLE:    398000052 Utilization:  0
CYCLE:    398000052 Utilization ex q (incomplete):  0
CYCLE:    400000052 Utilization ld q (incomplete):  0
CYCLE:    400000052 RDMA bytes rec:          0
CYCLE:    400000052 Utilization st q:  0
CYCLE:    400000052 Utilization ld q:  0
CYCLE:    400000052 Utilization:  0
CYCLE:    400000052 Utilization ld q:  0
CYCLE:    400000052 Utilization st q:  0
CYCLE:    400000052 rdma_total_latency:          0
CYCLE:    400000052 Utilization st q (incomplete):  0
CYCLE:    400000052 WDMA bytes sent:          0
CYCLE:    400000052 Utilization ex q:  0
CYCLE:    400000052 Utilization ex q (incomplete):  0
CYCLE:    400000052 Utilization st q (incomplete):  0
CYCLE:    400000052 Utilization ld q (incomplete):  0
CYCLE:    400000052 WDMA total latency:          0
CYCLE:    400000052 Utilization ex q:  0
CYCLE:    400000052 Utilization:  0
CYCLE:    400000052 Utilization ex q (incomplete):  0
CYCLE:    402000052 Utilization ld q (incomplete):  0
CYCLE:    402000052 RDMA bytes rec:          0
CYCLE:    402000052 Utilization st q:  0
CYCLE:    402000052 Utilization ld q:  0
CYCLE:    402000052 Utilization:  0
CYCLE:    402000052 Utilization ld q:  0
CYCLE:    402000052 Utilization st q:  0
CYCLE:    402000052 rdma_total_latency:          0
CYCLE:    402000052 Utilization st q (incomplete):  0
CYCLE:    402000052 WDMA bytes sent:          0
CYCLE:    402000052 Utilization ex q:  0
CYCLE:    402000052 Utilization ex q (incomplete):  0
CYCLE:    402000052 Utilization st q (incomplete):  0
CYCLE:    402000052 Utilization ld q (incomplete):  0
CYCLE:    402000052 WDMA total latency:          0
CYCLE:    402000052 Utilization ex q:  0
CYCLE:    402000052 Utilization:  0
CYCLE:    402000052 Utilization ex q (incomplete):  0
CYCLE:    404000052 Utilization ld q (incomplete):  0
CYCLE:    404000052 RDMA bytes rec:          0
CYCLE:    404000052 Utilization st q:  0
CYCLE:    404000052 Utilization ld q:  0
CYCLE:    404000052 Utilization:  0
CYCLE:    404000052 Utilization ld q:  0
CYCLE:    404000052 Utilization st q:  0
CYCLE:    404000052 rdma_total_latency:          0
CYCLE:    404000052 Utilization st q (incomplete):  0
CYCLE:    404000052 WDMA bytes sent:          0
CYCLE:    404000052 Utilization ex q:  0
CYCLE:    404000052 Utilization ex q (incomplete):  0
CYCLE:    404000052 Utilization st q (incomplete):  0
CYCLE:    404000052 Utilization ld q (incomplete):  0
CYCLE:    404000052 WDMA total latency:          0
CYCLE:    404000052 Utilization ex q:  0
CYCLE:    404000052 Utilization:  0
CYCLE:    404000052 Utilization ex q (incomplete):  0
CYCLE:    406000052 Utilization ld q (incomplete):  0
CYCLE:    406000052 RDMA bytes rec:          0
CYCLE:    406000052 Utilization st q:  0
CYCLE:    406000052 Utilization ld q:  0
CYCLE:    406000052 Utilization:  0
CYCLE:    406000052 Utilization ld q:  0
CYCLE:    406000052 Utilization st q:  0
CYCLE:    406000052 rdma_total_latency:          0
CYCLE:    406000052 Utilization st q (incomplete):  0
CYCLE:    406000052 WDMA bytes sent:          0
CYCLE:    406000052 Utilization ex q:  0
CYCLE:    406000052 Utilization ex q (incomplete):  0
CYCLE:    406000052 Utilization st q (incomplete):  0
CYCLE:    406000052 Utilization ld q (incomplete):  0
CYCLE:    406000052 WDMA total latency:          0
CYCLE:    406000052 Utilization ex q:  0
CYCLE:    406000052 Utilization:  0
CYCLE:    406000052 Utilization ex q (incomplete):  0
CYCLE:    408000052 Utilization ld q (incomplete):  0
CYCLE:    408000052 RDMA bytes rec:          0
CYCLE:    408000052 Utilization st q:  0
CYCLE:    408000052 Utilization ld q:  0
CYCLE:    408000052 Utilization:  0
CYCLE:    408000052 Utilization ld q:  0
CYCLE:    408000052 Utilization st q:  0
CYCLE:    408000052 rdma_total_latency:          0
CYCLE:    408000052 Utilization st q (incomplete):  0
CYCLE:    408000052 WDMA bytes sent:          0
CYCLE:    408000052 Utilization ex q:  0
CYCLE:    408000052 Utilization ex q (incomplete):  0
CYCLE:    408000052 Utilization st q (incomplete):  0
CYCLE:    408000052 Utilization ld q (incomplete):  0
CYCLE:    408000052 WDMA total latency:          0
CYCLE:    408000052 Utilization ex q:  0
CYCLE:    408000052 Utilization:  0
CYCLE:    408000052 Utilization ex q (incomplete):  0
CYCLE:    410000052 Utilization ld q (incomplete):  0
CYCLE:    410000052 RDMA bytes rec:          0
CYCLE:    410000052 Utilization st q:  0
CYCLE:    410000052 Utilization ld q:  0
CYCLE:    410000052 Utilization:  0
CYCLE:    410000052 Utilization ld q:  0
CYCLE:    410000052 Utilization st q:  0
CYCLE:    410000052 rdma_total_latency:          0
CYCLE:    410000052 Utilization st q (incomplete):  0
CYCLE:    410000052 WDMA bytes sent:          0
CYCLE:    410000052 Utilization ex q:  0
CYCLE:    410000052 Utilization ex q (incomplete):  0
CYCLE:    410000052 Utilization st q (incomplete):  0
CYCLE:    410000052 Utilization ld q (incomplete):  0
CYCLE:    410000052 WDMA total latency:          0
CYCLE:    410000052 Utilization ex q:  0
CYCLE:    410000052 Utilization:  0
CYCLE:    410000052 Utilization ex q (incomplete):  0
CYCLE:    412000052 Utilization ld q (incomplete):  0
CYCLE:    412000052 RDMA bytes rec:          0
CYCLE:    412000052 Utilization st q:  0
CYCLE:    412000052 Utilization ld q:  0
CYCLE:    412000052 Utilization:  0
CYCLE:    412000052 Utilization ld q:  0
CYCLE:    412000052 Utilization st q:  0
CYCLE:    412000052 rdma_total_latency:          0
CYCLE:    412000052 Utilization st q (incomplete):  0
CYCLE:    412000052 WDMA bytes sent:          0
CYCLE:    412000052 Utilization ex q:  0
CYCLE:    412000052 Utilization ex q (incomplete):  0
CYCLE:    412000052 Utilization st q (incomplete):  0
CYCLE:    412000052 Utilization ld q (incomplete):  0
CYCLE:    412000052 WDMA total latency:          0
CYCLE:    412000052 Utilization ex q:  0
CYCLE:    412000052 Utilization:  0
CYCLE:    412000052 Utilization ex q (incomplete):  0
CYCLE:    414000052 Utilization ld q (incomplete):  0
CYCLE:    414000052 RDMA bytes rec:          0
CYCLE:    414000052 Utilization st q:  0
CYCLE:    414000052 Utilization ld q:  0
CYCLE:    414000052 Utilization:  0
CYCLE:    414000052 Utilization ld q:  0
CYCLE:    414000052 Utilization st q:  0
CYCLE:    414000052 rdma_total_latency:          0
CYCLE:    414000052 Utilization st q (incomplete):  0
CYCLE:    414000052 WDMA bytes sent:          0
CYCLE:    414000052 Utilization ex q:  0
CYCLE:    414000052 Utilization ex q (incomplete):  0
CYCLE:    414000052 Utilization st q (incomplete):  0
CYCLE:    414000052 Utilization ld q (incomplete):  0
CYCLE:    414000052 WDMA total latency:          0
CYCLE:    414000052 Utilization ex q:  0
CYCLE:    414000052 Utilization:  0
CYCLE:    414000052 Utilization ex q (incomplete):  0
CYCLE:    416000052 Utilization ld q (incomplete):  0
CYCLE:    416000052 RDMA bytes rec:          0
CYCLE:    416000052 Utilization st q:  0
CYCLE:    416000052 Utilization ld q:  0
CYCLE:    416000052 Utilization:  0
CYCLE:    416000052 Utilization ld q:  0
CYCLE:    416000052 Utilization st q:  0
CYCLE:    416000052 rdma_total_latency:          0
CYCLE:    416000052 Utilization st q (incomplete):  0
CYCLE:    416000052 WDMA bytes sent:          0
CYCLE:    416000052 Utilization ex q:  0
CYCLE:    416000052 Utilization ex q (incomplete):  0
CYCLE:    416000052 Utilization st q (incomplete):  0
CYCLE:    416000052 Utilization ld q (incomplete):  0
CYCLE:    416000052 WDMA total latency:          0
CYCLE:    416000052 Utilization ex q:  0
CYCLE:    416000052 Utilization:  0
CYCLE:    416000052 Utilization ex q (incomplete):  0
CYCLE:    418000052 Utilization ld q (incomplete):  0
CYCLE:    418000052 RDMA bytes rec:          0
CYCLE:    418000052 Utilization st q:  0
CYCLE:    418000052 Utilization ld q:  0
CYCLE:    418000052 Utilization:  0
CYCLE:    418000052 Utilization ld q:  0
CYCLE:    418000052 Utilization st q:  0
CYCLE:    418000052 rdma_total_latency:          0
CYCLE:    418000052 Utilization st q (incomplete):  0
CYCLE:    418000052 WDMA bytes sent:          0
CYCLE:    418000052 Utilization ex q:  0
CYCLE:    418000052 Utilization ex q (incomplete):  0
CYCLE:    418000052 Utilization st q (incomplete):  0
CYCLE:    418000052 Utilization ld q (incomplete):  0
CYCLE:    418000052 WDMA total latency:          0
CYCLE:    418000052 Utilization ex q:  0
CYCLE:    418000052 Utilization:  0
CYCLE:    418000052 Utilization ex q (incomplete):  0
CYCLE:    420000052 Utilization ld q (incomplete):  0
CYCLE:    420000052 RDMA bytes rec:          0
CYCLE:    420000052 Utilization st q:  0
CYCLE:    420000052 Utilization ld q:  0
CYCLE:    420000052 Utilization:  0
CYCLE:    420000052 Utilization ld q:  0
CYCLE:    420000052 Utilization st q:  0
CYCLE:    420000052 rdma_total_latency:          0
CYCLE:    420000052 Utilization st q (incomplete):  0
CYCLE:    420000052 WDMA bytes sent:          0
CYCLE:    420000052 Utilization ex q:  0
CYCLE:    420000052 Utilization ex q (incomplete):  0
CYCLE:    420000052 Utilization st q (incomplete):  0
CYCLE:    420000052 Utilization ld q (incomplete):  0
CYCLE:    420000052 WDMA total latency:          0
CYCLE:    420000052 Utilization ex q:  0
CYCLE:    420000052 Utilization:  0
CYCLE:    420000052 Utilization ex q (incomplete):  0
CYCLE:    422000052 Utilization ld q (incomplete):  0
CYCLE:    422000052 RDMA bytes rec:          0
CYCLE:    422000052 Utilization st q:  0
CYCLE:    422000052 Utilization ld q:  0
CYCLE:    422000052 Utilization:  0
CYCLE:    422000052 Utilization ld q:  0
CYCLE:    422000052 Utilization st q:  0
CYCLE:    422000052 rdma_total_latency:          0
CYCLE:    422000052 Utilization st q (incomplete):  0
CYCLE:    422000052 WDMA bytes sent:          0
CYCLE:    422000052 Utilization ex q:  0
CYCLE:    422000052 Utilization ex q (incomplete):  0
CYCLE:    422000052 Utilization st q (incomplete):  0
CYCLE:    422000052 Utilization ld q (incomplete):  0
CYCLE:    422000052 WDMA total latency:          0
CYCLE:    422000052 Utilization ex q:  0
CYCLE:    422000052 Utilization:  0
CYCLE:    422000052 Utilization ex q (incomplete):  0
CYCLE:    424000052 Utilization ld q (incomplete):  0
CYCLE:    424000052 RDMA bytes rec:          0
CYCLE:    424000052 Utilization st q:  0
CYCLE:    424000052 Utilization ld q:  0
CYCLE:    424000052 Utilization:  0
CYCLE:    424000052 Utilization ld q:  0
CYCLE:    424000052 Utilization st q:  0
CYCLE:    424000052 rdma_total_latency:          0
CYCLE:    424000052 Utilization st q (incomplete):  0
CYCLE:    424000052 WDMA bytes sent:          0
CYCLE:    424000052 Utilization ex q:  0
CYCLE:    424000052 Utilization ex q (incomplete):  0
CYCLE:    424000052 Utilization st q (incomplete):  0
CYCLE:    424000052 Utilization ld q (incomplete):  0
CYCLE:    424000052 WDMA total latency:          0
CYCLE:    424000052 Utilization ex q:  0
CYCLE:    424000052 Utilization:  0
CYCLE:    424000052 Utilization ex q (incomplete):  0
CYCLE:    426000052 Utilization ld q (incomplete):  0
CYCLE:    426000052 RDMA bytes rec:          0
CYCLE:    426000052 Utilization st q:  0
CYCLE:    426000052 Utilization ld q:  0
CYCLE:    426000052 Utilization:  0
CYCLE:    426000052 Utilization ld q:  0
CYCLE:    426000052 Utilization st q:  0
CYCLE:    426000052 rdma_total_latency:          0
CYCLE:    426000052 Utilization st q (incomplete):  0
CYCLE:    426000052 WDMA bytes sent:          0
CYCLE:    426000052 Utilization ex q:  0
CYCLE:    426000052 Utilization ex q (incomplete):  0
CYCLE:    426000052 Utilization st q (incomplete):  0
CYCLE:    426000052 Utilization ld q (incomplete):  0
CYCLE:    426000052 WDMA total latency:          0
CYCLE:    426000052 Utilization ex q:  0
CYCLE:    426000052 Utilization:  0
CYCLE:    426000052 Utilization ex q (incomplete):  0
CYCLE:    428000052 Utilization ld q (incomplete):  0
CYCLE:    428000052 RDMA bytes rec:          0
CYCLE:    428000052 Utilization st q:  0
CYCLE:    428000052 Utilization ld q:  0
CYCLE:    428000052 Utilization:  0
CYCLE:    428000052 Utilization ld q:  0
CYCLE:    428000052 Utilization st q:  0
CYCLE:    428000052 rdma_total_latency:          0
CYCLE:    428000052 Utilization st q (incomplete):  0
CYCLE:    428000052 WDMA bytes sent:          0
CYCLE:    428000052 Utilization ex q:  0
CYCLE:    428000052 Utilization ex q (incomplete):  0
CYCLE:    428000052 Utilization st q (incomplete):  0
CYCLE:    428000052 Utilization ld q (incomplete):  0
CYCLE:    428000052 WDMA total latency:          0
CYCLE:    428000052 Utilization ex q:  0
CYCLE:    428000052 Utilization:  0
CYCLE:    428000052 Utilization ex q (incomplete):  0
CYCLE:    430000052 Utilization ld q (incomplete):  0
CYCLE:    430000052 RDMA bytes rec:          0
CYCLE:    430000052 Utilization st q:  0
CYCLE:    430000052 Utilization ld q:  0
CYCLE:    430000052 Utilization:  0
CYCLE:    430000052 Utilization ld q:  0
CYCLE:    430000052 Utilization st q:  0
CYCLE:    430000052 rdma_total_latency:          0
CYCLE:    430000052 Utilization st q (incomplete):  0
CYCLE:    430000052 WDMA bytes sent:          0
CYCLE:    430000052 Utilization ex q:  0
CYCLE:    430000052 Utilization ex q (incomplete):  0
CYCLE:    430000052 Utilization st q (incomplete):  0
CYCLE:    430000052 Utilization ld q (incomplete):  0
CYCLE:    430000052 WDMA total latency:          0
CYCLE:    430000052 Utilization ex q:  0
CYCLE:    430000052 Utilization:  0
CYCLE:    430000052 Utilization ex q (incomplete):  0
CYCLE:    432000052 Utilization ld q (incomplete):  0
CYCLE:    432000052 RDMA bytes rec:          0
CYCLE:    432000052 Utilization st q:  0
CYCLE:    432000052 Utilization ld q:  0
CYCLE:    432000052 Utilization:  0
CYCLE:    432000052 Utilization ld q:  0
CYCLE:    432000052 Utilization st q:  0
CYCLE:    432000052 rdma_total_latency:          0
CYCLE:    432000052 Utilization st q (incomplete):  0
CYCLE:    432000052 WDMA bytes sent:          0
CYCLE:    432000052 Utilization ex q:  0
CYCLE:    432000052 Utilization ex q (incomplete):  0
CYCLE:    432000052 Utilization st q (incomplete):  0
CYCLE:    432000052 Utilization ld q (incomplete):  0
CYCLE:    432000052 WDMA total latency:          0
CYCLE:    432000052 Utilization ex q:  0
CYCLE:    432000052 Utilization:  0
CYCLE:    432000052 Utilization ex q (incomplete):  0
CYCLE:    434000052 Utilization ld q (incomplete):  0
CYCLE:    434000052 RDMA bytes rec:          0
CYCLE:    434000052 Utilization st q:  0
CYCLE:    434000052 Utilization ld q:  0
CYCLE:    434000052 Utilization:  0
CYCLE:    434000052 Utilization ld q:  0
CYCLE:    434000052 Utilization st q:  0
CYCLE:    434000052 rdma_total_latency:          0
CYCLE:    434000052 Utilization st q (incomplete):  0
CYCLE:    434000052 WDMA bytes sent:          0
CYCLE:    434000052 Utilization ex q:  0
CYCLE:    434000052 Utilization ex q (incomplete):  0
CYCLE:    434000052 Utilization st q (incomplete):  0
CYCLE:    434000052 Utilization ld q (incomplete):  0
CYCLE:    434000052 WDMA total latency:          0
CYCLE:    434000052 Utilization ex q:  0
CYCLE:    434000052 Utilization:  0
CYCLE:    434000052 Utilization ex q (incomplete):  0
CYCLE:    436000052 Utilization ld q (incomplete):  0
CYCLE:    436000052 RDMA bytes rec:          0
CYCLE:    436000052 Utilization st q:  0
CYCLE:    436000052 Utilization ld q:  0
CYCLE:    436000052 Utilization:  0
CYCLE:    436000052 Utilization ld q:  0
CYCLE:    436000052 Utilization st q:  0
CYCLE:    436000052 rdma_total_latency:          0
CYCLE:    436000052 Utilization st q (incomplete):  0
CYCLE:    436000052 WDMA bytes sent:          0
CYCLE:    436000052 Utilization ex q:  0
CYCLE:    436000052 Utilization ex q (incomplete):  0
CYCLE:    436000052 Utilization st q (incomplete):  0
CYCLE:    436000052 Utilization ld q (incomplete):  0
CYCLE:    436000052 WDMA total latency:          0
CYCLE:    436000052 Utilization ex q:  0
CYCLE:    436000052 Utilization:  0
CYCLE:    436000052 Utilization ex q (incomplete):  0
CYCLE:    438000052 Utilization ld q (incomplete):  0
CYCLE:    438000052 RDMA bytes rec:          0
CYCLE:    438000052 Utilization st q:  0
CYCLE:    438000052 Utilization ld q:  0
CYCLE:    438000052 Utilization:  0
CYCLE:    438000052 Utilization ld q:  0
CYCLE:    438000052 Utilization st q:  0
CYCLE:    438000052 rdma_total_latency:          0
CYCLE:    438000052 Utilization st q (incomplete):  0
CYCLE:    438000052 WDMA bytes sent:          0
CYCLE:    438000052 Utilization ex q:  0
CYCLE:    438000052 Utilization ex q (incomplete):  0
CYCLE:    438000052 Utilization st q (incomplete):  0
CYCLE:    438000052 Utilization ld q (incomplete):  0
CYCLE:    438000052 WDMA total latency:          0
CYCLE:    438000052 Utilization ex q:  0
CYCLE:    438000052 Utilization:  0
CYCLE:    438000052 Utilization ex q (incomplete):  0
CYCLE:    440000052 Utilization ld q (incomplete):  0
CYCLE:    440000052 RDMA bytes rec:          0
CYCLE:    440000052 Utilization st q:  0
CYCLE:    440000052 Utilization ld q:  0
CYCLE:    440000052 Utilization:  0
CYCLE:    440000052 Utilization ld q:  0
CYCLE:    440000052 Utilization st q:  0
CYCLE:    440000052 rdma_total_latency:          0
CYCLE:    440000052 Utilization st q (incomplete):  0
CYCLE:    440000052 WDMA bytes sent:          0
CYCLE:    440000052 Utilization ex q:  0
CYCLE:    440000052 Utilization ex q (incomplete):  0
CYCLE:    440000052 Utilization st q (incomplete):  0
CYCLE:    440000052 Utilization ld q (incomplete):  0
CYCLE:    440000052 WDMA total latency:          0
CYCLE:    440000052 Utilization ex q:  0
CYCLE:    440000052 Utilization:  0
CYCLE:    440000052 Utilization ex q (incomplete):  0
CYCLE:    442000052 Utilization ld q (incomplete):  0
CYCLE:    442000052 RDMA bytes rec:          0
CYCLE:    442000052 Utilization st q:  0
CYCLE:    442000052 Utilization ld q:  0
CYCLE:    442000052 Utilization:  0
CYCLE:    442000052 Utilization ld q:  0
CYCLE:    442000052 Utilization st q:  0
CYCLE:    442000052 rdma_total_latency:          0
CYCLE:    442000052 Utilization st q (incomplete):  0
CYCLE:    442000052 WDMA bytes sent:          0
CYCLE:    442000052 Utilization ex q:  0
CYCLE:    442000052 Utilization ex q (incomplete):  0
CYCLE:    442000052 Utilization st q (incomplete):  0
CYCLE:    442000052 Utilization ld q (incomplete):  0
CYCLE:    442000052 WDMA total latency:          0
CYCLE:    442000052 Utilization ex q:  0
CYCLE:    442000052 Utilization:  0
CYCLE:    442000052 Utilization ex q (incomplete):  0
CYCLE:    444000052 Utilization ld q (incomplete):  0
CYCLE:    444000052 RDMA bytes rec:          0
CYCLE:    444000052 Utilization st q:  0
CYCLE:    444000052 Utilization ld q:  0
CYCLE:    444000052 Utilization:  0
CYCLE:    444000052 Utilization ld q:  0
CYCLE:    444000052 Utilization st q:  0
CYCLE:    444000052 rdma_total_latency:          0
CYCLE:    444000052 Utilization st q (incomplete):  0
CYCLE:    444000052 WDMA bytes sent:          0
CYCLE:    444000052 Utilization ex q:  0
CYCLE:    444000052 Utilization ex q (incomplete):  0
CYCLE:    444000052 Utilization st q (incomplete):  0
CYCLE:    444000052 Utilization ld q (incomplete):  0
CYCLE:    444000052 WDMA total latency:          0
CYCLE:    444000052 Utilization ex q:  0
CYCLE:    444000052 Utilization:  0
CYCLE:    444000052 Utilization ex q (incomplete):  0
CYCLE:    446000052 Utilization ld q (incomplete):  0
CYCLE:    446000052 RDMA bytes rec:          0
CYCLE:    446000052 Utilization st q:  0
CYCLE:    446000052 Utilization ld q:  0
CYCLE:    446000052 Utilization:  0
CYCLE:    446000052 Utilization ld q:  0
CYCLE:    446000052 Utilization st q:  0
CYCLE:    446000052 rdma_total_latency:          0
CYCLE:    446000052 Utilization st q (incomplete):  0
CYCLE:    446000052 WDMA bytes sent:          0
CYCLE:    446000052 Utilization ex q:  0
CYCLE:    446000052 Utilization ex q (incomplete):  0
CYCLE:    446000052 Utilization st q (incomplete):  0
CYCLE:    446000052 Utilization ld q (incomplete):  0
CYCLE:    446000052 WDMA total latency:          0
CYCLE:    446000052 Utilization ex q:  0
CYCLE:    446000052 Utilization:  0
CYCLE:    446000052 Utilization ex q (incomplete):  0
CYCLE:    448000052 Utilization ld q (incomplete):  0
CYCLE:    448000052 RDMA bytes rec:          0
CYCLE:    448000052 Utilization st q:  0
CYCLE:    448000052 Utilization ld q:  0
CYCLE:    448000052 Utilization:  0
CYCLE:    448000052 Utilization ld q:  0
CYCLE:    448000052 Utilization st q:  0
CYCLE:    448000052 rdma_total_latency:          0
CYCLE:    448000052 Utilization st q (incomplete):  0
CYCLE:    448000052 WDMA bytes sent:          0
CYCLE:    448000052 Utilization ex q:  0
CYCLE:    448000052 Utilization ex q (incomplete):  0
CYCLE:    448000052 Utilization st q (incomplete):  0
CYCLE:    448000052 Utilization ld q (incomplete):  0
CYCLE:    448000052 WDMA total latency:          0
CYCLE:    448000052 Utilization ex q:  0
CYCLE:    448000052 Utilization:  0
CYCLE:    448000052 Utilization ex q (incomplete):  0
CYCLE:    450000052 Utilization ld q (incomplete):  0
CYCLE:    450000052 RDMA bytes rec:          0
CYCLE:    450000052 Utilization st q:  0
CYCLE:    450000052 Utilization ld q:  0
CYCLE:    450000052 Utilization:  0
CYCLE:    450000052 Utilization ld q:  0
CYCLE:    450000052 Utilization st q:  0
CYCLE:    450000052 rdma_total_latency:          0
CYCLE:    450000052 Utilization st q (incomplete):  0
CYCLE:    450000052 WDMA bytes sent:          0
CYCLE:    450000052 Utilization ex q:  0
CYCLE:    450000052 Utilization ex q (incomplete):  0
CYCLE:    450000052 Utilization st q (incomplete):  0
CYCLE:    450000052 Utilization ld q (incomplete):  0
CYCLE:    450000052 WDMA total latency:          0
CYCLE:    450000052 Utilization ex q:  0
CYCLE:    450000052 Utilization:  0
CYCLE:    450000052 Utilization ex q (incomplete):  0
CYCLE:    452000052 Utilization ld q (incomplete):  0
CYCLE:    452000052 RDMA bytes rec:          0
CYCLE:    452000052 Utilization st q:  0
CYCLE:    452000052 Utilization ld q:  0
CYCLE:    452000052 Utilization:  0
CYCLE:    452000052 Utilization ld q:  0
CYCLE:    452000052 Utilization st q:  0
CYCLE:    452000052 rdma_total_latency:          0
CYCLE:    452000052 Utilization st q (incomplete):  0
CYCLE:    452000052 WDMA bytes sent:          0
CYCLE:    452000052 Utilization ex q:  0
CYCLE:    452000052 Utilization ex q (incomplete):  0
CYCLE:    452000052 Utilization st q (incomplete):  0
CYCLE:    452000052 Utilization ld q (incomplete):  0
CYCLE:    452000052 WDMA total latency:          0
CYCLE:    452000052 Utilization ex q:  0
CYCLE:    452000052 Utilization:  0
CYCLE:    452000052 Utilization ex q (incomplete):  0
CYCLE:    454000052 Utilization ld q (incomplete):  0
CYCLE:    454000052 RDMA bytes rec:          0
CYCLE:    454000052 Utilization st q:  0
CYCLE:    454000052 Utilization ld q:  0
CYCLE:    454000052 Utilization:  0
CYCLE:    454000052 Utilization ld q:  0
CYCLE:    454000052 Utilization st q:  0
CYCLE:    454000052 rdma_total_latency:          0
CYCLE:    454000052 Utilization st q (incomplete):  0
CYCLE:    454000052 WDMA bytes sent:          0
CYCLE:    454000052 Utilization ex q:  0
CYCLE:    454000052 Utilization ex q (incomplete):  0
CYCLE:    454000052 Utilization st q (incomplete):  0
CYCLE:    454000052 Utilization ld q (incomplete):  0
CYCLE:    454000052 WDMA total latency:          0
CYCLE:    454000052 Utilization ex q:  0
CYCLE:    454000052 Utilization:  0
CYCLE:    454000052 Utilization ex q (incomplete):  0
CYCLE:    456000052 Utilization ld q (incomplete):  0
CYCLE:    456000052 RDMA bytes rec:          0
CYCLE:    456000052 Utilization st q:  0
CYCLE:    456000052 Utilization ld q:  0
CYCLE:    456000052 Utilization:  0
CYCLE:    456000052 Utilization ld q:  0
CYCLE:    456000052 Utilization st q:  0
CYCLE:    456000052 rdma_total_latency:          0
CYCLE:    456000052 Utilization st q (incomplete):  0
CYCLE:    456000052 WDMA bytes sent:          0
CYCLE:    456000052 Utilization ex q:  0
CYCLE:    456000052 Utilization ex q (incomplete):  0
CYCLE:    456000052 Utilization st q (incomplete):  0
CYCLE:    456000052 Utilization ld q (incomplete):  0
CYCLE:    456000052 WDMA total latency:          0
CYCLE:    456000052 Utilization ex q:  0
CYCLE:    456000052 Utilization:  0
CYCLE:    456000052 Utilization ex q (incomplete):  0
CYCLE:    458000052 Utilization ld q (incomplete):  0
CYCLE:    458000052 RDMA bytes rec:          0
CYCLE:    458000052 Utilization st q:  0
CYCLE:    458000052 Utilization ld q:  0
CYCLE:    458000052 Utilization:  0
CYCLE:    458000052 Utilization ld q:  0
CYCLE:    458000052 Utilization st q:  0
CYCLE:    458000052 rdma_total_latency:          0
CYCLE:    458000052 Utilization st q (incomplete):  0
CYCLE:    458000052 WDMA bytes sent:          0
CYCLE:    458000052 Utilization ex q:  0
CYCLE:    458000052 Utilization ex q (incomplete):  0
CYCLE:    458000052 Utilization st q (incomplete):  0
CYCLE:    458000052 Utilization ld q (incomplete):  0
CYCLE:    458000052 WDMA total latency:          0
CYCLE:    458000052 Utilization ex q:  0
CYCLE:    458000052 Utilization:  0
CYCLE:    458000052 Utilization ex q (incomplete):  0
CYCLE:    460000052 Utilization ld q (incomplete):  0
CYCLE:    460000052 RDMA bytes rec:          0
CYCLE:    460000052 Utilization st q:  0
CYCLE:    460000052 Utilization ld q:  0
CYCLE:    460000052 Utilization:  0
CYCLE:    460000052 Utilization ld q:  0
CYCLE:    460000052 Utilization st q:  0
CYCLE:    460000052 rdma_total_latency:          0
CYCLE:    460000052 Utilization st q (incomplete):  0
CYCLE:    460000052 WDMA bytes sent:          0
CYCLE:    460000052 Utilization ex q:  0
CYCLE:    460000052 Utilization ex q (incomplete):  0
CYCLE:    460000052 Utilization st q (incomplete):  0
CYCLE:    460000052 Utilization ld q (incomplete):  0
CYCLE:    460000052 WDMA total latency:          0
CYCLE:    460000052 Utilization ex q:  0
CYCLE:    460000052 Utilization:  0
CYCLE:    460000052 Utilization ex q (incomplete):  0
CYCLE:    462000052 Utilization ld q (incomplete):  0
CYCLE:    462000052 RDMA bytes rec:          0
CYCLE:    462000052 Utilization st q:  0
CYCLE:    462000052 Utilization ld q:  0
CYCLE:    462000052 Utilization:  0
CYCLE:    462000052 Utilization ld q:  0
CYCLE:    462000052 Utilization st q:  0
CYCLE:    462000052 rdma_total_latency:          0
CYCLE:    462000052 Utilization st q (incomplete):  0
CYCLE:    462000052 WDMA bytes sent:          0
CYCLE:    462000052 Utilization ex q:  0
CYCLE:    462000052 Utilization ex q (incomplete):  0
CYCLE:    462000052 Utilization st q (incomplete):  0
CYCLE:    462000052 Utilization ld q (incomplete):  0
CYCLE:    462000052 WDMA total latency:          0
CYCLE:    462000052 Utilization ex q:  0
CYCLE:    462000052 Utilization:  0
CYCLE:    462000052 Utilization ex q (incomplete):  0
CYCLE:    464000052 Utilization ld q (incomplete):  0
CYCLE:    464000052 RDMA bytes rec:          0
CYCLE:    464000052 Utilization st q:  0
CYCLE:    464000052 Utilization ld q:  0
CYCLE:    464000052 Utilization:  0
CYCLE:    464000052 Utilization ld q:  0
CYCLE:    464000052 Utilization st q:  0
CYCLE:    464000052 rdma_total_latency:          0
CYCLE:    464000052 Utilization st q (incomplete):  0
CYCLE:    464000052 WDMA bytes sent:          0
CYCLE:    464000052 Utilization ex q:  0
CYCLE:    464000052 Utilization ex q (incomplete):  0
CYCLE:    464000052 Utilization st q (incomplete):  0
CYCLE:    464000052 Utilization ld q (incomplete):  0
CYCLE:    464000052 WDMA total latency:          0
CYCLE:    464000052 Utilization ex q:  0
CYCLE:    464000052 Utilization:  0
CYCLE:    464000052 Utilization ex q (incomplete):  0
CYCLE:    466000052 Utilization ld q (incomplete):  0
CYCLE:    466000052 RDMA bytes rec:          0
CYCLE:    466000052 Utilization st q:  0
CYCLE:    466000052 Utilization ld q:  0
CYCLE:    466000052 Utilization:  0
CYCLE:    466000052 Utilization ld q:  0
CYCLE:    466000052 Utilization st q:  0
CYCLE:    466000052 rdma_total_latency:          0
CYCLE:    466000052 Utilization st q (incomplete):  0
CYCLE:    466000052 WDMA bytes sent:          0
CYCLE:    466000052 Utilization ex q:  0
CYCLE:    466000052 Utilization ex q (incomplete):  0
CYCLE:    466000052 Utilization st q (incomplete):  0
CYCLE:    466000052 Utilization ld q (incomplete):  0
CYCLE:    466000052 WDMA total latency:          0
CYCLE:    466000052 Utilization ex q:  0
CYCLE:    466000052 Utilization:  0
CYCLE:    466000052 Utilization ex q (incomplete):  0
CYCLE:    468000052 Utilization ld q (incomplete):  0
CYCLE:    468000052 RDMA bytes rec:          0
CYCLE:    468000052 Utilization st q:  0
CYCLE:    468000052 Utilization ld q:  0
CYCLE:    468000052 Utilization:  0
CYCLE:    468000052 Utilization ld q:  0
CYCLE:    468000052 Utilization st q:  0
CYCLE:    468000052 rdma_total_latency:          0
CYCLE:    468000052 Utilization st q (incomplete):  0
CYCLE:    468000052 WDMA bytes sent:          0
CYCLE:    468000052 Utilization ex q:  0
CYCLE:    468000052 Utilization ex q (incomplete):  0
CYCLE:    468000052 Utilization st q (incomplete):  0
CYCLE:    468000052 Utilization ld q (incomplete):  0
CYCLE:    468000052 WDMA total latency:          0
CYCLE:    468000052 Utilization ex q:  0
CYCLE:    468000052 Utilization:  0
CYCLE:    468000052 Utilization ex q (incomplete):  0
CYCLE:    470000052 Utilization ld q (incomplete):  0
CYCLE:    470000052 RDMA bytes rec:          0
CYCLE:    470000052 Utilization st q:  0
CYCLE:    470000052 Utilization ld q:  0
CYCLE:    470000052 Utilization:  0
CYCLE:    470000052 Utilization ld q:  0
CYCLE:    470000052 Utilization st q:  0
CYCLE:    470000052 rdma_total_latency:          0
CYCLE:    470000052 Utilization st q (incomplete):  0
CYCLE:    470000052 WDMA bytes sent:          0
CYCLE:    470000052 Utilization ex q:  0
CYCLE:    470000052 Utilization ex q (incomplete):  0
CYCLE:    470000052 Utilization st q (incomplete):  0
CYCLE:    470000052 Utilization ld q (incomplete):  0
CYCLE:    470000052 WDMA total latency:          0
CYCLE:    470000052 Utilization ex q:  0
CYCLE:    470000052 Utilization:  0
CYCLE:    470000052 Utilization ex q (incomplete):  0
CYCLE:    472000052 Utilization ld q (incomplete):  0
CYCLE:    472000052 RDMA bytes rec:          0
CYCLE:    472000052 Utilization st q:  0
CYCLE:    472000052 Utilization ld q:  0
CYCLE:    472000052 Utilization:  0
CYCLE:    472000052 Utilization ld q:  0
CYCLE:    472000052 Utilization st q:  0
CYCLE:    472000052 rdma_total_latency:          0
CYCLE:    472000052 Utilization st q (incomplete):  0
CYCLE:    472000052 WDMA bytes sent:          0
CYCLE:    472000052 Utilization ex q:  0
CYCLE:    472000052 Utilization ex q (incomplete):  0
CYCLE:    472000052 Utilization st q (incomplete):  0
CYCLE:    472000052 Utilization ld q (incomplete):  0
CYCLE:    472000052 WDMA total latency:          0
CYCLE:    472000052 Utilization ex q:  0
CYCLE:    472000052 Utilization:  0
CYCLE:    472000052 Utilization ex q (incomplete):  0
CYCLE:    474000052 Utilization ld q (incomplete):  0
CYCLE:    474000052 RDMA bytes rec:          0
CYCLE:    474000052 Utilization st q:  0
CYCLE:    474000052 Utilization ld q:  0
CYCLE:    474000052 Utilization:  0
CYCLE:    474000052 Utilization ld q:  0
CYCLE:    474000052 Utilization st q:  0
CYCLE:    474000052 rdma_total_latency:          0
CYCLE:    474000052 Utilization st q (incomplete):  0
CYCLE:    474000052 WDMA bytes sent:          0
CYCLE:    474000052 Utilization ex q:  0
CYCLE:    474000052 Utilization ex q (incomplete):  0
CYCLE:    474000052 Utilization st q (incomplete):  0
CYCLE:    474000052 Utilization ld q (incomplete):  0
CYCLE:    474000052 WDMA total latency:          0
CYCLE:    474000052 Utilization ex q:  0
CYCLE:    474000052 Utilization:  0
CYCLE:    474000052 Utilization ex q (incomplete):  0
CYCLE:    476000052 Utilization ld q (incomplete):  0
CYCLE:    476000052 RDMA bytes rec:          0
CYCLE:    476000052 Utilization st q:  0
CYCLE:    476000052 Utilization ld q:  0
CYCLE:    476000052 Utilization:  0
CYCLE:    476000052 Utilization ld q:  0
CYCLE:    476000052 Utilization st q:  0
CYCLE:    476000052 rdma_total_latency:          0
CYCLE:    476000052 Utilization st q (incomplete):  0
CYCLE:    476000052 WDMA bytes sent:          0
CYCLE:    476000052 Utilization ex q:  0
CYCLE:    476000052 Utilization ex q (incomplete):  0
CYCLE:    476000052 Utilization st q (incomplete):  0
CYCLE:    476000052 Utilization ld q (incomplete):  0
CYCLE:    476000052 WDMA total latency:          0
CYCLE:    476000052 Utilization ex q:  0
CYCLE:    476000052 Utilization:  0
CYCLE:    476000052 Utilization ex q (incomplete):  0
CYCLE:    478000052 Utilization ld q (incomplete):  0
CYCLE:    478000052 RDMA bytes rec:          0
CYCLE:    478000052 Utilization st q:  0
CYCLE:    478000052 Utilization ld q:  0
CYCLE:    478000052 Utilization:  0
CYCLE:    478000052 Utilization ld q:  0
CYCLE:    478000052 Utilization st q:  0
CYCLE:    478000052 rdma_total_latency:          0
CYCLE:    478000052 Utilization st q (incomplete):  0
CYCLE:    478000052 WDMA bytes sent:          0
CYCLE:    478000052 Utilization ex q:  0
CYCLE:    478000052 Utilization ex q (incomplete):  0
CYCLE:    478000052 Utilization st q (incomplete):  0
CYCLE:    478000052 Utilization ld q (incomplete):  0
CYCLE:    478000052 WDMA total latency:          0
CYCLE:    478000052 Utilization ex q:  0
CYCLE:    478000052 Utilization:  0
CYCLE:    478000052 Utilization ex q (incomplete):  0
CYCLE:    480000052 Utilization ld q (incomplete):  0
CYCLE:    480000052 RDMA bytes rec:          0
CYCLE:    480000052 Utilization st q:  0
CYCLE:    480000052 Utilization ld q:  0
CYCLE:    480000052 Utilization:  0
CYCLE:    480000052 Utilization ld q:  0
CYCLE:    480000052 Utilization st q:  0
CYCLE:    480000052 rdma_total_latency:          0
CYCLE:    480000052 Utilization st q (incomplete):  0
CYCLE:    480000052 WDMA bytes sent:          0
CYCLE:    480000052 Utilization ex q:  0
CYCLE:    480000052 Utilization ex q (incomplete):  0
CYCLE:    480000052 Utilization st q (incomplete):  0
CYCLE:    480000052 Utilization ld q (incomplete):  0
CYCLE:    480000052 WDMA total latency:          0
CYCLE:    480000052 Utilization ex q:  0
CYCLE:    480000052 Utilization:  0
CYCLE:    480000052 Utilization ex q (incomplete):  0
CYCLE:    482000052 Utilization ld q (incomplete):  0
CYCLE:    482000052 RDMA bytes rec:          0
CYCLE:    482000052 Utilization st q:  0
CYCLE:    482000052 Utilization ld q:  0
CYCLE:    482000052 Utilization:  0
CYCLE:    482000052 Utilization ld q:  0
CYCLE:    482000052 Utilization st q:  0
CYCLE:    482000052 rdma_total_latency:          0
CYCLE:    482000052 Utilization st q (incomplete):  0
CYCLE:    482000052 WDMA bytes sent:          0
CYCLE:    482000052 Utilization ex q:  0
CYCLE:    482000052 Utilization ex q (incomplete):  0
CYCLE:    482000052 Utilization st q (incomplete):  0
CYCLE:    482000052 Utilization ld q (incomplete):  0
CYCLE:    482000052 WDMA total latency:          0
CYCLE:    482000052 Utilization ex q:  0
CYCLE:    482000052 Utilization:  0
CYCLE:    482000052 Utilization ex q (incomplete):  0
CYCLE:    484000052 Utilization ld q (incomplete):  0
CYCLE:    484000052 RDMA bytes rec:          0
CYCLE:    484000052 Utilization st q:  0
CYCLE:    484000052 Utilization ld q:  0
CYCLE:    484000052 Utilization:  0
CYCLE:    484000052 Utilization ld q:  0
CYCLE:    484000052 Utilization st q:  0
CYCLE:    484000052 rdma_total_latency:          0
CYCLE:    484000052 Utilization st q (incomplete):  0
CYCLE:    484000052 WDMA bytes sent:          0
CYCLE:    484000052 Utilization ex q:  0
CYCLE:    484000052 Utilization ex q (incomplete):  0
CYCLE:    484000052 Utilization st q (incomplete):  0
CYCLE:    484000052 Utilization ld q (incomplete):  0
CYCLE:    484000052 WDMA total latency:          0
CYCLE:    484000052 Utilization ex q:  0
CYCLE:    484000052 Utilization:  0
CYCLE:    484000052 Utilization ex q (incomplete):  0
CYCLE:    486000052 Utilization ld q (incomplete):  0
CYCLE:    486000052 RDMA bytes rec:          0
CYCLE:    486000052 Utilization st q:  0
CYCLE:    486000052 Utilization ld q:  0
CYCLE:    486000052 Utilization:  0
CYCLE:    486000052 Utilization ld q:  0
CYCLE:    486000052 Utilization st q:  0
CYCLE:    486000052 rdma_total_latency:          0
CYCLE:    486000052 Utilization st q (incomplete):  0
CYCLE:    486000052 WDMA bytes sent:          0
CYCLE:    486000052 Utilization ex q:  0
CYCLE:    486000052 Utilization ex q (incomplete):  0
CYCLE:    486000052 Utilization st q (incomplete):  0
CYCLE:    486000052 Utilization ld q (incomplete):  0
CYCLE:    486000052 WDMA total latency:          0
CYCLE:    486000052 Utilization ex q:  0
CYCLE:    486000052 Utilization:  0
CYCLE:    486000052 Utilization ex q (incomplete):  0
CYCLE:    488000052 Utilization ld q (incomplete):  0
CYCLE:    488000052 RDMA bytes rec:          0
CYCLE:    488000052 Utilization st q:  0
CYCLE:    488000052 Utilization ld q:  0
CYCLE:    488000052 Utilization:  0
CYCLE:    488000052 Utilization ld q:  0
CYCLE:    488000052 Utilization st q:  0
CYCLE:    488000052 rdma_total_latency:          0
CYCLE:    488000052 Utilization st q (incomplete):  0
CYCLE:    488000052 WDMA bytes sent:          0
CYCLE:    488000052 Utilization ex q:  0
CYCLE:    488000052 Utilization ex q (incomplete):  0
CYCLE:    488000052 Utilization st q (incomplete):  0
CYCLE:    488000052 Utilization ld q (incomplete):  0
CYCLE:    488000052 WDMA total latency:          0
CYCLE:    488000052 Utilization ex q:  0
CYCLE:    488000052 Utilization:  0
CYCLE:    488000052 Utilization ex q (incomplete):  0
CYCLE:    490000052 Utilization ld q (incomplete):  0
CYCLE:    490000052 RDMA bytes rec:          0
CYCLE:    490000052 Utilization st q:  0
CYCLE:    490000052 Utilization ld q:  0
CYCLE:    490000052 Utilization:  0
CYCLE:    490000052 Utilization ld q:  0
CYCLE:    490000052 Utilization st q:  0
CYCLE:    490000052 rdma_total_latency:          0
CYCLE:    490000052 Utilization st q (incomplete):  0
CYCLE:    490000052 WDMA bytes sent:          0
CYCLE:    490000052 Utilization ex q:  0
CYCLE:    490000052 Utilization ex q (incomplete):  0
CYCLE:    490000052 Utilization st q (incomplete):  0
CYCLE:    490000052 Utilization ld q (incomplete):  0
CYCLE:    490000052 WDMA total latency:          0
CYCLE:    490000052 Utilization ex q:  0
CYCLE:    490000052 Utilization:  0
CYCLE:    490000052 Utilization ex q (incomplete):  0
CYCLE:    492000052 Utilization ld q (incomplete):  0
CYCLE:    492000052 RDMA bytes rec:          0
CYCLE:    492000052 Utilization st q:  0
CYCLE:    492000052 Utilization ld q:  0
CYCLE:    492000052 Utilization:  0
CYCLE:    492000052 Utilization ld q:  0
CYCLE:    492000052 Utilization st q:  0
CYCLE:    492000052 rdma_total_latency:          0
CYCLE:    492000052 Utilization st q (incomplete):  0
CYCLE:    492000052 WDMA bytes sent:          0
CYCLE:    492000052 Utilization ex q:  0
CYCLE:    492000052 Utilization ex q (incomplete):  0
CYCLE:    492000052 Utilization st q (incomplete):  0
CYCLE:    492000052 Utilization ld q (incomplete):  0
CYCLE:    492000052 WDMA total latency:          0
CYCLE:    492000052 Utilization ex q:  0
CYCLE:    492000052 Utilization:  0
CYCLE:    492000052 Utilization ex q (incomplete):  0
CYCLE:    494000052 Utilization ld q (incomplete):  0
CYCLE:    494000052 RDMA bytes rec:          0
CYCLE:    494000052 Utilization st q:  0
CYCLE:    494000052 Utilization ld q:  0
CYCLE:    494000052 Utilization:  0
CYCLE:    494000052 Utilization ld q:  0
CYCLE:    494000052 Utilization st q:  0
CYCLE:    494000052 rdma_total_latency:          0
CYCLE:    494000052 Utilization st q (incomplete):  0
CYCLE:    494000052 WDMA bytes sent:          0
CYCLE:    494000052 Utilization ex q:  0
CYCLE:    494000052 Utilization ex q (incomplete):  0
CYCLE:    494000052 Utilization st q (incomplete):  0
CYCLE:    494000052 Utilization ld q (incomplete):  0
CYCLE:    494000052 WDMA total latency:          0
CYCLE:    494000052 Utilization ex q:  0
CYCLE:    494000052 Utilization:  0
CYCLE:    494000052 Utilization ex q (incomplete):  0
CYCLE:    496000052 Utilization ld q (incomplete):  0
CYCLE:    496000052 RDMA bytes rec:          0
CYCLE:    496000052 Utilization st q:  0
CYCLE:    496000052 Utilization ld q:  0
CYCLE:    496000052 Utilization:  0
CYCLE:    496000052 Utilization ld q:  0
CYCLE:    496000052 Utilization st q:  0
CYCLE:    496000052 rdma_total_latency:          0
CYCLE:    496000052 Utilization st q (incomplete):  0
CYCLE:    496000052 WDMA bytes sent:          0
CYCLE:    496000052 Utilization ex q:  0
CYCLE:    496000052 Utilization ex q (incomplete):  0
CYCLE:    496000052 Utilization st q (incomplete):  0
CYCLE:    496000052 Utilization ld q (incomplete):  0
CYCLE:    496000052 WDMA total latency:          0
CYCLE:    496000052 Utilization ex q:  0
CYCLE:    496000052 Utilization:  0
CYCLE:    496000052 Utilization ex q (incomplete):  0
CYCLE:    498000052 Utilization ld q (incomplete):  0
CYCLE:    498000052 RDMA bytes rec:          0
CYCLE:    498000052 Utilization st q:  0
CYCLE:    498000052 Utilization ld q:  0
CYCLE:    498000052 Utilization:  0
CYCLE:    498000052 Utilization ld q:  0
CYCLE:    498000052 Utilization st q:  0
CYCLE:    498000052 rdma_total_latency:          0
CYCLE:    498000052 Utilization st q (incomplete):  0
CYCLE:    498000052 WDMA bytes sent:          0
CYCLE:    498000052 Utilization ex q:  0
CYCLE:    498000052 Utilization ex q (incomplete):  0
CYCLE:    498000052 Utilization st q (incomplete):  0
CYCLE:    498000052 Utilization ld q (incomplete):  0
CYCLE:    498000052 WDMA total latency:          0
CYCLE:    498000052 Utilization ex q:  0
CYCLE:    498000052 Utilization:  0
CYCLE:    498000052 Utilization ex q (incomplete):  0
CYCLE:    500000052 Utilization ld q (incomplete):  0
CYCLE:    500000052 RDMA bytes rec:          0
CYCLE:    500000052 Utilization st q:  0
CYCLE:    500000052 Utilization ld q:  0
CYCLE:    500000052 Utilization:  0
CYCLE:    500000052 Utilization ld q:  0
CYCLE:    500000052 Utilization st q:  0
CYCLE:    500000052 rdma_total_latency:          0
CYCLE:    500000052 Utilization st q (incomplete):  0
CYCLE:    500000052 WDMA bytes sent:          0
CYCLE:    500000052 Utilization ex q:  0
CYCLE:    500000052 Utilization ex q (incomplete):  0
CYCLE:    500000052 Utilization st q (incomplete):  0
CYCLE:    500000052 Utilization ld q (incomplete):  0
CYCLE:    500000052 WDMA total latency:          0
CYCLE:    500000052 Utilization ex q:  0
CYCLE:    500000052 Utilization:  0
CYCLE:    500000052 Utilization ex q (incomplete):  0
CYCLE:    502000052 Utilization ld q (incomplete):  0
CYCLE:    502000052 RDMA bytes rec:          0
CYCLE:    502000052 Utilization st q:  0
CYCLE:    502000052 Utilization ld q:  0
CYCLE:    502000052 Utilization:  0
CYCLE:    502000052 Utilization ld q:  0
CYCLE:    502000052 Utilization st q:  0
CYCLE:    502000052 rdma_total_latency:          0
CYCLE:    502000052 Utilization st q (incomplete):  0
CYCLE:    502000052 WDMA bytes sent:          0
CYCLE:    502000052 Utilization ex q:  0
CYCLE:    502000052 Utilization ex q (incomplete):  0
CYCLE:    502000052 Utilization st q (incomplete):  0
CYCLE:    502000052 Utilization ld q (incomplete):  0
CYCLE:    502000052 WDMA total latency:          0
CYCLE:    502000052 Utilization ex q:  0
CYCLE:    502000052 Utilization:  0
CYCLE:    502000052 Utilization ex q (incomplete):  0
CYCLE:    504000052 Utilization ld q (incomplete):  0
CYCLE:    504000052 RDMA bytes rec:          0
CYCLE:    504000052 Utilization st q:  0
CYCLE:    504000052 Utilization ld q:  0
CYCLE:    504000052 Utilization:  0
CYCLE:    504000052 Utilization ld q:  0
CYCLE:    504000052 Utilization st q:  0
CYCLE:    504000052 rdma_total_latency:          0
CYCLE:    504000052 Utilization st q (incomplete):  0
CYCLE:    504000052 WDMA bytes sent:          0
CYCLE:    504000052 Utilization ex q:  0
CYCLE:    504000052 Utilization ex q (incomplete):  0
CYCLE:    504000052 Utilization st q (incomplete):  0
CYCLE:    504000052 Utilization ld q (incomplete):  0
CYCLE:    504000052 WDMA total latency:          0
CYCLE:    504000052 Utilization ex q:  0
CYCLE:    504000052 Utilization:  0
CYCLE:    504000052 Utilization ex q (incomplete):  0
CYCLE:    506000052 Utilization ld q (incomplete):  0
CYCLE:    506000052 RDMA bytes rec:          0
CYCLE:    506000052 Utilization st q:  0
CYCLE:    506000052 Utilization ld q:  0
CYCLE:    506000052 Utilization:  0
CYCLE:    506000052 Utilization ld q:  0
CYCLE:    506000052 Utilization st q:  0
CYCLE:    506000052 rdma_total_latency:          0
CYCLE:    506000052 Utilization st q (incomplete):  0
CYCLE:    506000052 WDMA bytes sent:          0
CYCLE:    506000052 Utilization ex q:  0
CYCLE:    506000052 Utilization ex q (incomplete):  0
CYCLE:    506000052 Utilization st q (incomplete):  0
CYCLE:    506000052 Utilization ld q (incomplete):  0
CYCLE:    506000052 WDMA total latency:          0
CYCLE:    506000052 Utilization ex q:  0
CYCLE:    506000052 Utilization:  0
CYCLE:    506000052 Utilization ex q (incomplete):  0
CYCLE:    508000052 Utilization ld q (incomplete):  0
CYCLE:    508000052 RDMA bytes rec:          0
CYCLE:    508000052 Utilization st q:  0
CYCLE:    508000052 Utilization ld q:  0
CYCLE:    508000052 Utilization:  0
CYCLE:    508000052 Utilization ld q:  0
CYCLE:    508000052 Utilization st q:  0
CYCLE:    508000052 rdma_total_latency:          0
CYCLE:    508000052 Utilization st q (incomplete):  0
CYCLE:    508000052 WDMA bytes sent:          0
CYCLE:    508000052 Utilization ex q:  0
CYCLE:    508000052 Utilization ex q (incomplete):  0
CYCLE:    508000052 Utilization st q (incomplete):  0
CYCLE:    508000052 Utilization ld q (incomplete):  0
CYCLE:    508000052 WDMA total latency:          0
CYCLE:    508000052 Utilization ex q:  0
CYCLE:    508000052 Utilization:  0
CYCLE:    508000052 Utilization ex q (incomplete):  0
CYCLE:    510000052 Utilization ld q (incomplete):  0
CYCLE:    510000052 RDMA bytes rec:          0
CYCLE:    510000052 Utilization st q:  0
CYCLE:    510000052 Utilization ld q:  0
CYCLE:    510000052 Utilization:  0
CYCLE:    510000052 Utilization ld q:  0
CYCLE:    510000052 Utilization st q:  0
CYCLE:    510000052 rdma_total_latency:          0
CYCLE:    510000052 Utilization st q (incomplete):  0
CYCLE:    510000052 WDMA bytes sent:          0
CYCLE:    510000052 Utilization ex q:  0
CYCLE:    510000052 Utilization ex q (incomplete):  0
CYCLE:    510000052 Utilization st q (incomplete):  0
CYCLE:    510000052 Utilization ld q (incomplete):  0
CYCLE:    510000052 WDMA total latency:          0
CYCLE:    510000052 Utilization ex q:  0
CYCLE:    510000052 Utilization:  0
CYCLE:    510000052 Utilization ex q (incomplete):  0
CYCLE:    512000052 Utilization ld q (incomplete):  0
CYCLE:    512000052 RDMA bytes rec:          0
CYCLE:    512000052 Utilization st q:  0
CYCLE:    512000052 Utilization ld q:  0
CYCLE:    512000052 Utilization:  0
CYCLE:    512000052 Utilization ld q:  0
CYCLE:    512000052 Utilization st q:  0
CYCLE:    512000052 rdma_total_latency:          0
CYCLE:    512000052 Utilization st q (incomplete):  0
CYCLE:    512000052 WDMA bytes sent:          0
CYCLE:    512000052 Utilization ex q:  0
CYCLE:    512000052 Utilization ex q (incomplete):  0
CYCLE:    512000052 Utilization st q (incomplete):  0
CYCLE:    512000052 Utilization ld q (incomplete):  0
CYCLE:    512000052 WDMA total latency:          0
CYCLE:    512000052 Utilization ex q:  0
CYCLE:    512000052 Utilization:  0
CYCLE:    512000052 Utilization ex q (incomplete):  0
CYCLE:    514000052 Utilization ld q (incomplete):  0
CYCLE:    514000052 RDMA bytes rec:          0
CYCLE:    514000052 Utilization st q:  0
CYCLE:    514000052 Utilization ld q:  0
CYCLE:    514000052 Utilization:  0
CYCLE:    514000052 Utilization ld q:  0
CYCLE:    514000052 Utilization st q:  0
CYCLE:    514000052 rdma_total_latency:          0
CYCLE:    514000052 Utilization st q (incomplete):  0
CYCLE:    514000052 WDMA bytes sent:          0
CYCLE:    514000052 Utilization ex q:  0
CYCLE:    514000052 Utilization ex q (incomplete):  0
CYCLE:    514000052 Utilization st q (incomplete):  0
CYCLE:    514000052 Utilization ld q (incomplete):  0
CYCLE:    514000052 WDMA total latency:          0
CYCLE:    514000052 Utilization ex q:  0
CYCLE:    514000052 Utilization:  0
CYCLE:    514000052 Utilization ex q (incomplete):  0
CYCLE:    516000052 Utilization ld q (incomplete):  0
CYCLE:    516000052 RDMA bytes rec:          0
CYCLE:    516000052 Utilization st q:  0
CYCLE:    516000052 Utilization ld q:  0
CYCLE:    516000052 Utilization:  0
CYCLE:    516000052 Utilization ld q:  0
CYCLE:    516000052 Utilization st q:  0
CYCLE:    516000052 rdma_total_latency:          0
CYCLE:    516000052 Utilization st q (incomplete):  0
CYCLE:    516000052 WDMA bytes sent:          0
CYCLE:    516000052 Utilization ex q:  0
CYCLE:    516000052 Utilization ex q (incomplete):  0
CYCLE:    516000052 Utilization st q (incomplete):  0
CYCLE:    516000052 Utilization ld q (incomplete):  0
CYCLE:    516000052 WDMA total latency:          0
CYCLE:    516000052 Utilization ex q:  0
CYCLE:    516000052 Utilization:  0
CYCLE:    516000052 Utilization ex q (incomplete):  0
CYCLE:    518000052 Utilization ld q (incomplete):  0
CYCLE:    518000052 RDMA bytes rec:          0
CYCLE:    518000052 Utilization st q:  0
CYCLE:    518000052 Utilization ld q:  0
CYCLE:    518000052 Utilization:  0
CYCLE:    518000052 Utilization ld q:  0
CYCLE:    518000052 Utilization st q:  0
CYCLE:    518000052 rdma_total_latency:          0
CYCLE:    518000052 Utilization st q (incomplete):  0
CYCLE:    518000052 WDMA bytes sent:          0
CYCLE:    518000052 Utilization ex q:  0
CYCLE:    518000052 Utilization ex q (incomplete):  0
CYCLE:    518000052 Utilization st q (incomplete):  0
CYCLE:    518000052 Utilization ld q (incomplete):  0
CYCLE:    518000052 WDMA total latency:          0
CYCLE:    518000052 Utilization ex q:  0
CYCLE:    518000052 Utilization:  0
CYCLE:    518000052 Utilization ex q (incomplete):  0
CYCLE:    520000052 Utilization ld q (incomplete):  0
CYCLE:    520000052 RDMA bytes rec:          0
CYCLE:    520000052 Utilization st q:  0
CYCLE:    520000052 Utilization ld q:  0
CYCLE:    520000052 Utilization:  0
CYCLE:    520000052 Utilization ld q:  0
CYCLE:    520000052 Utilization st q:  0
CYCLE:    520000052 rdma_total_latency:          0
CYCLE:    520000052 Utilization st q (incomplete):  0
CYCLE:    520000052 WDMA bytes sent:          0
CYCLE:    520000052 Utilization ex q:  0
CYCLE:    520000052 Utilization ex q (incomplete):  0
CYCLE:    520000052 Utilization st q (incomplete):  0
CYCLE:    520000052 Utilization ld q (incomplete):  0
CYCLE:    520000052 WDMA total latency:          0
CYCLE:    520000052 Utilization ex q:  0
CYCLE:    520000052 Utilization:  0
CYCLE:    520000052 Utilization ex q (incomplete):  0
CYCLE:    522000052 Utilization ld q (incomplete):  0
CYCLE:    522000052 RDMA bytes rec:          0
CYCLE:    522000052 Utilization st q:  0
CYCLE:    522000052 Utilization ld q:  0
CYCLE:    522000052 Utilization:  0
CYCLE:    522000052 Utilization ld q:  0
CYCLE:    522000052 Utilization st q:  0
CYCLE:    522000052 rdma_total_latency:          0
CYCLE:    522000052 Utilization st q (incomplete):  0
CYCLE:    522000052 WDMA bytes sent:          0
CYCLE:    522000052 Utilization ex q:  0
CYCLE:    522000052 Utilization ex q (incomplete):  0
CYCLE:    522000052 Utilization st q (incomplete):  0
CYCLE:    522000052 Utilization ld q (incomplete):  0
CYCLE:    522000052 WDMA total latency:          0
CYCLE:    522000052 Utilization ex q:  0
CYCLE:    522000052 Utilization:  0
CYCLE:    522000052 Utilization ex q (incomplete):  0
CYCLE:    524000052 Utilization ld q (incomplete):  0
CYCLE:    524000052 RDMA bytes rec:          0
CYCLE:    524000052 Utilization st q:  0
CYCLE:    524000052 Utilization ld q:  0
CYCLE:    524000052 Utilization:  0
CYCLE:    524000052 Utilization ld q:  0
CYCLE:    524000052 Utilization st q:  0
CYCLE:    524000052 rdma_total_latency:          0
CYCLE:    524000052 Utilization st q (incomplete):  0
CYCLE:    524000052 WDMA bytes sent:          0
CYCLE:    524000052 Utilization ex q:  0
CYCLE:    524000052 Utilization ex q (incomplete):  0
CYCLE:    524000052 Utilization st q (incomplete):  0
CYCLE:    524000052 Utilization ld q (incomplete):  0
CYCLE:    524000052 WDMA total latency:          0
CYCLE:    524000052 Utilization ex q:  0
CYCLE:    524000052 Utilization:  0
CYCLE:    524000052 Utilization ex q (incomplete):  0
CYCLE:    526000052 Utilization ld q (incomplete):  0
CYCLE:    526000052 RDMA bytes rec:          0
CYCLE:    526000052 Utilization st q:  0
CYCLE:    526000052 Utilization ld q:  0
CYCLE:    526000052 Utilization:  0
CYCLE:    526000052 Utilization ld q:  0
CYCLE:    526000052 Utilization st q:  0
CYCLE:    526000052 rdma_total_latency:          0
CYCLE:    526000052 Utilization st q (incomplete):  0
CYCLE:    526000052 WDMA bytes sent:          0
CYCLE:    526000052 Utilization ex q:  0
CYCLE:    526000052 Utilization ex q (incomplete):  0
CYCLE:    526000052 Utilization st q (incomplete):  0
CYCLE:    526000052 Utilization ld q (incomplete):  0
CYCLE:    526000052 WDMA total latency:          0
CYCLE:    526000052 Utilization ex q:  0
CYCLE:    526000052 Utilization:  0
CYCLE:    526000052 Utilization ex q (incomplete):  0
CYCLE:    528000052 Utilization ld q (incomplete):  0
CYCLE:    528000052 RDMA bytes rec:          0
CYCLE:    528000052 Utilization st q:  0
CYCLE:    528000052 Utilization ld q:  0
CYCLE:    528000052 Utilization:  0
CYCLE:    528000052 Utilization ld q:  0
CYCLE:    528000052 Utilization st q:  0
CYCLE:    528000052 rdma_total_latency:          0
CYCLE:    528000052 Utilization st q (incomplete):  0
CYCLE:    528000052 WDMA bytes sent:          0
CYCLE:    528000052 Utilization ex q:  0
CYCLE:    528000052 Utilization ex q (incomplete):  0
CYCLE:    528000052 Utilization st q (incomplete):  0
CYCLE:    528000052 Utilization ld q (incomplete):  0
CYCLE:    528000052 WDMA total latency:          0
CYCLE:    528000052 Utilization ex q:  0
CYCLE:    528000052 Utilization:  0
CYCLE:    528000052 Utilization ex q (incomplete):  0
CYCLE:    530000052 Utilization ld q (incomplete):  0
CYCLE:    530000052 RDMA bytes rec:          0
CYCLE:    530000052 Utilization st q:  0
CYCLE:    530000052 Utilization ld q:  0
CYCLE:    530000052 Utilization:  0
CYCLE:    530000052 Utilization ld q:  0
CYCLE:    530000052 Utilization st q:  0
CYCLE:    530000052 rdma_total_latency:          0
CYCLE:    530000052 Utilization st q (incomplete):  0
CYCLE:    530000052 WDMA bytes sent:          0
CYCLE:    530000052 Utilization ex q:  0
CYCLE:    530000052 Utilization ex q (incomplete):  0
CYCLE:    530000052 Utilization st q (incomplete):  0
CYCLE:    530000052 Utilization ld q (incomplete):  0
CYCLE:    530000052 WDMA total latency:          0
CYCLE:    530000052 Utilization ex q:  0
CYCLE:    530000052 Utilization:  0
CYCLE:    530000052 Utilization ex q (incomplete):  0
CYCLE:    532000052 Utilization ld q (incomplete):  0
CYCLE:    532000052 RDMA bytes rec:          0
CYCLE:    532000052 Utilization st q:  0
CYCLE:    532000052 Utilization ld q:  0
CYCLE:    532000052 Utilization:  0
CYCLE:    532000052 Utilization ld q:  0
CYCLE:    532000052 Utilization st q:  0
CYCLE:    532000052 rdma_total_latency:          0
CYCLE:    532000052 Utilization st q (incomplete):  0
CYCLE:    532000052 WDMA bytes sent:          0
CYCLE:    532000052 Utilization ex q:  0
CYCLE:    532000052 Utilization ex q (incomplete):  0
CYCLE:    532000052 Utilization st q (incomplete):  0
CYCLE:    532000052 Utilization ld q (incomplete):  0
CYCLE:    532000052 WDMA total latency:          0
CYCLE:    532000052 Utilization ex q:  0
CYCLE:    532000052 Utilization:  0
CYCLE:    532000052 Utilization ex q (incomplete):  0
CYCLE:    534000052 Utilization ld q (incomplete):  0
CYCLE:    534000052 RDMA bytes rec:          0
CYCLE:    534000052 Utilization st q:  0
CYCLE:    534000052 Utilization ld q:  0
CYCLE:    534000052 Utilization:  0
CYCLE:    534000052 Utilization ld q:  0
CYCLE:    534000052 Utilization st q:  0
CYCLE:    534000052 rdma_total_latency:          0
CYCLE:    534000052 Utilization st q (incomplete):  0
CYCLE:    534000052 WDMA bytes sent:          0
CYCLE:    534000052 Utilization ex q:  0
CYCLE:    534000052 Utilization ex q (incomplete):  0
CYCLE:    534000052 Utilization st q (incomplete):  0
CYCLE:    534000052 Utilization ld q (incomplete):  0
CYCLE:    534000052 WDMA total latency:          0
CYCLE:    534000052 Utilization ex q:  0
CYCLE:    534000052 Utilization:  0
CYCLE:    534000052 Utilization ex q (incomplete):  0
CYCLE:    536000052 Utilization ld q (incomplete):  0
CYCLE:    536000052 RDMA bytes rec:          0
CYCLE:    536000052 Utilization st q:  0
CYCLE:    536000052 Utilization ld q:  0
CYCLE:    536000052 Utilization:  0
CYCLE:    536000052 Utilization ld q:  0
CYCLE:    536000052 Utilization st q:  0
CYCLE:    536000052 rdma_total_latency:          0
CYCLE:    536000052 Utilization st q (incomplete):  0
CYCLE:    536000052 WDMA bytes sent:          0
CYCLE:    536000052 Utilization ex q:  0
CYCLE:    536000052 Utilization ex q (incomplete):  0
CYCLE:    536000052 Utilization st q (incomplete):  0
CYCLE:    536000052 Utilization ld q (incomplete):  0
CYCLE:    536000052 WDMA total latency:          0
CYCLE:    536000052 Utilization ex q:  0
CYCLE:    536000052 Utilization:  0
CYCLE:    536000052 Utilization ex q (incomplete):  0
CYCLE:    538000052 Utilization ld q (incomplete):  0
CYCLE:    538000052 RDMA bytes rec:          0
CYCLE:    538000052 Utilization st q:  0
CYCLE:    538000052 Utilization ld q:  0
CYCLE:    538000052 Utilization:  0
CYCLE:    538000052 Utilization ld q:  0
CYCLE:    538000052 Utilization st q:  0
CYCLE:    538000052 rdma_total_latency:          0
CYCLE:    538000052 Utilization st q (incomplete):  0
CYCLE:    538000052 WDMA bytes sent:          0
CYCLE:    538000052 Utilization ex q:  0
CYCLE:    538000052 Utilization ex q (incomplete):  0
CYCLE:    538000052 Utilization st q (incomplete):  0
CYCLE:    538000052 Utilization ld q (incomplete):  0
CYCLE:    538000052 WDMA total latency:          0
CYCLE:    538000052 Utilization ex q:  0
CYCLE:    538000052 Utilization:  0
CYCLE:    538000052 Utilization ex q (incomplete):  0
CYCLE:    540000052 Utilization ld q (incomplete):  0
CYCLE:    540000052 RDMA bytes rec:          0
CYCLE:    540000052 Utilization st q:  0
CYCLE:    540000052 Utilization ld q:  0
CYCLE:    540000052 Utilization:  0
CYCLE:    540000052 Utilization ld q:  0
CYCLE:    540000052 Utilization st q:  0
CYCLE:    540000052 rdma_total_latency:          0
CYCLE:    540000052 Utilization st q (incomplete):  0
CYCLE:    540000052 WDMA bytes sent:          0
CYCLE:    540000052 Utilization ex q:  0
CYCLE:    540000052 Utilization ex q (incomplete):  0
CYCLE:    540000052 Utilization st q (incomplete):  0
CYCLE:    540000052 Utilization ld q (incomplete):  0
CYCLE:    540000052 WDMA total latency:          0
CYCLE:    540000052 Utilization ex q:  0
CYCLE:    540000052 Utilization:  0
CYCLE:    540000052 Utilization ex q (incomplete):  0
CYCLE:    542000052 Utilization ld q (incomplete):  0
CYCLE:    542000052 RDMA bytes rec:          0
CYCLE:    542000052 Utilization st q:  0
CYCLE:    542000052 Utilization ld q:  0
CYCLE:    542000052 Utilization:  0
CYCLE:    542000052 Utilization ld q:  0
CYCLE:    542000052 Utilization st q:  0
CYCLE:    542000052 rdma_total_latency:          0
CYCLE:    542000052 Utilization st q (incomplete):  0
CYCLE:    542000052 WDMA bytes sent:          0
CYCLE:    542000052 Utilization ex q:  0
CYCLE:    542000052 Utilization ex q (incomplete):  0
CYCLE:    542000052 Utilization st q (incomplete):  0
CYCLE:    542000052 Utilization ld q (incomplete):  0
CYCLE:    542000052 WDMA total latency:          0
CYCLE:    542000052 Utilization ex q:  0
CYCLE:    542000052 Utilization:  0
CYCLE:    542000052 Utilization ex q (incomplete):  0
CYCLE:    544000052 Utilization ld q (incomplete):  0
CYCLE:    544000052 RDMA bytes rec:          0
CYCLE:    544000052 Utilization st q:  0
CYCLE:    544000052 Utilization ld q:  0
CYCLE:    544000052 Utilization:  0
CYCLE:    544000052 Utilization ld q:  0
CYCLE:    544000052 Utilization st q:  0
CYCLE:    544000052 rdma_total_latency:          0
CYCLE:    544000052 Utilization st q (incomplete):  0
CYCLE:    544000052 WDMA bytes sent:          0
CYCLE:    544000052 Utilization ex q:  0
CYCLE:    544000052 Utilization ex q (incomplete):  0
CYCLE:    544000052 Utilization st q (incomplete):  0
CYCLE:    544000052 Utilization ld q (incomplete):  0
CYCLE:    544000052 WDMA total latency:          0
CYCLE:    544000052 Utilization ex q:  0
CYCLE:    544000052 Utilization:  0
CYCLE:    544000052 Utilization ex q (incomplete):  0
CYCLE:    546000052 Utilization ld q (incomplete):  0
CYCLE:    546000052 RDMA bytes rec:          0
CYCLE:    546000052 Utilization st q:  0
CYCLE:    546000052 Utilization ld q:  0
CYCLE:    546000052 Utilization:  0
CYCLE:    546000052 Utilization ld q:  0
CYCLE:    546000052 Utilization st q:  0
CYCLE:    546000052 rdma_total_latency:          0
CYCLE:    546000052 Utilization st q (incomplete):  0
CYCLE:    546000052 WDMA bytes sent:          0
CYCLE:    546000052 Utilization ex q:  0
CYCLE:    546000052 Utilization ex q (incomplete):  0
CYCLE:    546000052 Utilization st q (incomplete):  0
CYCLE:    546000052 Utilization ld q (incomplete):  0
CYCLE:    546000052 WDMA total latency:          0
CYCLE:    546000052 Utilization ex q:  0
CYCLE:    546000052 Utilization:  0
CYCLE:    546000052 Utilization ex q (incomplete):  0
CYCLE:    548000052 Utilization ld q (incomplete):  0
CYCLE:    548000052 RDMA bytes rec:          0
CYCLE:    548000052 Utilization st q:  0
CYCLE:    548000052 Utilization ld q:  0
CYCLE:    548000052 Utilization:  0
CYCLE:    548000052 Utilization ld q:  0
CYCLE:    548000052 Utilization st q:  0
CYCLE:    548000052 rdma_total_latency:          0
CYCLE:    548000052 Utilization st q (incomplete):  0
CYCLE:    548000052 WDMA bytes sent:          0
CYCLE:    548000052 Utilization ex q:  0
CYCLE:    548000052 Utilization ex q (incomplete):  0
CYCLE:    548000052 Utilization st q (incomplete):  0
CYCLE:    548000052 Utilization ld q (incomplete):  0
CYCLE:    548000052 WDMA total latency:          0
CYCLE:    548000052 Utilization ex q:  0
CYCLE:    548000052 Utilization:  0
CYCLE:    548000052 Utilization ex q (incomplete):  0
CYCLE:    550000052 Utilization ld q (incomplete):  0
CYCLE:    550000052 RDMA bytes rec:          0
CYCLE:    550000052 Utilization st q:  0
CYCLE:    550000052 Utilization ld q:  0
CYCLE:    550000052 Utilization:  0
CYCLE:    550000052 Utilization ld q:  0
CYCLE:    550000052 Utilization st q:  0
CYCLE:    550000052 rdma_total_latency:          0
CYCLE:    550000052 Utilization st q (incomplete):  0
CYCLE:    550000052 WDMA bytes sent:          0
CYCLE:    550000052 Utilization ex q:  0
CYCLE:    550000052 Utilization ex q (incomplete):  0
CYCLE:    550000052 Utilization st q (incomplete):  0
CYCLE:    550000052 Utilization ld q (incomplete):  0
CYCLE:    550000052 WDMA total latency:          0
CYCLE:    550000052 Utilization ex q:  0
CYCLE:    550000052 Utilization:  0
CYCLE:    550000052 Utilization ex q (incomplete):  0
CYCLE:    552000052 Utilization ld q (incomplete):  0
CYCLE:    552000052 RDMA bytes rec:          0
CYCLE:    552000052 Utilization st q:  0
CYCLE:    552000052 Utilization ld q:  0
CYCLE:    552000052 Utilization:  0
CYCLE:    552000052 Utilization ld q:  0
CYCLE:    552000052 Utilization st q:  0
CYCLE:    552000052 rdma_total_latency:          0
CYCLE:    552000052 Utilization st q (incomplete):  0
CYCLE:    552000052 WDMA bytes sent:          0
CYCLE:    552000052 Utilization ex q:  0
CYCLE:    552000052 Utilization ex q (incomplete):  0
CYCLE:    552000052 Utilization st q (incomplete):  0
CYCLE:    552000052 Utilization ld q (incomplete):  0
CYCLE:    552000052 WDMA total latency:          0
CYCLE:    552000052 Utilization ex q:  0
CYCLE:    552000052 Utilization:  0
CYCLE:    552000052 Utilization ex q (incomplete):  0
CYCLE:    554000052 Utilization ld q (incomplete):  0
CYCLE:    554000052 RDMA bytes rec:          0
CYCLE:    554000052 Utilization st q:  0
CYCLE:    554000052 Utilization ld q:  0
CYCLE:    554000052 Utilization:  0
CYCLE:    554000052 Utilization ld q:  0
CYCLE:    554000052 Utilization st q:  0
CYCLE:    554000052 rdma_total_latency:          0
CYCLE:    554000052 Utilization st q (incomplete):  0
CYCLE:    554000052 WDMA bytes sent:          0
CYCLE:    554000052 Utilization ex q:  0
CYCLE:    554000052 Utilization ex q (incomplete):  0
CYCLE:    554000052 Utilization st q (incomplete):  0
CYCLE:    554000052 Utilization ld q (incomplete):  0
CYCLE:    554000052 WDMA total latency:          0
CYCLE:    554000052 Utilization ex q:  0
CYCLE:    554000052 Utilization:  0
CYCLE:    554000052 Utilization ex q (incomplete):  0
CYCLE:    556000052 Utilization ld q (incomplete):  0
CYCLE:    556000052 RDMA bytes rec:          0
CYCLE:    556000052 Utilization st q:  0
CYCLE:    556000052 Utilization ld q:  0
CYCLE:    556000052 Utilization:  0
CYCLE:    556000052 Utilization ld q:  0
CYCLE:    556000052 Utilization st q:  0
CYCLE:    556000052 rdma_total_latency:          0
CYCLE:    556000052 Utilization st q (incomplete):  0
CYCLE:    556000052 WDMA bytes sent:          0
CYCLE:    556000052 Utilization ex q:  0
CYCLE:    556000052 Utilization ex q (incomplete):  0
CYCLE:    556000052 Utilization st q (incomplete):  0
CYCLE:    556000052 Utilization ld q (incomplete):  0
CYCLE:    556000052 WDMA total latency:          0
CYCLE:    556000052 Utilization ex q:  0
CYCLE:    556000052 Utilization:  0
CYCLE:    556000052 Utilization ex q (incomplete):  0
CYCLE:    558000052 Utilization ld q (incomplete):  0
CYCLE:    558000052 RDMA bytes rec:          0
CYCLE:    558000052 Utilization st q:  0
CYCLE:    558000052 Utilization ld q:  0
CYCLE:    558000052 Utilization:  0
CYCLE:    558000052 Utilization ld q:  0
CYCLE:    558000052 Utilization st q:  0
CYCLE:    558000052 rdma_total_latency:          0
CYCLE:    558000052 Utilization st q (incomplete):  0
CYCLE:    558000052 WDMA bytes sent:          0
CYCLE:    558000052 Utilization ex q:  0
CYCLE:    558000052 Utilization ex q (incomplete):  0
CYCLE:    558000052 Utilization st q (incomplete):  0
CYCLE:    558000052 Utilization ld q (incomplete):  0
CYCLE:    558000052 WDMA total latency:          0
CYCLE:    558000052 Utilization ex q:  0
CYCLE:    558000052 Utilization:  0
CYCLE:    558000052 Utilization ex q (incomplete):  0
CYCLE:    560000052 Utilization ld q (incomplete):  0
CYCLE:    560000052 RDMA bytes rec:          0
CYCLE:    560000052 Utilization st q:  0
CYCLE:    560000052 Utilization ld q:  0
CYCLE:    560000052 Utilization:  0
CYCLE:    560000052 Utilization ld q:  0
CYCLE:    560000052 Utilization st q:  0
CYCLE:    560000052 rdma_total_latency:          0
CYCLE:    560000052 Utilization st q (incomplete):  0
CYCLE:    560000052 WDMA bytes sent:          0
CYCLE:    560000052 Utilization ex q:  0
CYCLE:    560000052 Utilization ex q (incomplete):  0
CYCLE:    560000052 Utilization st q (incomplete):  0
CYCLE:    560000052 Utilization ld q (incomplete):  0
CYCLE:    560000052 WDMA total latency:          0
CYCLE:    560000052 Utilization ex q:  0
CYCLE:    560000052 Utilization:  0
CYCLE:    560000052 Utilization ex q (incomplete):  0
CYCLE:    562000052 Utilization ld q (incomplete):  0
CYCLE:    562000052 RDMA bytes rec:          0
CYCLE:    562000052 Utilization st q:  0
CYCLE:    562000052 Utilization ld q:  0
CYCLE:    562000052 Utilization:  0
CYCLE:    562000052 Utilization ld q:  0
CYCLE:    562000052 Utilization st q:  0
CYCLE:    562000052 rdma_total_latency:          0
CYCLE:    562000052 Utilization st q (incomplete):  0
CYCLE:    562000052 WDMA bytes sent:          0
CYCLE:    562000052 Utilization ex q:  0
CYCLE:    562000052 Utilization ex q (incomplete):  0
CYCLE:    562000052 Utilization st q (incomplete):  0
CYCLE:    562000052 Utilization ld q (incomplete):  0
CYCLE:    562000052 WDMA total latency:          0
CYCLE:    562000052 Utilization ex q:  0
CYCLE:    562000052 Utilization:  0
CYCLE:    562000052 Utilization ex q (incomplete):  0
CYCLE:    564000052 Utilization ld q (incomplete):  0
CYCLE:    564000052 RDMA bytes rec:          0
CYCLE:    564000052 Utilization st q:  0
CYCLE:    564000052 Utilization ld q:  0
CYCLE:    564000052 Utilization:  0
CYCLE:    564000052 Utilization ld q:  0
CYCLE:    564000052 Utilization st q:  0
CYCLE:    564000052 rdma_total_latency:          0
CYCLE:    564000052 Utilization st q (incomplete):  0
CYCLE:    564000052 WDMA bytes sent:          0
CYCLE:    564000052 Utilization ex q:  0
CYCLE:    564000052 Utilization ex q (incomplete):  0
CYCLE:    564000052 Utilization st q (incomplete):  0
CYCLE:    564000052 Utilization ld q (incomplete):  0
CYCLE:    564000052 WDMA total latency:          0
CYCLE:    564000052 Utilization ex q:  0
CYCLE:    564000052 Utilization:  0
CYCLE:    564000052 Utilization ex q (incomplete):  0
CYCLE:    566000052 Utilization ld q (incomplete):  0
CYCLE:    566000052 RDMA bytes rec:          0
CYCLE:    566000052 Utilization st q:  0
CYCLE:    566000052 Utilization ld q:  0
CYCLE:    566000052 Utilization:  0
CYCLE:    566000052 Utilization ld q:  0
CYCLE:    566000052 Utilization st q:  0
CYCLE:    566000052 rdma_total_latency:          0
CYCLE:    566000052 Utilization st q (incomplete):  0
CYCLE:    566000052 WDMA bytes sent:          0
CYCLE:    566000052 Utilization ex q:  0
CYCLE:    566000052 Utilization ex q (incomplete):  0
CYCLE:    566000052 Utilization st q (incomplete):  0
CYCLE:    566000052 Utilization ld q (incomplete):  0
CYCLE:    566000052 WDMA total latency:          0
CYCLE:    566000052 Utilization ex q:  0
CYCLE:    566000052 Utilization:  0
CYCLE:    566000052 Utilization ex q (incomplete):  0
CYCLE:    568000052 Utilization ld q (incomplete):  0
CYCLE:    568000052 RDMA bytes rec:          0
CYCLE:    568000052 Utilization st q:  0
CYCLE:    568000052 Utilization ld q:  0
CYCLE:    568000052 Utilization:  0
CYCLE:    568000052 Utilization ld q:  0
CYCLE:    568000052 Utilization st q:  0
CYCLE:    568000052 rdma_total_latency:          0
CYCLE:    568000052 Utilization st q (incomplete):  0
CYCLE:    568000052 WDMA bytes sent:          0
CYCLE:    568000052 Utilization ex q:  0
CYCLE:    568000052 Utilization ex q (incomplete):  0
CYCLE:    568000052 Utilization st q (incomplete):  0
CYCLE:    568000052 Utilization ld q (incomplete):  0
CYCLE:    568000052 WDMA total latency:          0
CYCLE:    568000052 Utilization ex q:  0
CYCLE:    568000052 Utilization:  0
CYCLE:    568000052 Utilization ex q (incomplete):  0
CYCLE:    570000052 Utilization ld q (incomplete):  0
CYCLE:    570000052 RDMA bytes rec:          0
CYCLE:    570000052 Utilization st q:  0
CYCLE:    570000052 Utilization ld q:  0
CYCLE:    570000052 Utilization:  0
CYCLE:    570000052 Utilization ld q:  0
CYCLE:    570000052 Utilization st q:  0
CYCLE:    570000052 rdma_total_latency:          0
CYCLE:    570000052 Utilization st q (incomplete):  0
CYCLE:    570000052 WDMA bytes sent:          0
CYCLE:    570000052 Utilization ex q:  0
CYCLE:    570000052 Utilization ex q (incomplete):  0
CYCLE:    570000052 Utilization st q (incomplete):  0
CYCLE:    570000052 Utilization ld q (incomplete):  0
CYCLE:    570000052 WDMA total latency:          0
CYCLE:    570000052 Utilization ex q:  0
CYCLE:    570000052 Utilization:  0
CYCLE:    570000052 Utilization ex q (incomplete):  0
CYCLE:    572000052 Utilization ld q (incomplete):  0
CYCLE:    572000052 RDMA bytes rec:          0
CYCLE:    572000052 Utilization st q:  0
CYCLE:    572000052 Utilization ld q:  0
CYCLE:    572000052 Utilization:  0
CYCLE:    572000052 Utilization ld q:  0
CYCLE:    572000052 Utilization st q:  0
CYCLE:    572000052 rdma_total_latency:          0
CYCLE:    572000052 Utilization st q (incomplete):  0
CYCLE:    572000052 WDMA bytes sent:          0
CYCLE:    572000052 Utilization ex q:  0
CYCLE:    572000052 Utilization ex q (incomplete):  0
CYCLE:    572000052 Utilization st q (incomplete):  0
CYCLE:    572000052 Utilization ld q (incomplete):  0
CYCLE:    572000052 WDMA total latency:          0
CYCLE:    572000052 Utilization ex q:  0
CYCLE:    572000052 Utilization:  0
CYCLE:    572000052 Utilization ex q (incomplete):  0
CYCLE:    574000052 Utilization ld q (incomplete):  0
CYCLE:    574000052 RDMA bytes rec:          0
CYCLE:    574000052 Utilization st q:  0
CYCLE:    574000052 Utilization ld q:  0
CYCLE:    574000052 Utilization:  0
CYCLE:    574000052 Utilization ld q:  0
CYCLE:    574000052 Utilization st q:  0
CYCLE:    574000052 rdma_total_latency:          0
CYCLE:    574000052 Utilization st q (incomplete):  0
CYCLE:    574000052 WDMA bytes sent:          0
CYCLE:    574000052 Utilization ex q:  0
CYCLE:    574000052 Utilization ex q (incomplete):  0
CYCLE:    574000052 Utilization st q (incomplete):  0
CYCLE:    574000052 Utilization ld q (incomplete):  0
CYCLE:    574000052 WDMA total latency:          0
CYCLE:    574000052 Utilization ex q:  0
CYCLE:    574000052 Utilization:  0
CYCLE:    574000052 Utilization ex q (incomplete):  0
CYCLE:    576000052 Utilization ld q (incomplete):  0
CYCLE:    576000052 RDMA bytes rec:          0
CYCLE:    576000052 Utilization st q:  0
CYCLE:    576000052 Utilization ld q:  0
CYCLE:    576000052 Utilization:  0
CYCLE:    576000052 Utilization ld q:  0
CYCLE:    576000052 Utilization st q:  0
CYCLE:    576000052 rdma_total_latency:          0
CYCLE:    576000052 Utilization st q (incomplete):  0
CYCLE:    576000052 WDMA bytes sent:          0
CYCLE:    576000052 Utilization ex q:  0
CYCLE:    576000052 Utilization ex q (incomplete):  0
CYCLE:    576000052 Utilization st q (incomplete):  0
CYCLE:    576000052 Utilization ld q (incomplete):  0
CYCLE:    576000052 WDMA total latency:          0
CYCLE:    576000052 Utilization ex q:  0
CYCLE:    576000052 Utilization:  0
CYCLE:    576000052 Utilization ex q (incomplete):  0
CYCLE:    578000052 Utilization ld q (incomplete):  0
CYCLE:    578000052 RDMA bytes rec:          0
CYCLE:    578000052 Utilization st q:  0
CYCLE:    578000052 Utilization ld q:  0
CYCLE:    578000052 Utilization:  0
CYCLE:    578000052 Utilization ld q:  0
CYCLE:    578000052 Utilization st q:  0
CYCLE:    578000052 rdma_total_latency:          0
CYCLE:    578000052 Utilization st q (incomplete):  0
CYCLE:    578000052 WDMA bytes sent:          0
CYCLE:    578000052 Utilization ex q:  0
CYCLE:    578000052 Utilization ex q (incomplete):  0
CYCLE:    578000052 Utilization st q (incomplete):  0
CYCLE:    578000052 Utilization ld q (incomplete):  0
CYCLE:    578000052 WDMA total latency:          0
CYCLE:    578000052 Utilization ex q:  0
CYCLE:    578000052 Utilization:  0
CYCLE:    578000052 Utilization ex q (incomplete):  0
CYCLE:    580000052 Utilization ld q (incomplete):  0
CYCLE:    580000052 RDMA bytes rec:          0
CYCLE:    580000052 Utilization st q:  0
CYCLE:    580000052 Utilization ld q:  0
CYCLE:    580000052 Utilization:  0
CYCLE:    580000052 Utilization ld q:  0
CYCLE:    580000052 Utilization st q:  0
CYCLE:    580000052 rdma_total_latency:          0
CYCLE:    580000052 Utilization st q (incomplete):  0
CYCLE:    580000052 WDMA bytes sent:          0
CYCLE:    580000052 Utilization ex q:  0
CYCLE:    580000052 Utilization ex q (incomplete):  0
CYCLE:    580000052 Utilization st q (incomplete):  0
CYCLE:    580000052 Utilization ld q (incomplete):  0
CYCLE:    580000052 WDMA total latency:          0
CYCLE:    580000052 Utilization ex q:  0
CYCLE:    580000052 Utilization:  0
CYCLE:    580000052 Utilization ex q (incomplete):  0
CYCLE:    582000052 Utilization ld q (incomplete):  0
CYCLE:    582000052 RDMA bytes rec:          0
CYCLE:    582000052 Utilization st q:  0
CYCLE:    582000052 Utilization ld q:  0
CYCLE:    582000052 Utilization:  0
CYCLE:    582000052 Utilization ld q:  0
CYCLE:    582000052 Utilization st q:  0
CYCLE:    582000052 rdma_total_latency:          0
CYCLE:    582000052 Utilization st q (incomplete):  0
CYCLE:    582000052 WDMA bytes sent:          0
CYCLE:    582000052 Utilization ex q:  0
CYCLE:    582000052 Utilization ex q (incomplete):  0
CYCLE:    582000052 Utilization st q (incomplete):  0
CYCLE:    582000052 Utilization ld q (incomplete):  0
CYCLE:    582000052 WDMA total latency:          0
CYCLE:    582000052 Utilization ex q:  0
CYCLE:    582000052 Utilization:  0
CYCLE:    582000052 Utilization ex q (incomplete):  0
CYCLE:    584000052 Utilization ld q (incomplete):  0
CYCLE:    584000052 RDMA bytes rec:          0
CYCLE:    584000052 Utilization st q:  0
CYCLE:    584000052 Utilization ld q:  0
CYCLE:    584000052 Utilization:  0
CYCLE:    584000052 Utilization ld q:  0
CYCLE:    584000052 Utilization st q:  0
CYCLE:    584000052 rdma_total_latency:          0
CYCLE:    584000052 Utilization st q (incomplete):  0
CYCLE:    584000052 WDMA bytes sent:          0
CYCLE:    584000052 Utilization ex q:  0
CYCLE:    584000052 Utilization ex q (incomplete):  0
CYCLE:    584000052 Utilization st q (incomplete):  0
CYCLE:    584000052 Utilization ld q (incomplete):  0
CYCLE:    584000052 WDMA total latency:          0
CYCLE:    584000052 Utilization ex q:  0
CYCLE:    584000052 Utilization:  0
CYCLE:    584000052 Utilization ex q (incomplete):  0
CYCLE:    586000052 Utilization ld q (incomplete):  0
CYCLE:    586000052 RDMA bytes rec:          0
CYCLE:    586000052 Utilization st q:  0
CYCLE:    586000052 Utilization ld q:  0
CYCLE:    586000052 Utilization:  0
CYCLE:    586000052 Utilization ld q:  0
CYCLE:    586000052 Utilization st q:  0
CYCLE:    586000052 rdma_total_latency:          0
CYCLE:    586000052 Utilization st q (incomplete):  0
CYCLE:    586000052 WDMA bytes sent:          0
CYCLE:    586000052 Utilization ex q:  0
CYCLE:    586000052 Utilization ex q (incomplete):  0
CYCLE:    586000052 Utilization st q (incomplete):  0
CYCLE:    586000052 Utilization ld q (incomplete):  0
CYCLE:    586000052 WDMA total latency:          0
CYCLE:    586000052 Utilization ex q:  0
CYCLE:    586000052 Utilization:  0
CYCLE:    586000052 Utilization ex q (incomplete):  0
CYCLE:    588000052 Utilization ld q (incomplete):  0
CYCLE:    588000052 RDMA bytes rec:          0
CYCLE:    588000052 Utilization st q:  0
CYCLE:    588000052 Utilization ld q:  0
CYCLE:    588000052 Utilization:  0
CYCLE:    588000052 Utilization ld q:  0
CYCLE:    588000052 Utilization st q:  0
CYCLE:    588000052 rdma_total_latency:          0
CYCLE:    588000052 Utilization st q (incomplete):  0
CYCLE:    588000052 WDMA bytes sent:          0
CYCLE:    588000052 Utilization ex q:  0
CYCLE:    588000052 Utilization ex q (incomplete):  0
CYCLE:    588000052 Utilization st q (incomplete):  0
CYCLE:    588000052 Utilization ld q (incomplete):  0
CYCLE:    588000052 WDMA total latency:          0
CYCLE:    588000052 Utilization ex q:  0
CYCLE:    588000052 Utilization:  0
CYCLE:    588000052 Utilization ex q (incomplete):  0
CYCLE:    590000052 Utilization ld q (incomplete):  0
CYCLE:    590000052 RDMA bytes rec:          0
CYCLE:    590000052 Utilization st q:  0
CYCLE:    590000052 Utilization ld q:  0
CYCLE:    590000052 Utilization:  0
CYCLE:    590000052 Utilization ld q:  0
CYCLE:    590000052 Utilization st q:  0
CYCLE:    590000052 rdma_total_latency:          0
CYCLE:    590000052 Utilization st q (incomplete):  0
CYCLE:    590000052 WDMA bytes sent:          0
CYCLE:    590000052 Utilization ex q:  0
CYCLE:    590000052 Utilization ex q (incomplete):  0
CYCLE:    590000052 Utilization st q (incomplete):  0
CYCLE:    590000052 Utilization ld q (incomplete):  0
CYCLE:    590000052 WDMA total latency:          0
CYCLE:    590000052 Utilization ex q:  0
CYCLE:    590000052 Utilization:  0
CYCLE:    590000052 Utilization ex q (incomplete):  0
CYCLE:    592000052 Utilization ld q (incomplete):  0
CYCLE:    592000052 RDMA bytes rec:          0
CYCLE:    592000052 Utilization st q:  0
CYCLE:    592000052 Utilization ld q:  0
CYCLE:    592000052 Utilization:  0
CYCLE:    592000052 Utilization ld q:  0
CYCLE:    592000052 Utilization st q:  0
CYCLE:    592000052 rdma_total_latency:          0
CYCLE:    592000052 Utilization st q (incomplete):  0
CYCLE:    592000052 WDMA bytes sent:          0
CYCLE:    592000052 Utilization ex q:  0
CYCLE:    592000052 Utilization ex q (incomplete):  0
CYCLE:    592000052 Utilization st q (incomplete):  0
CYCLE:    592000052 Utilization ld q (incomplete):  0
CYCLE:    592000052 WDMA total latency:          0
CYCLE:    592000052 Utilization ex q:  0
CYCLE:    592000052 Utilization:  0
CYCLE:    592000052 Utilization ex q (incomplete):  0
CYCLE:    594000052 Utilization ld q (incomplete):  0
CYCLE:    594000052 RDMA bytes rec:          0
CYCLE:    594000052 Utilization st q:  0
CYCLE:    594000052 Utilization ld q:  0
CYCLE:    594000052 Utilization:  0
CYCLE:    594000052 Utilization ld q:  0
CYCLE:    594000052 Utilization st q:  0
CYCLE:    594000052 rdma_total_latency:          0
CYCLE:    594000052 Utilization st q (incomplete):  0
CYCLE:    594000052 WDMA bytes sent:          0
CYCLE:    594000052 Utilization ex q:  0
CYCLE:    594000052 Utilization ex q (incomplete):  0
CYCLE:    594000052 Utilization st q (incomplete):  0
CYCLE:    594000052 Utilization ld q (incomplete):  0
CYCLE:    594000052 WDMA total latency:          0
CYCLE:    594000052 Utilization ex q:  0
CYCLE:    594000052 Utilization:  0
CYCLE:    594000052 Utilization ex q (incomplete):  0
CYCLE:    596000052 Utilization ld q (incomplete):  0
CYCLE:    596000052 RDMA bytes rec:          0
CYCLE:    596000052 Utilization st q:  0
CYCLE:    596000052 Utilization ld q:  0
CYCLE:    596000052 Utilization:  0
CYCLE:    596000052 Utilization ld q:  0
CYCLE:    596000052 Utilization st q:  0
CYCLE:    596000052 rdma_total_latency:          0
CYCLE:    596000052 Utilization st q (incomplete):  0
CYCLE:    596000052 WDMA bytes sent:          0
CYCLE:    596000052 Utilization ex q:  0
CYCLE:    596000052 Utilization ex q (incomplete):  0
CYCLE:    596000052 Utilization st q (incomplete):  0
CYCLE:    596000052 Utilization ld q (incomplete):  0
CYCLE:    596000052 WDMA total latency:          0
CYCLE:    596000052 Utilization ex q:  0
CYCLE:    596000052 Utilization:  0
CYCLE:    596000052 Utilization ex q (incomplete):  0
CYCLE:    598000052 Utilization ld q (incomplete):  0
CYCLE:    598000052 RDMA bytes rec:          0
CYCLE:    598000052 Utilization st q:  0
CYCLE:    598000052 Utilization ld q:  0
CYCLE:    598000052 Utilization:  0
CYCLE:    598000052 Utilization ld q:  0
CYCLE:    598000052 Utilization st q:  0
CYCLE:    598000052 rdma_total_latency:          0
CYCLE:    598000052 Utilization st q (incomplete):  0
CYCLE:    598000052 WDMA bytes sent:          0
CYCLE:    598000052 Utilization ex q:  0
CYCLE:    598000052 Utilization ex q (incomplete):  0
CYCLE:    598000052 Utilization st q (incomplete):  0
CYCLE:    598000052 Utilization ld q (incomplete):  0
CYCLE:    598000052 WDMA total latency:          0
CYCLE:    598000052 Utilization ex q:  0
CYCLE:    598000052 Utilization:  0
CYCLE:    598000052 Utilization ex q (incomplete):  0
CYCLE:    600000052 Utilization ld q (incomplete):  0
CYCLE:    600000052 RDMA bytes rec:          0
CYCLE:    600000052 Utilization st q:  0
CYCLE:    600000052 Utilization ld q:  0
CYCLE:    600000052 Utilization:  0
CYCLE:    600000052 Utilization ld q:  0
CYCLE:    600000052 Utilization st q:  0
CYCLE:    600000052 rdma_total_latency:          0
CYCLE:    600000052 Utilization st q (incomplete):  0
CYCLE:    600000052 WDMA bytes sent:          0
CYCLE:    600000052 Utilization ex q:  0
CYCLE:    600000052 Utilization ex q (incomplete):  0
CYCLE:    600000052 Utilization st q (incomplete):  0
CYCLE:    600000052 Utilization ld q (incomplete):  0
CYCLE:    600000052 WDMA total latency:          0
CYCLE:    600000052 Utilization ex q:  0
CYCLE:    600000052 Utilization:  0
CYCLE:    600000052 Utilization ex q (incomplete):  0
CYCLE:    602000052 Utilization ld q (incomplete):  0
CYCLE:    602000052 RDMA bytes rec:          0
CYCLE:    602000052 Utilization st q:  0
CYCLE:    602000052 Utilization ld q:  0
CYCLE:    602000052 Utilization:  0
CYCLE:    602000052 Utilization ld q:  0
CYCLE:    602000052 Utilization st q:  0
CYCLE:    602000052 rdma_total_latency:          0
CYCLE:    602000052 Utilization st q (incomplete):  0
CYCLE:    602000052 WDMA bytes sent:          0
CYCLE:    602000052 Utilization ex q:  0
CYCLE:    602000052 Utilization ex q (incomplete):  0
CYCLE:    602000052 Utilization st q (incomplete):  0
CYCLE:    602000052 Utilization ld q (incomplete):  0
CYCLE:    602000052 WDMA total latency:          0
CYCLE:    602000052 Utilization ex q:  0
CYCLE:    602000052 Utilization:  0
CYCLE:    602000052 Utilization ex q (incomplete):  0
CYCLE:    604000052 Utilization ld q (incomplete):  0
CYCLE:    604000052 RDMA bytes rec:          0
CYCLE:    604000052 Utilization st q:  0
CYCLE:    604000052 Utilization ld q:  0
CYCLE:    604000052 Utilization:  0
CYCLE:    604000052 Utilization ld q:  0
CYCLE:    604000052 Utilization st q:  0
CYCLE:    604000052 rdma_total_latency:          0
CYCLE:    604000052 Utilization st q (incomplete):  0
CYCLE:    604000052 WDMA bytes sent:          0
CYCLE:    604000052 Utilization ex q:  0
CYCLE:    604000052 Utilization ex q (incomplete):  0
CYCLE:    604000052 Utilization st q (incomplete):  0
CYCLE:    604000052 Utilization ld q (incomplete):  0
CYCLE:    604000052 WDMA total latency:          0
CYCLE:    604000052 Utilization ex q:  0
CYCLE:    604000052 Utilization:  0
CYCLE:    604000052 Utilization ex q (incomplete):  0
CYCLE:    606000052 Utilization ld q (incomplete):  0
CYCLE:    606000052 RDMA bytes rec:          0
CYCLE:    606000052 Utilization st q:  0
CYCLE:    606000052 Utilization ld q:  0
CYCLE:    606000052 Utilization:  0
CYCLE:    606000052 Utilization ld q:  0
CYCLE:    606000052 Utilization st q:  0
CYCLE:    606000052 rdma_total_latency:          0
CYCLE:    606000052 Utilization st q (incomplete):  0
CYCLE:    606000052 WDMA bytes sent:          0
CYCLE:    606000052 Utilization ex q:  0
CYCLE:    606000052 Utilization ex q (incomplete):  0
CYCLE:    606000052 Utilization st q (incomplete):  0
CYCLE:    606000052 Utilization ld q (incomplete):  0
CYCLE:    606000052 WDMA total latency:          0
CYCLE:    606000052 Utilization ex q:  0
CYCLE:    606000052 Utilization:  0
CYCLE:    606000052 Utilization ex q (incomplete):  0
CYCLE:    608000052 Utilization ld q (incomplete):  0
CYCLE:    608000052 RDMA bytes rec:          0
CYCLE:    608000052 Utilization st q:  0
CYCLE:    608000052 Utilization ld q:  0
CYCLE:    608000052 Utilization:  0
CYCLE:    608000052 Utilization ld q:  0
CYCLE:    608000052 Utilization st q:  0
CYCLE:    608000052 rdma_total_latency:          0
CYCLE:    608000052 Utilization st q (incomplete):  0
CYCLE:    608000052 WDMA bytes sent:          0
CYCLE:    608000052 Utilization ex q:  0
CYCLE:    608000052 Utilization ex q (incomplete):  0
CYCLE:    608000052 Utilization st q (incomplete):  0
CYCLE:    608000052 Utilization ld q (incomplete):  0
CYCLE:    608000052 WDMA total latency:          0
CYCLE:    608000052 Utilization ex q:  0
CYCLE:    608000052 Utilization:  0
CYCLE:    608000052 Utilization ex q (incomplete):  0
CYCLE:    610000052 Utilization ld q (incomplete):  0
CYCLE:    610000052 RDMA bytes rec:          0
CYCLE:    610000052 Utilization st q:  0
CYCLE:    610000052 Utilization ld q:  0
CYCLE:    610000052 Utilization:  0
CYCLE:    610000052 Utilization ld q:  0
CYCLE:    610000052 Utilization st q:  0
CYCLE:    610000052 rdma_total_latency:          0
CYCLE:    610000052 Utilization st q (incomplete):  0
CYCLE:    610000052 WDMA bytes sent:          0
CYCLE:    610000052 Utilization ex q:  0
CYCLE:    610000052 Utilization ex q (incomplete):  0
CYCLE:    610000052 Utilization st q (incomplete):  0
CYCLE:    610000052 Utilization ld q (incomplete):  0
CYCLE:    610000052 WDMA total latency:          0
CYCLE:    610000052 Utilization ex q:  0
CYCLE:    610000052 Utilization:  0
CYCLE:    610000052 Utilization ex q (incomplete):  0
CYCLE:    612000052 Utilization ld q (incomplete):  0
CYCLE:    612000052 RDMA bytes rec:          0
CYCLE:    612000052 Utilization st q:  0
CYCLE:    612000052 Utilization ld q:  0
CYCLE:    612000052 Utilization:  0
CYCLE:    612000052 Utilization ld q:  0
CYCLE:    612000052 Utilization st q:  0
CYCLE:    612000052 rdma_total_latency:          0
CYCLE:    612000052 Utilization st q (incomplete):  0
CYCLE:    612000052 WDMA bytes sent:          0
CYCLE:    612000052 Utilization ex q:  0
CYCLE:    612000052 Utilization ex q (incomplete):  0
CYCLE:    612000052 Utilization st q (incomplete):  0
CYCLE:    612000052 Utilization ld q (incomplete):  0
CYCLE:    612000052 WDMA total latency:          0
CYCLE:    612000052 Utilization ex q:  0
CYCLE:    612000052 Utilization:  0
CYCLE:    612000052 Utilization ex q (incomplete):  0
CYCLE:    614000052 Utilization ld q (incomplete):  0
CYCLE:    614000052 RDMA bytes rec:          0
CYCLE:    614000052 Utilization st q:  0
CYCLE:    614000052 Utilization ld q:  0
CYCLE:    614000052 Utilization:  0
CYCLE:    614000052 Utilization ld q:  0
CYCLE:    614000052 Utilization st q:  0
CYCLE:    614000052 rdma_total_latency:          0
CYCLE:    614000052 Utilization st q (incomplete):  0
CYCLE:    614000052 WDMA bytes sent:          0
CYCLE:    614000052 Utilization ex q:  0
CYCLE:    614000052 Utilization ex q (incomplete):  0
CYCLE:    614000052 Utilization st q (incomplete):  0
CYCLE:    614000052 Utilization ld q (incomplete):  0
CYCLE:    614000052 WDMA total latency:          0
CYCLE:    614000052 Utilization ex q:  0
CYCLE:    614000052 Utilization:  0
CYCLE:    614000052 Utilization ex q (incomplete):  0
CYCLE:    616000052 Utilization ld q (incomplete):  0
CYCLE:    616000052 RDMA bytes rec:          0
CYCLE:    616000052 Utilization st q:  0
CYCLE:    616000052 Utilization ld q:  0
CYCLE:    616000052 Utilization:  0
CYCLE:    616000052 Utilization ld q:  0
CYCLE:    616000052 Utilization st q:  0
CYCLE:    616000052 rdma_total_latency:          0
CYCLE:    616000052 Utilization st q (incomplete):  0
CYCLE:    616000052 WDMA bytes sent:          0
CYCLE:    616000052 Utilization ex q:  0
CYCLE:    616000052 Utilization ex q (incomplete):  0
CYCLE:    616000052 Utilization st q (incomplete):  0
CYCLE:    616000052 Utilization ld q (incomplete):  0
CYCLE:    616000052 WDMA total latency:          0
CYCLE:    616000052 Utilization ex q:  0
CYCLE:    616000052 Utilization:  0
CYCLE:    616000052 Utilization ex q (incomplete):  0
CYCLE:    618000052 Utilization ld q (incomplete):  0
CYCLE:    618000052 RDMA bytes rec:          0
CYCLE:    618000052 Utilization st q:  0
CYCLE:    618000052 Utilization ld q:  0
CYCLE:    618000052 Utilization:  0
CYCLE:    618000052 Utilization ld q:  0
CYCLE:    618000052 Utilization st q:  0
CYCLE:    618000052 rdma_total_latency:          0
CYCLE:    618000052 Utilization st q (incomplete):  0
CYCLE:    618000052 WDMA bytes sent:          0
CYCLE:    618000052 Utilization ex q:  0
CYCLE:    618000052 Utilization ex q (incomplete):  0
CYCLE:    618000052 Utilization st q (incomplete):  0
CYCLE:    618000052 Utilization ld q (incomplete):  0
CYCLE:    618000052 WDMA total latency:          0
CYCLE:    618000052 Utilization ex q:  0
CYCLE:    618000052 Utilization:  0
CYCLE:    618000052 Utilization ex q (incomplete):  0
CYCLE:    620000052 Utilization ld q (incomplete):  0
CYCLE:    620000052 RDMA bytes rec:          0
CYCLE:    620000052 Utilization st q:  0
CYCLE:    620000052 Utilization ld q:  0
CYCLE:    620000052 Utilization:  0
CYCLE:    620000052 Utilization ld q:  0
CYCLE:    620000052 Utilization st q:  0
CYCLE:    620000052 rdma_total_latency:          0
CYCLE:    620000052 Utilization st q (incomplete):  0
CYCLE:    620000052 WDMA bytes sent:          0
CYCLE:    620000052 Utilization ex q:  0
CYCLE:    620000052 Utilization ex q (incomplete):  0
CYCLE:    620000052 Utilization st q (incomplete):  0
CYCLE:    620000052 Utilization ld q (incomplete):  0
CYCLE:    620000052 WDMA total latency:          0
CYCLE:    620000052 Utilization ex q:  0
CYCLE:    620000052 Utilization:  0
CYCLE:    620000052 Utilization ex q (incomplete):  0
CYCLE:    622000052 Utilization ld q (incomplete):  0
CYCLE:    622000052 RDMA bytes rec:          0
CYCLE:    622000052 Utilization st q:  0
CYCLE:    622000052 Utilization ld q:  0
CYCLE:    622000052 Utilization:  0
CYCLE:    622000052 Utilization ld q:  0
CYCLE:    622000052 Utilization st q:  0
CYCLE:    622000052 rdma_total_latency:          0
CYCLE:    622000052 Utilization st q (incomplete):  0
CYCLE:    622000052 WDMA bytes sent:          0
CYCLE:    622000052 Utilization ex q:  0
CYCLE:    622000052 Utilization ex q (incomplete):  0
CYCLE:    622000052 Utilization st q (incomplete):  0
CYCLE:    622000052 Utilization ld q (incomplete):  0
CYCLE:    622000052 WDMA total latency:          0
CYCLE:    622000052 Utilization ex q:  0
CYCLE:    622000052 Utilization:  0
CYCLE:    622000052 Utilization ex q (incomplete):  0
CYCLE:    624000052 Utilization ld q (incomplete):  0
CYCLE:    624000052 RDMA bytes rec:          0
CYCLE:    624000052 Utilization st q:  0
CYCLE:    624000052 Utilization ld q:  0
CYCLE:    624000052 Utilization:  0
CYCLE:    624000052 Utilization ld q:  0
CYCLE:    624000052 Utilization st q:  0
CYCLE:    624000052 rdma_total_latency:          0
CYCLE:    624000052 Utilization st q (incomplete):  0
CYCLE:    624000052 WDMA bytes sent:          0
CYCLE:    624000052 Utilization ex q:  0
CYCLE:    624000052 Utilization ex q (incomplete):  0
CYCLE:    624000052 Utilization st q (incomplete):  0
CYCLE:    624000052 Utilization ld q (incomplete):  0
CYCLE:    624000052 WDMA total latency:          0
CYCLE:    624000052 Utilization ex q:  0
CYCLE:    624000052 Utilization:  0
CYCLE:    624000052 Utilization ex q (incomplete):  0
CYCLE:    626000052 Utilization ld q (incomplete):  0
CYCLE:    626000052 RDMA bytes rec:          0
CYCLE:    626000052 Utilization st q:  0
CYCLE:    626000052 Utilization ld q:  0
CYCLE:    626000052 Utilization:  0
CYCLE:    626000052 Utilization ld q:  0
CYCLE:    626000052 Utilization st q:  0
CYCLE:    626000052 rdma_total_latency:          0
CYCLE:    626000052 Utilization st q (incomplete):  0
CYCLE:    626000052 WDMA bytes sent:          0
CYCLE:    626000052 Utilization ex q:  0
CYCLE:    626000052 Utilization ex q (incomplete):  0
CYCLE:    626000052 Utilization st q (incomplete):  0
CYCLE:    626000052 Utilization ld q (incomplete):  0
CYCLE:    626000052 WDMA total latency:          0
CYCLE:    626000052 Utilization ex q:  0
CYCLE:    626000052 Utilization:  0
CYCLE:    626000052 Utilization ex q (incomplete):  0
CYCLE:    628000052 Utilization ld q (incomplete):  0
CYCLE:    628000052 RDMA bytes rec:          0
CYCLE:    628000052 Utilization st q:  0
CYCLE:    628000052 Utilization ld q:  0
CYCLE:    628000052 Utilization:  0
CYCLE:    628000052 Utilization ld q:  0
CYCLE:    628000052 Utilization st q:  0
CYCLE:    628000052 rdma_total_latency:          0
CYCLE:    628000052 Utilization st q (incomplete):  0
CYCLE:    628000052 WDMA bytes sent:          0
CYCLE:    628000052 Utilization ex q:  0
CYCLE:    628000052 Utilization ex q (incomplete):  0
CYCLE:    628000052 Utilization st q (incomplete):  0
CYCLE:    628000052 Utilization ld q (incomplete):  0
CYCLE:    628000052 WDMA total latency:          0
CYCLE:    628000052 Utilization ex q:  0
CYCLE:    628000052 Utilization:  0
CYCLE:    628000052 Utilization ex q (incomplete):  0
CYCLE:    630000052 Utilization ld q (incomplete):  0
CYCLE:    630000052 RDMA bytes rec:          0
CYCLE:    630000052 Utilization st q:  0
CYCLE:    630000052 Utilization ld q:  0
CYCLE:    630000052 Utilization:  0
CYCLE:    630000052 Utilization ld q:  0
CYCLE:    630000052 Utilization st q:  0
CYCLE:    630000052 rdma_total_latency:          0
CYCLE:    630000052 Utilization st q (incomplete):  0
CYCLE:    630000052 WDMA bytes sent:          0
CYCLE:    630000052 Utilization ex q:  0
CYCLE:    630000052 Utilization ex q (incomplete):  0
CYCLE:    630000052 Utilization st q (incomplete):  0
CYCLE:    630000052 Utilization ld q (incomplete):  0
CYCLE:    630000052 WDMA total latency:          0
CYCLE:    630000052 Utilization ex q:  0
CYCLE:    630000052 Utilization:  0
CYCLE:    630000052 Utilization ex q (incomplete):  0
CYCLE:    632000052 Utilization ld q (incomplete):  0
CYCLE:    632000052 RDMA bytes rec:          0
CYCLE:    632000052 Utilization st q:  0
CYCLE:    632000052 Utilization ld q:  0
CYCLE:    632000052 Utilization:  0
CYCLE:    632000052 Utilization ld q:  0
CYCLE:    632000052 Utilization st q:  0
CYCLE:    632000052 rdma_total_latency:          0
CYCLE:    632000052 Utilization st q (incomplete):  0
CYCLE:    632000052 WDMA bytes sent:          0
CYCLE:    632000052 Utilization ex q:  0
CYCLE:    632000052 Utilization ex q (incomplete):  0
CYCLE:    632000052 Utilization st q (incomplete):  0
CYCLE:    632000052 Utilization ld q (incomplete):  0
CYCLE:    632000052 WDMA total latency:          0
CYCLE:    632000052 Utilization ex q:  0
CYCLE:    632000052 Utilization:  0
CYCLE:    632000052 Utilization ex q (incomplete):  0
CYCLE:    634000052 Utilization ld q (incomplete):  0
CYCLE:    634000052 RDMA bytes rec:          0
CYCLE:    634000052 Utilization st q:  0
CYCLE:    634000052 Utilization ld q:  0
CYCLE:    634000052 Utilization:  0
CYCLE:    634000052 Utilization ld q:  0
CYCLE:    634000052 Utilization st q:  0
CYCLE:    634000052 rdma_total_latency:          0
CYCLE:    634000052 Utilization st q (incomplete):  0
CYCLE:    634000052 WDMA bytes sent:          0
CYCLE:    634000052 Utilization ex q:  0
CYCLE:    634000052 Utilization ex q (incomplete):  0
CYCLE:    634000052 Utilization st q (incomplete):  0
CYCLE:    634000052 Utilization ld q (incomplete):  0
CYCLE:    634000052 WDMA total latency:          0
CYCLE:    634000052 Utilization ex q:  0
CYCLE:    634000052 Utilization:  0
CYCLE:    634000052 Utilization ex q (incomplete):  0
CYCLE:    636000052 Utilization ld q (incomplete):  0
CYCLE:    636000052 RDMA bytes rec:          0
CYCLE:    636000052 Utilization st q:  0
CYCLE:    636000052 Utilization ld q:  0
CYCLE:    636000052 Utilization:  0
CYCLE:    636000052 Utilization ld q:  0
CYCLE:    636000052 Utilization st q:  0
CYCLE:    636000052 rdma_total_latency:          0
CYCLE:    636000052 Utilization st q (incomplete):  0
CYCLE:    636000052 WDMA bytes sent:          0
CYCLE:    636000052 Utilization ex q:  0
CYCLE:    636000052 Utilization ex q (incomplete):  0
CYCLE:    636000052 Utilization st q (incomplete):  0
CYCLE:    636000052 Utilization ld q (incomplete):  0
CYCLE:    636000052 WDMA total latency:          0
CYCLE:    636000052 Utilization ex q:  0
CYCLE:    636000052 Utilization:  0
CYCLE:    636000052 Utilization ex q (incomplete):  0
CYCLE:    638000052 Utilization ld q (incomplete):  0
CYCLE:    638000052 RDMA bytes rec:          0
CYCLE:    638000052 Utilization st q:  0
CYCLE:    638000052 Utilization ld q:  0
CYCLE:    638000052 Utilization:  0
CYCLE:    638000052 Utilization ld q:  0
CYCLE:    638000052 Utilization st q:  0
CYCLE:    638000052 rdma_total_latency:          0
CYCLE:    638000052 Utilization st q (incomplete):  0
CYCLE:    638000052 WDMA bytes sent:          0
CYCLE:    638000052 Utilization ex q:  0
CYCLE:    638000052 Utilization ex q (incomplete):  0
CYCLE:    638000052 Utilization st q (incomplete):  0
CYCLE:    638000052 Utilization ld q (incomplete):  0
CYCLE:    638000052 WDMA total latency:          0
CYCLE:    638000052 Utilization ex q:  0
CYCLE:    638000052 Utilization:  0
CYCLE:    638000052 Utilization ex q (incomplete):  0
CYCLE:    640000052 Utilization ld q (incomplete):  0
CYCLE:    640000052 RDMA bytes rec:          0
CYCLE:    640000052 Utilization st q:  0
CYCLE:    640000052 Utilization ld q:  0
CYCLE:    640000052 Utilization:  0
CYCLE:    640000052 Utilization ld q:  0
CYCLE:    640000052 Utilization st q:  0
CYCLE:    640000052 rdma_total_latency:          0
CYCLE:    640000052 Utilization st q (incomplete):  0
CYCLE:    640000052 WDMA bytes sent:          0
CYCLE:    640000052 Utilization ex q:  0
CYCLE:    640000052 Utilization ex q (incomplete):  0
CYCLE:    640000052 Utilization st q (incomplete):  0
CYCLE:    640000052 Utilization ld q (incomplete):  0
CYCLE:    640000052 WDMA total latency:          0
CYCLE:    640000052 Utilization ex q:  0
CYCLE:    640000052 Utilization:  0
CYCLE:    640000052 Utilization ex q (incomplete):  0
CYCLE:    642000052 Utilization ld q (incomplete):  0
CYCLE:    642000052 RDMA bytes rec:          0
CYCLE:    642000052 Utilization st q:  0
CYCLE:    642000052 Utilization ld q:  0
CYCLE:    642000052 Utilization:  0
CYCLE:    642000052 Utilization ld q:  0
CYCLE:    642000052 Utilization st q:  0
CYCLE:    642000052 rdma_total_latency:          0
CYCLE:    642000052 Utilization st q (incomplete):  0
CYCLE:    642000052 WDMA bytes sent:          0
CYCLE:    642000052 Utilization ex q:  0
CYCLE:    642000052 Utilization ex q (incomplete):  0
CYCLE:    642000052 Utilization st q (incomplete):  0
CYCLE:    642000052 Utilization ld q (incomplete):  0
CYCLE:    642000052 WDMA total latency:          0
CYCLE:    642000052 Utilization ex q:  0
CYCLE:    642000052 Utilization:  0
CYCLE:    642000052 Utilization ex q (incomplete):  0
CYCLE:    644000052 Utilization ld q (incomplete):  0
CYCLE:    644000052 RDMA bytes rec:          0
CYCLE:    644000052 Utilization st q:  0
CYCLE:    644000052 Utilization ld q:  0
CYCLE:    644000052 Utilization:  0
CYCLE:    644000052 Utilization ld q:  0
CYCLE:    644000052 Utilization st q:  0
CYCLE:    644000052 rdma_total_latency:          0
CYCLE:    644000052 Utilization st q (incomplete):  0
CYCLE:    644000052 WDMA bytes sent:          0
CYCLE:    644000052 Utilization ex q:  0
CYCLE:    644000052 Utilization ex q (incomplete):  0
CYCLE:    644000052 Utilization st q (incomplete):  0
CYCLE:    644000052 Utilization ld q (incomplete):  0
CYCLE:    644000052 WDMA total latency:          0
CYCLE:    644000052 Utilization ex q:  0
CYCLE:    644000052 Utilization:  0
CYCLE:    644000052 Utilization ex q (incomplete):  0
CYCLE:    646000052 Utilization ld q (incomplete):  0
CYCLE:    646000052 RDMA bytes rec:          0
CYCLE:    646000052 Utilization st q:  0
CYCLE:    646000052 Utilization ld q:  0
CYCLE:    646000052 Utilization:  0
CYCLE:    646000052 Utilization ld q:  0
CYCLE:    646000052 Utilization st q:  0
CYCLE:    646000052 rdma_total_latency:          0
CYCLE:    646000052 Utilization st q (incomplete):  0
CYCLE:    646000052 WDMA bytes sent:          0
CYCLE:    646000052 Utilization ex q:  0
CYCLE:    646000052 Utilization ex q (incomplete):  0
CYCLE:    646000052 Utilization st q (incomplete):  0
CYCLE:    646000052 Utilization ld q (incomplete):  0
CYCLE:    646000052 WDMA total latency:          0
CYCLE:    646000052 Utilization ex q:  0
CYCLE:    646000052 Utilization:  0
CYCLE:    646000052 Utilization ex q (incomplete):  0
CYCLE:    648000052 Utilization ld q (incomplete):  0
CYCLE:    648000052 RDMA bytes rec:          0
CYCLE:    648000052 Utilization st q:  0
CYCLE:    648000052 Utilization ld q:  0
CYCLE:    648000052 Utilization:  0
CYCLE:    648000052 Utilization ld q:  0
CYCLE:    648000052 Utilization st q:  0
CYCLE:    648000052 rdma_total_latency:          0
CYCLE:    648000052 Utilization st q (incomplete):  0
CYCLE:    648000052 WDMA bytes sent:          0
CYCLE:    648000052 Utilization ex q:  0
CYCLE:    648000052 Utilization ex q (incomplete):  0
CYCLE:    648000052 Utilization st q (incomplete):  0
CYCLE:    648000052 Utilization ld q (incomplete):  0
CYCLE:    648000052 WDMA total latency:          0
CYCLE:    648000052 Utilization ex q:  0
CYCLE:    648000052 Utilization:  0
CYCLE:    648000052 Utilization ex q (incomplete):  0
CYCLE:    650000052 Utilization ld q (incomplete):  0
CYCLE:    650000052 RDMA bytes rec:          0
CYCLE:    650000052 Utilization st q:  0
CYCLE:    650000052 Utilization ld q:  0
CYCLE:    650000052 Utilization:  0
CYCLE:    650000052 Utilization ld q:  0
CYCLE:    650000052 Utilization st q:  0
CYCLE:    650000052 rdma_total_latency:          0
CYCLE:    650000052 Utilization st q (incomplete):  0
CYCLE:    650000052 WDMA bytes sent:          0
CYCLE:    650000052 Utilization ex q:  0
CYCLE:    650000052 Utilization ex q (incomplete):  0
CYCLE:    650000052 Utilization st q (incomplete):  0
CYCLE:    650000052 Utilization ld q (incomplete):  0
CYCLE:    650000052 WDMA total latency:          0
CYCLE:    650000052 Utilization ex q:  0
CYCLE:    650000052 Utilization:  0
CYCLE:    650000052 Utilization ex q (incomplete):  0
CYCLE:    652000052 Utilization ld q (incomplete):  0
CYCLE:    652000052 RDMA bytes rec:          0
CYCLE:    652000052 Utilization st q:  0
CYCLE:    652000052 Utilization ld q:  0
CYCLE:    652000052 Utilization:  0
CYCLE:    652000052 Utilization ld q:  0
CYCLE:    652000052 Utilization st q:  0
CYCLE:    652000052 rdma_total_latency:          0
CYCLE:    652000052 Utilization st q (incomplete):  0
CYCLE:    652000052 WDMA bytes sent:          0
CYCLE:    652000052 Utilization ex q:  0
CYCLE:    652000052 Utilization ex q (incomplete):  0
CYCLE:    652000052 Utilization st q (incomplete):  0
CYCLE:    652000052 Utilization ld q (incomplete):  0
CYCLE:    652000052 WDMA total latency:          0
CYCLE:    652000052 Utilization ex q:  0
CYCLE:    652000052 Utilization:  0
CYCLE:    652000052 Utilization ex q (incomplete):  0
CYCLE:    654000052 Utilization ld q (incomplete):  0
CYCLE:    654000052 RDMA bytes rec:          0
CYCLE:    654000052 Utilization st q:  0
CYCLE:    654000052 Utilization ld q:  0
CYCLE:    654000052 Utilization:  0
CYCLE:    654000052 Utilization ld q:  0
CYCLE:    654000052 Utilization st q:  0
CYCLE:    654000052 rdma_total_latency:          0
CYCLE:    654000052 Utilization st q (incomplete):  0
CYCLE:    654000052 WDMA bytes sent:          0
CYCLE:    654000052 Utilization ex q:  0
CYCLE:    654000052 Utilization ex q (incomplete):  0
CYCLE:    654000052 Utilization st q (incomplete):  0
CYCLE:    654000052 Utilization ld q (incomplete):  0
CYCLE:    654000052 WDMA total latency:          0
CYCLE:    654000052 Utilization ex q:  0
CYCLE:    654000052 Utilization:  0
CYCLE:    654000052 Utilization ex q (incomplete):  0
CYCLE:    656000052 Utilization ld q (incomplete):  0
CYCLE:    656000052 RDMA bytes rec:          0
CYCLE:    656000052 Utilization st q:  0
CYCLE:    656000052 Utilization ld q:  0
CYCLE:    656000052 Utilization:  0
CYCLE:    656000052 Utilization ld q:  0
CYCLE:    656000052 Utilization st q:  0
CYCLE:    656000052 rdma_total_latency:          0
CYCLE:    656000052 Utilization st q (incomplete):  0
CYCLE:    656000052 WDMA bytes sent:          0
CYCLE:    656000052 Utilization ex q:  0
CYCLE:    656000052 Utilization ex q (incomplete):  0
CYCLE:    656000052 Utilization st q (incomplete):  0
CYCLE:    656000052 Utilization ld q (incomplete):  0
CYCLE:    656000052 WDMA total latency:          0
CYCLE:    656000052 Utilization ex q:  0
CYCLE:    656000052 Utilization:  0
CYCLE:    656000052 Utilization ex q (incomplete):  0
CYCLE:    658000052 Utilization ld q (incomplete):  0
CYCLE:    658000052 RDMA bytes rec:          0
CYCLE:    658000052 Utilization st q:  0
CYCLE:    658000052 Utilization ld q:  0
CYCLE:    658000052 Utilization:  0
CYCLE:    658000052 Utilization ld q:  0
CYCLE:    658000052 Utilization st q:  0
CYCLE:    658000052 rdma_total_latency:          0
CYCLE:    658000052 Utilization st q (incomplete):  0
CYCLE:    658000052 WDMA bytes sent:          0
CYCLE:    658000052 Utilization ex q:  0
CYCLE:    658000052 Utilization ex q (incomplete):  0
CYCLE:    658000052 Utilization st q (incomplete):  0
CYCLE:    658000052 Utilization ld q (incomplete):  0
CYCLE:    658000052 WDMA total latency:          0
CYCLE:    658000052 Utilization ex q:  0
CYCLE:    658000052 Utilization:  0
CYCLE:    658000052 Utilization ex q (incomplete):  0
CYCLE:    660000052 Utilization ld q (incomplete):  0
CYCLE:    660000052 RDMA bytes rec:          0
CYCLE:    660000052 Utilization st q:  0
CYCLE:    660000052 Utilization ld q:  0
CYCLE:    660000052 Utilization:  0
CYCLE:    660000052 Utilization ld q:  0
CYCLE:    660000052 Utilization st q:  0
CYCLE:    660000052 rdma_total_latency:          0
CYCLE:    660000052 Utilization st q (incomplete):  0
CYCLE:    660000052 WDMA bytes sent:          0
CYCLE:    660000052 Utilization ex q:  0
CYCLE:    660000052 Utilization ex q (incomplete):  0
CYCLE:    660000052 Utilization st q (incomplete):  0
CYCLE:    660000052 Utilization ld q (incomplete):  0
CYCLE:    660000052 WDMA total latency:          0
CYCLE:    660000052 Utilization ex q:  0
CYCLE:    660000052 Utilization:  0
CYCLE:    660000052 Utilization ex q (incomplete):  0
CYCLE:    662000052 Utilization ld q (incomplete):  0
CYCLE:    662000052 RDMA bytes rec:          0
CYCLE:    662000052 Utilization st q:  0
CYCLE:    662000052 Utilization ld q:  0
CYCLE:    662000052 Utilization:  0
CYCLE:    662000052 Utilization ld q:  0
CYCLE:    662000052 Utilization st q:  0
CYCLE:    662000052 rdma_total_latency:          0
CYCLE:    662000052 Utilization st q (incomplete):  0
CYCLE:    662000052 WDMA bytes sent:          0
CYCLE:    662000052 Utilization ex q:  0
CYCLE:    662000052 Utilization ex q (incomplete):  0
CYCLE:    662000052 Utilization st q (incomplete):  0
CYCLE:    662000052 Utilization ld q (incomplete):  0
CYCLE:    662000052 WDMA total latency:          0
CYCLE:    662000052 Utilization ex q:  0
CYCLE:    662000052 Utilization:  0
CYCLE:    662000052 Utilization ex q (incomplete):  0
CYCLE:    664000052 Utilization ld q (incomplete):  0
CYCLE:    664000052 RDMA bytes rec:          0
CYCLE:    664000052 Utilization st q:  0
CYCLE:    664000052 Utilization ld q:  0
CYCLE:    664000052 Utilization:  0
CYCLE:    664000052 Utilization ld q:  0
CYCLE:    664000052 Utilization st q:  0
CYCLE:    664000052 rdma_total_latency:          0
CYCLE:    664000052 Utilization st q (incomplete):  0
CYCLE:    664000052 WDMA bytes sent:          0
CYCLE:    664000052 Utilization ex q:  0
CYCLE:    664000052 Utilization ex q (incomplete):  0
CYCLE:    664000052 Utilization st q (incomplete):  0
CYCLE:    664000052 Utilization ld q (incomplete):  0
CYCLE:    664000052 WDMA total latency:          0
CYCLE:    664000052 Utilization ex q:  0
CYCLE:    664000052 Utilization:  0
CYCLE:    664000052 Utilization ex q (incomplete):  0
CYCLE:    666000052 Utilization ld q (incomplete):  0
CYCLE:    666000052 RDMA bytes rec:          0
CYCLE:    666000052 Utilization st q:  0
CYCLE:    666000052 Utilization ld q:  0
CYCLE:    666000052 Utilization:  0
CYCLE:    666000052 Utilization ld q:  0
CYCLE:    666000052 Utilization st q:  0
CYCLE:    666000052 rdma_total_latency:          0
CYCLE:    666000052 Utilization st q (incomplete):  0
CYCLE:    666000052 WDMA bytes sent:          0
CYCLE:    666000052 Utilization ex q:  0
CYCLE:    666000052 Utilization ex q (incomplete):  0
CYCLE:    666000052 Utilization st q (incomplete):  0
CYCLE:    666000052 Utilization ld q (incomplete):  0
CYCLE:    666000052 WDMA total latency:          0
CYCLE:    666000052 Utilization ex q:  0
CYCLE:    666000052 Utilization:  0
CYCLE:    666000052 Utilization ex q (incomplete):  0
CYCLE:    668000052 Utilization ld q (incomplete):  0
CYCLE:    668000052 RDMA bytes rec:          0
CYCLE:    668000052 Utilization st q:  0
CYCLE:    668000052 Utilization ld q:  0
CYCLE:    668000052 Utilization:  0
CYCLE:    668000052 Utilization ld q:  0
CYCLE:    668000052 Utilization st q:  0
CYCLE:    668000052 rdma_total_latency:          0
CYCLE:    668000052 Utilization st q (incomplete):  0
CYCLE:    668000052 WDMA bytes sent:          0
CYCLE:    668000052 Utilization ex q:  0
CYCLE:    668000052 Utilization ex q (incomplete):  0
CYCLE:    668000052 Utilization st q (incomplete):  0
CYCLE:    668000052 Utilization ld q (incomplete):  0
CYCLE:    668000052 WDMA total latency:          0
CYCLE:    668000052 Utilization ex q:  0
CYCLE:    668000052 Utilization:  0
CYCLE:    668000052 Utilization ex q (incomplete):  0
CYCLE:    670000052 Utilization ld q (incomplete):  0
CYCLE:    670000052 RDMA bytes rec:          0
CYCLE:    670000052 Utilization st q:  0
CYCLE:    670000052 Utilization ld q:  0
CYCLE:    670000052 Utilization:  0
CYCLE:    670000052 Utilization ld q:  0
CYCLE:    670000052 Utilization st q:  0
CYCLE:    670000052 rdma_total_latency:          0
CYCLE:    670000052 Utilization st q (incomplete):  0
CYCLE:    670000052 WDMA bytes sent:          0
CYCLE:    670000052 Utilization ex q:  0
CYCLE:    670000052 Utilization ex q (incomplete):  0
CYCLE:    670000052 Utilization st q (incomplete):  0
CYCLE:    670000052 Utilization ld q (incomplete):  0
CYCLE:    670000052 WDMA total latency:          0
CYCLE:    670000052 Utilization ex q:  0
CYCLE:    670000052 Utilization:  0
CYCLE:    670000052 Utilization ex q (incomplete):  0
CYCLE:    672000052 Utilization ld q (incomplete):  0
CYCLE:    672000052 RDMA bytes rec:          0
CYCLE:    672000052 Utilization st q:  0
CYCLE:    672000052 Utilization ld q:  0
CYCLE:    672000052 Utilization:  0
CYCLE:    672000052 Utilization ld q:  0
CYCLE:    672000052 Utilization st q:  0
CYCLE:    672000052 rdma_total_latency:          0
CYCLE:    672000052 Utilization st q (incomplete):  0
CYCLE:    672000052 WDMA bytes sent:          0
CYCLE:    672000052 Utilization ex q:  0
CYCLE:    672000052 Utilization ex q (incomplete):  0
CYCLE:    672000052 Utilization st q (incomplete):  0
CYCLE:    672000052 Utilization ld q (incomplete):  0
CYCLE:    672000052 WDMA total latency:          0
CYCLE:    672000052 Utilization ex q:  0
CYCLE:    672000052 Utilization:  0
CYCLE:    672000052 Utilization ex q (incomplete):  0
CYCLE:    674000052 Utilization ld q (incomplete):  0
CYCLE:    674000052 RDMA bytes rec:          0
CYCLE:    674000052 Utilization st q:  0
CYCLE:    674000052 Utilization ld q:  0
CYCLE:    674000052 Utilization:  0
CYCLE:    674000052 Utilization ld q:  0
CYCLE:    674000052 Utilization st q:  0
CYCLE:    674000052 rdma_total_latency:          0
CYCLE:    674000052 Utilization st q (incomplete):  0
CYCLE:    674000052 WDMA bytes sent:          0
CYCLE:    674000052 Utilization ex q:  0
CYCLE:    674000052 Utilization ex q (incomplete):  0
CYCLE:    674000052 Utilization st q (incomplete):  0
CYCLE:    674000052 Utilization ld q (incomplete):  0
CYCLE:    674000052 WDMA total latency:          0
CYCLE:    674000052 Utilization ex q:  0
CYCLE:    674000052 Utilization:  0
CYCLE:    674000052 Utilization ex q (incomplete):  0
CYCLE:    676000052 Utilization ld q (incomplete):  0
CYCLE:    676000052 RDMA bytes rec:          0
CYCLE:    676000052 Utilization st q:  0
CYCLE:    676000052 Utilization ld q:  0
CYCLE:    676000052 Utilization:  0
CYCLE:    676000052 Utilization ld q:  0
CYCLE:    676000052 Utilization st q:  0
CYCLE:    676000052 rdma_total_latency:          0
CYCLE:    676000052 Utilization st q (incomplete):  0
CYCLE:    676000052 WDMA bytes sent:          0
CYCLE:    676000052 Utilization ex q:  0
CYCLE:    676000052 Utilization ex q (incomplete):  0
CYCLE:    676000052 Utilization st q (incomplete):  0
CYCLE:    676000052 Utilization ld q (incomplete):  0
CYCLE:    676000052 WDMA total latency:          0
CYCLE:    676000052 Utilization ex q:  0
CYCLE:    676000052 Utilization:  0
CYCLE:    676000052 Utilization ex q (incomplete):  0
CYCLE:    678000052 Utilization ld q (incomplete):  0
CYCLE:    678000052 RDMA bytes rec:          0
CYCLE:    678000052 Utilization st q:  0
CYCLE:    678000052 Utilization ld q:  0
CYCLE:    678000052 Utilization:  0
CYCLE:    678000052 Utilization ld q:  0
CYCLE:    678000052 Utilization st q:  0
CYCLE:    678000052 rdma_total_latency:          0
CYCLE:    678000052 Utilization st q (incomplete):  0
CYCLE:    678000052 WDMA bytes sent:          0
CYCLE:    678000052 Utilization ex q:  0
CYCLE:    678000052 Utilization ex q (incomplete):  0
CYCLE:    678000052 Utilization st q (incomplete):  0
CYCLE:    678000052 Utilization ld q (incomplete):  0
CYCLE:    678000052 WDMA total latency:          0
CYCLE:    678000052 Utilization ex q:  0
CYCLE:    678000052 Utilization:  0
CYCLE:    678000052 Utilization ex q (incomplete):  0
CYCLE:    680000052 Utilization ld q (incomplete):  0
CYCLE:    680000052 RDMA bytes rec:          0
CYCLE:    680000052 Utilization st q:  0
CYCLE:    680000052 Utilization ld q:  0
CYCLE:    680000052 Utilization:  0
CYCLE:    680000052 Utilization ld q:  0
CYCLE:    680000052 Utilization st q:  0
CYCLE:    680000052 rdma_total_latency:          0
CYCLE:    680000052 Utilization st q (incomplete):  0
CYCLE:    680000052 WDMA bytes sent:          0
CYCLE:    680000052 Utilization ex q:  0
CYCLE:    680000052 Utilization ex q (incomplete):  0
CYCLE:    680000052 Utilization st q (incomplete):  0
CYCLE:    680000052 Utilization ld q (incomplete):  0
CYCLE:    680000052 WDMA total latency:          0
CYCLE:    680000052 Utilization ex q:  0
CYCLE:    680000052 Utilization:  0
CYCLE:    680000052 Utilization ex q (incomplete):  0
CYCLE:    682000052 Utilization ld q (incomplete):  0
CYCLE:    682000052 RDMA bytes rec:          0
CYCLE:    682000052 Utilization st q:  0
CYCLE:    682000052 Utilization ld q:  0
CYCLE:    682000052 Utilization:  0
CYCLE:    682000052 Utilization ld q:  0
CYCLE:    682000052 Utilization st q:  0
CYCLE:    682000052 rdma_total_latency:          0
CYCLE:    682000052 Utilization st q (incomplete):  0
CYCLE:    682000052 WDMA bytes sent:          0
CYCLE:    682000052 Utilization ex q:  0
CYCLE:    682000052 Utilization ex q (incomplete):  0
CYCLE:    682000052 Utilization st q (incomplete):  0
CYCLE:    682000052 Utilization ld q (incomplete):  0
CYCLE:    682000052 WDMA total latency:          0
CYCLE:    682000052 Utilization ex q:  0
CYCLE:    682000052 Utilization:  0
CYCLE:    682000052 Utilization ex q (incomplete):  0
CYCLE:    684000052 Utilization ld q (incomplete):  0
CYCLE:    684000052 RDMA bytes rec:          0
CYCLE:    684000052 Utilization st q:  0
CYCLE:    684000052 Utilization ld q:  0
CYCLE:    684000052 Utilization:  0
CYCLE:    684000052 Utilization ld q:  0
CYCLE:    684000052 Utilization st q:  0
CYCLE:    684000052 rdma_total_latency:          0
CYCLE:    684000052 Utilization st q (incomplete):  0
CYCLE:    684000052 WDMA bytes sent:          0
CYCLE:    684000052 Utilization ex q:  0
CYCLE:    684000052 Utilization ex q (incomplete):  0
CYCLE:    684000052 Utilization st q (incomplete):  0
CYCLE:    684000052 Utilization ld q (incomplete):  0
CYCLE:    684000052 WDMA total latency:          0
CYCLE:    684000052 Utilization ex q:  0
CYCLE:    684000052 Utilization:  0
CYCLE:    684000052 Utilization ex q (incomplete):  0
CYCLE:    686000052 Utilization ld q (incomplete):  0
CYCLE:    686000052 RDMA bytes rec:          0
CYCLE:    686000052 Utilization st q:  0
CYCLE:    686000052 Utilization ld q:  0
CYCLE:    686000052 Utilization:  0
CYCLE:    686000052 Utilization ld q:  0
CYCLE:    686000052 Utilization st q:  0
CYCLE:    686000052 rdma_total_latency:          0
CYCLE:    686000052 Utilization st q (incomplete):  0
CYCLE:    686000052 WDMA bytes sent:          0
CYCLE:    686000052 Utilization ex q:  0
CYCLE:    686000052 Utilization ex q (incomplete):  0
CYCLE:    686000052 Utilization st q (incomplete):  0
CYCLE:    686000052 Utilization ld q (incomplete):  0
CYCLE:    686000052 WDMA total latency:          0
CYCLE:    686000052 Utilization ex q:  0
CYCLE:    686000052 Utilization:  0
CYCLE:    686000052 Utilization ex q (incomplete):  0
CYCLE:    688000052 Utilization ld q (incomplete):  0
CYCLE:    688000052 RDMA bytes rec:          0
CYCLE:    688000052 Utilization st q:  0
CYCLE:    688000052 Utilization ld q:  0
CYCLE:    688000052 Utilization:  0
CYCLE:    688000052 Utilization ld q:  0
CYCLE:    688000052 Utilization st q:  0
CYCLE:    688000052 rdma_total_latency:          0
CYCLE:    688000052 Utilization st q (incomplete):  0
CYCLE:    688000052 WDMA bytes sent:          0
CYCLE:    688000052 Utilization ex q:  0
CYCLE:    688000052 Utilization ex q (incomplete):  0
CYCLE:    688000052 Utilization st q (incomplete):  0
CYCLE:    688000052 Utilization ld q (incomplete):  0
CYCLE:    688000052 WDMA total latency:          0
CYCLE:    688000052 Utilization ex q:  0
CYCLE:    688000052 Utilization:  0
CYCLE:    688000052 Utilization ex q (incomplete):  0
CYCLE:    690000052 Utilization ld q (incomplete):  0
CYCLE:    690000052 RDMA bytes rec:          0
CYCLE:    690000052 Utilization st q:  0
CYCLE:    690000052 Utilization ld q:  0
CYCLE:    690000052 Utilization:  0
CYCLE:    690000052 Utilization ld q:  0
CYCLE:    690000052 Utilization st q:  0
CYCLE:    690000052 rdma_total_latency:          0
CYCLE:    690000052 Utilization st q (incomplete):  0
CYCLE:    690000052 WDMA bytes sent:          0
CYCLE:    690000052 Utilization ex q:  0
CYCLE:    690000052 Utilization ex q (incomplete):  0
CYCLE:    690000052 Utilization st q (incomplete):  0
CYCLE:    690000052 Utilization ld q (incomplete):  0
CYCLE:    690000052 WDMA total latency:          0
CYCLE:    690000052 Utilization ex q:  0
CYCLE:    690000052 Utilization:  0
CYCLE:    690000052 Utilization ex q (incomplete):  0
CYCLE:    692000052 Utilization ld q (incomplete):  0
CYCLE:    692000052 RDMA bytes rec:          0
CYCLE:    692000052 Utilization st q:  0
CYCLE:    692000052 Utilization ld q:  0
CYCLE:    692000052 Utilization:  0
CYCLE:    692000052 Utilization ld q:  0
CYCLE:    692000052 Utilization st q:  0
CYCLE:    692000052 rdma_total_latency:          0
CYCLE:    692000052 Utilization st q (incomplete):  0
CYCLE:    692000052 WDMA bytes sent:          0
CYCLE:    692000052 Utilization ex q:  0
CYCLE:    692000052 Utilization ex q (incomplete):  0
CYCLE:    692000052 Utilization st q (incomplete):  0
CYCLE:    692000052 Utilization ld q (incomplete):  0
CYCLE:    692000052 WDMA total latency:          0
CYCLE:    692000052 Utilization ex q:  0
CYCLE:    692000052 Utilization:  0
CYCLE:    692000052 Utilization ex q (incomplete):  0
CYCLE:    694000052 Utilization ld q (incomplete):  0
CYCLE:    694000052 RDMA bytes rec:          0
CYCLE:    694000052 Utilization st q:  0
CYCLE:    694000052 Utilization ld q:  0
CYCLE:    694000052 Utilization:  0
CYCLE:    694000052 Utilization ld q:  0
CYCLE:    694000052 Utilization st q:  0
CYCLE:    694000052 rdma_total_latency:          0
CYCLE:    694000052 Utilization st q (incomplete):  0
CYCLE:    694000052 WDMA bytes sent:          0
CYCLE:    694000052 Utilization ex q:  0
CYCLE:    694000052 Utilization ex q (incomplete):  0
CYCLE:    694000052 Utilization st q (incomplete):  0
CYCLE:    694000052 Utilization ld q (incomplete):  0
CYCLE:    694000052 WDMA total latency:          0
CYCLE:    694000052 Utilization ex q:  0
CYCLE:    694000052 Utilization:  0
CYCLE:    694000052 Utilization ex q (incomplete):  0
CYCLE:    696000052 Utilization ld q (incomplete):  0
CYCLE:    696000052 RDMA bytes rec:          0
CYCLE:    696000052 Utilization st q:  0
CYCLE:    696000052 Utilization ld q:  0
CYCLE:    696000052 Utilization:  0
CYCLE:    696000052 Utilization ld q:  0
CYCLE:    696000052 Utilization st q:  0
CYCLE:    696000052 rdma_total_latency:          0
CYCLE:    696000052 Utilization st q (incomplete):  0
CYCLE:    696000052 WDMA bytes sent:          0
CYCLE:    696000052 Utilization ex q:  0
CYCLE:    696000052 Utilization ex q (incomplete):  0
CYCLE:    696000052 Utilization st q (incomplete):  0
CYCLE:    696000052 Utilization ld q (incomplete):  0
CYCLE:    696000052 WDMA total latency:          0
CYCLE:    696000052 Utilization ex q:  0
CYCLE:    696000052 Utilization:  0
CYCLE:    696000052 Utilization ex q (incomplete):  0
CYCLE:    698000052 Utilization ld q (incomplete):  0
CYCLE:    698000052 RDMA bytes rec:          0
CYCLE:    698000052 Utilization st q:  0
CYCLE:    698000052 Utilization ld q:  0
CYCLE:    698000052 Utilization:  0
CYCLE:    698000052 Utilization ld q:  0
CYCLE:    698000052 Utilization st q:  0
CYCLE:    698000052 rdma_total_latency:          0
CYCLE:    698000052 Utilization st q (incomplete):  0
CYCLE:    698000052 WDMA bytes sent:          0
CYCLE:    698000052 Utilization ex q:  0
CYCLE:    698000052 Utilization ex q (incomplete):  0
CYCLE:    698000052 Utilization st q (incomplete):  0
CYCLE:    698000052 Utilization ld q (incomplete):  0
CYCLE:    698000052 WDMA total latency:          0
CYCLE:    698000052 Utilization ex q:  0
CYCLE:    698000052 Utilization:  0
CYCLE:    698000052 Utilization ex q (incomplete):  0
CYCLE:    700000052 Utilization ld q (incomplete):  0
CYCLE:    700000052 RDMA bytes rec:          0
CYCLE:    700000052 Utilization st q:  0
CYCLE:    700000052 Utilization ld q:  0
CYCLE:    700000052 Utilization:  0
CYCLE:    700000052 Utilization ld q:  0
CYCLE:    700000052 Utilization st q:  0
CYCLE:    700000052 rdma_total_latency:          0
CYCLE:    700000052 Utilization st q (incomplete):  0
CYCLE:    700000052 WDMA bytes sent:          0
CYCLE:    700000052 Utilization ex q:  0
CYCLE:    700000052 Utilization ex q (incomplete):  0
CYCLE:    700000052 Utilization st q (incomplete):  0
CYCLE:    700000052 Utilization ld q (incomplete):  0
CYCLE:    700000052 WDMA total latency:          0
CYCLE:    700000052 Utilization ex q:  0
CYCLE:    700000052 Utilization:  0
CYCLE:    700000052 Utilization ex q (incomplete):  0
CYCLE:    702000052 Utilization ld q (incomplete):  0
CYCLE:    702000052 RDMA bytes rec:          0
CYCLE:    702000052 Utilization st q:  0
CYCLE:    702000052 Utilization ld q:  0
CYCLE:    702000052 Utilization:  0
CYCLE:    702000052 Utilization ld q:  0
CYCLE:    702000052 Utilization st q:  0
CYCLE:    702000052 rdma_total_latency:          0
CYCLE:    702000052 Utilization st q (incomplete):  0
CYCLE:    702000052 WDMA bytes sent:          0
CYCLE:    702000052 Utilization ex q:  0
CYCLE:    702000052 Utilization ex q (incomplete):  0
CYCLE:    702000052 Utilization st q (incomplete):  0
CYCLE:    702000052 Utilization ld q (incomplete):  0
CYCLE:    702000052 WDMA total latency:          0
CYCLE:    702000052 Utilization ex q:  0
CYCLE:    702000052 Utilization:  0
CYCLE:    702000052 Utilization ex q (incomplete):  0
CYCLE:    704000052 Utilization ld q (incomplete):  0
CYCLE:    704000052 RDMA bytes rec:          0
CYCLE:    704000052 Utilization st q:  0
CYCLE:    704000052 Utilization ld q:  0
CYCLE:    704000052 Utilization:  0
CYCLE:    704000052 Utilization ld q:  0
CYCLE:    704000052 Utilization st q:  0
CYCLE:    704000052 rdma_total_latency:          0
CYCLE:    704000052 Utilization st q (incomplete):  0
CYCLE:    704000052 WDMA bytes sent:          0
CYCLE:    704000052 Utilization ex q:  0
CYCLE:    704000052 Utilization ex q (incomplete):  0
CYCLE:    704000052 Utilization st q (incomplete):  0
CYCLE:    704000052 Utilization ld q (incomplete):  0
CYCLE:    704000052 WDMA total latency:          0
CYCLE:    704000052 Utilization ex q:  0
CYCLE:    704000052 Utilization:  0
CYCLE:    704000052 Utilization ex q (incomplete):  0
CYCLE:    706000052 Utilization ld q (incomplete):  0
CYCLE:    706000052 RDMA bytes rec:          0
CYCLE:    706000052 Utilization st q:  0
CYCLE:    706000052 Utilization ld q:  0
CYCLE:    706000052 Utilization:  0
CYCLE:    706000052 Utilization ld q:  0
CYCLE:    706000052 Utilization st q:  0
CYCLE:    706000052 rdma_total_latency:          0
CYCLE:    706000052 Utilization st q (incomplete):  0
CYCLE:    706000052 WDMA bytes sent:          0
CYCLE:    706000052 Utilization ex q:  0
CYCLE:    706000052 Utilization ex q (incomplete):  0
CYCLE:    706000052 Utilization st q (incomplete):  0
CYCLE:    706000052 Utilization ld q (incomplete):  0
CYCLE:    706000052 WDMA total latency:          0
CYCLE:    706000052 Utilization ex q:  0
CYCLE:    706000052 Utilization:  0
CYCLE:    706000052 Utilization ex q (incomplete):  0
CYCLE:    708000052 Utilization ld q (incomplete):  0
CYCLE:    708000052 RDMA bytes rec:          0
CYCLE:    708000052 Utilization st q:  0
CYCLE:    708000052 Utilization ld q:  0
CYCLE:    708000052 Utilization:  0
CYCLE:    708000052 Utilization ld q:  0
CYCLE:    708000052 Utilization st q:  0
CYCLE:    708000052 rdma_total_latency:          0
CYCLE:    708000052 Utilization st q (incomplete):  0
CYCLE:    708000052 WDMA bytes sent:          0
CYCLE:    708000052 Utilization ex q:  0
CYCLE:    708000052 Utilization ex q (incomplete):  0
CYCLE:    708000052 Utilization st q (incomplete):  0
CYCLE:    708000052 Utilization ld q (incomplete):  0
CYCLE:    708000052 WDMA total latency:          0
CYCLE:    708000052 Utilization ex q:  0
CYCLE:    708000052 Utilization:  0
CYCLE:    708000052 Utilization ex q (incomplete):  0
CYCLE:    710000052 Utilization ld q (incomplete):  0
CYCLE:    710000052 RDMA bytes rec:          0
CYCLE:    710000052 Utilization st q:  0
CYCLE:    710000052 Utilization ld q:  0
CYCLE:    710000052 Utilization:  0
CYCLE:    710000052 Utilization ld q:  0
CYCLE:    710000052 Utilization st q:  0
CYCLE:    710000052 rdma_total_latency:          0
CYCLE:    710000052 Utilization st q (incomplete):  0
CYCLE:    710000052 WDMA bytes sent:          0
CYCLE:    710000052 Utilization ex q:  0
CYCLE:    710000052 Utilization ex q (incomplete):  0
CYCLE:    710000052 Utilization st q (incomplete):  0
CYCLE:    710000052 Utilization ld q (incomplete):  0
CYCLE:    710000052 WDMA total latency:          0
CYCLE:    710000052 Utilization ex q:  0
CYCLE:    710000052 Utilization:  0
CYCLE:    710000052 Utilization ex q (incomplete):  0
CYCLE:    712000052 Utilization ld q (incomplete):  0
CYCLE:    712000052 RDMA bytes rec:          0
CYCLE:    712000052 Utilization st q:  0
CYCLE:    712000052 Utilization ld q:  0
CYCLE:    712000052 Utilization:  0
CYCLE:    712000052 Utilization ld q:  0
CYCLE:    712000052 Utilization st q:  0
CYCLE:    712000052 rdma_total_latency:          0
CYCLE:    712000052 Utilization st q (incomplete):  0
CYCLE:    712000052 WDMA bytes sent:          0
CYCLE:    712000052 Utilization ex q:  0
CYCLE:    712000052 Utilization ex q (incomplete):  0
CYCLE:    712000052 Utilization st q (incomplete):  0
CYCLE:    712000052 Utilization ld q (incomplete):  0
CYCLE:    712000052 WDMA total latency:          0
CYCLE:    712000052 Utilization ex q:  0
CYCLE:    712000052 Utilization:  0
CYCLE:    712000052 Utilization ex q (incomplete):  0
CYCLE:    714000052 Utilization ld q (incomplete):  0
CYCLE:    714000052 RDMA bytes rec:          0
CYCLE:    714000052 Utilization st q:  0
CYCLE:    714000052 Utilization ld q:  0
CYCLE:    714000052 Utilization:  0
CYCLE:    714000052 Utilization ld q:  0
CYCLE:    714000052 Utilization st q:  0
CYCLE:    714000052 rdma_total_latency:          0
CYCLE:    714000052 Utilization st q (incomplete):  0
CYCLE:    714000052 WDMA bytes sent:          0
CYCLE:    714000052 Utilization ex q:  0
CYCLE:    714000052 Utilization ex q (incomplete):  0
CYCLE:    714000052 Utilization st q (incomplete):  0
CYCLE:    714000052 Utilization ld q (incomplete):  0
CYCLE:    714000052 WDMA total latency:          0
CYCLE:    714000052 Utilization ex q:  0
CYCLE:    714000052 Utilization:  0
CYCLE:    714000052 Utilization ex q (incomplete):  0
CYCLE:    716000052 Utilization ld q (incomplete):  0
CYCLE:    716000052 RDMA bytes rec:          0
CYCLE:    716000052 Utilization st q:  0
CYCLE:    716000052 Utilization ld q:  0
CYCLE:    716000052 Utilization:  0
CYCLE:    716000052 Utilization ld q:  0
CYCLE:    716000052 Utilization st q:  0
CYCLE:    716000052 rdma_total_latency:          0
CYCLE:    716000052 Utilization st q (incomplete):  0
CYCLE:    716000052 WDMA bytes sent:          0
CYCLE:    716000052 Utilization ex q:  0
CYCLE:    716000052 Utilization ex q (incomplete):  0
CYCLE:    716000052 Utilization st q (incomplete):  0
CYCLE:    716000052 Utilization ld q (incomplete):  0
CYCLE:    716000052 WDMA total latency:          0
CYCLE:    716000052 Utilization ex q:  0
CYCLE:    716000052 Utilization:  0
CYCLE:    716000052 Utilization ex q (incomplete):  0
CYCLE:    718000052 Utilization ld q (incomplete):  0
CYCLE:    718000052 RDMA bytes rec:          0
CYCLE:    718000052 Utilization st q:  0
CYCLE:    718000052 Utilization ld q:  0
CYCLE:    718000052 Utilization:  0
CYCLE:    718000052 Utilization ld q:  0
CYCLE:    718000052 Utilization st q:  0
CYCLE:    718000052 rdma_total_latency:          0
CYCLE:    718000052 Utilization st q (incomplete):  0
CYCLE:    718000052 WDMA bytes sent:          0
CYCLE:    718000052 Utilization ex q:  0
CYCLE:    718000052 Utilization ex q (incomplete):  0
CYCLE:    718000052 Utilization st q (incomplete):  0
CYCLE:    718000052 Utilization ld q (incomplete):  0
CYCLE:    718000052 WDMA total latency:          0
CYCLE:    718000052 Utilization ex q:  0
CYCLE:    718000052 Utilization:  0
CYCLE:    718000052 Utilization ex q (incomplete):  0
CYCLE:    720000052 Utilization ld q (incomplete):  0
CYCLE:    720000052 RDMA bytes rec:          0
CYCLE:    720000052 Utilization st q:  0
CYCLE:    720000052 Utilization ld q:  0
CYCLE:    720000052 Utilization:  0
CYCLE:    720000052 Utilization ld q:  0
CYCLE:    720000052 Utilization st q:  0
CYCLE:    720000052 rdma_total_latency:          0
CYCLE:    720000052 Utilization st q (incomplete):  0
CYCLE:    720000052 WDMA bytes sent:          0
CYCLE:    720000052 Utilization ex q:  0
CYCLE:    720000052 Utilization ex q (incomplete):  0
CYCLE:    720000052 Utilization st q (incomplete):  0
CYCLE:    720000052 Utilization ld q (incomplete):  0
CYCLE:    720000052 WDMA total latency:          0
CYCLE:    720000052 Utilization ex q:  0
CYCLE:    720000052 Utilization:  0
CYCLE:    720000052 Utilization ex q (incomplete):  0
CYCLE:    722000052 Utilization ld q (incomplete):  0
CYCLE:    722000052 RDMA bytes rec:          0
CYCLE:    722000052 Utilization st q:  0
CYCLE:    722000052 Utilization ld q:  0
CYCLE:    722000052 Utilization:  0
CYCLE:    722000052 Utilization ld q:  0
CYCLE:    722000052 Utilization st q:  0
CYCLE:    722000052 rdma_total_latency:          0
CYCLE:    722000052 Utilization st q (incomplete):  0
CYCLE:    722000052 WDMA bytes sent:          0
CYCLE:    722000052 Utilization ex q:  0
CYCLE:    722000052 Utilization ex q (incomplete):  0
CYCLE:    722000052 Utilization st q (incomplete):  0
CYCLE:    722000052 Utilization ld q (incomplete):  0
CYCLE:    722000052 WDMA total latency:          0
CYCLE:    722000052 Utilization ex q:  0
CYCLE:    722000052 Utilization:  0
CYCLE:    722000052 Utilization ex q (incomplete):  0
CYCLE:    724000052 Utilization ld q (incomplete):  0
CYCLE:    724000052 RDMA bytes rec:          0
CYCLE:    724000052 Utilization st q:  0
CYCLE:    724000052 Utilization ld q:  0
CYCLE:    724000052 Utilization:  0
CYCLE:    724000052 Utilization ld q:  0
CYCLE:    724000052 Utilization st q:  0
CYCLE:    724000052 rdma_total_latency:          0
CYCLE:    724000052 Utilization st q (incomplete):  0
CYCLE:    724000052 WDMA bytes sent:          0
CYCLE:    724000052 Utilization ex q:  0
CYCLE:    724000052 Utilization ex q (incomplete):  0
CYCLE:    724000052 Utilization st q (incomplete):  0
CYCLE:    724000052 Utilization ld q (incomplete):  0
CYCLE:    724000052 WDMA total latency:          0
CYCLE:    724000052 Utilization ex q:  0
CYCLE:    724000052 Utilization:  0
CYCLE:    724000052 Utilization ex q (incomplete):  0
CYCLE:    726000052 Utilization ld q (incomplete):  0
CYCLE:    726000052 RDMA bytes rec:          0
CYCLE:    726000052 Utilization st q:  0
CYCLE:    726000052 Utilization ld q:  0
CYCLE:    726000052 Utilization:  0
CYCLE:    726000052 Utilization ld q:  0
CYCLE:    726000052 Utilization st q:  0
CYCLE:    726000052 rdma_total_latency:          0
CYCLE:    726000052 Utilization st q (incomplete):  0
CYCLE:    726000052 WDMA bytes sent:          0
CYCLE:    726000052 Utilization ex q:  0
CYCLE:    726000052 Utilization ex q (incomplete):  0
CYCLE:    726000052 Utilization st q (incomplete):  0
CYCLE:    726000052 Utilization ld q (incomplete):  0
CYCLE:    726000052 WDMA total latency:          0
CYCLE:    726000052 Utilization ex q:  0
CYCLE:    726000052 Utilization:  0
CYCLE:    726000052 Utilization ex q (incomplete):  0
CYCLE:    728000052 Utilization ld q (incomplete):  0
CYCLE:    728000052 RDMA bytes rec:          0
CYCLE:    728000052 Utilization st q:  0
CYCLE:    728000052 Utilization ld q:  0
CYCLE:    728000052 Utilization:  0
CYCLE:    728000052 Utilization ld q:  0
CYCLE:    728000052 Utilization st q:  0
CYCLE:    728000052 rdma_total_latency:          0
CYCLE:    728000052 Utilization st q (incomplete):  0
CYCLE:    728000052 WDMA bytes sent:          0
CYCLE:    728000052 Utilization ex q:  0
CYCLE:    728000052 Utilization ex q (incomplete):  0
CYCLE:    728000052 Utilization st q (incomplete):  0
CYCLE:    728000052 Utilization ld q (incomplete):  0
CYCLE:    728000052 WDMA total latency:          0
CYCLE:    728000052 Utilization ex q:  0
CYCLE:    728000052 Utilization:  0
CYCLE:    728000052 Utilization ex q (incomplete):  0
CYCLE:    730000052 Utilization ld q (incomplete):  0
CYCLE:    730000052 RDMA bytes rec:          0
CYCLE:    730000052 Utilization st q:  0
CYCLE:    730000052 Utilization ld q:  0
CYCLE:    730000052 Utilization:  0
CYCLE:    730000052 Utilization ld q:  0
CYCLE:    730000052 Utilization st q:  0
CYCLE:    730000052 rdma_total_latency:          0
CYCLE:    730000052 Utilization st q (incomplete):  0
CYCLE:    730000052 WDMA bytes sent:          0
CYCLE:    730000052 Utilization ex q:  0
CYCLE:    730000052 Utilization ex q (incomplete):  0
CYCLE:    730000052 Utilization st q (incomplete):  0
CYCLE:    730000052 Utilization ld q (incomplete):  0
CYCLE:    730000052 WDMA total latency:          0
CYCLE:    730000052 Utilization ex q:  0
CYCLE:    730000052 Utilization:  0
CYCLE:    730000052 Utilization ex q (incomplete):  0
CYCLE:    732000052 Utilization ld q (incomplete):  0
CYCLE:    732000052 RDMA bytes rec:          0
CYCLE:    732000052 Utilization st q:  0
CYCLE:    732000052 Utilization ld q:  0
CYCLE:    732000052 Utilization:  0
CYCLE:    732000052 Utilization ld q:  0
CYCLE:    732000052 Utilization st q:  0
CYCLE:    732000052 rdma_total_latency:          0
CYCLE:    732000052 Utilization st q (incomplete):  0
CYCLE:    732000052 WDMA bytes sent:          0
CYCLE:    732000052 Utilization ex q:  0
CYCLE:    732000052 Utilization ex q (incomplete):  0
CYCLE:    732000052 Utilization st q (incomplete):  0
CYCLE:    732000052 Utilization ld q (incomplete):  0
CYCLE:    732000052 WDMA total latency:          0
CYCLE:    732000052 Utilization ex q:  0
CYCLE:    732000052 Utilization:  0
CYCLE:    732000052 Utilization ex q (incomplete):  0
CYCLE:    734000052 Utilization ld q (incomplete):  0
CYCLE:    734000052 RDMA bytes rec:          0
CYCLE:    734000052 Utilization st q:  0
CYCLE:    734000052 Utilization ld q:  0
CYCLE:    734000052 Utilization:  0
CYCLE:    734000052 Utilization ld q:  0
CYCLE:    734000052 Utilization st q:  0
CYCLE:    734000052 rdma_total_latency:          0
CYCLE:    734000052 Utilization st q (incomplete):  0
CYCLE:    734000052 WDMA bytes sent:          0
CYCLE:    734000052 Utilization ex q:  0
CYCLE:    734000052 Utilization ex q (incomplete):  0
CYCLE:    734000052 Utilization st q (incomplete):  0
CYCLE:    734000052 Utilization ld q (incomplete):  0
CYCLE:    734000052 WDMA total latency:          0
CYCLE:    734000052 Utilization ex q:  0
CYCLE:    734000052 Utilization:  0
CYCLE:    734000052 Utilization ex q (incomplete):  0
CYCLE:    736000052 Utilization ld q (incomplete):  0
CYCLE:    736000052 RDMA bytes rec:          0
CYCLE:    736000052 Utilization st q:  0
CYCLE:    736000052 Utilization ld q:  0
CYCLE:    736000052 Utilization:  0
CYCLE:    736000052 Utilization ld q:  0
CYCLE:    736000052 Utilization st q:  0
CYCLE:    736000052 rdma_total_latency:          0
CYCLE:    736000052 Utilization st q (incomplete):  0
CYCLE:    736000052 WDMA bytes sent:          0
CYCLE:    736000052 Utilization ex q:  0
CYCLE:    736000052 Utilization ex q (incomplete):  0
CYCLE:    736000052 Utilization st q (incomplete):  0
CYCLE:    736000052 Utilization ld q (incomplete):  0
CYCLE:    736000052 WDMA total latency:          0
CYCLE:    736000052 Utilization ex q:  0
CYCLE:    736000052 Utilization:  0
CYCLE:    736000052 Utilization ex q (incomplete):  0
CYCLE:    738000052 Utilization ld q (incomplete):  0
CYCLE:    738000052 RDMA bytes rec:          0
CYCLE:    738000052 Utilization st q:  0
CYCLE:    738000052 Utilization ld q:  0
CYCLE:    738000052 Utilization:  0
CYCLE:    738000052 Utilization ld q:  0
CYCLE:    738000052 Utilization st q:  0
CYCLE:    738000052 rdma_total_latency:          0
CYCLE:    738000052 Utilization st q (incomplete):  0
CYCLE:    738000052 WDMA bytes sent:          0
CYCLE:    738000052 Utilization ex q:  0
CYCLE:    738000052 Utilization ex q (incomplete):  0
CYCLE:    738000052 Utilization st q (incomplete):  0
CYCLE:    738000052 Utilization ld q (incomplete):  0
CYCLE:    738000052 WDMA total latency:          0
CYCLE:    738000052 Utilization ex q:  0
CYCLE:    738000052 Utilization:  0
CYCLE:    738000052 Utilization ex q (incomplete):  0
CYCLE:    740000052 Utilization ld q (incomplete):  0
CYCLE:    740000052 RDMA bytes rec:          0
CYCLE:    740000052 Utilization st q:  0
CYCLE:    740000052 Utilization ld q:  0
CYCLE:    740000052 Utilization:  0
CYCLE:    740000052 Utilization ld q:  0
CYCLE:    740000052 Utilization st q:  0
CYCLE:    740000052 rdma_total_latency:          0
CYCLE:    740000052 Utilization st q (incomplete):  0
CYCLE:    740000052 WDMA bytes sent:          0
CYCLE:    740000052 Utilization ex q:  0
CYCLE:    740000052 Utilization ex q (incomplete):  0
CYCLE:    740000052 Utilization st q (incomplete):  0
CYCLE:    740000052 Utilization ld q (incomplete):  0
CYCLE:    740000052 WDMA total latency:          0
CYCLE:    740000052 Utilization ex q:  0
CYCLE:    740000052 Utilization:  0
CYCLE:    740000052 Utilization ex q (incomplete):  0
CYCLE:    742000052 Utilization ld q (incomplete):  0
CYCLE:    742000052 RDMA bytes rec:          0
CYCLE:    742000052 Utilization st q:  0
CYCLE:    742000052 Utilization ld q:  0
CYCLE:    742000052 Utilization:  0
CYCLE:    742000052 Utilization ld q:  0
CYCLE:    742000052 Utilization st q:  0
CYCLE:    742000052 rdma_total_latency:          0
CYCLE:    742000052 Utilization st q (incomplete):  0
CYCLE:    742000052 WDMA bytes sent:          0
CYCLE:    742000052 Utilization ex q:  0
CYCLE:    742000052 Utilization ex q (incomplete):  0
CYCLE:    742000052 Utilization st q (incomplete):  0
CYCLE:    742000052 Utilization ld q (incomplete):  0
CYCLE:    742000052 WDMA total latency:          0
CYCLE:    742000052 Utilization ex q:  0
CYCLE:    742000052 Utilization:  0
CYCLE:    742000052 Utilization ex q (incomplete):  0
CYCLE:    744000052 Utilization ld q (incomplete):  0
CYCLE:    744000052 RDMA bytes rec:          0
CYCLE:    744000052 Utilization st q:  0
CYCLE:    744000052 Utilization ld q:  0
CYCLE:    744000052 Utilization:  0
CYCLE:    744000052 Utilization ld q:  0
CYCLE:    744000052 Utilization st q:  0
CYCLE:    744000052 rdma_total_latency:          0
CYCLE:    744000052 Utilization st q (incomplete):  0
CYCLE:    744000052 WDMA bytes sent:          0
CYCLE:    744000052 Utilization ex q:  0
CYCLE:    744000052 Utilization ex q (incomplete):  0
CYCLE:    744000052 Utilization st q (incomplete):  0
CYCLE:    744000052 Utilization ld q (incomplete):  0
CYCLE:    744000052 WDMA total latency:          0
CYCLE:    744000052 Utilization ex q:  0
CYCLE:    744000052 Utilization:  0
CYCLE:    744000052 Utilization ex q (incomplete):  0
CYCLE:    746000052 Utilization ld q (incomplete):  0
CYCLE:    746000052 RDMA bytes rec:          0
CYCLE:    746000052 Utilization st q:  0
CYCLE:    746000052 Utilization ld q:  0
CYCLE:    746000052 Utilization:  0
CYCLE:    746000052 Utilization ld q:  0
CYCLE:    746000052 Utilization st q:  0
CYCLE:    746000052 rdma_total_latency:          0
CYCLE:    746000052 Utilization st q (incomplete):  0
CYCLE:    746000052 WDMA bytes sent:          0
CYCLE:    746000052 Utilization ex q:  0
CYCLE:    746000052 Utilization ex q (incomplete):  0
CYCLE:    746000052 Utilization st q (incomplete):  0
CYCLE:    746000052 Utilization ld q (incomplete):  0
CYCLE:    746000052 WDMA total latency:          0
CYCLE:    746000052 Utilization ex q:  0
CYCLE:    746000052 Utilization:  0
CYCLE:    746000052 Utilization ex q (incomplete):  0
CYCLE:    748000052 Utilization ld q (incomplete):  0
CYCLE:    748000052 RDMA bytes rec:          0
CYCLE:    748000052 Utilization st q:  0
CYCLE:    748000052 Utilization ld q:  0
CYCLE:    748000052 Utilization:  0
CYCLE:    748000052 Utilization ld q:  0
CYCLE:    748000052 Utilization st q:  0
CYCLE:    748000052 rdma_total_latency:          0
CYCLE:    748000052 Utilization st q (incomplete):  0
CYCLE:    748000052 WDMA bytes sent:          0
CYCLE:    748000052 Utilization ex q:  0
CYCLE:    748000052 Utilization ex q (incomplete):  0
CYCLE:    748000052 Utilization st q (incomplete):  0
CYCLE:    748000052 Utilization ld q (incomplete):  0
CYCLE:    748000052 WDMA total latency:          0
CYCLE:    748000052 Utilization ex q:  0
CYCLE:    748000052 Utilization:  0
CYCLE:    748000052 Utilization ex q (incomplete):  0
CYCLE:    750000052 Utilization ld q (incomplete):  0
CYCLE:    750000052 RDMA bytes rec:          0
CYCLE:    750000052 Utilization st q:  0
CYCLE:    750000052 Utilization ld q:  0
CYCLE:    750000052 Utilization:  0
CYCLE:    750000052 Utilization ld q:  0
CYCLE:    750000052 Utilization st q:  0
CYCLE:    750000052 rdma_total_latency:          0
CYCLE:    750000052 Utilization st q (incomplete):  0
CYCLE:    750000052 WDMA bytes sent:          0
CYCLE:    750000052 Utilization ex q:  0
CYCLE:    750000052 Utilization ex q (incomplete):  0
CYCLE:    750000052 Utilization st q (incomplete):  0
CYCLE:    750000052 Utilization ld q (incomplete):  0
CYCLE:    750000052 WDMA total latency:          0
CYCLE:    750000052 Utilization ex q:  0
CYCLE:    750000052 Utilization:  0
CYCLE:    750000052 Utilization ex q (incomplete):  0
CYCLE:    752000052 Utilization ld q (incomplete):  0
CYCLE:    752000052 RDMA bytes rec:          0
CYCLE:    752000052 Utilization st q:  0
CYCLE:    752000052 Utilization ld q:  0
CYCLE:    752000052 Utilization:  0
CYCLE:    752000052 Utilization ld q:  0
CYCLE:    752000052 Utilization st q:  0
CYCLE:    752000052 rdma_total_latency:          0
CYCLE:    752000052 Utilization st q (incomplete):  0
CYCLE:    752000052 WDMA bytes sent:          0
CYCLE:    752000052 Utilization ex q:  0
CYCLE:    752000052 Utilization ex q (incomplete):  0
CYCLE:    752000052 Utilization st q (incomplete):  0
CYCLE:    752000052 Utilization ld q (incomplete):  0
CYCLE:    752000052 WDMA total latency:          0
CYCLE:    752000052 Utilization ex q:  0
CYCLE:    752000052 Utilization:  0
CYCLE:    752000052 Utilization ex q (incomplete):  0
CYCLE:    754000052 Utilization ld q (incomplete):  0
CYCLE:    754000052 RDMA bytes rec:          0
CYCLE:    754000052 Utilization st q:  0
CYCLE:    754000052 Utilization ld q:  0
CYCLE:    754000052 Utilization:  0
CYCLE:    754000052 Utilization ld q:  0
CYCLE:    754000052 Utilization st q:  0
CYCLE:    754000052 rdma_total_latency:          0
CYCLE:    754000052 Utilization st q (incomplete):  0
CYCLE:    754000052 WDMA bytes sent:          0
CYCLE:    754000052 Utilization ex q:  0
CYCLE:    754000052 Utilization ex q (incomplete):  0
CYCLE:    754000052 Utilization st q (incomplete):  0
CYCLE:    754000052 Utilization ld q (incomplete):  0
CYCLE:    754000052 WDMA total latency:          0
CYCLE:    754000052 Utilization ex q:  0
CYCLE:    754000052 Utilization:  0
CYCLE:    754000052 Utilization ex q (incomplete):  0
CYCLE:    756000052 Utilization ld q (incomplete):  0
CYCLE:    756000052 RDMA bytes rec:          0
CYCLE:    756000052 Utilization st q:  0
CYCLE:    756000052 Utilization ld q:  0
CYCLE:    756000052 Utilization:  0
CYCLE:    756000052 Utilization ld q:  0
CYCLE:    756000052 Utilization st q:  0
CYCLE:    756000052 rdma_total_latency:          0
CYCLE:    756000052 Utilization st q (incomplete):  0
CYCLE:    756000052 WDMA bytes sent:          0
CYCLE:    756000052 Utilization ex q:  0
CYCLE:    756000052 Utilization ex q (incomplete):  0
CYCLE:    756000052 Utilization st q (incomplete):  0
CYCLE:    756000052 Utilization ld q (incomplete):  0
CYCLE:    756000052 WDMA total latency:          0
CYCLE:    756000052 Utilization ex q:  0
CYCLE:    756000052 Utilization:  0
CYCLE:    756000052 Utilization ex q (incomplete):  0
CYCLE:    758000052 Utilization ld q (incomplete):  0
CYCLE:    758000052 RDMA bytes rec:          0
CYCLE:    758000052 Utilization st q:  0
CYCLE:    758000052 Utilization ld q:  0
CYCLE:    758000052 Utilization:  0
CYCLE:    758000052 Utilization ld q:  0
CYCLE:    758000052 Utilization st q:  0
CYCLE:    758000052 rdma_total_latency:          0
CYCLE:    758000052 Utilization st q (incomplete):  0
CYCLE:    758000052 WDMA bytes sent:          0
CYCLE:    758000052 Utilization ex q:  0
CYCLE:    758000052 Utilization ex q (incomplete):  0
CYCLE:    758000052 Utilization st q (incomplete):  0
CYCLE:    758000052 Utilization ld q (incomplete):  0
CYCLE:    758000052 WDMA total latency:          0
CYCLE:    758000052 Utilization ex q:  0
CYCLE:    758000052 Utilization:  0
CYCLE:    758000052 Utilization ex q (incomplete):  0
CYCLE:    760000052 Utilization ld q (incomplete):  0
CYCLE:    760000052 RDMA bytes rec:          0
CYCLE:    760000052 Utilization st q:  0
CYCLE:    760000052 Utilization ld q:  0
CYCLE:    760000052 Utilization:  0
CYCLE:    760000052 Utilization ld q:  0
CYCLE:    760000052 Utilization st q:  0
CYCLE:    760000052 rdma_total_latency:          0
CYCLE:    760000052 Utilization st q (incomplete):  0
CYCLE:    760000052 WDMA bytes sent:          0
CYCLE:    760000052 Utilization ex q:  0
CYCLE:    760000052 Utilization ex q (incomplete):  0
CYCLE:    760000052 Utilization st q (incomplete):  0
CYCLE:    760000052 Utilization ld q (incomplete):  0
CYCLE:    760000052 WDMA total latency:          0
CYCLE:    760000052 Utilization ex q:  0
CYCLE:    760000052 Utilization:  0
CYCLE:    760000052 Utilization ex q (incomplete):  0
CYCLE:    762000052 Utilization ld q (incomplete):  0
CYCLE:    762000052 RDMA bytes rec:          0
CYCLE:    762000052 Utilization st q:  0
CYCLE:    762000052 Utilization ld q:  0
CYCLE:    762000052 Utilization:  0
CYCLE:    762000052 Utilization ld q:  0
CYCLE:    762000052 Utilization st q:  0
CYCLE:    762000052 rdma_total_latency:          0
CYCLE:    762000052 Utilization st q (incomplete):  0
CYCLE:    762000052 WDMA bytes sent:          0
CYCLE:    762000052 Utilization ex q:  0
CYCLE:    762000052 Utilization ex q (incomplete):  0
CYCLE:    762000052 Utilization st q (incomplete):  0
CYCLE:    762000052 Utilization ld q (incomplete):  0
CYCLE:    762000052 WDMA total latency:          0
CYCLE:    762000052 Utilization ex q:  0
CYCLE:    762000052 Utilization:  0
CYCLE:    762000052 Utilization ex q (incomplete):  0
CYCLE:    764000052 Utilization ld q (incomplete):  0
CYCLE:    764000052 RDMA bytes rec:          0
CYCLE:    764000052 Utilization st q:  0
CYCLE:    764000052 Utilization ld q:  0
CYCLE:    764000052 Utilization:  0
CYCLE:    764000052 Utilization ld q:  0
CYCLE:    764000052 Utilization st q:  0
CYCLE:    764000052 rdma_total_latency:          0
CYCLE:    764000052 Utilization st q (incomplete):  0
CYCLE:    764000052 WDMA bytes sent:          0
CYCLE:    764000052 Utilization ex q:  0
CYCLE:    764000052 Utilization ex q (incomplete):  0
CYCLE:    764000052 Utilization st q (incomplete):  0
CYCLE:    764000052 Utilization ld q (incomplete):  0
CYCLE:    764000052 WDMA total latency:          0
CYCLE:    764000052 Utilization ex q:  0
CYCLE:    764000052 Utilization:  0
CYCLE:    764000052 Utilization ex q (incomplete):  0
CYCLE:    766000052 Utilization ld q (incomplete):  0
CYCLE:    766000052 RDMA bytes rec:          0
CYCLE:    766000052 Utilization st q:  0
CYCLE:    766000052 Utilization ld q:  0
CYCLE:    766000052 Utilization:  0
CYCLE:    766000052 Utilization ld q:  0
CYCLE:    766000052 Utilization st q:  0
CYCLE:    766000052 rdma_total_latency:          0
CYCLE:    766000052 Utilization st q (incomplete):  0
CYCLE:    766000052 WDMA bytes sent:          0
CYCLE:    766000052 Utilization ex q:  0
CYCLE:    766000052 Utilization ex q (incomplete):  0
CYCLE:    766000052 Utilization st q (incomplete):  0
CYCLE:    766000052 Utilization ld q (incomplete):  0
CYCLE:    766000052 WDMA total latency:          0
CYCLE:    766000052 Utilization ex q:  0
CYCLE:    766000052 Utilization:  0
CYCLE:    766000052 Utilization ex q (incomplete):  0
CYCLE:    768000052 Utilization ld q (incomplete):  0
CYCLE:    768000052 RDMA bytes rec:          0
CYCLE:    768000052 Utilization st q:  0
CYCLE:    768000052 Utilization ld q:  0
CYCLE:    768000052 Utilization:  0
CYCLE:    768000052 Utilization ld q:  0
CYCLE:    768000052 Utilization st q:  0
CYCLE:    768000052 rdma_total_latency:          0
CYCLE:    768000052 Utilization st q (incomplete):  0
CYCLE:    768000052 WDMA bytes sent:          0
CYCLE:    768000052 Utilization ex q:  0
CYCLE:    768000052 Utilization ex q (incomplete):  0
CYCLE:    768000052 Utilization st q (incomplete):  0
CYCLE:    768000052 Utilization ld q (incomplete):  0
CYCLE:    768000052 WDMA total latency:          0
CYCLE:    768000052 Utilization ex q:  0
CYCLE:    768000052 Utilization:  0
CYCLE:    768000052 Utilization ex q (incomplete):  0
CYCLE:    770000052 Utilization ld q (incomplete):  0
CYCLE:    770000052 RDMA bytes rec:          0
CYCLE:    770000052 Utilization st q:  0
CYCLE:    770000052 Utilization ld q:  0
CYCLE:    770000052 Utilization:  0
CYCLE:    770000052 Utilization ld q:  0
CYCLE:    770000052 Utilization st q:  0
CYCLE:    770000052 rdma_total_latency:          0
CYCLE:    770000052 Utilization st q (incomplete):  0
CYCLE:    770000052 WDMA bytes sent:          0
CYCLE:    770000052 Utilization ex q:  0
CYCLE:    770000052 Utilization ex q (incomplete):  0
CYCLE:    770000052 Utilization st q (incomplete):  0
CYCLE:    770000052 Utilization ld q (incomplete):  0
CYCLE:    770000052 WDMA total latency:          0
CYCLE:    770000052 Utilization ex q:  0
CYCLE:    770000052 Utilization:  0
CYCLE:    770000052 Utilization ex q (incomplete):  0
CYCLE:    772000052 Utilization ld q (incomplete):  0
CYCLE:    772000052 RDMA bytes rec:          0
CYCLE:    772000052 Utilization st q:  0
CYCLE:    772000052 Utilization ld q:  0
CYCLE:    772000052 Utilization:  0
CYCLE:    772000052 Utilization ld q:  0
CYCLE:    772000052 Utilization st q:  0
CYCLE:    772000052 rdma_total_latency:          0
CYCLE:    772000052 Utilization st q (incomplete):  0
CYCLE:    772000052 WDMA bytes sent:          0
CYCLE:    772000052 Utilization ex q:  0
CYCLE:    772000052 Utilization ex q (incomplete):  0
CYCLE:    772000052 Utilization st q (incomplete):  0
CYCLE:    772000052 Utilization ld q (incomplete):  0
CYCLE:    772000052 WDMA total latency:          0
CYCLE:    772000052 Utilization ex q:  0
CYCLE:    772000052 Utilization:  0
CYCLE:    772000052 Utilization ex q (incomplete):  0
CYCLE:    774000052 Utilization ld q (incomplete):  0
CYCLE:    774000052 RDMA bytes rec:          0
CYCLE:    774000052 Utilization st q:  0
CYCLE:    774000052 Utilization ld q:  0
CYCLE:    774000052 Utilization:  0
CYCLE:    774000052 Utilization ld q:  0
CYCLE:    774000052 Utilization st q:  0
CYCLE:    774000052 rdma_total_latency:          0
CYCLE:    774000052 Utilization st q (incomplete):  0
CYCLE:    774000052 WDMA bytes sent:          0
CYCLE:    774000052 Utilization ex q:  0
CYCLE:    774000052 Utilization ex q (incomplete):  0
CYCLE:    774000052 Utilization st q (incomplete):  0
CYCLE:    774000052 Utilization ld q (incomplete):  0
CYCLE:    774000052 WDMA total latency:          0
CYCLE:    774000052 Utilization ex q:  0
CYCLE:    774000052 Utilization:  0
CYCLE:    774000052 Utilization ex q (incomplete):  0
CYCLE:    776000052 Utilization ld q (incomplete):  0
CYCLE:    776000052 RDMA bytes rec:          0
CYCLE:    776000052 Utilization st q:  0
CYCLE:    776000052 Utilization ld q:  0
CYCLE:    776000052 Utilization:  0
CYCLE:    776000052 Utilization ld q:  0
CYCLE:    776000052 Utilization st q:  0
CYCLE:    776000052 rdma_total_latency:          0
CYCLE:    776000052 Utilization st q (incomplete):  0
CYCLE:    776000052 WDMA bytes sent:          0
CYCLE:    776000052 Utilization ex q:  0
CYCLE:    776000052 Utilization ex q (incomplete):  0
CYCLE:    776000052 Utilization st q (incomplete):  0
CYCLE:    776000052 Utilization ld q (incomplete):  0
CYCLE:    776000052 WDMA total latency:          0
CYCLE:    776000052 Utilization ex q:  0
CYCLE:    776000052 Utilization:  0
CYCLE:    776000052 Utilization ex q (incomplete):  0
CYCLE:    778000052 Utilization ld q (incomplete):  0
CYCLE:    778000052 RDMA bytes rec:          0
CYCLE:    778000052 Utilization st q:  0
CYCLE:    778000052 Utilization ld q:  0
CYCLE:    778000052 Utilization:  0
CYCLE:    778000052 Utilization ld q:  0
CYCLE:    778000052 Utilization st q:  0
CYCLE:    778000052 rdma_total_latency:          0
CYCLE:    778000052 Utilization st q (incomplete):  0
CYCLE:    778000052 WDMA bytes sent:          0
CYCLE:    778000052 Utilization ex q:  0
CYCLE:    778000052 Utilization ex q (incomplete):  0
CYCLE:    778000052 Utilization st q (incomplete):  0
CYCLE:    778000052 Utilization ld q (incomplete):  0
CYCLE:    778000052 WDMA total latency:          0
CYCLE:    778000052 Utilization ex q:  0
CYCLE:    778000052 Utilization:  0
CYCLE:    778000052 Utilization ex q (incomplete):  0
CYCLE:    780000052 Utilization ld q (incomplete):  0
CYCLE:    780000052 RDMA bytes rec:          0
CYCLE:    780000052 Utilization st q:  0
CYCLE:    780000052 Utilization ld q:  0
CYCLE:    780000052 Utilization:  0
CYCLE:    780000052 Utilization ld q:  0
CYCLE:    780000052 Utilization st q:  0
CYCLE:    780000052 rdma_total_latency:          0
CYCLE:    780000052 Utilization st q (incomplete):  0
CYCLE:    780000052 WDMA bytes sent:          0
CYCLE:    780000052 Utilization ex q:  0
CYCLE:    780000052 Utilization ex q (incomplete):  0
CYCLE:    780000052 Utilization st q (incomplete):  0
CYCLE:    780000052 Utilization ld q (incomplete):  0
CYCLE:    780000052 WDMA total latency:          0
CYCLE:    780000052 Utilization ex q:  0
CYCLE:    780000052 Utilization:  0
CYCLE:    780000052 Utilization ex q (incomplete):  0
CYCLE:    782000052 Utilization ld q (incomplete):  0
CYCLE:    782000052 RDMA bytes rec:          0
CYCLE:    782000052 Utilization st q:  0
CYCLE:    782000052 Utilization ld q:  0
CYCLE:    782000052 Utilization:  0
CYCLE:    782000052 Utilization ld q:  0
CYCLE:    782000052 Utilization st q:  0
CYCLE:    782000052 rdma_total_latency:          0
CYCLE:    782000052 Utilization st q (incomplete):  0
CYCLE:    782000052 WDMA bytes sent:          0
CYCLE:    782000052 Utilization ex q:  0
CYCLE:    782000052 Utilization ex q (incomplete):  0
CYCLE:    782000052 Utilization st q (incomplete):  0
CYCLE:    782000052 Utilization ld q (incomplete):  0
CYCLE:    782000052 WDMA total latency:          0
CYCLE:    782000052 Utilization ex q:  0
CYCLE:    782000052 Utilization:  0
CYCLE:    782000052 Utilization ex q (incomplete):  0
CYCLE:    784000052 Utilization ld q (incomplete):  0
CYCLE:    784000052 RDMA bytes rec:          0
CYCLE:    784000052 Utilization st q:  0
CYCLE:    784000052 Utilization ld q:  0
CYCLE:    784000052 Utilization:  0
CYCLE:    784000052 Utilization ld q:  0
CYCLE:    784000052 Utilization st q:  0
CYCLE:    784000052 rdma_total_latency:          0
CYCLE:    784000052 Utilization st q (incomplete):  0
CYCLE:    784000052 WDMA bytes sent:          0
CYCLE:    784000052 Utilization ex q:  0
CYCLE:    784000052 Utilization ex q (incomplete):  0
CYCLE:    784000052 Utilization st q (incomplete):  0
CYCLE:    784000052 Utilization ld q (incomplete):  0
CYCLE:    784000052 WDMA total latency:          0
CYCLE:    784000052 Utilization ex q:  0
CYCLE:    784000052 Utilization:  0
CYCLE:    784000052 Utilization ex q (incomplete):  0
CYCLE:    786000052 Utilization ld q (incomplete):  0
CYCLE:    786000052 RDMA bytes rec:          0
CYCLE:    786000052 Utilization st q:  0
CYCLE:    786000052 Utilization ld q:  0
CYCLE:    786000052 Utilization:  0
CYCLE:    786000052 Utilization ld q:  0
CYCLE:    786000052 Utilization st q:  0
CYCLE:    786000052 rdma_total_latency:          0
CYCLE:    786000052 Utilization st q (incomplete):  0
CYCLE:    786000052 WDMA bytes sent:          0
CYCLE:    786000052 Utilization ex q:  0
CYCLE:    786000052 Utilization ex q (incomplete):  0
CYCLE:    786000052 Utilization st q (incomplete):  0
CYCLE:    786000052 Utilization ld q (incomplete):  0
CYCLE:    786000052 WDMA total latency:          0
CYCLE:    786000052 Utilization ex q:  0
CYCLE:    786000052 Utilization:  0
CYCLE:    786000052 Utilization ex q (incomplete):  0
CYCLE:    788000052 Utilization ld q (incomplete):  0
CYCLE:    788000052 RDMA bytes rec:          0
CYCLE:    788000052 Utilization st q:  0
CYCLE:    788000052 Utilization ld q:  0
CYCLE:    788000052 Utilization:  0
CYCLE:    788000052 Utilization ld q:  0
CYCLE:    788000052 Utilization st q:  0
CYCLE:    788000052 rdma_total_latency:          0
CYCLE:    788000052 Utilization st q (incomplete):  0
CYCLE:    788000052 WDMA bytes sent:          0
CYCLE:    788000052 Utilization ex q:  0
CYCLE:    788000052 Utilization ex q (incomplete):  0
CYCLE:    788000052 Utilization st q (incomplete):  0
CYCLE:    788000052 Utilization ld q (incomplete):  0
CYCLE:    788000052 WDMA total latency:          0
CYCLE:    788000052 Utilization ex q:  0
CYCLE:    788000052 Utilization:  0
CYCLE:    788000052 Utilization ex q (incomplete):  0
CYCLE:    790000052 Utilization ld q (incomplete):  0
CYCLE:    790000052 RDMA bytes rec:          0
CYCLE:    790000052 Utilization st q:  0
CYCLE:    790000052 Utilization ld q:  0
CYCLE:    790000052 Utilization:  0
CYCLE:    790000052 Utilization ld q:  0
CYCLE:    790000052 Utilization st q:  0
CYCLE:    790000052 rdma_total_latency:          0
CYCLE:    790000052 Utilization st q (incomplete):  0
CYCLE:    790000052 WDMA bytes sent:          0
CYCLE:    790000052 Utilization ex q:  0
CYCLE:    790000052 Utilization ex q (incomplete):  0
CYCLE:    790000052 Utilization st q (incomplete):  0
CYCLE:    790000052 Utilization ld q (incomplete):  0
CYCLE:    790000052 WDMA total latency:          0
CYCLE:    790000052 Utilization ex q:  0
CYCLE:    790000052 Utilization:  0
CYCLE:    790000052 Utilization ex q (incomplete):  0
CYCLE:    792000052 Utilization ld q (incomplete):  0
CYCLE:    792000052 RDMA bytes rec:          0
CYCLE:    792000052 Utilization st q:  0
CYCLE:    792000052 Utilization ld q:  0
CYCLE:    792000052 Utilization:  0
CYCLE:    792000052 Utilization ld q:  0
CYCLE:    792000052 Utilization st q:  0
CYCLE:    792000052 rdma_total_latency:          0
CYCLE:    792000052 Utilization st q (incomplete):  0
CYCLE:    792000052 WDMA bytes sent:          0
CYCLE:    792000052 Utilization ex q:  0
CYCLE:    792000052 Utilization ex q (incomplete):  0
CYCLE:    792000052 Utilization st q (incomplete):  0
CYCLE:    792000052 Utilization ld q (incomplete):  0
CYCLE:    792000052 WDMA total latency:          0
CYCLE:    792000052 Utilization ex q:  0
CYCLE:    792000052 Utilization:  0
CYCLE:    792000052 Utilization ex q (incomplete):  0
CYCLE:    794000052 Utilization ld q (incomplete):  0
CYCLE:    794000052 RDMA bytes rec:          0
CYCLE:    794000052 Utilization st q:  0
CYCLE:    794000052 Utilization ld q:  0
CYCLE:    794000052 Utilization:  0
CYCLE:    794000052 Utilization ld q:  0
CYCLE:    794000052 Utilization st q:  0
CYCLE:    794000052 rdma_total_latency:          0
CYCLE:    794000052 Utilization st q (incomplete):  0
CYCLE:    794000052 WDMA bytes sent:          0
CYCLE:    794000052 Utilization ex q:  0
CYCLE:    794000052 Utilization ex q (incomplete):  0
CYCLE:    794000052 Utilization st q (incomplete):  0
CYCLE:    794000052 Utilization ld q (incomplete):  0
CYCLE:    794000052 WDMA total latency:          0
CYCLE:    794000052 Utilization ex q:  0
CYCLE:    794000052 Utilization:  0
CYCLE:    794000052 Utilization ex q (incomplete):  0
CYCLE:    796000052 Utilization ld q (incomplete):  0
CYCLE:    796000052 RDMA bytes rec:          0
CYCLE:    796000052 Utilization st q:  0
CYCLE:    796000052 Utilization ld q:  0
CYCLE:    796000052 Utilization:  0
CYCLE:    796000052 Utilization ld q:  0
CYCLE:    796000052 Utilization st q:  0
CYCLE:    796000052 rdma_total_latency:          0
CYCLE:    796000052 Utilization st q (incomplete):  0
CYCLE:    796000052 WDMA bytes sent:          0
CYCLE:    796000052 Utilization ex q:  0
CYCLE:    796000052 Utilization ex q (incomplete):  0
CYCLE:    796000052 Utilization st q (incomplete):  0
CYCLE:    796000052 Utilization ld q (incomplete):  0
CYCLE:    796000052 WDMA total latency:          0
CYCLE:    796000052 Utilization ex q:  0
CYCLE:    796000052 Utilization:  0
CYCLE:    796000052 Utilization ex q (incomplete):  0
CYCLE:    798000052 Utilization ld q (incomplete):  0
CYCLE:    798000052 RDMA bytes rec:          0
CYCLE:    798000052 Utilization st q:  0
CYCLE:    798000052 Utilization ld q:  0
CYCLE:    798000052 Utilization:  0
CYCLE:    798000052 Utilization ld q:  0
CYCLE:    798000052 Utilization st q:  0
CYCLE:    798000052 rdma_total_latency:          0
CYCLE:    798000052 Utilization st q (incomplete):  0
CYCLE:    798000052 WDMA bytes sent:          0
CYCLE:    798000052 Utilization ex q:  0
CYCLE:    798000052 Utilization ex q (incomplete):  0
CYCLE:    798000052 Utilization st q (incomplete):  0
CYCLE:    798000052 Utilization ld q (incomplete):  0
CYCLE:    798000052 WDMA total latency:          0
CYCLE:    798000052 Utilization ex q:  0
CYCLE:    798000052 Utilization:  0
CYCLE:    798000052 Utilization ex q (incomplete):  0
CYCLE:    800000052 Utilization ld q (incomplete):  0
CYCLE:    800000052 RDMA bytes rec:          0
CYCLE:    800000052 Utilization st q:  0
CYCLE:    800000052 Utilization ld q:  0
CYCLE:    800000052 Utilization:  0
CYCLE:    800000052 Utilization ld q:  0
CYCLE:    800000052 Utilization st q:  0
CYCLE:    800000052 rdma_total_latency:          0
CYCLE:    800000052 Utilization st q (incomplete):  0
CYCLE:    800000052 WDMA bytes sent:          0
CYCLE:    800000052 Utilization ex q:  0
CYCLE:    800000052 Utilization ex q (incomplete):  0
CYCLE:    800000052 Utilization st q (incomplete):  0
CYCLE:    800000052 Utilization ld q (incomplete):  0
CYCLE:    800000052 WDMA total latency:          0
CYCLE:    800000052 Utilization ex q:  0
CYCLE:    800000052 Utilization:  0
CYCLE:    800000052 Utilization ex q (incomplete):  0
CYCLE:    802000052 Utilization ld q (incomplete):  0
CYCLE:    802000052 RDMA bytes rec:          0
CYCLE:    802000052 Utilization st q:  0
CYCLE:    802000052 Utilization ld q:  0
CYCLE:    802000052 Utilization:  0
CYCLE:    802000052 Utilization ld q:  0
CYCLE:    802000052 Utilization st q:  0
CYCLE:    802000052 rdma_total_latency:          0
CYCLE:    802000052 Utilization st q (incomplete):  0
CYCLE:    802000052 WDMA bytes sent:          0
CYCLE:    802000052 Utilization ex q:  0
CYCLE:    802000052 Utilization ex q (incomplete):  0
CYCLE:    802000052 Utilization st q (incomplete):  0
CYCLE:    802000052 Utilization ld q (incomplete):  0
CYCLE:    802000052 WDMA total latency:          0
CYCLE:    802000052 Utilization ex q:  0
CYCLE:    802000052 Utilization:  0
CYCLE:    802000052 Utilization ex q (incomplete):  0
CYCLE:    804000052 Utilization ld q (incomplete):  0
CYCLE:    804000052 RDMA bytes rec:          0
CYCLE:    804000052 Utilization st q:  0
CYCLE:    804000052 Utilization ld q:  0
CYCLE:    804000052 Utilization:  0
CYCLE:    804000052 Utilization ld q:  0
CYCLE:    804000052 Utilization st q:  0
CYCLE:    804000052 rdma_total_latency:          0
CYCLE:    804000052 Utilization st q (incomplete):  0
CYCLE:    804000052 WDMA bytes sent:          0
CYCLE:    804000052 Utilization ex q:  0
CYCLE:    804000052 Utilization ex q (incomplete):  0
CYCLE:    804000052 Utilization st q (incomplete):  0
CYCLE:    804000052 Utilization ld q (incomplete):  0
CYCLE:    804000052 WDMA total latency:          0
CYCLE:    804000052 Utilization ex q:  0
CYCLE:    804000052 Utilization:  0
CYCLE:    804000052 Utilization ex q (incomplete):  0
CYCLE:    806000052 Utilization ld q (incomplete):  0
CYCLE:    806000052 RDMA bytes rec:          0
CYCLE:    806000052 Utilization st q:  0
CYCLE:    806000052 Utilization ld q:  0
CYCLE:    806000052 Utilization:  0
CYCLE:    806000052 Utilization ld q:  0
CYCLE:    806000052 Utilization st q:  0
CYCLE:    806000052 rdma_total_latency:          0
CYCLE:    806000052 Utilization st q (incomplete):  0
CYCLE:    806000052 WDMA bytes sent:          0
CYCLE:    806000052 Utilization ex q:  0
CYCLE:    806000052 Utilization ex q (incomplete):  0
CYCLE:    806000052 Utilization st q (incomplete):  0
CYCLE:    806000052 Utilization ld q (incomplete):  0
CYCLE:    806000052 WDMA total latency:          0
CYCLE:    806000052 Utilization ex q:  0
CYCLE:    806000052 Utilization:  0
CYCLE:    806000052 Utilization ex q (incomplete):  0
CYCLE:    808000052 Utilization ld q (incomplete):  0
CYCLE:    808000052 RDMA bytes rec:          0
CYCLE:    808000052 Utilization st q:  0
CYCLE:    808000052 Utilization ld q:  0
CYCLE:    808000052 Utilization:  0
CYCLE:    808000052 Utilization ld q:  0
CYCLE:    808000052 Utilization st q:  0
CYCLE:    808000052 rdma_total_latency:          0
CYCLE:    808000052 Utilization st q (incomplete):  0
CYCLE:    808000052 WDMA bytes sent:          0
CYCLE:    808000052 Utilization ex q:  0
CYCLE:    808000052 Utilization ex q (incomplete):  0
CYCLE:    808000052 Utilization st q (incomplete):  0
CYCLE:    808000052 Utilization ld q (incomplete):  0
CYCLE:    808000052 WDMA total latency:          0
CYCLE:    808000052 Utilization ex q:  0
CYCLE:    808000052 Utilization:  0
CYCLE:    808000052 Utilization ex q (incomplete):  0
CYCLE:    810000052 Utilization ld q (incomplete):  0
CYCLE:    810000052 RDMA bytes rec:          0
CYCLE:    810000052 Utilization st q:  0
CYCLE:    810000052 Utilization ld q:  0
CYCLE:    810000052 Utilization:  0
CYCLE:    810000052 Utilization ld q:  0
CYCLE:    810000052 Utilization st q:  0
CYCLE:    810000052 rdma_total_latency:          0
CYCLE:    810000052 Utilization st q (incomplete):  0
CYCLE:    810000052 WDMA bytes sent:          0
CYCLE:    810000052 Utilization ex q:  0
CYCLE:    810000052 Utilization ex q (incomplete):  0
CYCLE:    810000052 Utilization st q (incomplete):  0
CYCLE:    810000052 Utilization ld q (incomplete):  0
CYCLE:    810000052 WDMA total latency:          0
CYCLE:    810000052 Utilization ex q:  0
CYCLE:    810000052 Utilization:  0
CYCLE:    810000052 Utilization ex q (incomplete):  0
CYCLE:    812000052 Utilization ld q (incomplete):  0
CYCLE:    812000052 RDMA bytes rec:          0
CYCLE:    812000052 Utilization st q:  0
CYCLE:    812000052 Utilization ld q:  0
CYCLE:    812000052 Utilization:  0
CYCLE:    812000052 Utilization ld q:  0
CYCLE:    812000052 Utilization st q:  0
CYCLE:    812000052 rdma_total_latency:          0
CYCLE:    812000052 Utilization st q (incomplete):  0
CYCLE:    812000052 WDMA bytes sent:          0
CYCLE:    812000052 Utilization ex q:  0
CYCLE:    812000052 Utilization ex q (incomplete):  0
CYCLE:    812000052 Utilization st q (incomplete):  0
CYCLE:    812000052 Utilization ld q (incomplete):  0
CYCLE:    812000052 WDMA total latency:          0
CYCLE:    812000052 Utilization ex q:  0
CYCLE:    812000052 Utilization:  0
CYCLE:    812000052 Utilization ex q (incomplete):  0
CYCLE:    814000052 Utilization ld q (incomplete):  0
CYCLE:    814000052 RDMA bytes rec:          0
CYCLE:    814000052 Utilization st q:  0
CYCLE:    814000052 Utilization ld q:  0
CYCLE:    814000052 Utilization:  0
CYCLE:    814000052 Utilization ld q:  0
CYCLE:    814000052 Utilization st q:  0
CYCLE:    814000052 rdma_total_latency:          0
CYCLE:    814000052 Utilization st q (incomplete):  0
CYCLE:    814000052 WDMA bytes sent:          0
CYCLE:    814000052 Utilization ex q:  0
CYCLE:    814000052 Utilization ex q (incomplete):  0
CYCLE:    814000052 Utilization st q (incomplete):  0
CYCLE:    814000052 Utilization ld q (incomplete):  0
CYCLE:    814000052 WDMA total latency:          0
CYCLE:    814000052 Utilization ex q:  0
CYCLE:    814000052 Utilization:  0
CYCLE:    814000052 Utilization ex q (incomplete):  0
CYCLE:    816000052 Utilization ld q (incomplete):  0
CYCLE:    816000052 RDMA bytes rec:          0
CYCLE:    816000052 Utilization st q:  0
CYCLE:    816000052 Utilization ld q:  0
CYCLE:    816000052 Utilization:  0
CYCLE:    816000052 Utilization ld q:  0
CYCLE:    816000052 Utilization st q:  0
CYCLE:    816000052 rdma_total_latency:          0
CYCLE:    816000052 Utilization st q (incomplete):  0
CYCLE:    816000052 WDMA bytes sent:          0
CYCLE:    816000052 Utilization ex q:  0
CYCLE:    816000052 Utilization ex q (incomplete):  0
CYCLE:    816000052 Utilization st q (incomplete):  0
CYCLE:    816000052 Utilization ld q (incomplete):  0
CYCLE:    816000052 WDMA total latency:          0
CYCLE:    816000052 Utilization ex q:  0
CYCLE:    816000052 Utilization:  0
CYCLE:    816000052 Utilization ex q (incomplete):  0
CYCLE:    818000052 Utilization ld q (incomplete):  0
CYCLE:    818000052 RDMA bytes rec:          0
CYCLE:    818000052 Utilization st q:  0
CYCLE:    818000052 Utilization ld q:  0
CYCLE:    818000052 Utilization:  0
CYCLE:    818000052 Utilization ld q:  0
CYCLE:    818000052 Utilization st q:  0
CYCLE:    818000052 rdma_total_latency:          0
CYCLE:    818000052 Utilization st q (incomplete):  0
CYCLE:    818000052 WDMA bytes sent:          0
CYCLE:    818000052 Utilization ex q:  0
CYCLE:    818000052 Utilization ex q (incomplete):  0
CYCLE:    818000052 Utilization st q (incomplete):  0
CYCLE:    818000052 Utilization ld q (incomplete):  0
CYCLE:    818000052 WDMA total latency:          0
CYCLE:    818000052 Utilization ex q:  0
CYCLE:    818000052 Utilization:  0
CYCLE:    818000052 Utilization ex q (incomplete):  0
CYCLE:    820000052 Utilization ld q (incomplete):  0
CYCLE:    820000052 RDMA bytes rec:          0
CYCLE:    820000052 Utilization st q:  0
CYCLE:    820000052 Utilization ld q:  0
CYCLE:    820000052 Utilization:  0
CYCLE:    820000052 Utilization ld q:  0
CYCLE:    820000052 Utilization st q:  0
CYCLE:    820000052 rdma_total_latency:          0
CYCLE:    820000052 Utilization st q (incomplete):  0
CYCLE:    820000052 WDMA bytes sent:          0
CYCLE:    820000052 Utilization ex q:  0
CYCLE:    820000052 Utilization ex q (incomplete):  0
CYCLE:    820000052 Utilization st q (incomplete):  0
CYCLE:    820000052 Utilization ld q (incomplete):  0
CYCLE:    820000052 WDMA total latency:          0
CYCLE:    820000052 Utilization ex q:  0
CYCLE:    820000052 Utilization:  0
CYCLE:    820000052 Utilization ex q (incomplete):  0
CYCLE:    822000052 Utilization ld q (incomplete):  0
CYCLE:    822000052 RDMA bytes rec:          0
CYCLE:    822000052 Utilization st q:  0
CYCLE:    822000052 Utilization ld q:  0
CYCLE:    822000052 Utilization:  0
CYCLE:    822000052 Utilization ld q:  0
CYCLE:    822000052 Utilization st q:  0
CYCLE:    822000052 rdma_total_latency:          0
CYCLE:    822000052 Utilization st q (incomplete):  0
CYCLE:    822000052 WDMA bytes sent:          0
CYCLE:    822000052 Utilization ex q:  0
CYCLE:    822000052 Utilization ex q (incomplete):  0
CYCLE:    822000052 Utilization st q (incomplete):  0
CYCLE:    822000052 Utilization ld q (incomplete):  0
CYCLE:    822000052 WDMA total latency:          0
CYCLE:    822000052 Utilization ex q:  0
CYCLE:    822000052 Utilization:  0
CYCLE:    822000052 Utilization ex q (incomplete):  0
CYCLE:    824000052 Utilization ld q (incomplete):  0
CYCLE:    824000052 RDMA bytes rec:          0
CYCLE:    824000052 Utilization st q:  0
CYCLE:    824000052 Utilization ld q:  0
CYCLE:    824000052 Utilization:  0
CYCLE:    824000052 Utilization ld q:  0
CYCLE:    824000052 Utilization st q:  0
CYCLE:    824000052 rdma_total_latency:          0
CYCLE:    824000052 Utilization st q (incomplete):  0
CYCLE:    824000052 WDMA bytes sent:          0
CYCLE:    824000052 Utilization ex q:  0
CYCLE:    824000052 Utilization ex q (incomplete):  0
CYCLE:    824000052 Utilization st q (incomplete):  0
CYCLE:    824000052 Utilization ld q (incomplete):  0
CYCLE:    824000052 WDMA total latency:          0
CYCLE:    824000052 Utilization ex q:  0
CYCLE:    824000052 Utilization:  0
CYCLE:    824000052 Utilization ex q (incomplete):  0
CYCLE:    826000052 Utilization ld q (incomplete):  0
CYCLE:    826000052 RDMA bytes rec:          0
CYCLE:    826000052 Utilization st q:  0
CYCLE:    826000052 Utilization ld q:  0
CYCLE:    826000052 Utilization:  0
CYCLE:    826000052 Utilization ld q:  0
CYCLE:    826000052 Utilization st q:  0
CYCLE:    826000052 rdma_total_latency:          0
CYCLE:    826000052 Utilization st q (incomplete):  0
CYCLE:    826000052 WDMA bytes sent:          0
CYCLE:    826000052 Utilization ex q:  0
CYCLE:    826000052 Utilization ex q (incomplete):  0
CYCLE:    826000052 Utilization st q (incomplete):  0
CYCLE:    826000052 Utilization ld q (incomplete):  0
CYCLE:    826000052 WDMA total latency:          0
CYCLE:    826000052 Utilization ex q:  0
CYCLE:    826000052 Utilization:  0
CYCLE:    826000052 Utilization ex q (incomplete):  0
CYCLE:    828000052 Utilization ld q (incomplete):  0
CYCLE:    828000052 RDMA bytes rec:          0
CYCLE:    828000052 Utilization st q:  0
CYCLE:    828000052 Utilization ld q:  0
CYCLE:    828000052 Utilization:  0
CYCLE:    828000052 Utilization ld q:  0
CYCLE:    828000052 Utilization st q:  0
CYCLE:    828000052 rdma_total_latency:          0
CYCLE:    828000052 Utilization st q (incomplete):  0
CYCLE:    828000052 WDMA bytes sent:          0
CYCLE:    828000052 Utilization ex q:  0
CYCLE:    828000052 Utilization ex q (incomplete):  0
CYCLE:    828000052 Utilization st q (incomplete):  0
CYCLE:    828000052 Utilization ld q (incomplete):  0
CYCLE:    828000052 WDMA total latency:          0
CYCLE:    828000052 Utilization ex q:  0
CYCLE:    828000052 Utilization:  0
CYCLE:    828000052 Utilization ex q (incomplete):  0
CYCLE:    830000052 Utilization ld q (incomplete):  0
CYCLE:    830000052 RDMA bytes rec:          0
CYCLE:    830000052 Utilization st q:  0
CYCLE:    830000052 Utilization ld q:  0
CYCLE:    830000052 Utilization:  0
CYCLE:    830000052 Utilization ld q:  0
CYCLE:    830000052 Utilization st q:  0
CYCLE:    830000052 rdma_total_latency:          0
CYCLE:    830000052 Utilization st q (incomplete):  0
CYCLE:    830000052 WDMA bytes sent:          0
CYCLE:    830000052 Utilization ex q:  0
CYCLE:    830000052 Utilization ex q (incomplete):  0
CYCLE:    830000052 Utilization st q (incomplete):  0
CYCLE:    830000052 Utilization ld q (incomplete):  0
CYCLE:    830000052 WDMA total latency:          0
CYCLE:    830000052 Utilization ex q:  0
CYCLE:    830000052 Utilization:  0
CYCLE:    830000052 Utilization ex q (incomplete):  0
CYCLE:    832000052 Utilization ld q (incomplete):  0
CYCLE:    832000052 RDMA bytes rec:          0
CYCLE:    832000052 Utilization st q:  0
CYCLE:    832000052 Utilization ld q:  0
CYCLE:    832000052 Utilization:  0
CYCLE:    832000052 Utilization ld q:  0
CYCLE:    832000052 Utilization st q:  0
CYCLE:    832000052 rdma_total_latency:          0
CYCLE:    832000052 Utilization st q (incomplete):  0
CYCLE:    832000052 WDMA bytes sent:          0
CYCLE:    832000052 Utilization ex q:  0
CYCLE:    832000052 Utilization ex q (incomplete):  0
CYCLE:    832000052 Utilization st q (incomplete):  0
CYCLE:    832000052 Utilization ld q (incomplete):  0
CYCLE:    832000052 WDMA total latency:          0
CYCLE:    832000052 Utilization ex q:  0
CYCLE:    832000052 Utilization:  0
CYCLE:    832000052 Utilization ex q (incomplete):  0
CYCLE:    834000052 Utilization ld q (incomplete):  0
CYCLE:    834000052 RDMA bytes rec:          0
CYCLE:    834000052 Utilization st q:  0
CYCLE:    834000052 Utilization ld q:  0
CYCLE:    834000052 Utilization:  0
CYCLE:    834000052 Utilization ld q:  0
CYCLE:    834000052 Utilization st q:  0
CYCLE:    834000052 rdma_total_latency:          0
CYCLE:    834000052 Utilization st q (incomplete):  0
CYCLE:    834000052 WDMA bytes sent:          0
CYCLE:    834000052 Utilization ex q:  0
CYCLE:    834000052 Utilization ex q (incomplete):  0
CYCLE:    834000052 Utilization st q (incomplete):  0
CYCLE:    834000052 Utilization ld q (incomplete):  0
CYCLE:    834000052 WDMA total latency:          0
CYCLE:    834000052 Utilization ex q:  0
CYCLE:    834000052 Utilization:  0
CYCLE:    834000052 Utilization ex q (incomplete):  0
CYCLE:    836000052 Utilization ld q (incomplete):  0
CYCLE:    836000052 RDMA bytes rec:          0
CYCLE:    836000052 Utilization st q:  0
CYCLE:    836000052 Utilization ld q:  0
CYCLE:    836000052 Utilization:  0
CYCLE:    836000052 Utilization ld q:  0
CYCLE:    836000052 Utilization st q:  0
CYCLE:    836000052 rdma_total_latency:          0
CYCLE:    836000052 Utilization st q (incomplete):  0
CYCLE:    836000052 WDMA bytes sent:          0
CYCLE:    836000052 Utilization ex q:  0
CYCLE:    836000052 Utilization ex q (incomplete):  0
CYCLE:    836000052 Utilization st q (incomplete):  0
CYCLE:    836000052 Utilization ld q (incomplete):  0
CYCLE:    836000052 WDMA total latency:          0
CYCLE:    836000052 Utilization ex q:  0
CYCLE:    836000052 Utilization:  0
CYCLE:    836000052 Utilization ex q (incomplete):  0
CYCLE:    838000052 Utilization ld q (incomplete):  0
CYCLE:    838000052 RDMA bytes rec:          0
CYCLE:    838000052 Utilization st q:  0
CYCLE:    838000052 Utilization ld q:  0
CYCLE:    838000052 Utilization:  0
CYCLE:    838000052 Utilization ld q:  0
CYCLE:    838000052 Utilization st q:  0
CYCLE:    838000052 rdma_total_latency:          0
CYCLE:    838000052 Utilization st q (incomplete):  0
CYCLE:    838000052 WDMA bytes sent:          0
CYCLE:    838000052 Utilization ex q:  0
CYCLE:    838000052 Utilization ex q (incomplete):  0
CYCLE:    838000052 Utilization st q (incomplete):  0
CYCLE:    838000052 Utilization ld q (incomplete):  0
CYCLE:    838000052 WDMA total latency:          0
CYCLE:    838000052 Utilization ex q:  0
CYCLE:    838000052 Utilization:  0
CYCLE:    838000052 Utilization ex q (incomplete):  0
CYCLE:    840000052 Utilization ld q (incomplete):  0
CYCLE:    840000052 RDMA bytes rec:          0
CYCLE:    840000052 Utilization st q:  0
CYCLE:    840000052 Utilization ld q:  0
CYCLE:    840000052 Utilization:  0
CYCLE:    840000052 Utilization ld q:  0
CYCLE:    840000052 Utilization st q:  0
CYCLE:    840000052 rdma_total_latency:          0
CYCLE:    840000052 Utilization st q (incomplete):  0
CYCLE:    840000052 WDMA bytes sent:          0
CYCLE:    840000052 Utilization ex q:  0
CYCLE:    840000052 Utilization ex q (incomplete):  0
CYCLE:    840000052 Utilization st q (incomplete):  0
CYCLE:    840000052 Utilization ld q (incomplete):  0
CYCLE:    840000052 WDMA total latency:          0
CYCLE:    840000052 Utilization ex q:  0
CYCLE:    840000052 Utilization:  0
CYCLE:    840000052 Utilization ex q (incomplete):  0
CYCLE:    842000052 Utilization ld q (incomplete):  0
CYCLE:    842000052 RDMA bytes rec:          0
CYCLE:    842000052 Utilization st q:  0
CYCLE:    842000052 Utilization ld q:  0
CYCLE:    842000052 Utilization:  0
CYCLE:    842000052 Utilization ld q:  0
CYCLE:    842000052 Utilization st q:  0
CYCLE:    842000052 rdma_total_latency:          0
CYCLE:    842000052 Utilization st q (incomplete):  0
CYCLE:    842000052 WDMA bytes sent:          0
CYCLE:    842000052 Utilization ex q:  0
CYCLE:    842000052 Utilization ex q (incomplete):  0
CYCLE:    842000052 Utilization st q (incomplete):  0
CYCLE:    842000052 Utilization ld q (incomplete):  0
CYCLE:    842000052 WDMA total latency:          0
CYCLE:    842000052 Utilization ex q:  0
CYCLE:    842000052 Utilization:  0
CYCLE:    842000052 Utilization ex q (incomplete):  0
CYCLE:    844000052 Utilization ld q (incomplete):  0
CYCLE:    844000052 RDMA bytes rec:          0
CYCLE:    844000052 Utilization st q:  0
CYCLE:    844000052 Utilization ld q:  0
CYCLE:    844000052 Utilization:  0
CYCLE:    844000052 Utilization ld q:  0
CYCLE:    844000052 Utilization st q:  0
CYCLE:    844000052 rdma_total_latency:          0
CYCLE:    844000052 Utilization st q (incomplete):  0
CYCLE:    844000052 WDMA bytes sent:          0
CYCLE:    844000052 Utilization ex q:  0
CYCLE:    844000052 Utilization ex q (incomplete):  0
CYCLE:    844000052 Utilization st q (incomplete):  0
CYCLE:    844000052 Utilization ld q (incomplete):  0
CYCLE:    844000052 WDMA total latency:          0
CYCLE:    844000052 Utilization ex q:  0
CYCLE:    844000052 Utilization:  0
CYCLE:    844000052 Utilization ex q (incomplete):  0
CYCLE:    846000052 Utilization ld q (incomplete):  0
CYCLE:    846000052 RDMA bytes rec:          0
CYCLE:    846000052 Utilization st q:  0
CYCLE:    846000052 Utilization ld q:  0
CYCLE:    846000052 Utilization:  0
CYCLE:    846000052 Utilization ld q:  0
CYCLE:    846000052 Utilization st q:  0
CYCLE:    846000052 rdma_total_latency:          0
CYCLE:    846000052 Utilization st q (incomplete):  0
CYCLE:    846000052 WDMA bytes sent:          0
CYCLE:    846000052 Utilization ex q:  0
CYCLE:    846000052 Utilization ex q (incomplete):  0
CYCLE:    846000052 Utilization st q (incomplete):  0
CYCLE:    846000052 Utilization ld q (incomplete):  0
CYCLE:    846000052 WDMA total latency:          0
CYCLE:    846000052 Utilization ex q:  0
CYCLE:    846000052 Utilization:  0
CYCLE:    846000052 Utilization ex q (incomplete):  0
CYCLE:    848000052 Utilization ld q (incomplete):  0
CYCLE:    848000052 RDMA bytes rec:          0
CYCLE:    848000052 Utilization st q:  0
CYCLE:    848000052 Utilization ld q:  0
CYCLE:    848000052 Utilization:  0
CYCLE:    848000052 Utilization ld q:  0
CYCLE:    848000052 Utilization st q:  0
CYCLE:    848000052 rdma_total_latency:          0
CYCLE:    848000052 Utilization st q (incomplete):  0
CYCLE:    848000052 WDMA bytes sent:          0
CYCLE:    848000052 Utilization ex q:  0
CYCLE:    848000052 Utilization ex q (incomplete):  0
CYCLE:    848000052 Utilization st q (incomplete):  0
CYCLE:    848000052 Utilization ld q (incomplete):  0
CYCLE:    848000052 WDMA total latency:          0
CYCLE:    848000052 Utilization ex q:  0
CYCLE:    848000052 Utilization:  0
CYCLE:    848000052 Utilization ex q (incomplete):  0
CYCLE:    850000052 Utilization ld q (incomplete):  0
CYCLE:    850000052 RDMA bytes rec:          0
CYCLE:    850000052 Utilization st q:  0
CYCLE:    850000052 Utilization ld q:  0
CYCLE:    850000052 Utilization:  0
CYCLE:    850000052 Utilization ld q:  0
CYCLE:    850000052 Utilization st q:  0
CYCLE:    850000052 rdma_total_latency:          0
CYCLE:    850000052 Utilization st q (incomplete):  0
CYCLE:    850000052 WDMA bytes sent:          0
CYCLE:    850000052 Utilization ex q:  0
CYCLE:    850000052 Utilization ex q (incomplete):  0
CYCLE:    850000052 Utilization st q (incomplete):  0
CYCLE:    850000052 Utilization ld q (incomplete):  0
CYCLE:    850000052 WDMA total latency:          0
CYCLE:    850000052 Utilization ex q:  0
CYCLE:    850000052 Utilization:  0
CYCLE:    850000052 Utilization ex q (incomplete):  0
CYCLE:    852000052 Utilization ld q (incomplete):  0
CYCLE:    852000052 RDMA bytes rec:          0
CYCLE:    852000052 Utilization st q:  0
CYCLE:    852000052 Utilization ld q:  0
CYCLE:    852000052 Utilization:  0
CYCLE:    852000052 Utilization ld q:  0
CYCLE:    852000052 Utilization st q:  0
CYCLE:    852000052 rdma_total_latency:          0
CYCLE:    852000052 Utilization st q (incomplete):  0
CYCLE:    852000052 WDMA bytes sent:          0
CYCLE:    852000052 Utilization ex q:  0
CYCLE:    852000052 Utilization ex q (incomplete):  0
CYCLE:    852000052 Utilization st q (incomplete):  0
CYCLE:    852000052 Utilization ld q (incomplete):  0
CYCLE:    852000052 WDMA total latency:          0
CYCLE:    852000052 Utilization ex q:  0
CYCLE:    852000052 Utilization:  0
CYCLE:    852000052 Utilization ex q (incomplete):  0
CYCLE:    854000052 Utilization ld q (incomplete):  0
CYCLE:    854000052 RDMA bytes rec:          0
CYCLE:    854000052 Utilization st q:  0
CYCLE:    854000052 Utilization ld q:  0
CYCLE:    854000052 Utilization:  0
CYCLE:    854000052 Utilization ld q:  0
CYCLE:    854000052 Utilization st q:  0
CYCLE:    854000052 rdma_total_latency:          0
CYCLE:    854000052 Utilization st q (incomplete):  0
CYCLE:    854000052 WDMA bytes sent:          0
CYCLE:    854000052 Utilization ex q:  0
CYCLE:    854000052 Utilization ex q (incomplete):  0
CYCLE:    854000052 Utilization st q (incomplete):  0
CYCLE:    854000052 Utilization ld q (incomplete):  0
CYCLE:    854000052 WDMA total latency:          0
CYCLE:    854000052 Utilization ex q:  0
CYCLE:    854000052 Utilization:  0
CYCLE:    854000052 Utilization ex q (incomplete):  0
CYCLE:    856000052 Utilization ld q (incomplete):  0
CYCLE:    856000052 RDMA bytes rec:          0
CYCLE:    856000052 Utilization st q:  0
CYCLE:    856000052 Utilization ld q:  0
CYCLE:    856000052 Utilization:  0
CYCLE:    856000052 Utilization ld q:  0
CYCLE:    856000052 Utilization st q:  0
CYCLE:    856000052 rdma_total_latency:          0
CYCLE:    856000052 Utilization st q (incomplete):  0
CYCLE:    856000052 WDMA bytes sent:          0
CYCLE:    856000052 Utilization ex q:  0
CYCLE:    856000052 Utilization ex q (incomplete):  0
CYCLE:    856000052 Utilization st q (incomplete):  0
CYCLE:    856000052 Utilization ld q (incomplete):  0
CYCLE:    856000052 WDMA total latency:          0
CYCLE:    856000052 Utilization ex q:  0
CYCLE:    856000052 Utilization:  0
CYCLE:    856000052 Utilization ex q (incomplete):  0
CYCLE:    858000052 Utilization ld q (incomplete):  0
CYCLE:    858000052 RDMA bytes rec:          0
CYCLE:    858000052 Utilization st q:  0
CYCLE:    858000052 Utilization ld q:  0
CYCLE:    858000052 Utilization:  0
CYCLE:    858000052 Utilization ld q:  0
CYCLE:    858000052 Utilization st q:  0
CYCLE:    858000052 rdma_total_latency:          0
CYCLE:    858000052 Utilization st q (incomplete):  0
CYCLE:    858000052 WDMA bytes sent:          0
CYCLE:    858000052 Utilization ex q:  0
CYCLE:    858000052 Utilization ex q (incomplete):  0
CYCLE:    858000052 Utilization st q (incomplete):  0
CYCLE:    858000052 Utilization ld q (incomplete):  0
CYCLE:    858000052 WDMA total latency:          0
CYCLE:    858000052 Utilization ex q:  0
CYCLE:    858000052 Utilization:  0
CYCLE:    858000052 Utilization ex q (incomplete):  0
CYCLE:    860000052 Utilization ld q (incomplete):  0
CYCLE:    860000052 RDMA bytes rec:          0
CYCLE:    860000052 Utilization st q:  0
CYCLE:    860000052 Utilization ld q:  0
CYCLE:    860000052 Utilization:  0
CYCLE:    860000052 Utilization ld q:  0
CYCLE:    860000052 Utilization st q:  0
CYCLE:    860000052 rdma_total_latency:          0
CYCLE:    860000052 Utilization st q (incomplete):  0
CYCLE:    860000052 WDMA bytes sent:          0
CYCLE:    860000052 Utilization ex q:  0
CYCLE:    860000052 Utilization ex q (incomplete):  0
CYCLE:    860000052 Utilization st q (incomplete):  0
CYCLE:    860000052 Utilization ld q (incomplete):  0
CYCLE:    860000052 WDMA total latency:          0
CYCLE:    860000052 Utilization ex q:  0
CYCLE:    860000052 Utilization:  0
CYCLE:    860000052 Utilization ex q (incomplete):  0
CYCLE:    862000052 Utilization ld q (incomplete):  0
CYCLE:    862000052 RDMA bytes rec:          0
CYCLE:    862000052 Utilization st q:  0
CYCLE:    862000052 Utilization ld q:  0
CYCLE:    862000052 Utilization:  0
CYCLE:    862000052 Utilization ld q:  0
CYCLE:    862000052 Utilization st q:  0
CYCLE:    862000052 rdma_total_latency:          0
CYCLE:    862000052 Utilization st q (incomplete):  0
CYCLE:    862000052 WDMA bytes sent:          0
CYCLE:    862000052 Utilization ex q:  0
CYCLE:    862000052 Utilization ex q (incomplete):  0
CYCLE:    862000052 Utilization st q (incomplete):  0
CYCLE:    862000052 Utilization ld q (incomplete):  0
CYCLE:    862000052 WDMA total latency:          0
CYCLE:    862000052 Utilization ex q:  0
CYCLE:    862000052 Utilization:  0
CYCLE:    862000052 Utilization ex q (incomplete):  0
CYCLE:    864000052 Utilization ld q (incomplete):  0
CYCLE:    864000052 RDMA bytes rec:          0
CYCLE:    864000052 Utilization st q:  0
CYCLE:    864000052 Utilization ld q:  0
CYCLE:    864000052 Utilization:  0
CYCLE:    864000052 Utilization ld q:  0
CYCLE:    864000052 Utilization st q:  0
CYCLE:    864000052 rdma_total_latency:          0
CYCLE:    864000052 Utilization st q (incomplete):  0
CYCLE:    864000052 WDMA bytes sent:          0
CYCLE:    864000052 Utilization ex q:  0
CYCLE:    864000052 Utilization ex q (incomplete):  0
CYCLE:    864000052 Utilization st q (incomplete):  0
CYCLE:    864000052 Utilization ld q (incomplete):  0
CYCLE:    864000052 WDMA total latency:          0
CYCLE:    864000052 Utilization ex q:  0
CYCLE:    864000052 Utilization:  0
CYCLE:    864000052 Utilization ex q (incomplete):  0
CYCLE:    866000052 Utilization ld q (incomplete):  0
CYCLE:    866000052 RDMA bytes rec:          0
CYCLE:    866000052 Utilization st q:  0
CYCLE:    866000052 Utilization ld q:  0
CYCLE:    866000052 Utilization:  0
CYCLE:    866000052 Utilization ld q:  0
CYCLE:    866000052 Utilization st q:  0
CYCLE:    866000052 rdma_total_latency:          0
CYCLE:    866000052 Utilization st q (incomplete):  0
CYCLE:    866000052 WDMA bytes sent:          0
CYCLE:    866000052 Utilization ex q:  0
CYCLE:    866000052 Utilization ex q (incomplete):  0
CYCLE:    866000052 Utilization st q (incomplete):  0
CYCLE:    866000052 Utilization ld q (incomplete):  0
CYCLE:    866000052 WDMA total latency:          0
CYCLE:    866000052 Utilization ex q:  0
CYCLE:    866000052 Utilization:  0
CYCLE:    866000052 Utilization ex q (incomplete):  0
CYCLE:    868000052 Utilization ld q (incomplete):  0
CYCLE:    868000052 RDMA bytes rec:          0
CYCLE:    868000052 Utilization st q:  0
CYCLE:    868000052 Utilization ld q:  0
CYCLE:    868000052 Utilization:  0
CYCLE:    868000052 Utilization ld q:  0
CYCLE:    868000052 Utilization st q:  0
CYCLE:    868000052 rdma_total_latency:          0
CYCLE:    868000052 Utilization st q (incomplete):  0
CYCLE:    868000052 WDMA bytes sent:          0
CYCLE:    868000052 Utilization ex q:  0
CYCLE:    868000052 Utilization ex q (incomplete):  0
CYCLE:    868000052 Utilization st q (incomplete):  0
CYCLE:    868000052 Utilization ld q (incomplete):  0
CYCLE:    868000052 WDMA total latency:          0
CYCLE:    868000052 Utilization ex q:  0
CYCLE:    868000052 Utilization:  0
CYCLE:    868000052 Utilization ex q (incomplete):  0
CYCLE:    870000052 Utilization ld q (incomplete):  0
CYCLE:    870000052 RDMA bytes rec:          0
CYCLE:    870000052 Utilization st q:  0
CYCLE:    870000052 Utilization ld q:  0
CYCLE:    870000052 Utilization:  0
CYCLE:    870000052 Utilization ld q:  0
CYCLE:    870000052 Utilization st q:  0
CYCLE:    870000052 rdma_total_latency:          0
CYCLE:    870000052 Utilization st q (incomplete):  0
CYCLE:    870000052 WDMA bytes sent:          0
CYCLE:    870000052 Utilization ex q:  0
CYCLE:    870000052 Utilization ex q (incomplete):  0
CYCLE:    870000052 Utilization st q (incomplete):  0
CYCLE:    870000052 Utilization ld q (incomplete):  0
CYCLE:    870000052 WDMA total latency:          0
CYCLE:    870000052 Utilization ex q:  0
CYCLE:    870000052 Utilization:  0
CYCLE:    870000052 Utilization ex q (incomplete):  0
CYCLE:    872000052 Utilization ld q (incomplete):  0
CYCLE:    872000052 RDMA bytes rec:          0
CYCLE:    872000052 Utilization st q:  0
CYCLE:    872000052 Utilization ld q:  0
CYCLE:    872000052 Utilization:  0
CYCLE:    872000052 Utilization ld q:  0
CYCLE:    872000052 Utilization st q:  0
CYCLE:    872000052 rdma_total_latency:          0
CYCLE:    872000052 Utilization st q (incomplete):  0
CYCLE:    872000052 WDMA bytes sent:          0
CYCLE:    872000052 Utilization ex q:  0
CYCLE:    872000052 Utilization ex q (incomplete):  0
CYCLE:    872000052 Utilization st q (incomplete):  0
CYCLE:    872000052 Utilization ld q (incomplete):  0
CYCLE:    872000052 WDMA total latency:          0
CYCLE:    872000052 Utilization ex q:  0
CYCLE:    872000052 Utilization:  0
CYCLE:    872000052 Utilization ex q (incomplete):  0
CYCLE:    874000052 Utilization ld q (incomplete):  0
CYCLE:    874000052 RDMA bytes rec:          0
CYCLE:    874000052 Utilization st q:  0
CYCLE:    874000052 Utilization ld q:  0
CYCLE:    874000052 Utilization:  0
CYCLE:    874000052 Utilization ld q:  0
CYCLE:    874000052 Utilization st q:  0
CYCLE:    874000052 rdma_total_latency:          0
CYCLE:    874000052 Utilization st q (incomplete):  0
CYCLE:    874000052 WDMA bytes sent:          0
CYCLE:    874000052 Utilization ex q:  0
CYCLE:    874000052 Utilization ex q (incomplete):  0
CYCLE:    874000052 Utilization st q (incomplete):  0
CYCLE:    874000052 Utilization ld q (incomplete):  0
CYCLE:    874000052 WDMA total latency:          0
CYCLE:    874000052 Utilization ex q:  0
CYCLE:    874000052 Utilization:  0
CYCLE:    874000052 Utilization ex q (incomplete):  0
CYCLE:    876000052 Utilization ld q (incomplete):  0
CYCLE:    876000052 RDMA bytes rec:          0
CYCLE:    876000052 Utilization st q:  0
CYCLE:    876000052 Utilization ld q:  0
CYCLE:    876000052 Utilization:  0
CYCLE:    876000052 Utilization ld q:  0
CYCLE:    876000052 Utilization st q:  0
CYCLE:    876000052 rdma_total_latency:          0
CYCLE:    876000052 Utilization st q (incomplete):  0
CYCLE:    876000052 WDMA bytes sent:          0
CYCLE:    876000052 Utilization ex q:  0
CYCLE:    876000052 Utilization ex q (incomplete):  0
CYCLE:    876000052 Utilization st q (incomplete):  0
CYCLE:    876000052 Utilization ld q (incomplete):  0
CYCLE:    876000052 WDMA total latency:          0
CYCLE:    876000052 Utilization ex q:  0
CYCLE:    876000052 Utilization:  0
CYCLE:    876000052 Utilization ex q (incomplete):  0
CYCLE:    878000052 Utilization ld q (incomplete):  0
CYCLE:    878000052 RDMA bytes rec:          0
CYCLE:    878000052 Utilization st q:  0
CYCLE:    878000052 Utilization ld q:  0
CYCLE:    878000052 Utilization:  0
CYCLE:    878000052 Utilization ld q:  0
CYCLE:    878000052 Utilization st q:  0
CYCLE:    878000052 rdma_total_latency:          0
CYCLE:    878000052 Utilization st q (incomplete):  0
CYCLE:    878000052 WDMA bytes sent:          0
CYCLE:    878000052 Utilization ex q:  0
CYCLE:    878000052 Utilization ex q (incomplete):  0
CYCLE:    878000052 Utilization st q (incomplete):  0
CYCLE:    878000052 Utilization ld q (incomplete):  0
CYCLE:    878000052 WDMA total latency:          0
CYCLE:    878000052 Utilization ex q:  0
CYCLE:    878000052 Utilization:  0
CYCLE:    878000052 Utilization ex q (incomplete):  0
CYCLE:    880000052 Utilization ld q (incomplete):  0
CYCLE:    880000052 RDMA bytes rec:          0
CYCLE:    880000052 Utilization st q:  0
CYCLE:    880000052 Utilization ld q:  0
CYCLE:    880000052 Utilization:  0
CYCLE:    880000052 Utilization ld q:  0
CYCLE:    880000052 Utilization st q:  0
CYCLE:    880000052 rdma_total_latency:          0
CYCLE:    880000052 Utilization st q (incomplete):  0
CYCLE:    880000052 WDMA bytes sent:          0
CYCLE:    880000052 Utilization ex q:  0
CYCLE:    880000052 Utilization ex q (incomplete):  0
CYCLE:    880000052 Utilization st q (incomplete):  0
CYCLE:    880000052 Utilization ld q (incomplete):  0
CYCLE:    880000052 WDMA total latency:          0
CYCLE:    880000052 Utilization ex q:  0
CYCLE:    880000052 Utilization:  0
CYCLE:    880000052 Utilization ex q (incomplete):  0
CYCLE:    882000052 Utilization ld q (incomplete):  0
CYCLE:    882000052 RDMA bytes rec:          0
CYCLE:    882000052 Utilization st q:  0
CYCLE:    882000052 Utilization ld q:  0
CYCLE:    882000052 Utilization:  0
CYCLE:    882000052 Utilization ld q:  0
CYCLE:    882000052 Utilization st q:  0
CYCLE:    882000052 rdma_total_latency:          0
CYCLE:    882000052 Utilization st q (incomplete):  0
CYCLE:    882000052 WDMA bytes sent:          0
CYCLE:    882000052 Utilization ex q:  0
CYCLE:    882000052 Utilization ex q (incomplete):  0
CYCLE:    882000052 Utilization st q (incomplete):  0
CYCLE:    882000052 Utilization ld q (incomplete):  0
CYCLE:    882000052 WDMA total latency:          0
CYCLE:    882000052 Utilization ex q:  0
CYCLE:    882000052 Utilization:  0
CYCLE:    882000052 Utilization ex q (incomplete):  0
CYCLE:    884000052 Utilization ld q (incomplete):  0
CYCLE:    884000052 RDMA bytes rec:          0
CYCLE:    884000052 Utilization st q:  0
CYCLE:    884000052 Utilization ld q:  0
CYCLE:    884000052 Utilization:  0
CYCLE:    884000052 Utilization ld q:  0
CYCLE:    884000052 Utilization st q:  0
CYCLE:    884000052 rdma_total_latency:          0
CYCLE:    884000052 Utilization st q (incomplete):  0
CYCLE:    884000052 WDMA bytes sent:          0
CYCLE:    884000052 Utilization ex q:  0
CYCLE:    884000052 Utilization ex q (incomplete):  0
CYCLE:    884000052 Utilization st q (incomplete):  0
CYCLE:    884000052 Utilization ld q (incomplete):  0
CYCLE:    884000052 WDMA total latency:          0
CYCLE:    884000052 Utilization ex q:  0
CYCLE:    884000052 Utilization:  0
CYCLE:    884000052 Utilization ex q (incomplete):  0
CYCLE:    886000052 Utilization ld q (incomplete):  0
CYCLE:    886000052 RDMA bytes rec:          0
CYCLE:    886000052 Utilization st q:  0
CYCLE:    886000052 Utilization ld q:  0
CYCLE:    886000052 Utilization:  0
CYCLE:    886000052 Utilization ld q:  0
CYCLE:    886000052 Utilization st q:  0
CYCLE:    886000052 rdma_total_latency:          0
CYCLE:    886000052 Utilization st q (incomplete):  0
CYCLE:    886000052 WDMA bytes sent:          0
CYCLE:    886000052 Utilization ex q:  0
CYCLE:    886000052 Utilization ex q (incomplete):  0
CYCLE:    886000052 Utilization st q (incomplete):  0
CYCLE:    886000052 Utilization ld q (incomplete):  0
CYCLE:    886000052 WDMA total latency:          0
CYCLE:    886000052 Utilization ex q:  0
CYCLE:    886000052 Utilization:  0
CYCLE:    886000052 Utilization ex q (incomplete):  0
CYCLE:    888000052 Utilization ld q (incomplete):  0
CYCLE:    888000052 RDMA bytes rec:          0
CYCLE:    888000052 Utilization st q:  0
CYCLE:    888000052 Utilization ld q:  0
CYCLE:    888000052 Utilization:  0
CYCLE:    888000052 Utilization ld q:  0
CYCLE:    888000052 Utilization st q:  0
CYCLE:    888000052 rdma_total_latency:          0
CYCLE:    888000052 Utilization st q (incomplete):  0
CYCLE:    888000052 WDMA bytes sent:          0
CYCLE:    888000052 Utilization ex q:  0
CYCLE:    888000052 Utilization ex q (incomplete):  0
CYCLE:    888000052 Utilization st q (incomplete):  0
CYCLE:    888000052 Utilization ld q (incomplete):  0
CYCLE:    888000052 WDMA total latency:          0
CYCLE:    888000052 Utilization ex q:  0
CYCLE:    888000052 Utilization:  0
CYCLE:    888000052 Utilization ex q (incomplete):  0
CYCLE:    890000052 Utilization ld q (incomplete):  0
CYCLE:    890000052 RDMA bytes rec:          0
CYCLE:    890000052 Utilization st q:  0
CYCLE:    890000052 Utilization ld q:  0
CYCLE:    890000052 Utilization:  0
CYCLE:    890000052 Utilization ld q:  0
CYCLE:    890000052 Utilization st q:  0
CYCLE:    890000052 rdma_total_latency:          0
CYCLE:    890000052 Utilization st q (incomplete):  0
CYCLE:    890000052 WDMA bytes sent:          0
CYCLE:    890000052 Utilization ex q:  0
CYCLE:    890000052 Utilization ex q (incomplete):  0
CYCLE:    890000052 Utilization st q (incomplete):  0
CYCLE:    890000052 Utilization ld q (incomplete):  0
CYCLE:    890000052 WDMA total latency:          0
CYCLE:    890000052 Utilization ex q:  0
CYCLE:    890000052 Utilization:  0
CYCLE:    890000052 Utilization ex q (incomplete):  0
CYCLE:    892000052 Utilization ld q (incomplete):  0
CYCLE:    892000052 RDMA bytes rec:          0
CYCLE:    892000052 Utilization st q:  0
CYCLE:    892000052 Utilization ld q:  0
CYCLE:    892000052 Utilization:  0
CYCLE:    892000052 Utilization ld q:  0
CYCLE:    892000052 Utilization st q:  0
CYCLE:    892000052 rdma_total_latency:          0
CYCLE:    892000052 Utilization st q (incomplete):  0
CYCLE:    892000052 WDMA bytes sent:          0
CYCLE:    892000052 Utilization ex q:  0
CYCLE:    892000052 Utilization ex q (incomplete):  0
CYCLE:    892000052 Utilization st q (incomplete):  0
CYCLE:    892000052 Utilization ld q (incomplete):  0
CYCLE:    892000052 WDMA total latency:          0
CYCLE:    892000052 Utilization ex q:  0
CYCLE:    892000052 Utilization:  0
CYCLE:    892000052 Utilization ex q (incomplete):  0
CYCLE:    894000052 Utilization ld q (incomplete):  0
CYCLE:    894000052 RDMA bytes rec:          0
CYCLE:    894000052 Utilization st q:  0
CYCLE:    894000052 Utilization ld q:  0
CYCLE:    894000052 Utilization:  0
CYCLE:    894000052 Utilization ld q:  0
CYCLE:    894000052 Utilization st q:  0
CYCLE:    894000052 rdma_total_latency:          0
CYCLE:    894000052 Utilization st q (incomplete):  0
CYCLE:    894000052 WDMA bytes sent:          0
CYCLE:    894000052 Utilization ex q:  0
CYCLE:    894000052 Utilization ex q (incomplete):  0
CYCLE:    894000052 Utilization st q (incomplete):  0
CYCLE:    894000052 Utilization ld q (incomplete):  0
CYCLE:    894000052 WDMA total latency:          0
CYCLE:    894000052 Utilization ex q:  0
CYCLE:    894000052 Utilization:  0
CYCLE:    894000052 Utilization ex q (incomplete):  0
CYCLE:    896000052 Utilization ld q (incomplete):  0
CYCLE:    896000052 RDMA bytes rec:          0
CYCLE:    896000052 Utilization st q:  0
CYCLE:    896000052 Utilization ld q:  0
CYCLE:    896000052 Utilization:  0
CYCLE:    896000052 Utilization ld q:  0
CYCLE:    896000052 Utilization st q:  0
CYCLE:    896000052 rdma_total_latency:          0
CYCLE:    896000052 Utilization st q (incomplete):  0
CYCLE:    896000052 WDMA bytes sent:          0
CYCLE:    896000052 Utilization ex q:  0
CYCLE:    896000052 Utilization ex q (incomplete):  0
CYCLE:    896000052 Utilization st q (incomplete):  0
CYCLE:    896000052 Utilization ld q (incomplete):  0
CYCLE:    896000052 WDMA total latency:          0
CYCLE:    896000052 Utilization ex q:  0
CYCLE:    896000052 Utilization:  0
CYCLE:    896000052 Utilization ex q (incomplete):  0
CYCLE:    898000052 Utilization ld q (incomplete):  0
CYCLE:    898000052 RDMA bytes rec:          0
CYCLE:    898000052 Utilization st q:  0
CYCLE:    898000052 Utilization ld q:  0
CYCLE:    898000052 Utilization:  0
CYCLE:    898000052 Utilization ld q:  0
CYCLE:    898000052 Utilization st q:  0
CYCLE:    898000052 rdma_total_latency:          0
CYCLE:    898000052 Utilization st q (incomplete):  0
CYCLE:    898000052 WDMA bytes sent:          0
CYCLE:    898000052 Utilization ex q:  0
CYCLE:    898000052 Utilization ex q (incomplete):  0
CYCLE:    898000052 Utilization st q (incomplete):  0
CYCLE:    898000052 Utilization ld q (incomplete):  0
CYCLE:    898000052 WDMA total latency:          0
CYCLE:    898000052 Utilization ex q:  0
CYCLE:    898000052 Utilization:  0
CYCLE:    898000052 Utilization ex q (incomplete):  0
CYCLE:    900000052 Utilization ld q (incomplete):  0
CYCLE:    900000052 RDMA bytes rec:          0
CYCLE:    900000052 Utilization st q:  0
CYCLE:    900000052 Utilization ld q:  0
CYCLE:    900000052 Utilization:  0
CYCLE:    900000052 Utilization ld q:  0
CYCLE:    900000052 Utilization st q:  0
CYCLE:    900000052 rdma_total_latency:          0
CYCLE:    900000052 Utilization st q (incomplete):  0
CYCLE:    900000052 WDMA bytes sent:          0
CYCLE:    900000052 Utilization ex q:  0
CYCLE:    900000052 Utilization ex q (incomplete):  0
CYCLE:    900000052 Utilization st q (incomplete):  0
CYCLE:    900000052 Utilization ld q (incomplete):  0
CYCLE:    900000052 WDMA total latency:          0
CYCLE:    900000052 Utilization ex q:  0
CYCLE:    900000052 Utilization:  0
CYCLE:    900000052 Utilization ex q (incomplete):  0
CYCLE:    902000052 Utilization ld q (incomplete):  0
CYCLE:    902000052 RDMA bytes rec:          0
CYCLE:    902000052 Utilization st q:  0
CYCLE:    902000052 Utilization ld q:  0
CYCLE:    902000052 Utilization:  0
CYCLE:    902000052 Utilization ld q:  0
CYCLE:    902000052 Utilization st q:  0
CYCLE:    902000052 rdma_total_latency:          0
CYCLE:    902000052 Utilization st q (incomplete):  0
CYCLE:    902000052 WDMA bytes sent:          0
CYCLE:    902000052 Utilization ex q:  0
CYCLE:    902000052 Utilization ex q (incomplete):  0
CYCLE:    902000052 Utilization st q (incomplete):  0
CYCLE:    902000052 Utilization ld q (incomplete):  0
CYCLE:    902000052 WDMA total latency:          0
CYCLE:    902000052 Utilization ex q:  0
CYCLE:    902000052 Utilization:  0
CYCLE:    902000052 Utilization ex q (incomplete):  0
CYCLE:    904000052 Utilization ld q (incomplete):  0
CYCLE:    904000052 RDMA bytes rec:          0
CYCLE:    904000052 Utilization st q:  0
CYCLE:    904000052 Utilization ld q:  0
CYCLE:    904000052 Utilization:  0
CYCLE:    904000052 Utilization ld q:  0
CYCLE:    904000052 Utilization st q:  0
CYCLE:    904000052 rdma_total_latency:          0
CYCLE:    904000052 Utilization st q (incomplete):  0
CYCLE:    904000052 WDMA bytes sent:          0
CYCLE:    904000052 Utilization ex q:  0
CYCLE:    904000052 Utilization ex q (incomplete):  0
CYCLE:    904000052 Utilization st q (incomplete):  0
CYCLE:    904000052 Utilization ld q (incomplete):  0
CYCLE:    904000052 WDMA total latency:          0
CYCLE:    904000052 Utilization ex q:  0
CYCLE:    904000052 Utilization:  0
CYCLE:    904000052 Utilization ex q (incomplete):  0
CYCLE:    906000052 Utilization ld q (incomplete):  0
CYCLE:    906000052 RDMA bytes rec:          0
CYCLE:    906000052 Utilization st q:  0
CYCLE:    906000052 Utilization ld q:  0
CYCLE:    906000052 Utilization:  0
CYCLE:    906000052 Utilization ld q:  0
CYCLE:    906000052 Utilization st q:  0
CYCLE:    906000052 rdma_total_latency:          0
CYCLE:    906000052 Utilization st q (incomplete):  0
CYCLE:    906000052 WDMA bytes sent:          0
CYCLE:    906000052 Utilization ex q:  0
CYCLE:    906000052 Utilization ex q (incomplete):  0
CYCLE:    906000052 Utilization st q (incomplete):  0
CYCLE:    906000052 Utilization ld q (incomplete):  0
CYCLE:    906000052 WDMA total latency:          0
CYCLE:    906000052 Utilization ex q:  0
CYCLE:    906000052 Utilization:  0
CYCLE:    906000052 Utilization ex q (incomplete):  0
CYCLE:    908000052 Utilization ld q (incomplete):  0
CYCLE:    908000052 RDMA bytes rec:          0
CYCLE:    908000052 Utilization st q:  0
CYCLE:    908000052 Utilization ld q:  0
CYCLE:    908000052 Utilization:  0
CYCLE:    908000052 Utilization ld q:  0
CYCLE:    908000052 Utilization st q:  0
CYCLE:    908000052 rdma_total_latency:          0
CYCLE:    908000052 Utilization st q (incomplete):  0
CYCLE:    908000052 WDMA bytes sent:          0
CYCLE:    908000052 Utilization ex q:  0
CYCLE:    908000052 Utilization ex q (incomplete):  0
CYCLE:    908000052 Utilization st q (incomplete):  0
CYCLE:    908000052 Utilization ld q (incomplete):  0
CYCLE:    908000052 WDMA total latency:          0
CYCLE:    908000052 Utilization ex q:  0
CYCLE:    908000052 Utilization:  0
CYCLE:    908000052 Utilization ex q (incomplete):  0
CYCLE:    910000052 Utilization ld q (incomplete):  0
CYCLE:    910000052 RDMA bytes rec:          0
CYCLE:    910000052 Utilization st q:  0
CYCLE:    910000052 Utilization ld q:  0
CYCLE:    910000052 Utilization:  0
CYCLE:    910000052 Utilization ld q:  0
CYCLE:    910000052 Utilization st q:  0
CYCLE:    910000052 rdma_total_latency:          0
CYCLE:    910000052 Utilization st q (incomplete):  0
CYCLE:    910000052 WDMA bytes sent:          0
CYCLE:    910000052 Utilization ex q:  0
CYCLE:    910000052 Utilization ex q (incomplete):  0
CYCLE:    910000052 Utilization st q (incomplete):  0
CYCLE:    910000052 Utilization ld q (incomplete):  0
CYCLE:    910000052 WDMA total latency:          0
CYCLE:    910000052 Utilization ex q:  0
CYCLE:    910000052 Utilization:  0
CYCLE:    910000052 Utilization ex q (incomplete):  0
CYCLE:    912000052 Utilization ld q (incomplete):  0
CYCLE:    912000052 RDMA bytes rec:          0
CYCLE:    912000052 Utilization st q:  0
CYCLE:    912000052 Utilization ld q:  0
CYCLE:    912000052 Utilization:  0
CYCLE:    912000052 Utilization ld q:  0
CYCLE:    912000052 Utilization st q:  0
CYCLE:    912000052 rdma_total_latency:          0
CYCLE:    912000052 Utilization st q (incomplete):  0
CYCLE:    912000052 WDMA bytes sent:          0
CYCLE:    912000052 Utilization ex q:  0
CYCLE:    912000052 Utilization ex q (incomplete):  0
CYCLE:    912000052 Utilization st q (incomplete):  0
CYCLE:    912000052 Utilization ld q (incomplete):  0
CYCLE:    912000052 WDMA total latency:          0
CYCLE:    912000052 Utilization ex q:  0
CYCLE:    912000052 Utilization:  0
CYCLE:    912000052 Utilization ex q (incomplete):  0
CYCLE:    914000052 Utilization ld q (incomplete):  0
CYCLE:    914000052 RDMA bytes rec:          0
CYCLE:    914000052 Utilization st q:  0
CYCLE:    914000052 Utilization ld q:  0
CYCLE:    914000052 Utilization:  0
CYCLE:    914000052 Utilization ld q:  0
CYCLE:    914000052 Utilization st q:  0
CYCLE:    914000052 rdma_total_latency:          0
CYCLE:    914000052 Utilization st q (incomplete):  0
CYCLE:    914000052 WDMA bytes sent:          0
CYCLE:    914000052 Utilization ex q:  0
CYCLE:    914000052 Utilization ex q (incomplete):  0
CYCLE:    914000052 Utilization st q (incomplete):  0
CYCLE:    914000052 Utilization ld q (incomplete):  0
CYCLE:    914000052 WDMA total latency:          0
CYCLE:    914000052 Utilization ex q:  0
CYCLE:    914000052 Utilization:  0
CYCLE:    914000052 Utilization ex q (incomplete):  0
CYCLE:    916000052 Utilization ld q (incomplete):  0
CYCLE:    916000052 RDMA bytes rec:          0
CYCLE:    916000052 Utilization st q:  0
CYCLE:    916000052 Utilization ld q:  0
CYCLE:    916000052 Utilization:  0
CYCLE:    916000052 Utilization ld q:  0
CYCLE:    916000052 Utilization st q:  0
CYCLE:    916000052 rdma_total_latency:          0
CYCLE:    916000052 Utilization st q (incomplete):  0
CYCLE:    916000052 WDMA bytes sent:          0
CYCLE:    916000052 Utilization ex q:  0
CYCLE:    916000052 Utilization ex q (incomplete):  0
CYCLE:    916000052 Utilization st q (incomplete):  0
CYCLE:    916000052 Utilization ld q (incomplete):  0
CYCLE:    916000052 WDMA total latency:          0
CYCLE:    916000052 Utilization ex q:  0
CYCLE:    916000052 Utilization:  0
CYCLE:    916000052 Utilization ex q (incomplete):  0
CYCLE:    918000052 Utilization ld q (incomplete):  0
CYCLE:    918000052 RDMA bytes rec:          0
CYCLE:    918000052 Utilization st q:  0
CYCLE:    918000052 Utilization ld q:  0
CYCLE:    918000052 Utilization:  0
CYCLE:    918000052 Utilization ld q:  0
CYCLE:    918000052 Utilization st q:  0
CYCLE:    918000052 rdma_total_latency:          0
CYCLE:    918000052 Utilization st q (incomplete):  0
CYCLE:    918000052 WDMA bytes sent:          0
CYCLE:    918000052 Utilization ex q:  0
CYCLE:    918000052 Utilization ex q (incomplete):  0
CYCLE:    918000052 Utilization st q (incomplete):  0
CYCLE:    918000052 Utilization ld q (incomplete):  0
CYCLE:    918000052 WDMA total latency:          0
CYCLE:    918000052 Utilization ex q:  0
CYCLE:    918000052 Utilization:  0
CYCLE:    918000052 Utilization ex q (incomplete):  0
CYCLE:    920000052 Utilization ld q (incomplete):  0
CYCLE:    920000052 RDMA bytes rec:          0
CYCLE:    920000052 Utilization st q:  0
CYCLE:    920000052 Utilization ld q:  0
CYCLE:    920000052 Utilization:  0
CYCLE:    920000052 Utilization ld q:  0
CYCLE:    920000052 Utilization st q:  0
CYCLE:    920000052 rdma_total_latency:          0
CYCLE:    920000052 Utilization st q (incomplete):  0
CYCLE:    920000052 WDMA bytes sent:          0
CYCLE:    920000052 Utilization ex q:  0
CYCLE:    920000052 Utilization ex q (incomplete):  0
CYCLE:    920000052 Utilization st q (incomplete):  0
CYCLE:    920000052 Utilization ld q (incomplete):  0
CYCLE:    920000052 WDMA total latency:          0
CYCLE:    920000052 Utilization ex q:  0
CYCLE:    920000052 Utilization:  0
CYCLE:    920000052 Utilization ex q (incomplete):  0
CYCLE:    922000052 Utilization ld q (incomplete):  0
CYCLE:    922000052 RDMA bytes rec:          0
CYCLE:    922000052 Utilization st q:  0
CYCLE:    922000052 Utilization ld q:  0
CYCLE:    922000052 Utilization:  0
CYCLE:    922000052 Utilization ld q:  0
CYCLE:    922000052 Utilization st q:  0
CYCLE:    922000052 rdma_total_latency:          0
CYCLE:    922000052 Utilization st q (incomplete):  0
CYCLE:    922000052 WDMA bytes sent:          0
CYCLE:    922000052 Utilization ex q:  0
CYCLE:    922000052 Utilization ex q (incomplete):  0
CYCLE:    922000052 Utilization st q (incomplete):  0
CYCLE:    922000052 Utilization ld q (incomplete):  0
CYCLE:    922000052 WDMA total latency:          0
CYCLE:    922000052 Utilization ex q:  0
CYCLE:    922000052 Utilization:  0
CYCLE:    922000052 Utilization ex q (incomplete):  0
CYCLE:    924000052 Utilization ld q (incomplete):  0
CYCLE:    924000052 RDMA bytes rec:          0
CYCLE:    924000052 Utilization st q:  0
CYCLE:    924000052 Utilization ld q:  0
CYCLE:    924000052 Utilization:  0
CYCLE:    924000052 Utilization ld q:  0
CYCLE:    924000052 Utilization st q:  0
CYCLE:    924000052 rdma_total_latency:          0
CYCLE:    924000052 Utilization st q (incomplete):  0
CYCLE:    924000052 WDMA bytes sent:          0
CYCLE:    924000052 Utilization ex q:  0
CYCLE:    924000052 Utilization ex q (incomplete):  0
CYCLE:    924000052 Utilization st q (incomplete):  0
CYCLE:    924000052 Utilization ld q (incomplete):  0
CYCLE:    924000052 WDMA total latency:          0
CYCLE:    924000052 Utilization ex q:  0
CYCLE:    924000052 Utilization:  0
CYCLE:    924000052 Utilization ex q (incomplete):  0
CYCLE:    926000052 Utilization ld q (incomplete):  0
CYCLE:    926000052 RDMA bytes rec:          0
CYCLE:    926000052 Utilization st q:  0
CYCLE:    926000052 Utilization ld q:  0
CYCLE:    926000052 Utilization:  0
CYCLE:    926000052 Utilization ld q:  0
CYCLE:    926000052 Utilization st q:  0
CYCLE:    926000052 rdma_total_latency:          0
CYCLE:    926000052 Utilization st q (incomplete):  0
CYCLE:    926000052 WDMA bytes sent:          0
CYCLE:    926000052 Utilization ex q:  0
CYCLE:    926000052 Utilization ex q (incomplete):  0
CYCLE:    926000052 Utilization st q (incomplete):  0
CYCLE:    926000052 Utilization ld q (incomplete):  0
CYCLE:    926000052 WDMA total latency:          0
CYCLE:    926000052 Utilization ex q:  0
CYCLE:    926000052 Utilization:  0
CYCLE:    926000052 Utilization ex q (incomplete):  0
CYCLE:    928000052 Utilization ld q (incomplete):  0
CYCLE:    928000052 RDMA bytes rec:          0
CYCLE:    928000052 Utilization st q:  0
CYCLE:    928000052 Utilization ld q:  0
CYCLE:    928000052 Utilization:  0
CYCLE:    928000052 Utilization ld q:  0
CYCLE:    928000052 Utilization st q:  0
CYCLE:    928000052 rdma_total_latency:          0
CYCLE:    928000052 Utilization st q (incomplete):  0
CYCLE:    928000052 WDMA bytes sent:          0
CYCLE:    928000052 Utilization ex q:  0
CYCLE:    928000052 Utilization ex q (incomplete):  0
CYCLE:    928000052 Utilization st q (incomplete):  0
CYCLE:    928000052 Utilization ld q (incomplete):  0
CYCLE:    928000052 WDMA total latency:          0
CYCLE:    928000052 Utilization ex q:  0
CYCLE:    928000052 Utilization:  0
CYCLE:    928000052 Utilization ex q (incomplete):  0
CYCLE:    930000052 Utilization ld q (incomplete):  0
CYCLE:    930000052 RDMA bytes rec:          0
CYCLE:    930000052 Utilization st q:  0
CYCLE:    930000052 Utilization ld q:  0
CYCLE:    930000052 Utilization:  0
CYCLE:    930000052 Utilization ld q:  0
CYCLE:    930000052 Utilization st q:  0
CYCLE:    930000052 rdma_total_latency:          0
CYCLE:    930000052 Utilization st q (incomplete):  0
CYCLE:    930000052 WDMA bytes sent:          0
CYCLE:    930000052 Utilization ex q:  0
CYCLE:    930000052 Utilization ex q (incomplete):  0
CYCLE:    930000052 Utilization st q (incomplete):  0
CYCLE:    930000052 Utilization ld q (incomplete):  0
CYCLE:    930000052 WDMA total latency:          0
CYCLE:    930000052 Utilization ex q:  0
CYCLE:    930000052 Utilization:  0
CYCLE:    930000052 Utilization ex q (incomplete):  0
CYCLE:    932000052 Utilization ld q (incomplete):  0
CYCLE:    932000052 RDMA bytes rec:          0
CYCLE:    932000052 Utilization st q:  0
CYCLE:    932000052 Utilization ld q:  0
CYCLE:    932000052 Utilization:  0
CYCLE:    932000052 Utilization ld q:  0
CYCLE:    932000052 Utilization st q:  0
CYCLE:    932000052 rdma_total_latency:          0
CYCLE:    932000052 Utilization st q (incomplete):  0
CYCLE:    932000052 WDMA bytes sent:          0
CYCLE:    932000052 Utilization ex q:  0
CYCLE:    932000052 Utilization ex q (incomplete):  0
CYCLE:    932000052 Utilization st q (incomplete):  0
CYCLE:    932000052 Utilization ld q (incomplete):  0
CYCLE:    932000052 WDMA total latency:          0
CYCLE:    932000052 Utilization ex q:  0
CYCLE:    932000052 Utilization:  0
CYCLE:    932000052 Utilization ex q (incomplete):  0
CYCLE:    934000052 Utilization ld q (incomplete):  0
CYCLE:    934000052 RDMA bytes rec:          0
CYCLE:    934000052 Utilization st q:  0
CYCLE:    934000052 Utilization ld q:  0
CYCLE:    934000052 Utilization:  0
CYCLE:    934000052 Utilization ld q:  0
CYCLE:    934000052 Utilization st q:  0
CYCLE:    934000052 rdma_total_latency:          0
CYCLE:    934000052 Utilization st q (incomplete):  0
CYCLE:    934000052 WDMA bytes sent:          0
CYCLE:    934000052 Utilization ex q:  0
CYCLE:    934000052 Utilization ex q (incomplete):  0
CYCLE:    934000052 Utilization st q (incomplete):  0
CYCLE:    934000052 Utilization ld q (incomplete):  0
CYCLE:    934000052 WDMA total latency:          0
CYCLE:    934000052 Utilization ex q:  0
CYCLE:    934000052 Utilization:  0
CYCLE:    934000052 Utilization ex q (incomplete):  0
CYCLE:    936000052 Utilization ld q (incomplete):  0
CYCLE:    936000052 RDMA bytes rec:          0
CYCLE:    936000052 Utilization st q:  0
CYCLE:    936000052 Utilization ld q:  0
CYCLE:    936000052 Utilization:  0
CYCLE:    936000052 Utilization ld q:  0
CYCLE:    936000052 Utilization st q:  0
CYCLE:    936000052 rdma_total_latency:          0
CYCLE:    936000052 Utilization st q (incomplete):  0
CYCLE:    936000052 WDMA bytes sent:          0
CYCLE:    936000052 Utilization ex q:  0
CYCLE:    936000052 Utilization ex q (incomplete):  0
CYCLE:    936000052 Utilization st q (incomplete):  0
CYCLE:    936000052 Utilization ld q (incomplete):  0
CYCLE:    936000052 WDMA total latency:          0
CYCLE:    936000052 Utilization ex q:  0
CYCLE:    936000052 Utilization:  0
CYCLE:    936000052 Utilization ex q (incomplete):  0
CYCLE:    938000052 Utilization ld q (incomplete):  0
CYCLE:    938000052 RDMA bytes rec:          0
CYCLE:    938000052 Utilization st q:  0
CYCLE:    938000052 Utilization ld q:  0
CYCLE:    938000052 Utilization:  0
CYCLE:    938000052 Utilization ld q:  0
CYCLE:    938000052 Utilization st q:  0
CYCLE:    938000052 rdma_total_latency:          0
CYCLE:    938000052 Utilization st q (incomplete):  0
CYCLE:    938000052 WDMA bytes sent:          0
CYCLE:    938000052 Utilization ex q:  0
CYCLE:    938000052 Utilization ex q (incomplete):  0
CYCLE:    938000052 Utilization st q (incomplete):  0
CYCLE:    938000052 Utilization ld q (incomplete):  0
CYCLE:    938000052 WDMA total latency:          0
CYCLE:    938000052 Utilization ex q:  0
CYCLE:    938000052 Utilization:  0
CYCLE:    938000052 Utilization ex q (incomplete):  0
CYCLE:    940000052 Utilization ld q (incomplete):  0
CYCLE:    940000052 RDMA bytes rec:          0
CYCLE:    940000052 Utilization st q:  0
CYCLE:    940000052 Utilization ld q:  0
CYCLE:    940000052 Utilization:  0
CYCLE:    940000052 Utilization ld q:  0
CYCLE:    940000052 Utilization st q:  0
CYCLE:    940000052 rdma_total_latency:          0
CYCLE:    940000052 Utilization st q (incomplete):  0
CYCLE:    940000052 WDMA bytes sent:          0
CYCLE:    940000052 Utilization ex q:  0
CYCLE:    940000052 Utilization ex q (incomplete):  0
CYCLE:    940000052 Utilization st q (incomplete):  0
CYCLE:    940000052 Utilization ld q (incomplete):  0
CYCLE:    940000052 WDMA total latency:          0
CYCLE:    940000052 Utilization ex q:  0
CYCLE:    940000052 Utilization:  0
CYCLE:    940000052 Utilization ex q (incomplete):  0
CYCLE:    942000052 Utilization ld q (incomplete):  0
CYCLE:    942000052 RDMA bytes rec:          0
CYCLE:    942000052 Utilization st q:  0
CYCLE:    942000052 Utilization ld q:  0
CYCLE:    942000052 Utilization:  0
CYCLE:    942000052 Utilization ld q:  0
CYCLE:    942000052 Utilization st q:  0
CYCLE:    942000052 rdma_total_latency:          0
CYCLE:    942000052 Utilization st q (incomplete):  0
CYCLE:    942000052 WDMA bytes sent:          0
CYCLE:    942000052 Utilization ex q:  0
CYCLE:    942000052 Utilization ex q (incomplete):  0
CYCLE:    942000052 Utilization st q (incomplete):  0
CYCLE:    942000052 Utilization ld q (incomplete):  0
CYCLE:    942000052 WDMA total latency:          0
CYCLE:    942000052 Utilization ex q:  0
CYCLE:    942000052 Utilization:  0
CYCLE:    942000052 Utilization ex q (incomplete):  0
CYCLE:    944000052 Utilization ld q (incomplete):  0
CYCLE:    944000052 RDMA bytes rec:          0
CYCLE:    944000052 Utilization st q:  0
CYCLE:    944000052 Utilization ld q:  0
CYCLE:    944000052 Utilization:  0
CYCLE:    944000052 Utilization ld q:  0
CYCLE:    944000052 Utilization st q:  0
CYCLE:    944000052 rdma_total_latency:          0
CYCLE:    944000052 Utilization st q (incomplete):  0
CYCLE:    944000052 WDMA bytes sent:          0
CYCLE:    944000052 Utilization ex q:  0
CYCLE:    944000052 Utilization ex q (incomplete):  0
CYCLE:    944000052 Utilization st q (incomplete):  0
CYCLE:    944000052 Utilization ld q (incomplete):  0
CYCLE:    944000052 WDMA total latency:          0
CYCLE:    944000052 Utilization ex q:  0
CYCLE:    944000052 Utilization:  0
CYCLE:    944000052 Utilization ex q (incomplete):  0
CYCLE:    946000052 Utilization ld q (incomplete):  0
CYCLE:    946000052 RDMA bytes rec:          0
CYCLE:    946000052 Utilization st q:  0
CYCLE:    946000052 Utilization ld q:  0
CYCLE:    946000052 Utilization:  0
CYCLE:    946000052 Utilization ld q:  0
CYCLE:    946000052 Utilization st q:  0
CYCLE:    946000052 rdma_total_latency:          0
CYCLE:    946000052 Utilization st q (incomplete):  0
CYCLE:    946000052 WDMA bytes sent:          0
CYCLE:    946000052 Utilization ex q:  0
CYCLE:    946000052 Utilization ex q (incomplete):  0
CYCLE:    946000052 Utilization st q (incomplete):  0
CYCLE:    946000052 Utilization ld q (incomplete):  0
CYCLE:    946000052 WDMA total latency:          0
CYCLE:    946000052 Utilization ex q:  0
CYCLE:    946000052 Utilization:  0
CYCLE:    946000052 Utilization ex q (incomplete):  0
CYCLE:    948000052 Utilization ld q (incomplete):  0
CYCLE:    948000052 RDMA bytes rec:          0
CYCLE:    948000052 Utilization st q:  0
CYCLE:    948000052 Utilization ld q:  0
CYCLE:    948000052 Utilization:  0
CYCLE:    948000052 Utilization ld q:  0
CYCLE:    948000052 Utilization st q:  0
CYCLE:    948000052 rdma_total_latency:          0
CYCLE:    948000052 Utilization st q (incomplete):  0
CYCLE:    948000052 WDMA bytes sent:          0
CYCLE:    948000052 Utilization ex q:  0
CYCLE:    948000052 Utilization ex q (incomplete):  0
CYCLE:    948000052 Utilization st q (incomplete):  0
CYCLE:    948000052 Utilization ld q (incomplete):  0
CYCLE:    948000052 WDMA total latency:          0
CYCLE:    948000052 Utilization ex q:  0
CYCLE:    948000052 Utilization:  0
CYCLE:    948000052 Utilization ex q (incomplete):  0
CYCLE:    950000052 Utilization ld q (incomplete):  0
CYCLE:    950000052 RDMA bytes rec:          0
CYCLE:    950000052 Utilization st q:  0
CYCLE:    950000052 Utilization ld q:  0
CYCLE:    950000052 Utilization:  0
CYCLE:    950000052 Utilization ld q:  0
CYCLE:    950000052 Utilization st q:  0
CYCLE:    950000052 rdma_total_latency:          0
CYCLE:    950000052 Utilization st q (incomplete):  0
CYCLE:    950000052 WDMA bytes sent:          0
CYCLE:    950000052 Utilization ex q:  0
CYCLE:    950000052 Utilization ex q (incomplete):  0
CYCLE:    950000052 Utilization st q (incomplete):  0
CYCLE:    950000052 Utilization ld q (incomplete):  0
CYCLE:    950000052 WDMA total latency:          0
CYCLE:    950000052 Utilization ex q:  0
CYCLE:    950000052 Utilization:  0
CYCLE:    950000052 Utilization ex q (incomplete):  0
CYCLE:    952000052 Utilization ld q (incomplete):  0
CYCLE:    952000052 RDMA bytes rec:          0
CYCLE:    952000052 Utilization st q:  0
CYCLE:    952000052 Utilization ld q:  0
CYCLE:    952000052 Utilization:  0
CYCLE:    952000052 Utilization ld q:  0
CYCLE:    952000052 Utilization st q:  0
CYCLE:    952000052 rdma_total_latency:          0
CYCLE:    952000052 Utilization st q (incomplete):  0
CYCLE:    952000052 WDMA bytes sent:          0
CYCLE:    952000052 Utilization ex q:  0
CYCLE:    952000052 Utilization ex q (incomplete):  0
CYCLE:    952000052 Utilization st q (incomplete):  0
CYCLE:    952000052 Utilization ld q (incomplete):  0
CYCLE:    952000052 WDMA total latency:          0
CYCLE:    952000052 Utilization ex q:  0
CYCLE:    952000052 Utilization:  0
CYCLE:    952000052 Utilization ex q (incomplete):  0
CYCLE:    954000052 Utilization ld q (incomplete):  0
CYCLE:    954000052 RDMA bytes rec:          0
CYCLE:    954000052 Utilization st q:  0
CYCLE:    954000052 Utilization ld q:  0
CYCLE:    954000052 Utilization:  0
CYCLE:    954000052 Utilization ld q:  0
CYCLE:    954000052 Utilization st q:  0
CYCLE:    954000052 rdma_total_latency:          0
CYCLE:    954000052 Utilization st q (incomplete):  0
CYCLE:    954000052 WDMA bytes sent:          0
CYCLE:    954000052 Utilization ex q:  0
CYCLE:    954000052 Utilization ex q (incomplete):  0
CYCLE:    954000052 Utilization st q (incomplete):  0
CYCLE:    954000052 Utilization ld q (incomplete):  0
CYCLE:    954000052 WDMA total latency:          0
CYCLE:    954000052 Utilization ex q:  0
CYCLE:    954000052 Utilization:  0
CYCLE:    954000052 Utilization ex q (incomplete):  0
CYCLE:    956000052 Utilization ld q (incomplete):  0
CYCLE:    956000052 RDMA bytes rec:          0
CYCLE:    956000052 Utilization st q:  0
CYCLE:    956000052 Utilization ld q:  0
CYCLE:    956000052 Utilization:  0
CYCLE:    956000052 Utilization ld q:  0
CYCLE:    956000052 Utilization st q:  0
CYCLE:    956000052 rdma_total_latency:          0
CYCLE:    956000052 Utilization st q (incomplete):  0
CYCLE:    956000052 WDMA bytes sent:          0
CYCLE:    956000052 Utilization ex q:  0
CYCLE:    956000052 Utilization ex q (incomplete):  0
CYCLE:    956000052 Utilization st q (incomplete):  0
CYCLE:    956000052 Utilization ld q (incomplete):  0
CYCLE:    956000052 WDMA total latency:          0
CYCLE:    956000052 Utilization ex q:  0
CYCLE:    956000052 Utilization:  0
CYCLE:    956000052 Utilization ex q (incomplete):  0
CYCLE:    958000052 Utilization ld q (incomplete):  0
CYCLE:    958000052 RDMA bytes rec:          0
CYCLE:    958000052 Utilization st q:  0
CYCLE:    958000052 Utilization ld q:  0
CYCLE:    958000052 Utilization:  0
CYCLE:    958000052 Utilization ld q:  0
CYCLE:    958000052 Utilization st q:  0
CYCLE:    958000052 rdma_total_latency:          0
CYCLE:    958000052 Utilization st q (incomplete):  0
CYCLE:    958000052 WDMA bytes sent:          0
CYCLE:    958000052 Utilization ex q:  0
CYCLE:    958000052 Utilization ex q (incomplete):  0
CYCLE:    958000052 Utilization st q (incomplete):  0
CYCLE:    958000052 Utilization ld q (incomplete):  0
CYCLE:    958000052 WDMA total latency:          0
CYCLE:    958000052 Utilization ex q:  0
CYCLE:    958000052 Utilization:  0
CYCLE:    958000052 Utilization ex q (incomplete):  0
CYCLE:    960000052 Utilization ld q (incomplete):  0
CYCLE:    960000052 RDMA bytes rec:          0
CYCLE:    960000052 Utilization st q:  0
CYCLE:    960000052 Utilization ld q:  0
CYCLE:    960000052 Utilization:  0
CYCLE:    960000052 Utilization ld q:  0
CYCLE:    960000052 Utilization st q:  0
CYCLE:    960000052 rdma_total_latency:          0
CYCLE:    960000052 Utilization st q (incomplete):  0
CYCLE:    960000052 WDMA bytes sent:          0
CYCLE:    960000052 Utilization ex q:  0
CYCLE:    960000052 Utilization ex q (incomplete):  0
CYCLE:    960000052 Utilization st q (incomplete):  0
CYCLE:    960000052 Utilization ld q (incomplete):  0
CYCLE:    960000052 WDMA total latency:          0
CYCLE:    960000052 Utilization ex q:  0
CYCLE:    960000052 Utilization:  0
CYCLE:    960000052 Utilization ex q (incomplete):  0
CYCLE:    962000052 Utilization ld q (incomplete):  0
CYCLE:    962000052 RDMA bytes rec:          0
CYCLE:    962000052 Utilization st q:  0
CYCLE:    962000052 Utilization ld q:  0
CYCLE:    962000052 Utilization:  0
CYCLE:    962000052 Utilization ld q:  0
CYCLE:    962000052 Utilization st q:  0
CYCLE:    962000052 rdma_total_latency:          0
CYCLE:    962000052 Utilization st q (incomplete):  0
CYCLE:    962000052 WDMA bytes sent:          0
CYCLE:    962000052 Utilization ex q:  0
CYCLE:    962000052 Utilization ex q (incomplete):  0
CYCLE:    962000052 Utilization st q (incomplete):  0
CYCLE:    962000052 Utilization ld q (incomplete):  0
CYCLE:    962000052 WDMA total latency:          0
CYCLE:    962000052 Utilization ex q:  0
CYCLE:    962000052 Utilization:  0
CYCLE:    962000052 Utilization ex q (incomplete):  0
CYCLE:    964000052 Utilization ld q (incomplete):  0
CYCLE:    964000052 RDMA bytes rec:          0
CYCLE:    964000052 Utilization st q:  0
CYCLE:    964000052 Utilization ld q:  0
CYCLE:    964000052 Utilization:  0
CYCLE:    964000052 Utilization ld q:  0
CYCLE:    964000052 Utilization st q:  0
CYCLE:    964000052 rdma_total_latency:          0
CYCLE:    964000052 Utilization st q (incomplete):  0
CYCLE:    964000052 WDMA bytes sent:          0
CYCLE:    964000052 Utilization ex q:  0
CYCLE:    964000052 Utilization ex q (incomplete):  0
CYCLE:    964000052 Utilization st q (incomplete):  0
CYCLE:    964000052 Utilization ld q (incomplete):  0
CYCLE:    964000052 WDMA total latency:          0
CYCLE:    964000052 Utilization ex q:  0
CYCLE:    964000052 Utilization:  0
CYCLE:    964000052 Utilization ex q (incomplete):  0
CYCLE:    966000052 Utilization ld q (incomplete):  0
CYCLE:    966000052 RDMA bytes rec:          0
CYCLE:    966000052 Utilization st q:  0
CYCLE:    966000052 Utilization ld q:  0
CYCLE:    966000052 Utilization:  0
CYCLE:    966000052 Utilization ld q:  0
CYCLE:    966000052 Utilization st q:  0
CYCLE:    966000052 rdma_total_latency:          0
CYCLE:    966000052 Utilization st q (incomplete):  0
CYCLE:    966000052 WDMA bytes sent:          0
CYCLE:    966000052 Utilization ex q:  0
CYCLE:    966000052 Utilization ex q (incomplete):  0
CYCLE:    966000052 Utilization st q (incomplete):  0
CYCLE:    966000052 Utilization ld q (incomplete):  0
CYCLE:    966000052 WDMA total latency:          0
CYCLE:    966000052 Utilization ex q:  0
CYCLE:    966000052 Utilization:  0
CYCLE:    966000052 Utilization ex q (incomplete):  0
CYCLE:    968000052 Utilization ld q (incomplete):  0
CYCLE:    968000052 RDMA bytes rec:          0
CYCLE:    968000052 Utilization st q:  0
CYCLE:    968000052 Utilization ld q:  0
CYCLE:    968000052 Utilization:  0
CYCLE:    968000052 Utilization ld q:  0
CYCLE:    968000052 Utilization st q:  0
CYCLE:    968000052 rdma_total_latency:          0
CYCLE:    968000052 Utilization st q (incomplete):  0
CYCLE:    968000052 WDMA bytes sent:          0
CYCLE:    968000052 Utilization ex q:  0
CYCLE:    968000052 Utilization ex q (incomplete):  0
CYCLE:    968000052 Utilization st q (incomplete):  0
CYCLE:    968000052 Utilization ld q (incomplete):  0
CYCLE:    968000052 WDMA total latency:          0
CYCLE:    968000052 Utilization ex q:  0
CYCLE:    968000052 Utilization:  0
CYCLE:    968000052 Utilization ex q (incomplete):  0
CYCLE:    970000052 Utilization ld q (incomplete):  0
CYCLE:    970000052 RDMA bytes rec:          0
CYCLE:    970000052 Utilization st q:  0
CYCLE:    970000052 Utilization ld q:  0
CYCLE:    970000052 Utilization:  0
CYCLE:    970000052 Utilization ld q:  0
CYCLE:    970000052 Utilization st q:  0
CYCLE:    970000052 rdma_total_latency:          0
CYCLE:    970000052 Utilization st q (incomplete):  0
CYCLE:    970000052 WDMA bytes sent:          0
CYCLE:    970000052 Utilization ex q:  0
CYCLE:    970000052 Utilization ex q (incomplete):  0
CYCLE:    970000052 Utilization st q (incomplete):  0
CYCLE:    970000052 Utilization ld q (incomplete):  0
CYCLE:    970000052 WDMA total latency:          0
CYCLE:    970000052 Utilization ex q:  0
CYCLE:    970000052 Utilization:  0
CYCLE:    970000052 Utilization ex q (incomplete):  0
CYCLE:    972000052 Utilization ld q (incomplete):  0
CYCLE:    972000052 RDMA bytes rec:          0
CYCLE:    972000052 Utilization st q:  0
CYCLE:    972000052 Utilization ld q:  0
CYCLE:    972000052 Utilization:  0
CYCLE:    972000052 Utilization ld q:  0
CYCLE:    972000052 Utilization st q:  0
CYCLE:    972000052 rdma_total_latency:          0
CYCLE:    972000052 Utilization st q (incomplete):  0
CYCLE:    972000052 WDMA bytes sent:          0
CYCLE:    972000052 Utilization ex q:  0
CYCLE:    972000052 Utilization ex q (incomplete):  0
CYCLE:    972000052 Utilization st q (incomplete):  0
CYCLE:    972000052 Utilization ld q (incomplete):  0
CYCLE:    972000052 WDMA total latency:          0
CYCLE:    972000052 Utilization ex q:  0
CYCLE:    972000052 Utilization:  0
CYCLE:    972000052 Utilization ex q (incomplete):  0
CYCLE:    974000052 Utilization ld q (incomplete):  0
CYCLE:    974000052 RDMA bytes rec:          0
CYCLE:    974000052 Utilization st q:  0
CYCLE:    974000052 Utilization ld q:  0
CYCLE:    974000052 Utilization:  0
CYCLE:    974000052 Utilization ld q:  0
CYCLE:    974000052 Utilization st q:  0
CYCLE:    974000052 rdma_total_latency:          0
CYCLE:    974000052 Utilization st q (incomplete):  0
CYCLE:    974000052 WDMA bytes sent:          0
CYCLE:    974000052 Utilization ex q:  0
CYCLE:    974000052 Utilization ex q (incomplete):  0
CYCLE:    974000052 Utilization st q (incomplete):  0
CYCLE:    974000052 Utilization ld q (incomplete):  0
CYCLE:    974000052 WDMA total latency:          0
CYCLE:    974000052 Utilization ex q:  0
CYCLE:    974000052 Utilization:  0
CYCLE:    974000052 Utilization ex q (incomplete):  0
CYCLE:    976000052 Utilization ld q (incomplete):  0
CYCLE:    976000052 RDMA bytes rec:          0
CYCLE:    976000052 Utilization st q:  0
CYCLE:    976000052 Utilization ld q:  0
CYCLE:    976000052 Utilization:  0
CYCLE:    976000052 Utilization ld q:  0
CYCLE:    976000052 Utilization st q:  0
CYCLE:    976000052 rdma_total_latency:          0
CYCLE:    976000052 Utilization st q (incomplete):  0
CYCLE:    976000052 WDMA bytes sent:          0
CYCLE:    976000052 Utilization ex q:  0
CYCLE:    976000052 Utilization ex q (incomplete):  0
CYCLE:    976000052 Utilization st q (incomplete):  0
CYCLE:    976000052 Utilization ld q (incomplete):  0
CYCLE:    976000052 WDMA total latency:          0
CYCLE:    976000052 Utilization ex q:  0
CYCLE:    976000052 Utilization:  0
CYCLE:    976000052 Utilization ex q (incomplete):  0
CYCLE:    978000052 Utilization ld q (incomplete):  0
CYCLE:    978000052 RDMA bytes rec:          0
CYCLE:    978000052 Utilization st q:  0
CYCLE:    978000052 Utilization ld q:  0
CYCLE:    978000052 Utilization:  0
CYCLE:    978000052 Utilization ld q:  0
CYCLE:    978000052 Utilization st q:  0
CYCLE:    978000052 rdma_total_latency:          0
CYCLE:    978000052 Utilization st q (incomplete):  0
CYCLE:    978000052 WDMA bytes sent:          0
CYCLE:    978000052 Utilization ex q:  0
CYCLE:    978000052 Utilization ex q (incomplete):  0
CYCLE:    978000052 Utilization st q (incomplete):  0
CYCLE:    978000052 Utilization ld q (incomplete):  0
CYCLE:    978000052 WDMA total latency:          0
CYCLE:    978000052 Utilization ex q:  0
CYCLE:    978000052 Utilization:  0
CYCLE:    978000052 Utilization ex q (incomplete):  0
CYCLE:    980000052 Utilization ld q (incomplete):  0
CYCLE:    980000052 RDMA bytes rec:          0
CYCLE:    980000052 Utilization st q:  0
CYCLE:    980000052 Utilization ld q:  0
CYCLE:    980000052 Utilization:  0
CYCLE:    980000052 Utilization ld q:  0
CYCLE:    980000052 Utilization st q:  0
CYCLE:    980000052 rdma_total_latency:          0
CYCLE:    980000052 Utilization st q (incomplete):  0
CYCLE:    980000052 WDMA bytes sent:          0
CYCLE:    980000052 Utilization ex q:  0
CYCLE:    980000052 Utilization ex q (incomplete):  0
CYCLE:    980000052 Utilization st q (incomplete):  0
CYCLE:    980000052 Utilization ld q (incomplete):  0
CYCLE:    980000052 WDMA total latency:          0
CYCLE:    980000052 Utilization ex q:  0
CYCLE:    980000052 Utilization:  0
CYCLE:    980000052 Utilization ex q (incomplete):  0
CYCLE:    982000052 Utilization ld q (incomplete):  0
CYCLE:    982000052 RDMA bytes rec:          0
CYCLE:    982000052 Utilization st q:  0
CYCLE:    982000052 Utilization ld q:  0
CYCLE:    982000052 Utilization:  0
CYCLE:    982000052 Utilization ld q:  0
CYCLE:    982000052 Utilization st q:  0
CYCLE:    982000052 rdma_total_latency:          0
CYCLE:    982000052 Utilization st q (incomplete):  0
CYCLE:    982000052 WDMA bytes sent:          0
CYCLE:    982000052 Utilization ex q:  0
CYCLE:    982000052 Utilization ex q (incomplete):  0
CYCLE:    982000052 Utilization st q (incomplete):  0
CYCLE:    982000052 Utilization ld q (incomplete):  0
CYCLE:    982000052 WDMA total latency:          0
CYCLE:    982000052 Utilization ex q:  0
CYCLE:    982000052 Utilization:  0
CYCLE:    982000052 Utilization ex q (incomplete):  0
CYCLE:    984000052 Utilization ld q (incomplete):  0
CYCLE:    984000052 RDMA bytes rec:          0
CYCLE:    984000052 Utilization st q:  0
CYCLE:    984000052 Utilization ld q:  0
CYCLE:    984000052 Utilization:  0
CYCLE:    984000052 Utilization ld q:  0
CYCLE:    984000052 Utilization st q:  0
CYCLE:    984000052 rdma_total_latency:          0
CYCLE:    984000052 Utilization st q (incomplete):  0
CYCLE:    984000052 WDMA bytes sent:          0
CYCLE:    984000052 Utilization ex q:  0
CYCLE:    984000052 Utilization ex q (incomplete):  0
CYCLE:    984000052 Utilization st q (incomplete):  0
CYCLE:    984000052 Utilization ld q (incomplete):  0
CYCLE:    984000052 WDMA total latency:          0
CYCLE:    984000052 Utilization ex q:  0
CYCLE:    984000052 Utilization:  0
CYCLE:    984000052 Utilization ex q (incomplete):  0
CYCLE:    986000052 Utilization ld q (incomplete):  0
CYCLE:    986000052 RDMA bytes rec:          0
CYCLE:    986000052 Utilization st q:  0
CYCLE:    986000052 Utilization ld q:  0
CYCLE:    986000052 Utilization:  0
CYCLE:    986000052 Utilization ld q:  0
CYCLE:    986000052 Utilization st q:  0
CYCLE:    986000052 rdma_total_latency:          0
CYCLE:    986000052 Utilization st q (incomplete):  0
CYCLE:    986000052 WDMA bytes sent:          0
CYCLE:    986000052 Utilization ex q:  0
CYCLE:    986000052 Utilization ex q (incomplete):  0
CYCLE:    986000052 Utilization st q (incomplete):  0
CYCLE:    986000052 Utilization ld q (incomplete):  0
CYCLE:    986000052 WDMA total latency:          0
CYCLE:    986000052 Utilization ex q:  0
CYCLE:    986000052 Utilization:  0
CYCLE:    986000052 Utilization ex q (incomplete):  0
CYCLE:    988000052 Utilization ld q (incomplete):  0
CYCLE:    988000052 RDMA bytes rec:          0
CYCLE:    988000052 Utilization st q:  0
CYCLE:    988000052 Utilization ld q:  0
CYCLE:    988000052 Utilization:  0
CYCLE:    988000052 Utilization ld q:  0
CYCLE:    988000052 Utilization st q:  0
CYCLE:    988000052 rdma_total_latency:          0
CYCLE:    988000052 Utilization st q (incomplete):  0
CYCLE:    988000052 WDMA bytes sent:          0
CYCLE:    988000052 Utilization ex q:  0
CYCLE:    988000052 Utilization ex q (incomplete):  0
CYCLE:    988000052 Utilization st q (incomplete):  0
CYCLE:    988000052 Utilization ld q (incomplete):  0
CYCLE:    988000052 WDMA total latency:          0
CYCLE:    988000052 Utilization ex q:  0
CYCLE:    988000052 Utilization:  0
CYCLE:    988000052 Utilization ex q (incomplete):  0
CYCLE:    990000052 Utilization ld q (incomplete):  0
CYCLE:    990000052 RDMA bytes rec:          0
CYCLE:    990000052 Utilization st q:  0
CYCLE:    990000052 Utilization ld q:  0
CYCLE:    990000052 Utilization:  0
CYCLE:    990000052 Utilization ld q:  0
CYCLE:    990000052 Utilization st q:  0
CYCLE:    990000052 rdma_total_latency:          0
CYCLE:    990000052 Utilization st q (incomplete):  0
CYCLE:    990000052 WDMA bytes sent:          0
CYCLE:    990000052 Utilization ex q:  0
CYCLE:    990000052 Utilization ex q (incomplete):  0
CYCLE:    990000052 Utilization st q (incomplete):  0
CYCLE:    990000052 Utilization ld q (incomplete):  0
CYCLE:    990000052 WDMA total latency:          0
CYCLE:    990000052 Utilization ex q:  0
CYCLE:    990000052 Utilization:  0
CYCLE:    990000052 Utilization ex q (incomplete):  0
CYCLE:    992000052 Utilization ld q (incomplete):  0
CYCLE:    992000052 RDMA bytes rec:          0
CYCLE:    992000052 Utilization st q:  0
CYCLE:    992000052 Utilization ld q:  0
CYCLE:    992000052 Utilization:  0
CYCLE:    992000052 Utilization ld q:  0
CYCLE:    992000052 Utilization st q:  0
CYCLE:    992000052 rdma_total_latency:          0
CYCLE:    992000052 Utilization st q (incomplete):  0
CYCLE:    992000052 WDMA bytes sent:          0
CYCLE:    992000052 Utilization ex q:  0
CYCLE:    992000052 Utilization ex q (incomplete):  0
CYCLE:    992000052 Utilization st q (incomplete):  0
CYCLE:    992000052 Utilization ld q (incomplete):  0
CYCLE:    992000052 WDMA total latency:          0
CYCLE:    992000052 Utilization ex q:  0
CYCLE:    992000052 Utilization:  0
CYCLE:    992000052 Utilization ex q (incomplete):  0
CYCLE:    994000052 Utilization ld q (incomplete):  0
CYCLE:    994000052 RDMA bytes rec:          0
CYCLE:    994000052 Utilization st q:  0
CYCLE:    994000052 Utilization ld q:  0
CYCLE:    994000052 Utilization:  0
CYCLE:    994000052 Utilization ld q:  0
CYCLE:    994000052 Utilization st q:  0
CYCLE:    994000052 rdma_total_latency:          0
CYCLE:    994000052 Utilization st q (incomplete):  0
CYCLE:    994000052 WDMA bytes sent:          0
CYCLE:    994000052 Utilization ex q:  0
CYCLE:    994000052 Utilization ex q (incomplete):  0
CYCLE:    994000052 Utilization st q (incomplete):  0
CYCLE:    994000052 Utilization ld q (incomplete):  0
CYCLE:    994000052 WDMA total latency:          0
CYCLE:    994000052 Utilization ex q:  0
CYCLE:    994000052 Utilization:  0
CYCLE:    994000052 Utilization ex q (incomplete):  0
CYCLE:    996000052 Utilization ld q (incomplete):  0
CYCLE:    996000052 RDMA bytes rec:          0
CYCLE:    996000052 Utilization st q:  0
CYCLE:    996000052 Utilization ld q:  0
CYCLE:    996000052 Utilization:  0
CYCLE:    996000052 Utilization ld q:  0
CYCLE:    996000052 Utilization st q:  0
CYCLE:    996000052 rdma_total_latency:          0
CYCLE:    996000052 Utilization st q (incomplete):  0
CYCLE:    996000052 WDMA bytes sent:          0
CYCLE:    996000052 Utilization ex q:  0
CYCLE:    996000052 Utilization ex q (incomplete):  0
CYCLE:    996000052 Utilization st q (incomplete):  0
CYCLE:    996000052 Utilization ld q (incomplete):  0
CYCLE:    996000052 WDMA total latency:          0
CYCLE:    996000052 Utilization ex q:  0
CYCLE:    996000052 Utilization:  0
CYCLE:    996000052 Utilization ex q (incomplete):  0
CYCLE:    998000052 Utilization ld q (incomplete):  0
CYCLE:    998000052 RDMA bytes rec:          0
CYCLE:    998000052 Utilization st q:  0
CYCLE:    998000052 Utilization ld q:  0
CYCLE:    998000052 Utilization:  0
CYCLE:    998000052 Utilization ld q:  0
CYCLE:    998000052 Utilization st q:  0
CYCLE:    998000052 rdma_total_latency:          0
CYCLE:    998000052 Utilization st q (incomplete):  0
CYCLE:    998000052 WDMA bytes sent:          0
CYCLE:    998000052 Utilization ex q:  0
CYCLE:    998000052 Utilization ex q (incomplete):  0
CYCLE:    998000052 Utilization st q (incomplete):  0
CYCLE:    998000052 Utilization ld q (incomplete):  0
CYCLE:    998000052 WDMA total latency:          0
CYCLE:    998000052 Utilization ex q:  0
CYCLE:    998000052 Utilization:  0
CYCLE:    998000052 Utilization ex q (incomplete):  0
CYCLE:   1000000052 Utilization ld q (incomplete):  0
CYCLE:   1000000052 RDMA bytes rec:          0
CYCLE:   1000000052 Utilization st q:  0
CYCLE:   1000000052 Utilization ld q:  0
CYCLE:   1000000052 Utilization:  0
CYCLE:   1000000052 Utilization ld q:  0
CYCLE:   1000000052 Utilization st q:  0
CYCLE:   1000000052 rdma_total_latency:          0
CYCLE:   1000000052 Utilization st q (incomplete):  0
CYCLE:   1000000052 WDMA bytes sent:          0
CYCLE:   1000000052 Utilization ex q:  0
CYCLE:   1000000052 Utilization ex q (incomplete):  0
CYCLE:   1000000052 Utilization st q (incomplete):  0
CYCLE:   1000000052 Utilization ld q (incomplete):  0
CYCLE:   1000000052 WDMA total latency:          0
CYCLE:   1000000052 Utilization ex q:  0
CYCLE:   1000000052 Utilization:  0
CYCLE:   1000000052 Utilization ex q (incomplete):  0
CYCLE:   1002000052 Utilization ld q (incomplete):  0
CYCLE:   1002000052 RDMA bytes rec:          0
CYCLE:   1002000052 Utilization st q:  0
CYCLE:   1002000052 Utilization ld q:  0
CYCLE:   1002000052 Utilization:  0
CYCLE:   1002000052 Utilization ld q:  0
CYCLE:   1002000052 Utilization st q:  0
CYCLE:   1002000052 rdma_total_latency:          0
CYCLE:   1002000052 Utilization st q (incomplete):  0
CYCLE:   1002000052 WDMA bytes sent:          0
CYCLE:   1002000052 Utilization ex q:  0
CYCLE:   1002000052 Utilization ex q (incomplete):  0
CYCLE:   1002000052 Utilization st q (incomplete):  0
CYCLE:   1002000052 Utilization ld q (incomplete):  0
CYCLE:   1002000052 WDMA total latency:          0
CYCLE:   1002000052 Utilization ex q:  0
CYCLE:   1002000052 Utilization:  0
CYCLE:   1002000052 Utilization ex q (incomplete):  0
CYCLE:   1004000052 Utilization ld q (incomplete):  0
CYCLE:   1004000052 RDMA bytes rec:          0
CYCLE:   1004000052 Utilization st q:  0
CYCLE:   1004000052 Utilization ld q:  0
CYCLE:   1004000052 Utilization:  0
CYCLE:   1004000052 Utilization ld q:  0
CYCLE:   1004000052 Utilization st q:  0
CYCLE:   1004000052 rdma_total_latency:          0
CYCLE:   1004000052 Utilization st q (incomplete):  0
CYCLE:   1004000052 WDMA bytes sent:          0
CYCLE:   1004000052 Utilization ex q:  0
CYCLE:   1004000052 Utilization ex q (incomplete):  0
CYCLE:   1004000052 Utilization st q (incomplete):  0
CYCLE:   1004000052 Utilization ld q (incomplete):  0
CYCLE:   1004000052 WDMA total latency:          0
CYCLE:   1004000052 Utilization ex q:  0
CYCLE:   1004000052 Utilization:  0
CYCLE:   1004000052 Utilization ex q (incomplete):  0
CYCLE:   1006000052 Utilization ld q (incomplete):  0
CYCLE:   1006000052 RDMA bytes rec:          0
CYCLE:   1006000052 Utilization st q:  0
CYCLE:   1006000052 Utilization ld q:  0
CYCLE:   1006000052 Utilization:  0
CYCLE:   1006000052 Utilization ld q:  0
CYCLE:   1006000052 Utilization st q:  0
CYCLE:   1006000052 rdma_total_latency:          0
CYCLE:   1006000052 Utilization st q (incomplete):  0
CYCLE:   1006000052 WDMA bytes sent:          0
CYCLE:   1006000052 Utilization ex q:  0
CYCLE:   1006000052 Utilization ex q (incomplete):  0
CYCLE:   1006000052 Utilization st q (incomplete):  0
CYCLE:   1006000052 Utilization ld q (incomplete):  0
CYCLE:   1006000052 WDMA total latency:          0
CYCLE:   1006000052 Utilization ex q:  0
CYCLE:   1006000052 Utilization:  0
CYCLE:   1006000052 Utilization ex q (incomplete):  0
CYCLE:   1008000052 Utilization ld q (incomplete):  0
CYCLE:   1008000052 RDMA bytes rec:          0
CYCLE:   1008000052 Utilization st q:  0
CYCLE:   1008000052 Utilization ld q:  0
CYCLE:   1008000052 Utilization:  0
CYCLE:   1008000052 Utilization ld q:  0
CYCLE:   1008000052 Utilization st q:  0
CYCLE:   1008000052 rdma_total_latency:          0
CYCLE:   1008000052 Utilization st q (incomplete):  0
CYCLE:   1008000052 WDMA bytes sent:          0
CYCLE:   1008000052 Utilization ex q:  0
CYCLE:   1008000052 Utilization ex q (incomplete):  0
CYCLE:   1008000052 Utilization st q (incomplete):  0
CYCLE:   1008000052 Utilization ld q (incomplete):  0
CYCLE:   1008000052 WDMA total latency:          0
CYCLE:   1008000052 Utilization ex q:  0
CYCLE:   1008000052 Utilization:  0
CYCLE:   1008000052 Utilization ex q (incomplete):  0
CYCLE:   1010000052 Utilization ld q (incomplete):  0
CYCLE:   1010000052 RDMA bytes rec:          0
CYCLE:   1010000052 Utilization st q:  0
CYCLE:   1010000052 Utilization ld q:  0
CYCLE:   1010000052 Utilization:  0
CYCLE:   1010000052 Utilization ld q:  0
CYCLE:   1010000052 Utilization st q:  0
CYCLE:   1010000052 rdma_total_latency:          0
CYCLE:   1010000052 Utilization st q (incomplete):  0
CYCLE:   1010000052 WDMA bytes sent:          0
CYCLE:   1010000052 Utilization ex q:  0
CYCLE:   1010000052 Utilization ex q (incomplete):  0
CYCLE:   1010000052 Utilization st q (incomplete):  0
CYCLE:   1010000052 Utilization ld q (incomplete):  0
CYCLE:   1010000052 WDMA total latency:          0
CYCLE:   1010000052 Utilization ex q:  0
CYCLE:   1010000052 Utilization:  0
CYCLE:   1010000052 Utilization ex q (incomplete):  0
CYCLE:   1012000052 Utilization ld q (incomplete):  0
CYCLE:   1012000052 RDMA bytes rec:          0
CYCLE:   1012000052 Utilization st q:  0
CYCLE:   1012000052 Utilization ld q:  0
CYCLE:   1012000052 Utilization:  0
CYCLE:   1012000052 Utilization ld q:  0
CYCLE:   1012000052 Utilization st q:  0
CYCLE:   1012000052 rdma_total_latency:          0
CYCLE:   1012000052 Utilization st q (incomplete):  0
CYCLE:   1012000052 WDMA bytes sent:          0
CYCLE:   1012000052 Utilization ex q:  0
CYCLE:   1012000052 Utilization ex q (incomplete):  0
CYCLE:   1012000052 Utilization st q (incomplete):  0
CYCLE:   1012000052 Utilization ld q (incomplete):  0
CYCLE:   1012000052 WDMA total latency:          0
CYCLE:   1012000052 Utilization ex q:  0
CYCLE:   1012000052 Utilization:  0
CYCLE:   1012000052 Utilization ex q (incomplete):  0
CYCLE:   1014000052 Utilization ld q (incomplete):  0
CYCLE:   1014000052 RDMA bytes rec:          0
CYCLE:   1014000052 Utilization st q:  0
CYCLE:   1014000052 Utilization ld q:  0
CYCLE:   1014000052 Utilization:  0
CYCLE:   1014000052 Utilization ld q:  0
CYCLE:   1014000052 Utilization st q:  0
CYCLE:   1014000052 rdma_total_latency:          0
CYCLE:   1014000052 Utilization st q (incomplete):  0
CYCLE:   1014000052 WDMA bytes sent:          0
CYCLE:   1014000052 Utilization ex q:  0
CYCLE:   1014000052 Utilization ex q (incomplete):  0
CYCLE:   1014000052 Utilization st q (incomplete):  0
CYCLE:   1014000052 Utilization ld q (incomplete):  0
CYCLE:   1014000052 WDMA total latency:          0
CYCLE:   1014000052 Utilization ex q:  0
CYCLE:   1014000052 Utilization:  0
CYCLE:   1014000052 Utilization ex q (incomplete):  0
CYCLE:   1016000052 Utilization ld q (incomplete):  0
CYCLE:   1016000052 RDMA bytes rec:          0
CYCLE:   1016000052 Utilization st q:  0
CYCLE:   1016000052 Utilization ld q:  0
CYCLE:   1016000052 Utilization:  0
CYCLE:   1016000052 Utilization ld q:  0
CYCLE:   1016000052 Utilization st q:  0
CYCLE:   1016000052 rdma_total_latency:          0
CYCLE:   1016000052 Utilization st q (incomplete):  0
CYCLE:   1016000052 WDMA bytes sent:          0
CYCLE:   1016000052 Utilization ex q:  0
CYCLE:   1016000052 Utilization ex q (incomplete):  0
CYCLE:   1016000052 Utilization st q (incomplete):  0
CYCLE:   1016000052 Utilization ld q (incomplete):  0
CYCLE:   1016000052 WDMA total latency:          0
CYCLE:   1016000052 Utilization ex q:  0
CYCLE:   1016000052 Utilization:  0
CYCLE:   1016000052 Utilization ex q (incomplete):  0
CYCLE:   1018000052 Utilization ld q (incomplete):  0
CYCLE:   1018000052 RDMA bytes rec:          0
CYCLE:   1018000052 Utilization st q:  0
CYCLE:   1018000052 Utilization ld q:  0
CYCLE:   1018000052 Utilization:  0
CYCLE:   1018000052 Utilization ld q:  0
CYCLE:   1018000052 Utilization st q:  0
CYCLE:   1018000052 rdma_total_latency:          0
CYCLE:   1018000052 Utilization st q (incomplete):  0
CYCLE:   1018000052 WDMA bytes sent:          0
CYCLE:   1018000052 Utilization ex q:  0
CYCLE:   1018000052 Utilization ex q (incomplete):  0
CYCLE:   1018000052 Utilization st q (incomplete):  0
CYCLE:   1018000052 Utilization ld q (incomplete):  0
CYCLE:   1018000052 WDMA total latency:          0
CYCLE:   1018000052 Utilization ex q:  0
CYCLE:   1018000052 Utilization:  0
CYCLE:   1018000052 Utilization ex q (incomplete):  0
CYCLE:   1020000052 Utilization ld q (incomplete):  0
CYCLE:   1020000052 RDMA bytes rec:          0
CYCLE:   1020000052 Utilization st q:  0
CYCLE:   1020000052 Utilization ld q:  0
CYCLE:   1020000052 Utilization:  0
CYCLE:   1020000052 Utilization ld q:  0
CYCLE:   1020000052 Utilization st q:  0
CYCLE:   1020000052 rdma_total_latency:          0
CYCLE:   1020000052 Utilization st q (incomplete):  0
CYCLE:   1020000052 WDMA bytes sent:          0
CYCLE:   1020000052 Utilization ex q:  0
CYCLE:   1020000052 Utilization ex q (incomplete):  0
CYCLE:   1020000052 Utilization st q (incomplete):  0
CYCLE:   1020000052 Utilization ld q (incomplete):  0
CYCLE:   1020000052 WDMA total latency:          0
CYCLE:   1020000052 Utilization ex q:  0
CYCLE:   1020000052 Utilization:  0
CYCLE:   1020000052 Utilization ex q (incomplete):  0
CYCLE:   1022000052 Utilization ld q (incomplete):  0
CYCLE:   1022000052 RDMA bytes rec:          0
CYCLE:   1022000052 Utilization st q:  0
CYCLE:   1022000052 Utilization ld q:  0
CYCLE:   1022000052 Utilization:  0
CYCLE:   1022000052 Utilization ld q:  0
CYCLE:   1022000052 Utilization st q:  0
CYCLE:   1022000052 rdma_total_latency:          0
CYCLE:   1022000052 Utilization st q (incomplete):  0
CYCLE:   1022000052 WDMA bytes sent:          0
CYCLE:   1022000052 Utilization ex q:  0
CYCLE:   1022000052 Utilization ex q (incomplete):  0
CYCLE:   1022000052 Utilization st q (incomplete):  0
CYCLE:   1022000052 Utilization ld q (incomplete):  0
CYCLE:   1022000052 WDMA total latency:          0
CYCLE:   1022000052 Utilization ex q:  0
CYCLE:   1022000052 Utilization:  0
CYCLE:   1022000052 Utilization ex q (incomplete):  0
CYCLE:   1024000052 Utilization ld q (incomplete):  0
CYCLE:   1024000052 RDMA bytes rec:          0
CYCLE:   1024000052 Utilization st q:  0
CYCLE:   1024000052 Utilization ld q:  0
CYCLE:   1024000052 Utilization:  0
CYCLE:   1024000052 Utilization ld q:  0
CYCLE:   1024000052 Utilization st q:  0
CYCLE:   1024000052 rdma_total_latency:          0
CYCLE:   1024000052 Utilization st q (incomplete):  0
CYCLE:   1024000052 WDMA bytes sent:          0
CYCLE:   1024000052 Utilization ex q:  0
CYCLE:   1024000052 Utilization ex q (incomplete):  0
CYCLE:   1024000052 Utilization st q (incomplete):  0
CYCLE:   1024000052 Utilization ld q (incomplete):  0
CYCLE:   1024000052 WDMA total latency:          0
CYCLE:   1024000052 Utilization ex q:  0
CYCLE:   1024000052 Utilization:  0
CYCLE:   1024000052 Utilization ex q (incomplete):  0
CYCLE:   1026000052 Utilization ld q (incomplete):  0
CYCLE:   1026000052 RDMA bytes rec:          0
CYCLE:   1026000052 Utilization st q:  0
CYCLE:   1026000052 Utilization ld q:  0
CYCLE:   1026000052 Utilization:  0
CYCLE:   1026000052 Utilization ld q:  0
CYCLE:   1026000052 Utilization st q:  0
CYCLE:   1026000052 rdma_total_latency:          0
CYCLE:   1026000052 Utilization st q (incomplete):  0
CYCLE:   1026000052 WDMA bytes sent:          0
CYCLE:   1026000052 Utilization ex q:  0
CYCLE:   1026000052 Utilization ex q (incomplete):  0
CYCLE:   1026000052 Utilization st q (incomplete):  0
CYCLE:   1026000052 Utilization ld q (incomplete):  0
CYCLE:   1026000052 WDMA total latency:          0
CYCLE:   1026000052 Utilization ex q:  0
CYCLE:   1026000052 Utilization:  0
CYCLE:   1026000052 Utilization ex q (incomplete):  0
CYCLE:   1028000052 Utilization ld q (incomplete):  0
CYCLE:   1028000052 RDMA bytes rec:          0
CYCLE:   1028000052 Utilization st q:  0
CYCLE:   1028000052 Utilization ld q:  0
CYCLE:   1028000052 Utilization:  0
CYCLE:   1028000052 Utilization ld q:  0
CYCLE:   1028000052 Utilization st q:  0
CYCLE:   1028000052 rdma_total_latency:          0
CYCLE:   1028000052 Utilization st q (incomplete):  0
CYCLE:   1028000052 WDMA bytes sent:          0
CYCLE:   1028000052 Utilization ex q:  0
CYCLE:   1028000052 Utilization ex q (incomplete):  0
CYCLE:   1028000052 Utilization st q (incomplete):  0
CYCLE:   1028000052 Utilization ld q (incomplete):  0
CYCLE:   1028000052 WDMA total latency:          0
CYCLE:   1028000052 Utilization ex q:  0
CYCLE:   1028000052 Utilization:  0
CYCLE:   1028000052 Utilization ex q (incomplete):  0
CYCLE:   1030000052 Utilization ld q (incomplete):  0
CYCLE:   1030000052 RDMA bytes rec:          0
CYCLE:   1030000052 Utilization st q:  0
CYCLE:   1030000052 Utilization ld q:  0
CYCLE:   1030000052 Utilization:  0
CYCLE:   1030000052 Utilization ld q:  0
CYCLE:   1030000052 Utilization st q:  0
CYCLE:   1030000052 rdma_total_latency:          0
CYCLE:   1030000052 Utilization st q (incomplete):  0
CYCLE:   1030000052 WDMA bytes sent:          0
CYCLE:   1030000052 Utilization ex q:  0
CYCLE:   1030000052 Utilization ex q (incomplete):  0
CYCLE:   1030000052 Utilization st q (incomplete):  0
CYCLE:   1030000052 Utilization ld q (incomplete):  0
CYCLE:   1030000052 WDMA total latency:          0
CYCLE:   1030000052 Utilization ex q:  0
CYCLE:   1030000052 Utilization:  0
CYCLE:   1030000052 Utilization ex q (incomplete):  0
CYCLE:   1032000052 Utilization ld q (incomplete):  0
CYCLE:   1032000052 RDMA bytes rec:          0
CYCLE:   1032000052 Utilization st q:  0
CYCLE:   1032000052 Utilization ld q:  0
CYCLE:   1032000052 Utilization:  0
CYCLE:   1032000052 Utilization ld q:  0
CYCLE:   1032000052 Utilization st q:  0
CYCLE:   1032000052 rdma_total_latency:          0
CYCLE:   1032000052 Utilization st q (incomplete):  0
CYCLE:   1032000052 WDMA bytes sent:          0
CYCLE:   1032000052 Utilization ex q:  0
CYCLE:   1032000052 Utilization ex q (incomplete):  0
CYCLE:   1032000052 Utilization st q (incomplete):  0
CYCLE:   1032000052 Utilization ld q (incomplete):  0
CYCLE:   1032000052 WDMA total latency:          0
CYCLE:   1032000052 Utilization ex q:  0
CYCLE:   1032000052 Utilization:  0
CYCLE:   1032000052 Utilization ex q (incomplete):  0
CYCLE:   1034000052 Utilization ld q (incomplete):  0
CYCLE:   1034000052 RDMA bytes rec:          0
CYCLE:   1034000052 Utilization st q:  0
CYCLE:   1034000052 Utilization ld q:  0
CYCLE:   1034000052 Utilization:  0
CYCLE:   1034000052 Utilization ld q:  0
CYCLE:   1034000052 Utilization st q:  0
CYCLE:   1034000052 rdma_total_latency:          0
CYCLE:   1034000052 Utilization st q (incomplete):  0
CYCLE:   1034000052 WDMA bytes sent:          0
CYCLE:   1034000052 Utilization ex q:  0
CYCLE:   1034000052 Utilization ex q (incomplete):  0
CYCLE:   1034000052 Utilization st q (incomplete):  0
CYCLE:   1034000052 Utilization ld q (incomplete):  0
CYCLE:   1034000052 WDMA total latency:          0
CYCLE:   1034000052 Utilization ex q:  0
CYCLE:   1034000052 Utilization:  0
CYCLE:   1034000052 Utilization ex q (incomplete):  0
CYCLE:   1036000052 Utilization ld q (incomplete):  0
CYCLE:   1036000052 RDMA bytes rec:          0
CYCLE:   1036000052 Utilization st q:  0
CYCLE:   1036000052 Utilization ld q:  0
CYCLE:   1036000052 Utilization:  0
CYCLE:   1036000052 Utilization ld q:  0
CYCLE:   1036000052 Utilization st q:  0
CYCLE:   1036000052 rdma_total_latency:          0
CYCLE:   1036000052 Utilization st q (incomplete):  0
CYCLE:   1036000052 WDMA bytes sent:          0
CYCLE:   1036000052 Utilization ex q:  0
CYCLE:   1036000052 Utilization ex q (incomplete):  0
CYCLE:   1036000052 Utilization st q (incomplete):  0
CYCLE:   1036000052 Utilization ld q (incomplete):  0
CYCLE:   1036000052 WDMA total latency:          0
CYCLE:   1036000052 Utilization ex q:  0
CYCLE:   1036000052 Utilization:  0
CYCLE:   1036000052 Utilization ex q (incomplete):  0
CYCLE:   1038000052 Utilization ld q (incomplete):  0
CYCLE:   1038000052 RDMA bytes rec:          0
CYCLE:   1038000052 Utilization st q:  0
CYCLE:   1038000052 Utilization ld q:  0
CYCLE:   1038000052 Utilization:  0
CYCLE:   1038000052 Utilization ld q:  0
CYCLE:   1038000052 Utilization st q:  0
CYCLE:   1038000052 rdma_total_latency:          0
CYCLE:   1038000052 Utilization st q (incomplete):  0
CYCLE:   1038000052 WDMA bytes sent:          0
CYCLE:   1038000052 Utilization ex q:  0
CYCLE:   1038000052 Utilization ex q (incomplete):  0
CYCLE:   1038000052 Utilization st q (incomplete):  0
CYCLE:   1038000052 Utilization ld q (incomplete):  0
CYCLE:   1038000052 WDMA total latency:          0
CYCLE:   1038000052 Utilization ex q:  0
CYCLE:   1038000052 Utilization:  0
CYCLE:   1038000052 Utilization ex q (incomplete):  0
CYCLE:   1040000052 Utilization ld q (incomplete):  0
CYCLE:   1040000052 RDMA bytes rec:          0
CYCLE:   1040000052 Utilization st q:  0
CYCLE:   1040000052 Utilization ld q:  0
CYCLE:   1040000052 Utilization:  0
CYCLE:   1040000052 Utilization ld q:  0
CYCLE:   1040000052 Utilization st q:  0
CYCLE:   1040000052 rdma_total_latency:          0
CYCLE:   1040000052 Utilization st q (incomplete):  0
CYCLE:   1040000052 WDMA bytes sent:          0
CYCLE:   1040000052 Utilization ex q:  0
CYCLE:   1040000052 Utilization ex q (incomplete):  0
CYCLE:   1040000052 Utilization st q (incomplete):  0
CYCLE:   1040000052 Utilization ld q (incomplete):  0
CYCLE:   1040000052 WDMA total latency:          0
CYCLE:   1040000052 Utilization ex q:  0
CYCLE:   1040000052 Utilization:  0
CYCLE:   1040000052 Utilization ex q (incomplete):  0
CYCLE:   1042000052 Utilization ld q (incomplete):  0
CYCLE:   1042000052 RDMA bytes rec:          0
CYCLE:   1042000052 Utilization st q:  0
CYCLE:   1042000052 Utilization ld q:  0
CYCLE:   1042000052 Utilization:  0
CYCLE:   1042000052 Utilization ld q:  0
CYCLE:   1042000052 Utilization st q:  0
CYCLE:   1042000052 rdma_total_latency:          0
CYCLE:   1042000052 Utilization st q (incomplete):  0
CYCLE:   1042000052 WDMA bytes sent:          0
CYCLE:   1042000052 Utilization ex q:  0
CYCLE:   1042000052 Utilization ex q (incomplete):  0
CYCLE:   1042000052 Utilization st q (incomplete):  0
CYCLE:   1042000052 Utilization ld q (incomplete):  0
CYCLE:   1042000052 WDMA total latency:          0
CYCLE:   1042000052 Utilization ex q:  0
CYCLE:   1042000052 Utilization:  0
CYCLE:   1042000052 Utilization ex q (incomplete):  0
CYCLE:   1044000052 Utilization ld q (incomplete):  0
CYCLE:   1044000052 RDMA bytes rec:          0
CYCLE:   1044000052 Utilization st q:  0
CYCLE:   1044000052 Utilization ld q:  0
CYCLE:   1044000052 Utilization:  0
CYCLE:   1044000052 Utilization ld q:  0
CYCLE:   1044000052 Utilization st q:  0
CYCLE:   1044000052 rdma_total_latency:          0
CYCLE:   1044000052 Utilization st q (incomplete):  0
CYCLE:   1044000052 WDMA bytes sent:          0
CYCLE:   1044000052 Utilization ex q:  0
CYCLE:   1044000052 Utilization ex q (incomplete):  0
CYCLE:   1044000052 Utilization st q (incomplete):  0
CYCLE:   1044000052 Utilization ld q (incomplete):  0
CYCLE:   1044000052 WDMA total latency:          0
CYCLE:   1044000052 Utilization ex q:  0
CYCLE:   1044000052 Utilization:  0
CYCLE:   1044000052 Utilization ex q (incomplete):  0
CYCLE:   1046000052 Utilization ld q (incomplete):  0
CYCLE:   1046000052 RDMA bytes rec:          0
CYCLE:   1046000052 Utilization st q:  0
CYCLE:   1046000052 Utilization ld q:  0
CYCLE:   1046000052 Utilization:  0
CYCLE:   1046000052 Utilization ld q:  0
CYCLE:   1046000052 Utilization st q:  0
CYCLE:   1046000052 rdma_total_latency:          0
CYCLE:   1046000052 Utilization st q (incomplete):  0
CYCLE:   1046000052 WDMA bytes sent:          0
CYCLE:   1046000052 Utilization ex q:  0
CYCLE:   1046000052 Utilization ex q (incomplete):  0
CYCLE:   1046000052 Utilization st q (incomplete):  0
CYCLE:   1046000052 Utilization ld q (incomplete):  0
CYCLE:   1046000052 WDMA total latency:          0
CYCLE:   1046000052 Utilization ex q:  0
CYCLE:   1046000052 Utilization:  0
CYCLE:   1046000052 Utilization ex q (incomplete):  0
CYCLE:   1048000052 Utilization ld q (incomplete):  0
CYCLE:   1048000052 RDMA bytes rec:          0
CYCLE:   1048000052 Utilization st q:  0
CYCLE:   1048000052 Utilization ld q:  0
CYCLE:   1048000052 Utilization:  0
CYCLE:   1048000052 Utilization ld q:  0
CYCLE:   1048000052 Utilization st q:  0
CYCLE:   1048000052 rdma_total_latency:          0
CYCLE:   1048000052 Utilization st q (incomplete):  0
CYCLE:   1048000052 WDMA bytes sent:          0
CYCLE:   1048000052 Utilization ex q:  0
CYCLE:   1048000052 Utilization ex q (incomplete):  0
CYCLE:   1048000052 Utilization st q (incomplete):  0
CYCLE:   1048000052 Utilization ld q (incomplete):  0
CYCLE:   1048000052 WDMA total latency:          0
CYCLE:   1048000052 Utilization ex q:  0
CYCLE:   1048000052 Utilization:  0
CYCLE:   1048000052 Utilization ex q (incomplete):  0
CYCLE:   1050000052 Utilization ld q (incomplete):  0
CYCLE:   1050000052 RDMA bytes rec:          0
CYCLE:   1050000052 Utilization st q:  0
CYCLE:   1050000052 Utilization ld q:  0
CYCLE:   1050000052 Utilization:  0
CYCLE:   1050000052 Utilization ld q:  0
CYCLE:   1050000052 Utilization st q:  0
CYCLE:   1050000052 rdma_total_latency:          0
CYCLE:   1050000052 Utilization st q (incomplete):  0
CYCLE:   1050000052 WDMA bytes sent:          0
CYCLE:   1050000052 Utilization ex q:  0
CYCLE:   1050000052 Utilization ex q (incomplete):  0
CYCLE:   1050000052 Utilization st q (incomplete):  0
CYCLE:   1050000052 Utilization ld q (incomplete):  0
CYCLE:   1050000052 WDMA total latency:          0
CYCLE:   1050000052 Utilization ex q:  0
CYCLE:   1050000052 Utilization:  0
CYCLE:   1050000052 Utilization ex q (incomplete):  0
CYCLE:   1052000052 Utilization ld q (incomplete):  0
CYCLE:   1052000052 RDMA bytes rec:          0
CYCLE:   1052000052 Utilization st q:  0
CYCLE:   1052000052 Utilization ld q:  0
CYCLE:   1052000052 Utilization:  0
CYCLE:   1052000052 Utilization ld q:  0
CYCLE:   1052000052 Utilization st q:  0
CYCLE:   1052000052 rdma_total_latency:          0
CYCLE:   1052000052 Utilization st q (incomplete):  0
CYCLE:   1052000052 WDMA bytes sent:          0
CYCLE:   1052000052 Utilization ex q:  0
CYCLE:   1052000052 Utilization ex q (incomplete):  0
CYCLE:   1052000052 Utilization st q (incomplete):  0
CYCLE:   1052000052 Utilization ld q (incomplete):  0
CYCLE:   1052000052 WDMA total latency:          0
CYCLE:   1052000052 Utilization ex q:  0
CYCLE:   1052000052 Utilization:  0
CYCLE:   1052000052 Utilization ex q (incomplete):  0
CYCLE:   1054000052 Utilization ld q (incomplete):  0
CYCLE:   1054000052 RDMA bytes rec:          0
CYCLE:   1054000052 Utilization st q:  0
CYCLE:   1054000052 Utilization ld q:  0
CYCLE:   1054000052 Utilization:  0
CYCLE:   1054000052 Utilization ld q:  0
CYCLE:   1054000052 Utilization st q:  0
CYCLE:   1054000052 rdma_total_latency:          0
CYCLE:   1054000052 Utilization st q (incomplete):  0
CYCLE:   1054000052 WDMA bytes sent:          0
CYCLE:   1054000052 Utilization ex q:  0
CYCLE:   1054000052 Utilization ex q (incomplete):  0
CYCLE:   1054000052 Utilization st q (incomplete):  0
CYCLE:   1054000052 Utilization ld q (incomplete):  0
CYCLE:   1054000052 WDMA total latency:          0
CYCLE:   1054000052 Utilization ex q:  0
CYCLE:   1054000052 Utilization:  0
CYCLE:   1054000052 Utilization ex q (incomplete):  0
CYCLE:   1056000052 Utilization ld q (incomplete):  0
CYCLE:   1056000052 RDMA bytes rec:          0
CYCLE:   1056000052 Utilization st q:  0
CYCLE:   1056000052 Utilization ld q:  0
CYCLE:   1056000052 Utilization:  0
CYCLE:   1056000052 Utilization ld q:  0
CYCLE:   1056000052 Utilization st q:  0
CYCLE:   1056000052 rdma_total_latency:          0
CYCLE:   1056000052 Utilization st q (incomplete):  0
CYCLE:   1056000052 WDMA bytes sent:          0
CYCLE:   1056000052 Utilization ex q:  0
CYCLE:   1056000052 Utilization ex q (incomplete):  0
CYCLE:   1056000052 Utilization st q (incomplete):  0
CYCLE:   1056000052 Utilization ld q (incomplete):  0
CYCLE:   1056000052 WDMA total latency:          0
CYCLE:   1056000052 Utilization ex q:  0
CYCLE:   1056000052 Utilization:  0
CYCLE:   1056000052 Utilization ex q (incomplete):  0
CYCLE:   1058000052 Utilization ld q (incomplete):  0
CYCLE:   1058000052 RDMA bytes rec:          0
CYCLE:   1058000052 Utilization st q:  0
CYCLE:   1058000052 Utilization ld q:  0
CYCLE:   1058000052 Utilization:  0
CYCLE:   1058000052 Utilization ld q:  0
CYCLE:   1058000052 Utilization st q:  0
CYCLE:   1058000052 rdma_total_latency:          0
CYCLE:   1058000052 Utilization st q (incomplete):  0
CYCLE:   1058000052 WDMA bytes sent:          0
CYCLE:   1058000052 Utilization ex q:  0
CYCLE:   1058000052 Utilization ex q (incomplete):  0
CYCLE:   1058000052 Utilization st q (incomplete):  0
CYCLE:   1058000052 Utilization ld q (incomplete):  0
CYCLE:   1058000052 WDMA total latency:          0
CYCLE:   1058000052 Utilization ex q:  0
CYCLE:   1058000052 Utilization:  0
CYCLE:   1058000052 Utilization ex q (incomplete):  0
CYCLE:   1060000052 Utilization ld q (incomplete):  0
CYCLE:   1060000052 RDMA bytes rec:          0
CYCLE:   1060000052 Utilization st q:  0
CYCLE:   1060000052 Utilization ld q:  0
CYCLE:   1060000052 Utilization:  0
CYCLE:   1060000052 Utilization ld q:  0
CYCLE:   1060000052 Utilization st q:  0
CYCLE:   1060000052 rdma_total_latency:          0
CYCLE:   1060000052 Utilization st q (incomplete):  0
CYCLE:   1060000052 WDMA bytes sent:          0
CYCLE:   1060000052 Utilization ex q:  0
CYCLE:   1060000052 Utilization ex q (incomplete):  0
CYCLE:   1060000052 Utilization st q (incomplete):  0
CYCLE:   1060000052 Utilization ld q (incomplete):  0
CYCLE:   1060000052 WDMA total latency:          0
CYCLE:   1060000052 Utilization ex q:  0
CYCLE:   1060000052 Utilization:  0
CYCLE:   1060000052 Utilization ex q (incomplete):  0
CYCLE:   1062000052 Utilization ld q (incomplete):  0
CYCLE:   1062000052 RDMA bytes rec:          0
CYCLE:   1062000052 Utilization st q:  0
CYCLE:   1062000052 Utilization ld q:  0
CYCLE:   1062000052 Utilization:  0
CYCLE:   1062000052 Utilization ld q:  0
CYCLE:   1062000052 Utilization st q:  0
CYCLE:   1062000052 rdma_total_latency:          0
CYCLE:   1062000052 Utilization st q (incomplete):  0
CYCLE:   1062000052 WDMA bytes sent:          0
CYCLE:   1062000052 Utilization ex q:  0
CYCLE:   1062000052 Utilization ex q (incomplete):  0
CYCLE:   1062000052 Utilization st q (incomplete):  0
CYCLE:   1062000052 Utilization ld q (incomplete):  0
CYCLE:   1062000052 WDMA total latency:          0
CYCLE:   1062000052 Utilization ex q:  0
CYCLE:   1062000052 Utilization:  0
CYCLE:   1062000052 Utilization ex q (incomplete):  0
CYCLE:   1064000052 Utilization ld q (incomplete):  0
CYCLE:   1064000052 RDMA bytes rec:          0
CYCLE:   1064000052 Utilization st q:  0
CYCLE:   1064000052 Utilization ld q:  0
CYCLE:   1064000052 Utilization:  0
CYCLE:   1064000052 Utilization ld q:  0
CYCLE:   1064000052 Utilization st q:  0
CYCLE:   1064000052 rdma_total_latency:          0
CYCLE:   1064000052 Utilization st q (incomplete):  0
CYCLE:   1064000052 WDMA bytes sent:          0
CYCLE:   1064000052 Utilization ex q:  0
CYCLE:   1064000052 Utilization ex q (incomplete):  0
CYCLE:   1064000052 Utilization st q (incomplete):  0
CYCLE:   1064000052 Utilization ld q (incomplete):  0
CYCLE:   1064000052 WDMA total latency:          0
CYCLE:   1064000052 Utilization ex q:  0
CYCLE:   1064000052 Utilization:  0
CYCLE:   1064000052 Utilization ex q (incomplete):  0
CYCLE:   1066000052 Utilization ld q (incomplete):  0
CYCLE:   1066000052 RDMA bytes rec:          0
CYCLE:   1066000052 Utilization st q:  0
CYCLE:   1066000052 Utilization ld q:  0
CYCLE:   1066000052 Utilization:  0
CYCLE:   1066000052 Utilization ld q:  0
CYCLE:   1066000052 Utilization st q:  0
CYCLE:   1066000052 rdma_total_latency:          0
CYCLE:   1066000052 Utilization st q (incomplete):  0
CYCLE:   1066000052 WDMA bytes sent:          0
CYCLE:   1066000052 Utilization ex q:  0
CYCLE:   1066000052 Utilization ex q (incomplete):  0
CYCLE:   1066000052 Utilization st q (incomplete):  0
CYCLE:   1066000052 Utilization ld q (incomplete):  0
CYCLE:   1066000052 WDMA total latency:          0
CYCLE:   1066000052 Utilization ex q:  0
CYCLE:   1066000052 Utilization:  0
CYCLE:   1066000052 Utilization ex q (incomplete):  0
CYCLE:   1068000052 Utilization ld q (incomplete):  0
CYCLE:   1068000052 RDMA bytes rec:          0
CYCLE:   1068000052 Utilization st q:  0
CYCLE:   1068000052 Utilization ld q:  0
CYCLE:   1068000052 Utilization:  0
CYCLE:   1068000052 Utilization ld q:  0
CYCLE:   1068000052 Utilization st q:  0
CYCLE:   1068000052 rdma_total_latency:          0
CYCLE:   1068000052 Utilization st q (incomplete):  0
CYCLE:   1068000052 WDMA bytes sent:          0
CYCLE:   1068000052 Utilization ex q:  0
CYCLE:   1068000052 Utilization ex q (incomplete):  0
CYCLE:   1068000052 Utilization st q (incomplete):  0
CYCLE:   1068000052 Utilization ld q (incomplete):  0
CYCLE:   1068000052 WDMA total latency:          0
CYCLE:   1068000052 Utilization ex q:  0
CYCLE:   1068000052 Utilization:  0
CYCLE:   1068000052 Utilization ex q (incomplete):  0
CYCLE:   1070000052 Utilization ld q (incomplete):  0
CYCLE:   1070000052 RDMA bytes rec:          0
CYCLE:   1070000052 Utilization st q:  0
CYCLE:   1070000052 Utilization ld q:  0
CYCLE:   1070000052 Utilization:  0
CYCLE:   1070000052 Utilization ld q:  0
CYCLE:   1070000052 Utilization st q:  0
CYCLE:   1070000052 rdma_total_latency:          0
CYCLE:   1070000052 Utilization st q (incomplete):  0
CYCLE:   1070000052 WDMA bytes sent:          0
CYCLE:   1070000052 Utilization ex q:  0
CYCLE:   1070000052 Utilization ex q (incomplete):  0
CYCLE:   1070000052 Utilization st q (incomplete):  0
CYCLE:   1070000052 Utilization ld q (incomplete):  0
CYCLE:   1070000052 WDMA total latency:          0
CYCLE:   1070000052 Utilization ex q:  0
CYCLE:   1070000052 Utilization:  0
CYCLE:   1070000052 Utilization ex q (incomplete):  0
CYCLE:   1072000052 Utilization ld q (incomplete):  0
CYCLE:   1072000052 RDMA bytes rec:          0
CYCLE:   1072000052 Utilization st q:  0
CYCLE:   1072000052 Utilization ld q:  0
CYCLE:   1072000052 Utilization:  0
CYCLE:   1072000052 Utilization ld q:  0
CYCLE:   1072000052 Utilization st q:  0
CYCLE:   1072000052 rdma_total_latency:          0
CYCLE:   1072000052 Utilization st q (incomplete):  0
CYCLE:   1072000052 WDMA bytes sent:          0
CYCLE:   1072000052 Utilization ex q:  0
CYCLE:   1072000052 Utilization ex q (incomplete):  0
CYCLE:   1072000052 Utilization st q (incomplete):  0
CYCLE:   1072000052 Utilization ld q (incomplete):  0
CYCLE:   1072000052 WDMA total latency:          0
CYCLE:   1072000052 Utilization ex q:  0
CYCLE:   1072000052 Utilization:  0
CYCLE:   1072000052 Utilization ex q (incomplete):  0
CYCLE:   1074000052 Utilization ld q (incomplete):  0
CYCLE:   1074000052 RDMA bytes rec:          0
CYCLE:   1074000052 Utilization st q:  0
CYCLE:   1074000052 Utilization ld q:  0
CYCLE:   1074000052 Utilization:  0
CYCLE:   1074000052 Utilization ld q:  0
CYCLE:   1074000052 Utilization st q:  0
CYCLE:   1074000052 rdma_total_latency:          0
CYCLE:   1074000052 Utilization st q (incomplete):  0
CYCLE:   1074000052 WDMA bytes sent:          0
CYCLE:   1074000052 Utilization ex q:  0
CYCLE:   1074000052 Utilization ex q (incomplete):  0
CYCLE:   1074000052 Utilization st q (incomplete):  0
CYCLE:   1074000052 Utilization ld q (incomplete):  0
CYCLE:   1074000052 WDMA total latency:          0
CYCLE:   1074000052 Utilization ex q:  0
CYCLE:   1074000052 Utilization:  0
CYCLE:   1074000052 Utilization ex q (incomplete):  0
CYCLE:   1076000052 Utilization ld q (incomplete):  0
CYCLE:   1076000052 RDMA bytes rec:          0
CYCLE:   1076000052 Utilization st q:  0
CYCLE:   1076000052 Utilization ld q:  0
CYCLE:   1076000052 Utilization:  0
CYCLE:   1076000052 Utilization ld q:  0
CYCLE:   1076000052 Utilization st q:  0
CYCLE:   1076000052 rdma_total_latency:          0
CYCLE:   1076000052 Utilization st q (incomplete):  0
CYCLE:   1076000052 WDMA bytes sent:          0
CYCLE:   1076000052 Utilization ex q:  0
CYCLE:   1076000052 Utilization ex q (incomplete):  0
CYCLE:   1076000052 Utilization st q (incomplete):  0
CYCLE:   1076000052 Utilization ld q (incomplete):  0
CYCLE:   1076000052 WDMA total latency:          0
CYCLE:   1076000052 Utilization ex q:  0
CYCLE:   1076000052 Utilization:  0
CYCLE:   1076000052 Utilization ex q (incomplete):  0
CYCLE:   1078000052 Utilization ld q (incomplete):  0
CYCLE:   1078000052 RDMA bytes rec:          0
CYCLE:   1078000052 Utilization st q:  0
CYCLE:   1078000052 Utilization ld q:  0
CYCLE:   1078000052 Utilization:  0
CYCLE:   1078000052 Utilization ld q:  0
CYCLE:   1078000052 Utilization st q:  0
CYCLE:   1078000052 rdma_total_latency:          0
CYCLE:   1078000052 Utilization st q (incomplete):  0
CYCLE:   1078000052 WDMA bytes sent:          0
CYCLE:   1078000052 Utilization ex q:  0
CYCLE:   1078000052 Utilization ex q (incomplete):  0
CYCLE:   1078000052 Utilization st q (incomplete):  0
CYCLE:   1078000052 Utilization ld q (incomplete):  0
CYCLE:   1078000052 WDMA total latency:          0
CYCLE:   1078000052 Utilization ex q:  0
CYCLE:   1078000052 Utilization:  0
CYCLE:   1078000052 Utilization ex q (incomplete):  0
CYCLE:   1080000052 Utilization ld q (incomplete):  0
CYCLE:   1080000052 RDMA bytes rec:          0
CYCLE:   1080000052 Utilization st q:  0
CYCLE:   1080000052 Utilization ld q:  0
CYCLE:   1080000052 Utilization:  0
CYCLE:   1080000052 Utilization ld q:  0
CYCLE:   1080000052 Utilization st q:  0
CYCLE:   1080000052 rdma_total_latency:          0
CYCLE:   1080000052 Utilization st q (incomplete):  0
CYCLE:   1080000052 WDMA bytes sent:          0
CYCLE:   1080000052 Utilization ex q:  0
CYCLE:   1080000052 Utilization ex q (incomplete):  0
CYCLE:   1080000052 Utilization st q (incomplete):  0
CYCLE:   1080000052 Utilization ld q (incomplete):  0
CYCLE:   1080000052 WDMA total latency:          0
CYCLE:   1080000052 Utilization ex q:  0
CYCLE:   1080000052 Utilization:  0
CYCLE:   1080000052 Utilization ex q (incomplete):  0
CYCLE:   1082000052 Utilization ld q (incomplete):  0
CYCLE:   1082000052 RDMA bytes rec:          0
CYCLE:   1082000052 Utilization st q:  0
CYCLE:   1082000052 Utilization ld q:  0
CYCLE:   1082000052 Utilization:  0
CYCLE:   1082000052 Utilization ld q:  0
CYCLE:   1082000052 Utilization st q:  0
CYCLE:   1082000052 rdma_total_latency:          0
CYCLE:   1082000052 Utilization st q (incomplete):  0
CYCLE:   1082000052 WDMA bytes sent:          0
CYCLE:   1082000052 Utilization ex q:  0
CYCLE:   1082000052 Utilization ex q (incomplete):  0
CYCLE:   1082000052 Utilization st q (incomplete):  0
CYCLE:   1082000052 Utilization ld q (incomplete):  0
CYCLE:   1082000052 WDMA total latency:          0
CYCLE:   1082000052 Utilization ex q:  0
CYCLE:   1082000052 Utilization:  0
CYCLE:   1082000052 Utilization ex q (incomplete):  0
CYCLE:   1084000052 Utilization ld q (incomplete):  0
CYCLE:   1084000052 RDMA bytes rec:          0
CYCLE:   1084000052 Utilization st q:  0
CYCLE:   1084000052 Utilization ld q:  0
CYCLE:   1084000052 Utilization:  0
CYCLE:   1084000052 Utilization ld q:  0
CYCLE:   1084000052 Utilization st q:  0
CYCLE:   1084000052 rdma_total_latency:          0
CYCLE:   1084000052 Utilization st q (incomplete):  0
CYCLE:   1084000052 WDMA bytes sent:          0
CYCLE:   1084000052 Utilization ex q:  0
CYCLE:   1084000052 Utilization ex q (incomplete):  0
CYCLE:   1084000052 Utilization st q (incomplete):  0
CYCLE:   1084000052 Utilization ld q (incomplete):  0
CYCLE:   1084000052 WDMA total latency:          0
CYCLE:   1084000052 Utilization ex q:  0
CYCLE:   1084000052 Utilization:  0
CYCLE:   1084000052 Utilization ex q (incomplete):  0
CYCLE:   1086000052 Utilization ld q (incomplete):  0
CYCLE:   1086000052 RDMA bytes rec:          0
CYCLE:   1086000052 Utilization st q:  0
CYCLE:   1086000052 Utilization ld q:  0
CYCLE:   1086000052 Utilization:  0
CYCLE:   1086000052 Utilization ld q:  0
CYCLE:   1086000052 Utilization st q:  0
CYCLE:   1086000052 rdma_total_latency:          0
CYCLE:   1086000052 Utilization st q (incomplete):  0
CYCLE:   1086000052 WDMA bytes sent:          0
CYCLE:   1086000052 Utilization ex q:  0
CYCLE:   1086000052 Utilization ex q (incomplete):  0
CYCLE:   1086000052 Utilization st q (incomplete):  0
CYCLE:   1086000052 Utilization ld q (incomplete):  0
CYCLE:   1086000052 WDMA total latency:          0
CYCLE:   1086000052 Utilization ex q:  0
CYCLE:   1086000052 Utilization:  0
CYCLE:   1086000052 Utilization ex q (incomplete):  0
CYCLE:   1088000052 Utilization ld q (incomplete):  0
CYCLE:   1088000052 RDMA bytes rec:          0
CYCLE:   1088000052 Utilization st q:  0
CYCLE:   1088000052 Utilization ld q:  0
CYCLE:   1088000052 Utilization:  0
CYCLE:   1088000052 Utilization ld q:  0
CYCLE:   1088000052 Utilization st q:  0
CYCLE:   1088000052 rdma_total_latency:          0
CYCLE:   1088000052 Utilization st q (incomplete):  0
CYCLE:   1088000052 WDMA bytes sent:          0
CYCLE:   1088000052 Utilization ex q:  0
CYCLE:   1088000052 Utilization ex q (incomplete):  0
CYCLE:   1088000052 Utilization st q (incomplete):  0
CYCLE:   1088000052 Utilization ld q (incomplete):  0
CYCLE:   1088000052 WDMA total latency:          0
CYCLE:   1088000052 Utilization ex q:  0
CYCLE:   1088000052 Utilization:  0
CYCLE:   1088000052 Utilization ex q (incomplete):  0
CYCLE:   1090000052 Utilization ld q (incomplete):  0
CYCLE:   1090000052 RDMA bytes rec:          0
CYCLE:   1090000052 Utilization st q:  0
CYCLE:   1090000052 Utilization ld q:  0
CYCLE:   1090000052 Utilization:  0
CYCLE:   1090000052 Utilization ld q:  0
CYCLE:   1090000052 Utilization st q:  0
CYCLE:   1090000052 rdma_total_latency:          0
CYCLE:   1090000052 Utilization st q (incomplete):  0
CYCLE:   1090000052 WDMA bytes sent:          0
CYCLE:   1090000052 Utilization ex q:  0
CYCLE:   1090000052 Utilization ex q (incomplete):  0
CYCLE:   1090000052 Utilization st q (incomplete):  0
CYCLE:   1090000052 Utilization ld q (incomplete):  0
CYCLE:   1090000052 WDMA total latency:          0
CYCLE:   1090000052 Utilization ex q:  0
CYCLE:   1090000052 Utilization:  0
CYCLE:   1090000052 Utilization ex q (incomplete):  0
CYCLE:   1092000052 Utilization ld q (incomplete):  0
CYCLE:   1092000052 RDMA bytes rec:          0
CYCLE:   1092000052 Utilization st q:  0
CYCLE:   1092000052 Utilization ld q:  0
CYCLE:   1092000052 Utilization:  0
CYCLE:   1092000052 Utilization ld q:  0
CYCLE:   1092000052 Utilization st q:  0
CYCLE:   1092000052 rdma_total_latency:          0
CYCLE:   1092000052 Utilization st q (incomplete):  0
CYCLE:   1092000052 WDMA bytes sent:          0
CYCLE:   1092000052 Utilization ex q:  0
CYCLE:   1092000052 Utilization ex q (incomplete):  0
CYCLE:   1092000052 Utilization st q (incomplete):  0
CYCLE:   1092000052 Utilization ld q (incomplete):  0
CYCLE:   1092000052 WDMA total latency:          0
CYCLE:   1092000052 Utilization ex q:  0
CYCLE:   1092000052 Utilization:  0
CYCLE:   1092000052 Utilization ex q (incomplete):  0
CYCLE:   1094000052 Utilization ld q (incomplete):  0
CYCLE:   1094000052 RDMA bytes rec:          0
CYCLE:   1094000052 Utilization st q:  0
CYCLE:   1094000052 Utilization ld q:  0
CYCLE:   1094000052 Utilization:  0
CYCLE:   1094000052 Utilization ld q:  0
CYCLE:   1094000052 Utilization st q:  0
CYCLE:   1094000052 rdma_total_latency:          0
CYCLE:   1094000052 Utilization st q (incomplete):  0
CYCLE:   1094000052 WDMA bytes sent:          0
CYCLE:   1094000052 Utilization ex q:  0
CYCLE:   1094000052 Utilization ex q (incomplete):  0
CYCLE:   1094000052 Utilization st q (incomplete):  0
CYCLE:   1094000052 Utilization ld q (incomplete):  0
CYCLE:   1094000052 WDMA total latency:          0
CYCLE:   1094000052 Utilization ex q:  0
CYCLE:   1094000052 Utilization:  0
CYCLE:   1094000052 Utilization ex q (incomplete):  0
CYCLE:   1096000052 Utilization ld q (incomplete):  0
CYCLE:   1096000052 RDMA bytes rec:          0
CYCLE:   1096000052 Utilization st q:  0
CYCLE:   1096000052 Utilization ld q:  0
CYCLE:   1096000052 Utilization:  0
CYCLE:   1096000052 Utilization ld q:  0
CYCLE:   1096000052 Utilization st q:  0
CYCLE:   1096000052 rdma_total_latency:          0
CYCLE:   1096000052 Utilization st q (incomplete):  0
CYCLE:   1096000052 WDMA bytes sent:          0
CYCLE:   1096000052 Utilization ex q:  0
CYCLE:   1096000052 Utilization ex q (incomplete):  0
CYCLE:   1096000052 Utilization st q (incomplete):  0
CYCLE:   1096000052 Utilization ld q (incomplete):  0
CYCLE:   1096000052 WDMA total latency:          0
CYCLE:   1096000052 Utilization ex q:  0
CYCLE:   1096000052 Utilization:  0
CYCLE:   1096000052 Utilization ex q (incomplete):  0
CYCLE:   1098000052 Utilization ld q (incomplete):  0
CYCLE:   1098000052 RDMA bytes rec:          0
CYCLE:   1098000052 Utilization st q:  0
CYCLE:   1098000052 Utilization ld q:  0
CYCLE:   1098000052 Utilization:  0
CYCLE:   1098000052 Utilization ld q:  0
CYCLE:   1098000052 Utilization st q:  0
CYCLE:   1098000052 rdma_total_latency:          0
CYCLE:   1098000052 Utilization st q (incomplete):  0
CYCLE:   1098000052 WDMA bytes sent:          0
CYCLE:   1098000052 Utilization ex q:  0
CYCLE:   1098000052 Utilization ex q (incomplete):  0
CYCLE:   1098000052 Utilization st q (incomplete):  0
CYCLE:   1098000052 Utilization ld q (incomplete):  0
CYCLE:   1098000052 WDMA total latency:          0
CYCLE:   1098000052 Utilization ex q:  0
CYCLE:   1098000052 Utilization:  0
CYCLE:   1098000052 Utilization ex q (incomplete):  0
CYCLE:   1100000052 Utilization ld q (incomplete):  0
CYCLE:   1100000052 RDMA bytes rec:          0
CYCLE:   1100000052 Utilization st q:  0
CYCLE:   1100000052 Utilization ld q:  0
CYCLE:   1100000052 Utilization:  0
CYCLE:   1100000052 Utilization ld q:  0
CYCLE:   1100000052 Utilization st q:  0
CYCLE:   1100000052 rdma_total_latency:          0
CYCLE:   1100000052 Utilization st q (incomplete):  0
CYCLE:   1100000052 WDMA bytes sent:          0
CYCLE:   1100000052 Utilization ex q:  0
CYCLE:   1100000052 Utilization ex q (incomplete):  0
CYCLE:   1100000052 Utilization st q (incomplete):  0
CYCLE:   1100000052 Utilization ld q (incomplete):  0
CYCLE:   1100000052 WDMA total latency:          0
CYCLE:   1100000052 Utilization ex q:  0
CYCLE:   1100000052 Utilization:  0
CYCLE:   1100000052 Utilization ex q (incomplete):  0
CYCLE:   1102000052 Utilization ld q (incomplete):  0
CYCLE:   1102000052 RDMA bytes rec:          0
CYCLE:   1102000052 Utilization st q:  0
CYCLE:   1102000052 Utilization ld q:  0
CYCLE:   1102000052 Utilization:  0
CYCLE:   1102000052 Utilization ld q:  0
CYCLE:   1102000052 Utilization st q:  0
CYCLE:   1102000052 rdma_total_latency:          0
CYCLE:   1102000052 Utilization st q (incomplete):  0
CYCLE:   1102000052 WDMA bytes sent:          0
CYCLE:   1102000052 Utilization ex q:  0
CYCLE:   1102000052 Utilization ex q (incomplete):  0
CYCLE:   1102000052 Utilization st q (incomplete):  0
CYCLE:   1102000052 Utilization ld q (incomplete):  0
CYCLE:   1102000052 WDMA total latency:          0
CYCLE:   1102000052 Utilization ex q:  0
CYCLE:   1102000052 Utilization:  0
CYCLE:   1102000052 Utilization ex q (incomplete):  0
CYCLE:   1104000052 Utilization ld q (incomplete):  0
CYCLE:   1104000052 RDMA bytes rec:          0
CYCLE:   1104000052 Utilization st q:  0
CYCLE:   1104000052 Utilization ld q:  0
CYCLE:   1104000052 Utilization:  0
CYCLE:   1104000052 Utilization ld q:  0
CYCLE:   1104000052 Utilization st q:  0
CYCLE:   1104000052 rdma_total_latency:          0
CYCLE:   1104000052 Utilization st q (incomplete):  0
CYCLE:   1104000052 WDMA bytes sent:          0
CYCLE:   1104000052 Utilization ex q:  0
CYCLE:   1104000052 Utilization ex q (incomplete):  0
CYCLE:   1104000052 Utilization st q (incomplete):  0
CYCLE:   1104000052 Utilization ld q (incomplete):  0
CYCLE:   1104000052 WDMA total latency:          0
CYCLE:   1104000052 Utilization ex q:  0
CYCLE:   1104000052 Utilization:  0
CYCLE:   1104000052 Utilization ex q (incomplete):  0
CYCLE:   1106000052 Utilization ld q (incomplete):  0
CYCLE:   1106000052 RDMA bytes rec:          0
CYCLE:   1106000052 Utilization st q:  0
CYCLE:   1106000052 Utilization ld q:  0
CYCLE:   1106000052 Utilization:  0
CYCLE:   1106000052 Utilization ld q:  0
CYCLE:   1106000052 Utilization st q:  0
CYCLE:   1106000052 rdma_total_latency:          0
CYCLE:   1106000052 Utilization st q (incomplete):  0
CYCLE:   1106000052 WDMA bytes sent:          0
CYCLE:   1106000052 Utilization ex q:  0
CYCLE:   1106000052 Utilization ex q (incomplete):  0
CYCLE:   1106000052 Utilization st q (incomplete):  0
CYCLE:   1106000052 Utilization ld q (incomplete):  0
CYCLE:   1106000052 WDMA total latency:          0
CYCLE:   1106000052 Utilization ex q:  0
CYCLE:   1106000052 Utilization:  0
CYCLE:   1106000052 Utilization ex q (incomplete):  0
CYCLE:   1108000052 Utilization ld q (incomplete):  0
CYCLE:   1108000052 RDMA bytes rec:          0
CYCLE:   1108000052 Utilization st q:  0
CYCLE:   1108000052 Utilization ld q:  0
CYCLE:   1108000052 Utilization:  0
CYCLE:   1108000052 Utilization ld q:  0
CYCLE:   1108000052 Utilization st q:  0
CYCLE:   1108000052 rdma_total_latency:          0
CYCLE:   1108000052 Utilization st q (incomplete):  0
CYCLE:   1108000052 WDMA bytes sent:          0
CYCLE:   1108000052 Utilization ex q:  0
CYCLE:   1108000052 Utilization ex q (incomplete):  0
CYCLE:   1108000052 Utilization st q (incomplete):  0
CYCLE:   1108000052 Utilization ld q (incomplete):  0
CYCLE:   1108000052 WDMA total latency:          0
CYCLE:   1108000052 Utilization ex q:  0
CYCLE:   1108000052 Utilization:  0
CYCLE:   1108000052 Utilization ex q (incomplete):  0
CYCLE:   1110000052 Utilization ld q (incomplete):  0
CYCLE:   1110000052 RDMA bytes rec:          0
CYCLE:   1110000052 Utilization st q:  0
CYCLE:   1110000052 Utilization ld q:  0
CYCLE:   1110000052 Utilization:  0
CYCLE:   1110000052 Utilization ld q:  0
CYCLE:   1110000052 Utilization st q:  0
CYCLE:   1110000052 rdma_total_latency:          0
CYCLE:   1110000052 Utilization st q (incomplete):  0
CYCLE:   1110000052 WDMA bytes sent:          0
CYCLE:   1110000052 Utilization ex q:  0
CYCLE:   1110000052 Utilization ex q (incomplete):  0
CYCLE:   1110000052 Utilization st q (incomplete):  0
CYCLE:   1110000052 Utilization ld q (incomplete):  0
CYCLE:   1110000052 WDMA total latency:          0
CYCLE:   1110000052 Utilization ex q:  0
CYCLE:   1110000052 Utilization:  0
CYCLE:   1110000052 Utilization ex q (incomplete):  0
CYCLE:   1112000052 Utilization ld q (incomplete):  0
CYCLE:   1112000052 RDMA bytes rec:          0
CYCLE:   1112000052 Utilization st q:  0
CYCLE:   1112000052 Utilization ld q:  0
CYCLE:   1112000052 Utilization:  0
CYCLE:   1112000052 Utilization ld q:  0
CYCLE:   1112000052 Utilization st q:  0
CYCLE:   1112000052 rdma_total_latency:          0
CYCLE:   1112000052 Utilization st q (incomplete):  0
CYCLE:   1112000052 WDMA bytes sent:          0
CYCLE:   1112000052 Utilization ex q:  0
CYCLE:   1112000052 Utilization ex q (incomplete):  0
CYCLE:   1112000052 Utilization st q (incomplete):  0
CYCLE:   1112000052 Utilization ld q (incomplete):  0
CYCLE:   1112000052 WDMA total latency:          0
CYCLE:   1112000052 Utilization ex q:  0
CYCLE:   1112000052 Utilization:  0
CYCLE:   1112000052 Utilization ex q (incomplete):  0
CYCLE:   1114000052 Utilization ld q (incomplete):  0
CYCLE:   1114000052 RDMA bytes rec:          0
CYCLE:   1114000052 Utilization st q:  0
CYCLE:   1114000052 Utilization ld q:  0
CYCLE:   1114000052 Utilization:  0
CYCLE:   1114000052 Utilization ld q:  0
CYCLE:   1114000052 Utilization st q:  0
CYCLE:   1114000052 rdma_total_latency:          0
CYCLE:   1114000052 Utilization st q (incomplete):  0
CYCLE:   1114000052 WDMA bytes sent:          0
CYCLE:   1114000052 Utilization ex q:  0
CYCLE:   1114000052 Utilization ex q (incomplete):  0
CYCLE:   1114000052 Utilization st q (incomplete):  0
CYCLE:   1114000052 Utilization ld q (incomplete):  0
CYCLE:   1114000052 WDMA total latency:          0
CYCLE:   1114000052 Utilization ex q:  0
CYCLE:   1114000052 Utilization:  0
CYCLE:   1114000052 Utilization ex q (incomplete):  0
CYCLE:   1116000052 Utilization ld q (incomplete):  0
CYCLE:   1116000052 RDMA bytes rec:          0
CYCLE:   1116000052 Utilization st q:  0
CYCLE:   1116000052 Utilization ld q:  0
CYCLE:   1116000052 Utilization:  0
CYCLE:   1116000052 Utilization ld q:  0
CYCLE:   1116000052 Utilization st q:  0
CYCLE:   1116000052 rdma_total_latency:          0
CYCLE:   1116000052 Utilization st q (incomplete):  0
CYCLE:   1116000052 WDMA bytes sent:          0
CYCLE:   1116000052 Utilization ex q:  0
CYCLE:   1116000052 Utilization ex q (incomplete):  0
CYCLE:   1116000052 Utilization st q (incomplete):  0
CYCLE:   1116000052 Utilization ld q (incomplete):  0
CYCLE:   1116000052 WDMA total latency:          0
CYCLE:   1116000052 Utilization ex q:  0
CYCLE:   1116000052 Utilization:  0
CYCLE:   1116000052 Utilization ex q (incomplete):  0
CYCLE:   1118000052 Utilization ld q (incomplete):  0
CYCLE:   1118000052 RDMA bytes rec:          0
CYCLE:   1118000052 Utilization st q:  0
CYCLE:   1118000052 Utilization ld q:  0
CYCLE:   1118000052 Utilization:  0
CYCLE:   1118000052 Utilization ld q:  0
CYCLE:   1118000052 Utilization st q:  0
CYCLE:   1118000052 rdma_total_latency:          0
CYCLE:   1118000052 Utilization st q (incomplete):  0
CYCLE:   1118000052 WDMA bytes sent:          0
CYCLE:   1118000052 Utilization ex q:  0
CYCLE:   1118000052 Utilization ex q (incomplete):  0
CYCLE:   1118000052 Utilization st q (incomplete):  0
CYCLE:   1118000052 Utilization ld q (incomplete):  0
CYCLE:   1118000052 WDMA total latency:          0
CYCLE:   1118000052 Utilization ex q:  0
CYCLE:   1118000052 Utilization:  0
CYCLE:   1118000052 Utilization ex q (incomplete):  0
CYCLE:   1120000052 Utilization ld q (incomplete):  0
CYCLE:   1120000052 RDMA bytes rec:          0
CYCLE:   1120000052 Utilization st q:  0
CYCLE:   1120000052 Utilization ld q:  0
CYCLE:   1120000052 Utilization:  0
CYCLE:   1120000052 Utilization ld q:  0
CYCLE:   1120000052 Utilization st q:  0
CYCLE:   1120000052 rdma_total_latency:          0
CYCLE:   1120000052 Utilization st q (incomplete):  0
CYCLE:   1120000052 WDMA bytes sent:          0
CYCLE:   1120000052 Utilization ex q:  0
CYCLE:   1120000052 Utilization ex q (incomplete):  0
CYCLE:   1120000052 Utilization st q (incomplete):  0
CYCLE:   1120000052 Utilization ld q (incomplete):  0
CYCLE:   1120000052 WDMA total latency:          0
CYCLE:   1120000052 Utilization ex q:  0
CYCLE:   1120000052 Utilization:  0
CYCLE:   1120000052 Utilization ex q (incomplete):  0
CYCLE:   1122000052 Utilization ld q (incomplete):  0
CYCLE:   1122000052 RDMA bytes rec:          0
CYCLE:   1122000052 Utilization st q:  0
CYCLE:   1122000052 Utilization ld q:  0
CYCLE:   1122000052 Utilization:  0
CYCLE:   1122000052 Utilization ld q:  0
CYCLE:   1122000052 Utilization st q:  0
CYCLE:   1122000052 rdma_total_latency:          0
CYCLE:   1122000052 Utilization st q (incomplete):  0
CYCLE:   1122000052 WDMA bytes sent:          0
CYCLE:   1122000052 Utilization ex q:  0
CYCLE:   1122000052 Utilization ex q (incomplete):  0
CYCLE:   1122000052 Utilization st q (incomplete):  0
CYCLE:   1122000052 Utilization ld q (incomplete):  0
CYCLE:   1122000052 WDMA total latency:          0
CYCLE:   1122000052 Utilization ex q:  0
CYCLE:   1122000052 Utilization:  0
CYCLE:   1122000052 Utilization ex q (incomplete):  0
CYCLE:   1124000052 Utilization ld q (incomplete):  0
CYCLE:   1124000052 RDMA bytes rec:          0
CYCLE:   1124000052 Utilization st q:  0
CYCLE:   1124000052 Utilization ld q:  0
CYCLE:   1124000052 Utilization:  0
CYCLE:   1124000052 Utilization ld q:  0
CYCLE:   1124000052 Utilization st q:  0
CYCLE:   1124000052 rdma_total_latency:          0
CYCLE:   1124000052 Utilization st q (incomplete):  0
CYCLE:   1124000052 WDMA bytes sent:          0
CYCLE:   1124000052 Utilization ex q:  0
CYCLE:   1124000052 Utilization ex q (incomplete):  0
CYCLE:   1124000052 Utilization st q (incomplete):  0
CYCLE:   1124000052 Utilization ld q (incomplete):  0
CYCLE:   1124000052 WDMA total latency:          0
CYCLE:   1124000052 Utilization ex q:  0
CYCLE:   1124000052 Utilization:  0
CYCLE:   1124000052 Utilization ex q (incomplete):  0
CYCLE:   1126000052 Utilization ld q (incomplete):  0
CYCLE:   1126000052 RDMA bytes rec:          0
CYCLE:   1126000052 Utilization st q:  0
CYCLE:   1126000052 Utilization ld q:  0
CYCLE:   1126000052 Utilization:  0
CYCLE:   1126000052 Utilization ld q:  0
CYCLE:   1126000052 Utilization st q:  0
CYCLE:   1126000052 rdma_total_latency:          0
CYCLE:   1126000052 Utilization st q (incomplete):  0
CYCLE:   1126000052 WDMA bytes sent:          0
CYCLE:   1126000052 Utilization ex q:  0
CYCLE:   1126000052 Utilization ex q (incomplete):  0
CYCLE:   1126000052 Utilization st q (incomplete):  0
CYCLE:   1126000052 Utilization ld q (incomplete):  0
CYCLE:   1126000052 WDMA total latency:          0
CYCLE:   1126000052 Utilization ex q:  0
CYCLE:   1126000052 Utilization:  0
CYCLE:   1126000052 Utilization ex q (incomplete):  0
CYCLE:   1128000052 Utilization ld q (incomplete):  0
CYCLE:   1128000052 RDMA bytes rec:          0
CYCLE:   1128000052 Utilization st q:  0
CYCLE:   1128000052 Utilization ld q:  0
CYCLE:   1128000052 Utilization:  0
CYCLE:   1128000052 Utilization ld q:  0
CYCLE:   1128000052 Utilization st q:  0
CYCLE:   1128000052 rdma_total_latency:          0
CYCLE:   1128000052 Utilization st q (incomplete):  0
CYCLE:   1128000052 WDMA bytes sent:          0
CYCLE:   1128000052 Utilization ex q:  0
CYCLE:   1128000052 Utilization ex q (incomplete):  0
CYCLE:   1128000052 Utilization st q (incomplete):  0
CYCLE:   1128000052 Utilization ld q (incomplete):  0
CYCLE:   1128000052 WDMA total latency:          0
CYCLE:   1128000052 Utilization ex q:  0
CYCLE:   1128000052 Utilization:  0
CYCLE:   1128000052 Utilization ex q (incomplete):  0
CYCLE:   1130000052 Utilization ld q (incomplete):  0
CYCLE:   1130000052 RDMA bytes rec:          0
CYCLE:   1130000052 Utilization st q:  0
CYCLE:   1130000052 Utilization ld q:  0
CYCLE:   1130000052 Utilization:  0
CYCLE:   1130000052 Utilization ld q:  0
CYCLE:   1130000052 Utilization st q:  0
CYCLE:   1130000052 rdma_total_latency:          0
CYCLE:   1130000052 Utilization st q (incomplete):  0
CYCLE:   1130000052 WDMA bytes sent:          0
CYCLE:   1130000052 Utilization ex q:  0
CYCLE:   1130000052 Utilization ex q (incomplete):  0
CYCLE:   1130000052 Utilization st q (incomplete):  0
CYCLE:   1130000052 Utilization ld q (incomplete):  0
CYCLE:   1130000052 WDMA total latency:          0
CYCLE:   1130000052 Utilization ex q:  0
CYCLE:   1130000052 Utilization:  0
CYCLE:   1130000052 Utilization ex q (incomplete):  0
CYCLE:   1132000052 Utilization ld q (incomplete):  0
CYCLE:   1132000052 RDMA bytes rec:          0
CYCLE:   1132000052 Utilization st q:  0
CYCLE:   1132000052 Utilization ld q:  0
CYCLE:   1132000052 Utilization:  0
CYCLE:   1132000052 Utilization ld q:  0
CYCLE:   1132000052 Utilization st q:  0
CYCLE:   1132000052 rdma_total_latency:          0
CYCLE:   1132000052 Utilization st q (incomplete):  0
CYCLE:   1132000052 WDMA bytes sent:          0
CYCLE:   1132000052 Utilization ex q:  0
CYCLE:   1132000052 Utilization ex q (incomplete):  0
CYCLE:   1132000052 Utilization st q (incomplete):  0
CYCLE:   1132000052 Utilization ld q (incomplete):  0
CYCLE:   1132000052 WDMA total latency:          0
CYCLE:   1132000052 Utilization ex q:  0
CYCLE:   1132000052 Utilization:  0
CYCLE:   1132000052 Utilization ex q (incomplete):  0
CYCLE:   1134000052 Utilization ld q (incomplete):  0
CYCLE:   1134000052 RDMA bytes rec:          0
CYCLE:   1134000052 Utilization st q:  0
CYCLE:   1134000052 Utilization ld q:  0
CYCLE:   1134000052 Utilization:  0
CYCLE:   1134000052 Utilization ld q:  0
CYCLE:   1134000052 Utilization st q:  0
CYCLE:   1134000052 rdma_total_latency:          0
CYCLE:   1134000052 Utilization st q (incomplete):  0
CYCLE:   1134000052 WDMA bytes sent:          0
CYCLE:   1134000052 Utilization ex q:  0
CYCLE:   1134000052 Utilization ex q (incomplete):  0
CYCLE:   1134000052 Utilization st q (incomplete):  0
CYCLE:   1134000052 Utilization ld q (incomplete):  0
CYCLE:   1134000052 WDMA total latency:          0
CYCLE:   1134000052 Utilization ex q:  0
CYCLE:   1134000052 Utilization:  0
CYCLE:   1134000052 Utilization ex q (incomplete):  0
CYCLE:   1136000052 Utilization ld q (incomplete):  0
CYCLE:   1136000052 RDMA bytes rec:          0
CYCLE:   1136000052 Utilization st q:  0
CYCLE:   1136000052 Utilization ld q:  0
CYCLE:   1136000052 Utilization:  0
CYCLE:   1136000052 Utilization ld q:  0
CYCLE:   1136000052 Utilization st q:  0
CYCLE:   1136000052 rdma_total_latency:          0
CYCLE:   1136000052 Utilization st q (incomplete):  0
CYCLE:   1136000052 WDMA bytes sent:          0
CYCLE:   1136000052 Utilization ex q:  0
CYCLE:   1136000052 Utilization ex q (incomplete):  0
CYCLE:   1136000052 Utilization st q (incomplete):  0
CYCLE:   1136000052 Utilization ld q (incomplete):  0
CYCLE:   1136000052 WDMA total latency:          0
CYCLE:   1136000052 Utilization ex q:  0
CYCLE:   1136000052 Utilization:  0
CYCLE:   1136000052 Utilization ex q (incomplete):  0
CYCLE:   1138000052 Utilization ld q (incomplete):  0
CYCLE:   1138000052 RDMA bytes rec:          0
CYCLE:   1138000052 Utilization st q:  0
CYCLE:   1138000052 Utilization ld q:  0
CYCLE:   1138000052 Utilization:  0
CYCLE:   1138000052 Utilization ld q:  0
CYCLE:   1138000052 Utilization st q:  0
CYCLE:   1138000052 rdma_total_latency:          0
CYCLE:   1138000052 Utilization st q (incomplete):  0
CYCLE:   1138000052 WDMA bytes sent:          0
CYCLE:   1138000052 Utilization ex q:  0
CYCLE:   1138000052 Utilization ex q (incomplete):  0
CYCLE:   1138000052 Utilization st q (incomplete):  0
CYCLE:   1138000052 Utilization ld q (incomplete):  0
CYCLE:   1138000052 WDMA total latency:          0
CYCLE:   1138000052 Utilization ex q:  0
CYCLE:   1138000052 Utilization:  0
CYCLE:   1138000052 Utilization ex q (incomplete):  0
CYCLE:   1140000052 Utilization ld q (incomplete):  0
CYCLE:   1140000052 RDMA bytes rec:          0
CYCLE:   1140000052 Utilization st q:  0
CYCLE:   1140000052 Utilization ld q:  0
CYCLE:   1140000052 Utilization:  0
CYCLE:   1140000052 Utilization ld q:  0
CYCLE:   1140000052 Utilization st q:  0
CYCLE:   1140000052 rdma_total_latency:          0
CYCLE:   1140000052 Utilization st q (incomplete):  0
CYCLE:   1140000052 WDMA bytes sent:          0
CYCLE:   1140000052 Utilization ex q:  0
CYCLE:   1140000052 Utilization ex q (incomplete):  0
CYCLE:   1140000052 Utilization st q (incomplete):  0
CYCLE:   1140000052 Utilization ld q (incomplete):  0
CYCLE:   1140000052 WDMA total latency:          0
CYCLE:   1140000052 Utilization ex q:  0
CYCLE:   1140000052 Utilization:  0
CYCLE:   1140000052 Utilization ex q (incomplete):  0
CYCLE:   1142000052 Utilization ld q (incomplete):  0
CYCLE:   1142000052 RDMA bytes rec:          0
CYCLE:   1142000052 Utilization st q:  0
CYCLE:   1142000052 Utilization ld q:  0
CYCLE:   1142000052 Utilization:  0
CYCLE:   1142000052 Utilization ld q:  0
CYCLE:   1142000052 Utilization st q:  0
CYCLE:   1142000052 rdma_total_latency:          0
CYCLE:   1142000052 Utilization st q (incomplete):  0
CYCLE:   1142000052 WDMA bytes sent:          0
CYCLE:   1142000052 Utilization ex q:  0
CYCLE:   1142000052 Utilization ex q (incomplete):  0
CYCLE:   1142000052 Utilization st q (incomplete):  0
CYCLE:   1142000052 Utilization ld q (incomplete):  0
CYCLE:   1142000052 WDMA total latency:          0
CYCLE:   1142000052 Utilization ex q:  0
CYCLE:   1142000052 Utilization:  0
CYCLE:   1142000052 Utilization ex q (incomplete):  0
CYCLE:   1144000052 Utilization ld q (incomplete):  0
CYCLE:   1144000052 RDMA bytes rec:          0
CYCLE:   1144000052 Utilization st q:  0
CYCLE:   1144000052 Utilization ld q:  0
CYCLE:   1144000052 Utilization:  0
CYCLE:   1144000052 Utilization ld q:  0
CYCLE:   1144000052 Utilization st q:  0
CYCLE:   1144000052 rdma_total_latency:          0
CYCLE:   1144000052 Utilization st q (incomplete):  0
CYCLE:   1144000052 WDMA bytes sent:          0
CYCLE:   1144000052 Utilization ex q:  0
CYCLE:   1144000052 Utilization ex q (incomplete):  0
CYCLE:   1144000052 Utilization st q (incomplete):  0
CYCLE:   1144000052 Utilization ld q (incomplete):  0
CYCLE:   1144000052 WDMA total latency:          0
CYCLE:   1144000052 Utilization ex q:  0
CYCLE:   1144000052 Utilization:  0
CYCLE:   1144000052 Utilization ex q (incomplete):  0
CYCLE:   1146000052 Utilization ld q (incomplete):  0
CYCLE:   1146000052 RDMA bytes rec:          0
CYCLE:   1146000052 Utilization st q:  0
CYCLE:   1146000052 Utilization ld q:  0
CYCLE:   1146000052 Utilization:  0
CYCLE:   1146000052 Utilization ld q:  0
CYCLE:   1146000052 Utilization st q:  0
CYCLE:   1146000052 rdma_total_latency:          0
CYCLE:   1146000052 Utilization st q (incomplete):  0
CYCLE:   1146000052 WDMA bytes sent:          0
CYCLE:   1146000052 Utilization ex q:  0
CYCLE:   1146000052 Utilization ex q (incomplete):  0
CYCLE:   1146000052 Utilization st q (incomplete):  0
CYCLE:   1146000052 Utilization ld q (incomplete):  0
CYCLE:   1146000052 WDMA total latency:          0
CYCLE:   1146000052 Utilization ex q:  0
CYCLE:   1146000052 Utilization:  0
CYCLE:   1146000052 Utilization ex q (incomplete):  0
CYCLE:   1148000052 Utilization ld q (incomplete):  0
CYCLE:   1148000052 RDMA bytes rec:          0
CYCLE:   1148000052 Utilization st q:  0
CYCLE:   1148000052 Utilization ld q:  0
CYCLE:   1148000052 Utilization:  0
CYCLE:   1148000052 Utilization ld q:  0
CYCLE:   1148000052 Utilization st q:  0
CYCLE:   1148000052 rdma_total_latency:          0
CYCLE:   1148000052 Utilization st q (incomplete):  0
CYCLE:   1148000052 WDMA bytes sent:          0
CYCLE:   1148000052 Utilization ex q:  0
CYCLE:   1148000052 Utilization ex q (incomplete):  0
CYCLE:   1148000052 Utilization st q (incomplete):  0
CYCLE:   1148000052 Utilization ld q (incomplete):  0
CYCLE:   1148000052 WDMA total latency:          0
CYCLE:   1148000052 Utilization ex q:  0
CYCLE:   1148000052 Utilization:  0
CYCLE:   1148000052 Utilization ex q (incomplete):  0
CYCLE:   1150000052 Utilization ld q (incomplete):  0
CYCLE:   1150000052 RDMA bytes rec:          0
CYCLE:   1150000052 Utilization st q:  0
CYCLE:   1150000052 Utilization ld q:  0
CYCLE:   1150000052 Utilization:  0
CYCLE:   1150000052 Utilization ld q:  0
CYCLE:   1150000052 Utilization st q:  0
CYCLE:   1150000052 rdma_total_latency:          0
CYCLE:   1150000052 Utilization st q (incomplete):  0
CYCLE:   1150000052 WDMA bytes sent:          0
CYCLE:   1150000052 Utilization ex q:  0
CYCLE:   1150000052 Utilization ex q (incomplete):  0
CYCLE:   1150000052 Utilization st q (incomplete):  0
CYCLE:   1150000052 Utilization ld q (incomplete):  0
CYCLE:   1150000052 WDMA total latency:          0
CYCLE:   1150000052 Utilization ex q:  0
CYCLE:   1150000052 Utilization:  0
CYCLE:   1150000052 Utilization ex q (incomplete):  0
CYCLE:   1152000052 Utilization ld q (incomplete):  0
CYCLE:   1152000052 RDMA bytes rec:          0
CYCLE:   1152000052 Utilization st q:  0
CYCLE:   1152000052 Utilization ld q:  0
CYCLE:   1152000052 Utilization:  0
CYCLE:   1152000052 Utilization ld q:  0
CYCLE:   1152000052 Utilization st q:  0
CYCLE:   1152000052 rdma_total_latency:          0
CYCLE:   1152000052 Utilization st q (incomplete):  0
CYCLE:   1152000052 WDMA bytes sent:          0
CYCLE:   1152000052 Utilization ex q:  0
CYCLE:   1152000052 Utilization ex q (incomplete):  0
CYCLE:   1152000052 Utilization st q (incomplete):  0
CYCLE:   1152000052 Utilization ld q (incomplete):  0
CYCLE:   1152000052 WDMA total latency:          0
CYCLE:   1152000052 Utilization ex q:  0
CYCLE:   1152000052 Utilization:  0
CYCLE:   1152000052 Utilization ex q (incomplete):  0
CYCLE:   1154000052 Utilization ld q (incomplete):  0
CYCLE:   1154000052 RDMA bytes rec:          0
CYCLE:   1154000052 Utilization st q:  0
CYCLE:   1154000052 Utilization ld q:  0
CYCLE:   1154000052 Utilization:  0
CYCLE:   1154000052 Utilization ld q:  0
CYCLE:   1154000052 Utilization st q:  0
CYCLE:   1154000052 rdma_total_latency:          0
CYCLE:   1154000052 Utilization st q (incomplete):  0
CYCLE:   1154000052 WDMA bytes sent:          0
CYCLE:   1154000052 Utilization ex q:  0
CYCLE:   1154000052 Utilization ex q (incomplete):  0
CYCLE:   1154000052 Utilization st q (incomplete):  0
CYCLE:   1154000052 Utilization ld q (incomplete):  0
CYCLE:   1154000052 WDMA total latency:          0
CYCLE:   1154000052 Utilization ex q:  0
CYCLE:   1154000052 Utilization:  0
CYCLE:   1154000052 Utilization ex q (incomplete):  0
CYCLE:   1156000052 Utilization ld q (incomplete):  0
CYCLE:   1156000052 RDMA bytes rec:          0
CYCLE:   1156000052 Utilization st q:  0
CYCLE:   1156000052 Utilization ld q:  0
CYCLE:   1156000052 Utilization:  0
CYCLE:   1156000052 Utilization ld q:  0
CYCLE:   1156000052 Utilization st q:  0
CYCLE:   1156000052 rdma_total_latency:          0
CYCLE:   1156000052 Utilization st q (incomplete):  0
CYCLE:   1156000052 WDMA bytes sent:          0
CYCLE:   1156000052 Utilization ex q:  0
CYCLE:   1156000052 Utilization ex q (incomplete):  0
CYCLE:   1156000052 Utilization st q (incomplete):  0
CYCLE:   1156000052 Utilization ld q (incomplete):  0
CYCLE:   1156000052 WDMA total latency:          0
CYCLE:   1156000052 Utilization ex q:  0
CYCLE:   1156000052 Utilization:  0
CYCLE:   1156000052 Utilization ex q (incomplete):  0
CYCLE:   1158000052 Utilization ld q (incomplete):  0
CYCLE:   1158000052 RDMA bytes rec:          0
CYCLE:   1158000052 Utilization st q:  0
CYCLE:   1158000052 Utilization ld q:  0
CYCLE:   1158000052 Utilization:  0
CYCLE:   1158000052 Utilization ld q:  0
CYCLE:   1158000052 Utilization st q:  0
CYCLE:   1158000052 rdma_total_latency:          0
CYCLE:   1158000052 Utilization st q (incomplete):  0
CYCLE:   1158000052 WDMA bytes sent:          0
CYCLE:   1158000052 Utilization ex q:  0
CYCLE:   1158000052 Utilization ex q (incomplete):  0
CYCLE:   1158000052 Utilization st q (incomplete):  0
CYCLE:   1158000052 Utilization ld q (incomplete):  0
CYCLE:   1158000052 WDMA total latency:          0
CYCLE:   1158000052 Utilization ex q:  0
CYCLE:   1158000052 Utilization:  0
CYCLE:   1158000052 Utilization ex q (incomplete):  0
CYCLE:   1160000052 Utilization ld q (incomplete):  0
CYCLE:   1160000052 RDMA bytes rec:          0
CYCLE:   1160000052 Utilization st q:  0
CYCLE:   1160000052 Utilization ld q:  0
CYCLE:   1160000052 Utilization:  0
CYCLE:   1160000052 Utilization ld q:  0
CYCLE:   1160000052 Utilization st q:  0
CYCLE:   1160000052 rdma_total_latency:          0
CYCLE:   1160000052 Utilization st q (incomplete):  0
CYCLE:   1160000052 WDMA bytes sent:          0
CYCLE:   1160000052 Utilization ex q:  0
CYCLE:   1160000052 Utilization ex q (incomplete):  0
CYCLE:   1160000052 Utilization st q (incomplete):  0
CYCLE:   1160000052 Utilization ld q (incomplete):  0
CYCLE:   1160000052 WDMA total latency:          0
CYCLE:   1160000052 Utilization ex q:  0
CYCLE:   1160000052 Utilization:  0
CYCLE:   1160000052 Utilization ex q (incomplete):  0
CYCLE:   1162000052 Utilization ld q (incomplete):  0
CYCLE:   1162000052 RDMA bytes rec:          0
CYCLE:   1162000052 Utilization st q:  0
CYCLE:   1162000052 Utilization ld q:  0
CYCLE:   1162000052 Utilization:  0
CYCLE:   1162000052 Utilization ld q:  0
CYCLE:   1162000052 Utilization st q:  0
CYCLE:   1162000052 rdma_total_latency:          0
CYCLE:   1162000052 Utilization st q (incomplete):  0
CYCLE:   1162000052 WDMA bytes sent:          0
CYCLE:   1162000052 Utilization ex q:  0
CYCLE:   1162000052 Utilization ex q (incomplete):  0
CYCLE:   1162000052 Utilization st q (incomplete):  0
CYCLE:   1162000052 Utilization ld q (incomplete):  0
CYCLE:   1162000052 WDMA total latency:          0
CYCLE:   1162000052 Utilization ex q:  0
CYCLE:   1162000052 Utilization:  0
CYCLE:   1162000052 Utilization ex q (incomplete):  0
CYCLE:   1164000052 Utilization ld q (incomplete):  0
CYCLE:   1164000052 RDMA bytes rec:          0
CYCLE:   1164000052 Utilization st q:  0
CYCLE:   1164000052 Utilization ld q:  0
CYCLE:   1164000052 Utilization:  0
CYCLE:   1164000052 Utilization ld q:  0
CYCLE:   1164000052 Utilization st q:  0
CYCLE:   1164000052 rdma_total_latency:          0
CYCLE:   1164000052 Utilization st q (incomplete):  0
CYCLE:   1164000052 WDMA bytes sent:          0
CYCLE:   1164000052 Utilization ex q:  0
CYCLE:   1164000052 Utilization ex q (incomplete):  0
CYCLE:   1164000052 Utilization st q (incomplete):  0
CYCLE:   1164000052 Utilization ld q (incomplete):  0
CYCLE:   1164000052 WDMA total latency:          0
CYCLE:   1164000052 Utilization ex q:  0
CYCLE:   1164000052 Utilization:  0
CYCLE:   1164000052 Utilization ex q (incomplete):  0
CYCLE:   1166000052 Utilization ld q (incomplete):  0
CYCLE:   1166000052 RDMA bytes rec:          0
CYCLE:   1166000052 Utilization st q:  0
CYCLE:   1166000052 Utilization ld q:  0
CYCLE:   1166000052 Utilization:  0
CYCLE:   1166000052 Utilization ld q:  0
CYCLE:   1166000052 Utilization st q:  0
CYCLE:   1166000052 rdma_total_latency:          0
CYCLE:   1166000052 Utilization st q (incomplete):  0
CYCLE:   1166000052 WDMA bytes sent:          0
CYCLE:   1166000052 Utilization ex q:  0
CYCLE:   1166000052 Utilization ex q (incomplete):  0
CYCLE:   1166000052 Utilization st q (incomplete):  0
CYCLE:   1166000052 Utilization ld q (incomplete):  0
CYCLE:   1166000052 WDMA total latency:          0
CYCLE:   1166000052 Utilization ex q:  0
CYCLE:   1166000052 Utilization:  0
CYCLE:   1166000052 Utilization ex q (incomplete):  0
CYCLE:   1168000052 Utilization ld q (incomplete):  0
CYCLE:   1168000052 RDMA bytes rec:          0
CYCLE:   1168000052 Utilization st q:  0
CYCLE:   1168000052 Utilization ld q:  0
CYCLE:   1168000052 Utilization:  0
CYCLE:   1168000052 Utilization ld q:  0
CYCLE:   1168000052 Utilization st q:  0
CYCLE:   1168000052 rdma_total_latency:          0
CYCLE:   1168000052 Utilization st q (incomplete):  0
CYCLE:   1168000052 WDMA bytes sent:          0
CYCLE:   1168000052 Utilization ex q:  0
CYCLE:   1168000052 Utilization ex q (incomplete):  0
CYCLE:   1168000052 Utilization st q (incomplete):  0
CYCLE:   1168000052 Utilization ld q (incomplete):  0
CYCLE:   1168000052 WDMA total latency:          0
CYCLE:   1168000052 Utilization ex q:  0
CYCLE:   1168000052 Utilization:  0
CYCLE:   1168000052 Utilization ex q (incomplete):  0
CYCLE:   1170000052 Utilization ld q (incomplete):  0
CYCLE:   1170000052 RDMA bytes rec:          0
CYCLE:   1170000052 Utilization st q:  0
CYCLE:   1170000052 Utilization ld q:  0
CYCLE:   1170000052 Utilization:  0
CYCLE:   1170000052 Utilization ld q:  0
CYCLE:   1170000052 Utilization st q:  0
CYCLE:   1170000052 rdma_total_latency:          0
CYCLE:   1170000052 Utilization st q (incomplete):  0
CYCLE:   1170000052 WDMA bytes sent:          0
CYCLE:   1170000052 Utilization ex q:  0
CYCLE:   1170000052 Utilization ex q (incomplete):  0
CYCLE:   1170000052 Utilization st q (incomplete):  0
CYCLE:   1170000052 Utilization ld q (incomplete):  0
CYCLE:   1170000052 WDMA total latency:          0
CYCLE:   1170000052 Utilization ex q:  0
CYCLE:   1170000052 Utilization:  0
CYCLE:   1170000052 Utilization ex q (incomplete):  0
CYCLE:   1172000052 Utilization ld q (incomplete):  0
CYCLE:   1172000052 RDMA bytes rec:          0
CYCLE:   1172000052 Utilization st q:  0
CYCLE:   1172000052 Utilization ld q:  0
CYCLE:   1172000052 Utilization:  0
CYCLE:   1172000052 Utilization ld q:  0
CYCLE:   1172000052 Utilization st q:  0
CYCLE:   1172000052 rdma_total_latency:          0
CYCLE:   1172000052 Utilization st q (incomplete):  0
CYCLE:   1172000052 WDMA bytes sent:          0
CYCLE:   1172000052 Utilization ex q:  0
CYCLE:   1172000052 Utilization ex q (incomplete):  0
CYCLE:   1172000052 Utilization st q (incomplete):  0
CYCLE:   1172000052 Utilization ld q (incomplete):  0
CYCLE:   1172000052 WDMA total latency:          0
CYCLE:   1172000052 Utilization ex q:  0
CYCLE:   1172000052 Utilization:  0
CYCLE:   1172000052 Utilization ex q (incomplete):  0
CYCLE:   1174000052 Utilization ld q (incomplete):  0
CYCLE:   1174000052 RDMA bytes rec:          0
CYCLE:   1174000052 Utilization st q:  0
CYCLE:   1174000052 Utilization ld q:  0
CYCLE:   1174000052 Utilization:  0
CYCLE:   1174000052 Utilization ld q:  0
CYCLE:   1174000052 Utilization st q:  0
CYCLE:   1174000052 rdma_total_latency:          0
CYCLE:   1174000052 Utilization st q (incomplete):  0
CYCLE:   1174000052 WDMA bytes sent:          0
CYCLE:   1174000052 Utilization ex q:  0
CYCLE:   1174000052 Utilization ex q (incomplete):  0
CYCLE:   1174000052 Utilization st q (incomplete):  0
CYCLE:   1174000052 Utilization ld q (incomplete):  0
CYCLE:   1174000052 WDMA total latency:          0
CYCLE:   1174000052 Utilization ex q:  0
CYCLE:   1174000052 Utilization:  0
CYCLE:   1174000052 Utilization ex q (incomplete):  0
CYCLE:   1176000052 Utilization ld q (incomplete):  0
CYCLE:   1176000052 RDMA bytes rec:          0
CYCLE:   1176000052 Utilization st q:  0
CYCLE:   1176000052 Utilization ld q:  0
CYCLE:   1176000052 Utilization:  0
CYCLE:   1176000052 Utilization ld q:  0
CYCLE:   1176000052 Utilization st q:  0
CYCLE:   1176000052 rdma_total_latency:          0
CYCLE:   1176000052 Utilization st q (incomplete):  0
CYCLE:   1176000052 WDMA bytes sent:          0
CYCLE:   1176000052 Utilization ex q:  0
CYCLE:   1176000052 Utilization ex q (incomplete):  0
CYCLE:   1176000052 Utilization st q (incomplete):  0
CYCLE:   1176000052 Utilization ld q (incomplete):  0
CYCLE:   1176000052 WDMA total latency:          0
CYCLE:   1176000052 Utilization ex q:  0
CYCLE:   1176000052 Utilization:  0
CYCLE:   1176000052 Utilization ex q (incomplete):  0
CYCLE:   1178000052 Utilization ld q (incomplete):  0
CYCLE:   1178000052 RDMA bytes rec:          0
CYCLE:   1178000052 Utilization st q:  0
CYCLE:   1178000052 Utilization ld q:  0
CYCLE:   1178000052 Utilization:  0
CYCLE:   1178000052 Utilization ld q:  0
CYCLE:   1178000052 Utilization st q:  0
CYCLE:   1178000052 rdma_total_latency:          0
CYCLE:   1178000052 Utilization st q (incomplete):  0
CYCLE:   1178000052 WDMA bytes sent:          0
CYCLE:   1178000052 Utilization ex q:  0
CYCLE:   1178000052 Utilization ex q (incomplete):  0
CYCLE:   1178000052 Utilization st q (incomplete):  0
CYCLE:   1178000052 Utilization ld q (incomplete):  0
CYCLE:   1178000052 WDMA total latency:          0
CYCLE:   1178000052 Utilization ex q:  0
CYCLE:   1178000052 Utilization:  0
CYCLE:   1178000052 Utilization ex q (incomplete):  0
CYCLE:   1180000052 Utilization ld q (incomplete):  0
CYCLE:   1180000052 RDMA bytes rec:          0
CYCLE:   1180000052 Utilization st q:  0
CYCLE:   1180000052 Utilization ld q:  0
CYCLE:   1180000052 Utilization:  0
CYCLE:   1180000052 Utilization ld q:  0
CYCLE:   1180000052 Utilization st q:  0
CYCLE:   1180000052 rdma_total_latency:          0
CYCLE:   1180000052 Utilization st q (incomplete):  0
CYCLE:   1180000052 WDMA bytes sent:          0
CYCLE:   1180000052 Utilization ex q:  0
CYCLE:   1180000052 Utilization ex q (incomplete):  0
CYCLE:   1180000052 Utilization st q (incomplete):  0
CYCLE:   1180000052 Utilization ld q (incomplete):  0
CYCLE:   1180000052 WDMA total latency:          0
CYCLE:   1180000052 Utilization ex q:  0
CYCLE:   1180000052 Utilization:  0
CYCLE:   1180000052 Utilization ex q (incomplete):  0
CYCLE:   1182000052 Utilization ld q (incomplete):  0
CYCLE:   1182000052 RDMA bytes rec:          0
CYCLE:   1182000052 Utilization st q:  0
CYCLE:   1182000052 Utilization ld q:  0
CYCLE:   1182000052 Utilization:  0
CYCLE:   1182000052 Utilization ld q:  0
CYCLE:   1182000052 Utilization st q:  0
CYCLE:   1182000052 rdma_total_latency:          0
CYCLE:   1182000052 Utilization st q (incomplete):  0
CYCLE:   1182000052 WDMA bytes sent:          0
CYCLE:   1182000052 Utilization ex q:  0
CYCLE:   1182000052 Utilization ex q (incomplete):  0
CYCLE:   1182000052 Utilization st q (incomplete):  0
CYCLE:   1182000052 Utilization ld q (incomplete):  0
CYCLE:   1182000052 WDMA total latency:          0
CYCLE:   1182000052 Utilization ex q:  0
CYCLE:   1182000052 Utilization:  0
CYCLE:   1182000052 Utilization ex q (incomplete):  0
CYCLE:   1184000052 Utilization ld q (incomplete):  0
CYCLE:   1184000052 RDMA bytes rec:          0
CYCLE:   1184000052 Utilization st q:  0
CYCLE:   1184000052 Utilization ld q:  0
CYCLE:   1184000052 Utilization:  0
CYCLE:   1184000052 Utilization ld q:  0
CYCLE:   1184000052 Utilization st q:  0
CYCLE:   1184000052 rdma_total_latency:          0
CYCLE:   1184000052 Utilization st q (incomplete):  0
CYCLE:   1184000052 WDMA bytes sent:          0
CYCLE:   1184000052 Utilization ex q:  0
CYCLE:   1184000052 Utilization ex q (incomplete):  0
CYCLE:   1184000052 Utilization st q (incomplete):  0
CYCLE:   1184000052 Utilization ld q (incomplete):  0
CYCLE:   1184000052 WDMA total latency:          0
CYCLE:   1184000052 Utilization ex q:  0
CYCLE:   1184000052 Utilization:  0
CYCLE:   1184000052 Utilization ex q (incomplete):  0
CYCLE:   1186000052 Utilization ld q (incomplete):  0
CYCLE:   1186000052 RDMA bytes rec:          0
CYCLE:   1186000052 Utilization st q:  0
CYCLE:   1186000052 Utilization ld q:  0
CYCLE:   1186000052 Utilization:  0
CYCLE:   1186000052 Utilization ld q:  0
CYCLE:   1186000052 Utilization st q:  0
CYCLE:   1186000052 rdma_total_latency:          0
CYCLE:   1186000052 Utilization st q (incomplete):  0
CYCLE:   1186000052 WDMA bytes sent:          0
CYCLE:   1186000052 Utilization ex q:  0
CYCLE:   1186000052 Utilization ex q (incomplete):  0
CYCLE:   1186000052 Utilization st q (incomplete):  0
CYCLE:   1186000052 Utilization ld q (incomplete):  0
CYCLE:   1186000052 WDMA total latency:          0
CYCLE:   1186000052 Utilization ex q:  0
CYCLE:   1186000052 Utilization:  0
CYCLE:   1186000052 Utilization ex q (incomplete):  0
CYCLE:   1188000052 Utilization ld q (incomplete):  0
CYCLE:   1188000052 RDMA bytes rec:          0
CYCLE:   1188000052 Utilization st q:  0
CYCLE:   1188000052 Utilization ld q:  0
CYCLE:   1188000052 Utilization:  0
CYCLE:   1188000052 Utilization ld q:  0
CYCLE:   1188000052 Utilization st q:  0
CYCLE:   1188000052 rdma_total_latency:          0
CYCLE:   1188000052 Utilization st q (incomplete):  0
CYCLE:   1188000052 WDMA bytes sent:          0
CYCLE:   1188000052 Utilization ex q:  0
CYCLE:   1188000052 Utilization ex q (incomplete):  0
CYCLE:   1188000052 Utilization st q (incomplete):  0
CYCLE:   1188000052 Utilization ld q (incomplete):  0
CYCLE:   1188000052 WDMA total latency:          0
CYCLE:   1188000052 Utilization ex q:  0
CYCLE:   1188000052 Utilization:  0
CYCLE:   1188000052 Utilization ex q (incomplete):  0
CYCLE:   1190000052 Utilization ld q (incomplete):  0
CYCLE:   1190000052 RDMA bytes rec:          0
CYCLE:   1190000052 Utilization st q:  0
CYCLE:   1190000052 Utilization ld q:  0
CYCLE:   1190000052 Utilization:  0
CYCLE:   1190000052 Utilization ld q:  0
CYCLE:   1190000052 Utilization st q:  0
CYCLE:   1190000052 rdma_total_latency:          0
CYCLE:   1190000052 Utilization st q (incomplete):  0
CYCLE:   1190000052 WDMA bytes sent:          0
CYCLE:   1190000052 Utilization ex q:  0
CYCLE:   1190000052 Utilization ex q (incomplete):  0
CYCLE:   1190000052 Utilization st q (incomplete):  0
CYCLE:   1190000052 Utilization ld q (incomplete):  0
CYCLE:   1190000052 WDMA total latency:          0
CYCLE:   1190000052 Utilization ex q:  0
CYCLE:   1190000052 Utilization:  0
CYCLE:   1190000052 Utilization ex q (incomplete):  0
CYCLE:   1192000052 Utilization ld q (incomplete):  0
CYCLE:   1192000052 RDMA bytes rec:          0
CYCLE:   1192000052 Utilization st q:  0
CYCLE:   1192000052 Utilization ld q:  0
CYCLE:   1192000052 Utilization:  0
CYCLE:   1192000052 Utilization ld q:  0
CYCLE:   1192000052 Utilization st q:  0
CYCLE:   1192000052 rdma_total_latency:          0
CYCLE:   1192000052 Utilization st q (incomplete):  0
CYCLE:   1192000052 WDMA bytes sent:          0
CYCLE:   1192000052 Utilization ex q:  0
CYCLE:   1192000052 Utilization ex q (incomplete):  0
CYCLE:   1192000052 Utilization st q (incomplete):  0
CYCLE:   1192000052 Utilization ld q (incomplete):  0
CYCLE:   1192000052 WDMA total latency:          0
CYCLE:   1192000052 Utilization ex q:  0
CYCLE:   1192000052 Utilization:  0
CYCLE:   1192000052 Utilization ex q (incomplete):  0
CYCLE:   1194000052 Utilization ld q (incomplete):  0
CYCLE:   1194000052 RDMA bytes rec:          0
CYCLE:   1194000052 Utilization st q:  0
CYCLE:   1194000052 Utilization ld q:  0
CYCLE:   1194000052 Utilization:  0
CYCLE:   1194000052 Utilization ld q:  0
CYCLE:   1194000052 Utilization st q:  0
CYCLE:   1194000052 rdma_total_latency:          0
CYCLE:   1194000052 Utilization st q (incomplete):  0
CYCLE:   1194000052 WDMA bytes sent:          0
CYCLE:   1194000052 Utilization ex q:  0
CYCLE:   1194000052 Utilization ex q (incomplete):  0
CYCLE:   1194000052 Utilization st q (incomplete):  0
CYCLE:   1194000052 Utilization ld q (incomplete):  0
CYCLE:   1194000052 WDMA total latency:          0
CYCLE:   1194000052 Utilization ex q:  0
CYCLE:   1194000052 Utilization:  0
CYCLE:   1194000052 Utilization ex q (incomplete):  0
CYCLE:   1196000052 Utilization ld q (incomplete):  0
CYCLE:   1196000052 RDMA bytes rec:          0
CYCLE:   1196000052 Utilization st q:  0
CYCLE:   1196000052 Utilization ld q:  0
CYCLE:   1196000052 Utilization:  0
CYCLE:   1196000052 Utilization ld q:  0
CYCLE:   1196000052 Utilization st q:  0
CYCLE:   1196000052 rdma_total_latency:          0
CYCLE:   1196000052 Utilization st q (incomplete):  0
CYCLE:   1196000052 WDMA bytes sent:          0
CYCLE:   1196000052 Utilization ex q:  0
CYCLE:   1196000052 Utilization ex q (incomplete):  0
CYCLE:   1196000052 Utilization st q (incomplete):  0
CYCLE:   1196000052 Utilization ld q (incomplete):  0
CYCLE:   1196000052 WDMA total latency:          0
CYCLE:   1196000052 Utilization ex q:  0
CYCLE:   1196000052 Utilization:  0
CYCLE:   1196000052 Utilization ex q (incomplete):  0
CYCLE:   1198000052 Utilization ld q (incomplete):  0
CYCLE:   1198000052 RDMA bytes rec:          0
CYCLE:   1198000052 Utilization st q:  0
CYCLE:   1198000052 Utilization ld q:  0
CYCLE:   1198000052 Utilization:  0
CYCLE:   1198000052 Utilization ld q:  0
CYCLE:   1198000052 Utilization st q:  0
CYCLE:   1198000052 rdma_total_latency:          0
CYCLE:   1198000052 Utilization st q (incomplete):  0
CYCLE:   1198000052 WDMA bytes sent:          0
CYCLE:   1198000052 Utilization ex q:  0
CYCLE:   1198000052 Utilization ex q (incomplete):  0
CYCLE:   1198000052 Utilization st q (incomplete):  0
CYCLE:   1198000052 Utilization ld q (incomplete):  0
CYCLE:   1198000052 WDMA total latency:          0
CYCLE:   1198000052 Utilization ex q:  0
CYCLE:   1198000052 Utilization:  0
CYCLE:   1198000052 Utilization ex q (incomplete):  0
CYCLE:   1200000052 Utilization ld q (incomplete):  0
CYCLE:   1200000052 RDMA bytes rec:          0
CYCLE:   1200000052 Utilization st q:  0
CYCLE:   1200000052 Utilization ld q:  0
CYCLE:   1200000052 Utilization:  0
CYCLE:   1200000052 Utilization ld q:  0
CYCLE:   1200000052 Utilization st q:  0
CYCLE:   1200000052 rdma_total_latency:          0
CYCLE:   1200000052 Utilization st q (incomplete):  0
CYCLE:   1200000052 WDMA bytes sent:          0
CYCLE:   1200000052 Utilization ex q:  0
CYCLE:   1200000052 Utilization ex q (incomplete):  0
CYCLE:   1200000052 Utilization st q (incomplete):  0
CYCLE:   1200000052 Utilization ld q (incomplete):  0
CYCLE:   1200000052 WDMA total latency:          0
CYCLE:   1200000052 Utilization ex q:  0
CYCLE:   1200000052 Utilization:  0
CYCLE:   1200000052 Utilization ex q (incomplete):  0
CYCLE:   1202000052 Utilization ld q (incomplete):  0
CYCLE:   1202000052 RDMA bytes rec:          0
CYCLE:   1202000052 Utilization st q:  0
CYCLE:   1202000052 Utilization ld q:  0
CYCLE:   1202000052 Utilization:  0
CYCLE:   1202000052 Utilization ld q:  0
CYCLE:   1202000052 Utilization st q:  0
CYCLE:   1202000052 rdma_total_latency:          0
CYCLE:   1202000052 Utilization st q (incomplete):  0
CYCLE:   1202000052 WDMA bytes sent:          0
CYCLE:   1202000052 Utilization ex q:  0
CYCLE:   1202000052 Utilization ex q (incomplete):  0
CYCLE:   1202000052 Utilization st q (incomplete):  0
CYCLE:   1202000052 Utilization ld q (incomplete):  0
CYCLE:   1202000052 WDMA total latency:          0
CYCLE:   1202000052 Utilization ex q:  0
CYCLE:   1202000052 Utilization:  0
CYCLE:   1202000052 Utilization ex q (incomplete):  0
CYCLE:   1204000052 Utilization ld q (incomplete):  0
CYCLE:   1204000052 RDMA bytes rec:          0
CYCLE:   1204000052 Utilization st q:  0
CYCLE:   1204000052 Utilization ld q:  0
CYCLE:   1204000052 Utilization:  0
CYCLE:   1204000052 Utilization ld q:  0
CYCLE:   1204000052 Utilization st q:  0
CYCLE:   1204000052 rdma_total_latency:          0
CYCLE:   1204000052 Utilization st q (incomplete):  0
CYCLE:   1204000052 WDMA bytes sent:          0
CYCLE:   1204000052 Utilization ex q:  0
CYCLE:   1204000052 Utilization ex q (incomplete):  0
CYCLE:   1204000052 Utilization st q (incomplete):  0
CYCLE:   1204000052 Utilization ld q (incomplete):  0
CYCLE:   1204000052 WDMA total latency:          0
CYCLE:   1204000052 Utilization ex q:  0
CYCLE:   1204000052 Utilization:  0
CYCLE:   1204000052 Utilization ex q (incomplete):  0
CYCLE:   1206000052 Utilization ld q (incomplete):  0
CYCLE:   1206000052 RDMA bytes rec:          0
CYCLE:   1206000052 Utilization st q:  0
CYCLE:   1206000052 Utilization ld q:  0
CYCLE:   1206000052 Utilization:  0
CYCLE:   1206000052 Utilization ld q:  0
CYCLE:   1206000052 Utilization st q:  0
CYCLE:   1206000052 rdma_total_latency:          0
CYCLE:   1206000052 Utilization st q (incomplete):  0
CYCLE:   1206000052 WDMA bytes sent:          0
CYCLE:   1206000052 Utilization ex q:  0
CYCLE:   1206000052 Utilization ex q (incomplete):  0
CYCLE:   1206000052 Utilization st q (incomplete):  0
CYCLE:   1206000052 Utilization ld q (incomplete):  0
CYCLE:   1206000052 WDMA total latency:          0
CYCLE:   1206000052 Utilization ex q:  0
CYCLE:   1206000052 Utilization:  0
CYCLE:   1206000052 Utilization ex q (incomplete):  0
CYCLE:   1208000052 Utilization ld q (incomplete):  0
CYCLE:   1208000052 RDMA bytes rec:          0
CYCLE:   1208000052 Utilization st q:  0
CYCLE:   1208000052 Utilization ld q:  0
CYCLE:   1208000052 Utilization:  0
CYCLE:   1208000052 Utilization ld q:  0
CYCLE:   1208000052 Utilization st q:  0
CYCLE:   1208000052 rdma_total_latency:          0
CYCLE:   1208000052 Utilization st q (incomplete):  0
CYCLE:   1208000052 WDMA bytes sent:          0
CYCLE:   1208000052 Utilization ex q:  0
CYCLE:   1208000052 Utilization ex q (incomplete):  0
CYCLE:   1208000052 Utilization st q (incomplete):  0
CYCLE:   1208000052 Utilization ld q (incomplete):  0
CYCLE:   1208000052 WDMA total latency:          0
CYCLE:   1208000052 Utilization ex q:  0
CYCLE:   1208000052 Utilization:  0
CYCLE:   1208000052 Utilization ex q (incomplete):  0
CYCLE:   1210000052 Utilization ld q (incomplete):  0
CYCLE:   1210000052 RDMA bytes rec:          0
CYCLE:   1210000052 Utilization st q:  0
CYCLE:   1210000052 Utilization ld q:  0
CYCLE:   1210000052 Utilization:  0
CYCLE:   1210000052 Utilization ld q:  0
CYCLE:   1210000052 Utilization st q:  0
CYCLE:   1210000052 rdma_total_latency:          0
CYCLE:   1210000052 Utilization st q (incomplete):  0
CYCLE:   1210000052 WDMA bytes sent:          0
CYCLE:   1210000052 Utilization ex q:  0
CYCLE:   1210000052 Utilization ex q (incomplete):  0
CYCLE:   1210000052 Utilization st q (incomplete):  0
CYCLE:   1210000052 Utilization ld q (incomplete):  0
CYCLE:   1210000052 WDMA total latency:          0
CYCLE:   1210000052 Utilization ex q:  0
CYCLE:   1210000052 Utilization:  0
CYCLE:   1210000052 Utilization ex q (incomplete):  0
CYCLE:   1212000052 Utilization ld q (incomplete):  0
CYCLE:   1212000052 RDMA bytes rec:          0
CYCLE:   1212000052 Utilization st q:  0
CYCLE:   1212000052 Utilization ld q:  0
CYCLE:   1212000052 Utilization:  0
CYCLE:   1212000052 Utilization ld q:  0
CYCLE:   1212000052 Utilization st q:  0
CYCLE:   1212000052 rdma_total_latency:          0
CYCLE:   1212000052 Utilization st q (incomplete):  0
CYCLE:   1212000052 WDMA bytes sent:          0
CYCLE:   1212000052 Utilization ex q:  0
CYCLE:   1212000052 Utilization ex q (incomplete):  0
CYCLE:   1212000052 Utilization st q (incomplete):  0
CYCLE:   1212000052 Utilization ld q (incomplete):  0
CYCLE:   1212000052 WDMA total latency:          0
CYCLE:   1212000052 Utilization ex q:  0
CYCLE:   1212000052 Utilization:  0
CYCLE:   1212000052 Utilization ex q (incomplete):  0
CYCLE:   1214000052 Utilization ld q (incomplete):  0
CYCLE:   1214000052 RDMA bytes rec:          0
CYCLE:   1214000052 Utilization st q:  0
CYCLE:   1214000052 Utilization ld q:  0
CYCLE:   1214000052 Utilization:  0
CYCLE:   1214000052 Utilization ld q:  0
CYCLE:   1214000052 Utilization st q:  0
CYCLE:   1214000052 rdma_total_latency:          0
CYCLE:   1214000052 Utilization st q (incomplete):  0
CYCLE:   1214000052 WDMA bytes sent:          0
CYCLE:   1214000052 Utilization ex q:  0
CYCLE:   1214000052 Utilization ex q (incomplete):  0
CYCLE:   1214000052 Utilization st q (incomplete):  0
CYCLE:   1214000052 Utilization ld q (incomplete):  0
CYCLE:   1214000052 WDMA total latency:          0
CYCLE:   1214000052 Utilization ex q:  0
CYCLE:   1214000052 Utilization:  0
CYCLE:   1214000052 Utilization ex q (incomplete):  0
CYCLE:   1216000052 Utilization ld q (incomplete):  0
CYCLE:   1216000052 RDMA bytes rec:          0
CYCLE:   1216000052 Utilization st q:  0
CYCLE:   1216000052 Utilization ld q:  0
CYCLE:   1216000052 Utilization:  0
CYCLE:   1216000052 Utilization ld q:  0
CYCLE:   1216000052 Utilization st q:  0
CYCLE:   1216000052 rdma_total_latency:          0
CYCLE:   1216000052 Utilization st q (incomplete):  0
CYCLE:   1216000052 WDMA bytes sent:          0
CYCLE:   1216000052 Utilization ex q:  0
CYCLE:   1216000052 Utilization ex q (incomplete):  0
CYCLE:   1216000052 Utilization st q (incomplete):  0
CYCLE:   1216000052 Utilization ld q (incomplete):  0
CYCLE:   1216000052 WDMA total latency:          0
CYCLE:   1216000052 Utilization ex q:  0
CYCLE:   1216000052 Utilization:  0
CYCLE:   1216000052 Utilization ex q (incomplete):  0
CYCLE:   1218000052 Utilization ld q (incomplete):  0
CYCLE:   1218000052 RDMA bytes rec:          0
CYCLE:   1218000052 Utilization st q:  0
CYCLE:   1218000052 Utilization ld q:  0
CYCLE:   1218000052 Utilization:  0
CYCLE:   1218000052 Utilization ld q:  0
CYCLE:   1218000052 Utilization st q:  0
CYCLE:   1218000052 rdma_total_latency:          0
CYCLE:   1218000052 Utilization st q (incomplete):  0
CYCLE:   1218000052 WDMA bytes sent:          0
CYCLE:   1218000052 Utilization ex q:  0
CYCLE:   1218000052 Utilization ex q (incomplete):  0
CYCLE:   1218000052 Utilization st q (incomplete):  0
CYCLE:   1218000052 Utilization ld q (incomplete):  0
CYCLE:   1218000052 WDMA total latency:          0
CYCLE:   1218000052 Utilization ex q:  0
CYCLE:   1218000052 Utilization:  0
CYCLE:   1218000052 Utilization ex q (incomplete):  0
CYCLE:   1220000052 Utilization ld q (incomplete):  0
CYCLE:   1220000052 RDMA bytes rec:          0
CYCLE:   1220000052 Utilization st q:  0
CYCLE:   1220000052 Utilization ld q:  0
CYCLE:   1220000052 Utilization:  0
CYCLE:   1220000052 Utilization ld q:  0
CYCLE:   1220000052 Utilization st q:  0
CYCLE:   1220000052 rdma_total_latency:          0
CYCLE:   1220000052 Utilization st q (incomplete):  0
CYCLE:   1220000052 WDMA bytes sent:          0
CYCLE:   1220000052 Utilization ex q:  0
CYCLE:   1220000052 Utilization ex q (incomplete):  0
CYCLE:   1220000052 Utilization st q (incomplete):  0
CYCLE:   1220000052 Utilization ld q (incomplete):  0
CYCLE:   1220000052 WDMA total latency:          0
CYCLE:   1220000052 Utilization ex q:  0
CYCLE:   1220000052 Utilization:  0
CYCLE:   1220000052 Utilization ex q (incomplete):  0
CYCLE:   1222000052 Utilization ld q (incomplete):  0
CYCLE:   1222000052 RDMA bytes rec:          0
CYCLE:   1222000052 Utilization st q:  0
CYCLE:   1222000052 Utilization ld q:  0
CYCLE:   1222000052 Utilization:  0
CYCLE:   1222000052 Utilization ld q:  0
CYCLE:   1222000052 Utilization st q:  0
CYCLE:   1222000052 rdma_total_latency:          0
CYCLE:   1222000052 Utilization st q (incomplete):  0
CYCLE:   1222000052 WDMA bytes sent:          0
CYCLE:   1222000052 Utilization ex q:  0
CYCLE:   1222000052 Utilization ex q (incomplete):  0
CYCLE:   1222000052 Utilization st q (incomplete):  0
CYCLE:   1222000052 Utilization ld q (incomplete):  0
CYCLE:   1222000052 WDMA total latency:          0
CYCLE:   1222000052 Utilization ex q:  0
CYCLE:   1222000052 Utilization:  0
CYCLE:   1222000052 Utilization ex q (incomplete):  0
CYCLE:   1224000052 Utilization ld q (incomplete):  0
CYCLE:   1224000052 RDMA bytes rec:          0
CYCLE:   1224000052 Utilization st q:  0
CYCLE:   1224000052 Utilization ld q:  0
CYCLE:   1224000052 Utilization:  0
CYCLE:   1224000052 Utilization ld q:  0
CYCLE:   1224000052 Utilization st q:  0
CYCLE:   1224000052 rdma_total_latency:          0
CYCLE:   1224000052 Utilization st q (incomplete):  0
CYCLE:   1224000052 WDMA bytes sent:          0
CYCLE:   1224000052 Utilization ex q:  0
CYCLE:   1224000052 Utilization ex q (incomplete):  0
CYCLE:   1224000052 Utilization st q (incomplete):  0
CYCLE:   1224000052 Utilization ld q (incomplete):  0
CYCLE:   1224000052 WDMA total latency:          0
CYCLE:   1224000052 Utilization ex q:  0
CYCLE:   1224000052 Utilization:  0
CYCLE:   1224000052 Utilization ex q (incomplete):  0
CYCLE:   1226000052 Utilization ld q (incomplete):  0
CYCLE:   1226000052 RDMA bytes rec:          0
CYCLE:   1226000052 Utilization st q:  0
CYCLE:   1226000052 Utilization ld q:  0
CYCLE:   1226000052 Utilization:  0
CYCLE:   1226000052 Utilization ld q:  0
CYCLE:   1226000052 Utilization st q:  0
CYCLE:   1226000052 rdma_total_latency:          0
CYCLE:   1226000052 Utilization st q (incomplete):  0
CYCLE:   1226000052 WDMA bytes sent:          0
CYCLE:   1226000052 Utilization ex q:  0
CYCLE:   1226000052 Utilization ex q (incomplete):  0
CYCLE:   1226000052 Utilization st q (incomplete):  0
CYCLE:   1226000052 Utilization ld q (incomplete):  0
CYCLE:   1226000052 WDMA total latency:          0
CYCLE:   1226000052 Utilization ex q:  0
CYCLE:   1226000052 Utilization:  0
CYCLE:   1226000052 Utilization ex q (incomplete):  0
CYCLE:   1228000052 Utilization ld q (incomplete):  0
CYCLE:   1228000052 RDMA bytes rec:          0
CYCLE:   1228000052 Utilization st q:  0
CYCLE:   1228000052 Utilization ld q:  0
CYCLE:   1228000052 Utilization:  0
CYCLE:   1228000052 Utilization ld q:  0
CYCLE:   1228000052 Utilization st q:  0
CYCLE:   1228000052 rdma_total_latency:          0
CYCLE:   1228000052 Utilization st q (incomplete):  0
CYCLE:   1228000052 WDMA bytes sent:          0
CYCLE:   1228000052 Utilization ex q:  0
CYCLE:   1228000052 Utilization ex q (incomplete):  0
CYCLE:   1228000052 Utilization st q (incomplete):  0
CYCLE:   1228000052 Utilization ld q (incomplete):  0
CYCLE:   1228000052 WDMA total latency:          0
CYCLE:   1228000052 Utilization ex q:  0
CYCLE:   1228000052 Utilization:  0
CYCLE:   1228000052 Utilization ex q (incomplete):  0
CYCLE:   1230000052 Utilization ld q (incomplete):  0
CYCLE:   1230000052 RDMA bytes rec:          0
CYCLE:   1230000052 Utilization st q:  0
CYCLE:   1230000052 Utilization ld q:  0
CYCLE:   1230000052 Utilization:  0
CYCLE:   1230000052 Utilization ld q:  0
CYCLE:   1230000052 Utilization st q:  0
CYCLE:   1230000052 rdma_total_latency:          0
CYCLE:   1230000052 Utilization st q (incomplete):  0
CYCLE:   1230000052 WDMA bytes sent:          0
CYCLE:   1230000052 Utilization ex q:  0
CYCLE:   1230000052 Utilization ex q (incomplete):  0
CYCLE:   1230000052 Utilization st q (incomplete):  0
CYCLE:   1230000052 Utilization ld q (incomplete):  0
CYCLE:   1230000052 WDMA total latency:          0
CYCLE:   1230000052 Utilization ex q:  0
CYCLE:   1230000052 Utilization:  0
CYCLE:   1230000052 Utilization ex q (incomplete):  0
CYCLE:   1232000052 Utilization ld q (incomplete):  0
CYCLE:   1232000052 RDMA bytes rec:          0
CYCLE:   1232000052 Utilization st q:  0
CYCLE:   1232000052 Utilization ld q:  0
CYCLE:   1232000052 Utilization:  0
CYCLE:   1232000052 Utilization ld q:  0
CYCLE:   1232000052 Utilization st q:  0
CYCLE:   1232000052 rdma_total_latency:          0
CYCLE:   1232000052 Utilization st q (incomplete):  0
CYCLE:   1232000052 WDMA bytes sent:          0
CYCLE:   1232000052 Utilization ex q:  0
CYCLE:   1232000052 Utilization ex q (incomplete):  0
CYCLE:   1232000052 Utilization st q (incomplete):  0
CYCLE:   1232000052 Utilization ld q (incomplete):  0
CYCLE:   1232000052 WDMA total latency:          0
CYCLE:   1232000052 Utilization ex q:  0
CYCLE:   1232000052 Utilization:  0
CYCLE:   1232000052 Utilization ex q (incomplete):  0
CYCLE:   1234000052 Utilization ld q (incomplete):  0
CYCLE:   1234000052 RDMA bytes rec:          0
CYCLE:   1234000052 Utilization st q:  0
CYCLE:   1234000052 Utilization ld q:  0
CYCLE:   1234000052 Utilization:  0
CYCLE:   1234000052 Utilization ld q:  0
CYCLE:   1234000052 Utilization st q:  0
CYCLE:   1234000052 rdma_total_latency:          0
CYCLE:   1234000052 Utilization st q (incomplete):  0
CYCLE:   1234000052 WDMA bytes sent:          0
CYCLE:   1234000052 Utilization ex q:  0
CYCLE:   1234000052 Utilization ex q (incomplete):  0
CYCLE:   1234000052 Utilization st q (incomplete):  0
CYCLE:   1234000052 Utilization ld q (incomplete):  0
CYCLE:   1234000052 WDMA total latency:          0
CYCLE:   1234000052 Utilization ex q:  0
CYCLE:   1234000052 Utilization:  0
CYCLE:   1234000052 Utilization ex q (incomplete):  0
CYCLE:   1236000052 Utilization ld q (incomplete):  0
CYCLE:   1236000052 RDMA bytes rec:          0
CYCLE:   1236000052 Utilization st q:  0
CYCLE:   1236000052 Utilization ld q:  0
CYCLE:   1236000052 Utilization:  0
CYCLE:   1236000052 Utilization ld q:  0
CYCLE:   1236000052 Utilization st q:  0
CYCLE:   1236000052 rdma_total_latency:          0
CYCLE:   1236000052 Utilization st q (incomplete):  0
CYCLE:   1236000052 WDMA bytes sent:          0
CYCLE:   1236000052 Utilization ex q:  0
CYCLE:   1236000052 Utilization ex q (incomplete):  0
CYCLE:   1236000052 Utilization st q (incomplete):  0
CYCLE:   1236000052 Utilization ld q (incomplete):  0
CYCLE:   1236000052 WDMA total latency:          0
CYCLE:   1236000052 Utilization ex q:  0
CYCLE:   1236000052 Utilization:  0
CYCLE:   1236000052 Utilization ex q (incomplete):  0
CYCLE:   1238000052 Utilization ld q (incomplete):  0
CYCLE:   1238000052 RDMA bytes rec:          0
CYCLE:   1238000052 Utilization st q:  0
CYCLE:   1238000052 Utilization ld q:  0
CYCLE:   1238000052 Utilization:  0
CYCLE:   1238000052 Utilization ld q:  0
CYCLE:   1238000052 Utilization st q:  0
CYCLE:   1238000052 rdma_total_latency:          0
CYCLE:   1238000052 Utilization st q (incomplete):  0
CYCLE:   1238000052 WDMA bytes sent:          0
CYCLE:   1238000052 Utilization ex q:  0
CYCLE:   1238000052 Utilization ex q (incomplete):  0
CYCLE:   1238000052 Utilization st q (incomplete):  0
CYCLE:   1238000052 Utilization ld q (incomplete):  0
CYCLE:   1238000052 WDMA total latency:          0
CYCLE:   1238000052 Utilization ex q:  0
CYCLE:   1238000052 Utilization:  0
CYCLE:   1238000052 Utilization ex q (incomplete):  0
CYCLE:   1240000052 Utilization ld q (incomplete):  0
CYCLE:   1240000052 RDMA bytes rec:          0
CYCLE:   1240000052 Utilization st q:  0
CYCLE:   1240000052 Utilization ld q:  0
CYCLE:   1240000052 Utilization:  0
CYCLE:   1240000052 Utilization ld q:  0
CYCLE:   1240000052 Utilization st q:  0
CYCLE:   1240000052 rdma_total_latency:          0
CYCLE:   1240000052 Utilization st q (incomplete):  0
CYCLE:   1240000052 WDMA bytes sent:          0
CYCLE:   1240000052 Utilization ex q:  0
CYCLE:   1240000052 Utilization ex q (incomplete):  0
CYCLE:   1240000052 Utilization st q (incomplete):  0
CYCLE:   1240000052 Utilization ld q (incomplete):  0
CYCLE:   1240000052 WDMA total latency:          0
CYCLE:   1240000052 Utilization ex q:  0
CYCLE:   1240000052 Utilization:  0
CYCLE:   1240000052 Utilization ex q (incomplete):  0
CYCLE:   1242000052 Utilization ld q (incomplete):  0
CYCLE:   1242000052 RDMA bytes rec:          0
CYCLE:   1242000052 Utilization st q:  0
CYCLE:   1242000052 Utilization ld q:  0
CYCLE:   1242000052 Utilization:  0
CYCLE:   1242000052 Utilization ld q:  0
CYCLE:   1242000052 Utilization st q:  0
CYCLE:   1242000052 rdma_total_latency:          0
CYCLE:   1242000052 Utilization st q (incomplete):  0
CYCLE:   1242000052 WDMA bytes sent:          0
CYCLE:   1242000052 Utilization ex q:  0
CYCLE:   1242000052 Utilization ex q (incomplete):  0
CYCLE:   1242000052 Utilization st q (incomplete):  0
CYCLE:   1242000052 Utilization ld q (incomplete):  0
CYCLE:   1242000052 WDMA total latency:          0
CYCLE:   1242000052 Utilization ex q:  0
CYCLE:   1242000052 Utilization:  0
CYCLE:   1242000052 Utilization ex q (incomplete):  0
CYCLE:   1244000052 Utilization ld q (incomplete):  0
CYCLE:   1244000052 RDMA bytes rec:          0
CYCLE:   1244000052 Utilization st q:  0
CYCLE:   1244000052 Utilization ld q:  0
CYCLE:   1244000052 Utilization:  0
CYCLE:   1244000052 Utilization ld q:  0
CYCLE:   1244000052 Utilization st q:  0
CYCLE:   1244000052 rdma_total_latency:          0
CYCLE:   1244000052 Utilization st q (incomplete):  0
CYCLE:   1244000052 WDMA bytes sent:          0
CYCLE:   1244000052 Utilization ex q:  0
CYCLE:   1244000052 Utilization ex q (incomplete):  0
CYCLE:   1244000052 Utilization st q (incomplete):  0
CYCLE:   1244000052 Utilization ld q (incomplete):  0
CYCLE:   1244000052 WDMA total latency:          0
CYCLE:   1244000052 Utilization ex q:  0
CYCLE:   1244000052 Utilization:  0
CYCLE:   1244000052 Utilization ex q (incomplete):  0
CYCLE:   1246000052 Utilization ld q (incomplete):  0
CYCLE:   1246000052 RDMA bytes rec:          0
CYCLE:   1246000052 Utilization st q:  0
CYCLE:   1246000052 Utilization ld q:  0
CYCLE:   1246000052 Utilization:  0
CYCLE:   1246000052 Utilization ld q:  0
CYCLE:   1246000052 Utilization st q:  0
CYCLE:   1246000052 rdma_total_latency:          0
CYCLE:   1246000052 Utilization st q (incomplete):  0
CYCLE:   1246000052 WDMA bytes sent:          0
CYCLE:   1246000052 Utilization ex q:  0
CYCLE:   1246000052 Utilization ex q (incomplete):  0
CYCLE:   1246000052 Utilization st q (incomplete):  0
CYCLE:   1246000052 Utilization ld q (incomplete):  0
CYCLE:   1246000052 WDMA total latency:          0
CYCLE:   1246000052 Utilization ex q:  0
CYCLE:   1246000052 Utilization:  0
CYCLE:   1246000052 Utilization ex q (incomplete):  0
CYCLE:   1248000052 Utilization ld q (incomplete):  0
CYCLE:   1248000052 RDMA bytes rec:          0
CYCLE:   1248000052 Utilization st q:  0
CYCLE:   1248000052 Utilization ld q:  0
CYCLE:   1248000052 Utilization:  0
CYCLE:   1248000052 Utilization ld q:  0
CYCLE:   1248000052 Utilization st q:  0
CYCLE:   1248000052 rdma_total_latency:          0
CYCLE:   1248000052 Utilization st q (incomplete):  0
CYCLE:   1248000052 WDMA bytes sent:          0
CYCLE:   1248000052 Utilization ex q:  0
CYCLE:   1248000052 Utilization ex q (incomplete):  0
CYCLE:   1248000052 Utilization st q (incomplete):  0
CYCLE:   1248000052 Utilization ld q (incomplete):  0
CYCLE:   1248000052 WDMA total latency:          0
CYCLE:   1248000052 Utilization ex q:  0
CYCLE:   1248000052 Utilization:  0
CYCLE:   1248000052 Utilization ex q (incomplete):  0
CYCLE:   1250000052 Utilization ld q (incomplete):  0
CYCLE:   1250000052 RDMA bytes rec:          0
CYCLE:   1250000052 Utilization st q:  0
CYCLE:   1250000052 Utilization ld q:  0
CYCLE:   1250000052 Utilization:  0
CYCLE:   1250000052 Utilization ld q:  0
CYCLE:   1250000052 Utilization st q:  0
CYCLE:   1250000052 rdma_total_latency:          0
CYCLE:   1250000052 Utilization st q (incomplete):  0
CYCLE:   1250000052 WDMA bytes sent:          0
CYCLE:   1250000052 Utilization ex q:  0
CYCLE:   1250000052 Utilization ex q (incomplete):  0
CYCLE:   1250000052 Utilization st q (incomplete):  0
CYCLE:   1250000052 Utilization ld q (incomplete):  0
CYCLE:   1250000052 WDMA total latency:          0
CYCLE:   1250000052 Utilization ex q:  0
CYCLE:   1250000052 Utilization:  0
CYCLE:   1250000052 Utilization ex q (incomplete):  0
CYCLE:   1252000052 Utilization ld q (incomplete):  0
CYCLE:   1252000052 RDMA bytes rec:          0
CYCLE:   1252000052 Utilization st q:  0
CYCLE:   1252000052 Utilization ld q:  0
CYCLE:   1252000052 Utilization:  0
CYCLE:   1252000052 Utilization ld q:  0
CYCLE:   1252000052 Utilization st q:  0
CYCLE:   1252000052 rdma_total_latency:          0
CYCLE:   1252000052 Utilization st q (incomplete):  0
CYCLE:   1252000052 WDMA bytes sent:          0
CYCLE:   1252000052 Utilization ex q:  0
CYCLE:   1252000052 Utilization ex q (incomplete):  0
CYCLE:   1252000052 Utilization st q (incomplete):  0
CYCLE:   1252000052 Utilization ld q (incomplete):  0
CYCLE:   1252000052 WDMA total latency:          0
CYCLE:   1252000052 Utilization ex q:  0
CYCLE:   1252000052 Utilization:  0
CYCLE:   1252000052 Utilization ex q (incomplete):  0
CYCLE:   1254000052 Utilization ld q (incomplete):  0
CYCLE:   1254000052 RDMA bytes rec:          0
CYCLE:   1254000052 Utilization st q:  0
CYCLE:   1254000052 Utilization ld q:  0
CYCLE:   1254000052 Utilization:  0
CYCLE:   1254000052 Utilization ld q:  0
CYCLE:   1254000052 Utilization st q:  0
CYCLE:   1254000052 rdma_total_latency:          0
CYCLE:   1254000052 Utilization st q (incomplete):  0
CYCLE:   1254000052 WDMA bytes sent:          0
CYCLE:   1254000052 Utilization ex q:  0
CYCLE:   1254000052 Utilization ex q (incomplete):  0
CYCLE:   1254000052 Utilization st q (incomplete):  0
CYCLE:   1254000052 Utilization ld q (incomplete):  0
CYCLE:   1254000052 WDMA total latency:          0
CYCLE:   1254000052 Utilization ex q:  0
CYCLE:   1254000052 Utilization:  0
CYCLE:   1254000052 Utilization ex q (incomplete):  0
CYCLE:   1256000052 Utilization ld q (incomplete):  0
CYCLE:   1256000052 RDMA bytes rec:          0
CYCLE:   1256000052 Utilization st q:  0
CYCLE:   1256000052 Utilization ld q:  0
CYCLE:   1256000052 Utilization:  0
CYCLE:   1256000052 Utilization ld q:  0
CYCLE:   1256000052 Utilization st q:  0
CYCLE:   1256000052 rdma_total_latency:          0
CYCLE:   1256000052 Utilization st q (incomplete):  0
CYCLE:   1256000052 WDMA bytes sent:          0
CYCLE:   1256000052 Utilization ex q:  0
CYCLE:   1256000052 Utilization ex q (incomplete):  0
CYCLE:   1256000052 Utilization st q (incomplete):  0
CYCLE:   1256000052 Utilization ld q (incomplete):  0
CYCLE:   1256000052 WDMA total latency:          0
CYCLE:   1256000052 Utilization ex q:  0
CYCLE:   1256000052 Utilization:  0
CYCLE:   1256000052 Utilization ex q (incomplete):  0
CYCLE:   1258000052 Utilization ld q (incomplete):  0
CYCLE:   1258000052 RDMA bytes rec:          0
CYCLE:   1258000052 Utilization st q:  0
CYCLE:   1258000052 Utilization ld q:  0
CYCLE:   1258000052 Utilization:  0
CYCLE:   1258000052 Utilization ld q:  0
CYCLE:   1258000052 Utilization st q:  0
CYCLE:   1258000052 rdma_total_latency:          0
CYCLE:   1258000052 Utilization st q (incomplete):  0
CYCLE:   1258000052 WDMA bytes sent:          0
CYCLE:   1258000052 Utilization ex q:  0
CYCLE:   1258000052 Utilization ex q (incomplete):  0
CYCLE:   1258000052 Utilization st q (incomplete):  0
CYCLE:   1258000052 Utilization ld q (incomplete):  0
CYCLE:   1258000052 WDMA total latency:          0
CYCLE:   1258000052 Utilization ex q:  0
CYCLE:   1258000052 Utilization:  0
CYCLE:   1258000052 Utilization ex q (incomplete):  0
CYCLE:   1260000052 Utilization ld q (incomplete):  0
CYCLE:   1260000052 RDMA bytes rec:          0
CYCLE:   1260000052 Utilization st q:  0
CYCLE:   1260000052 Utilization ld q:  0
CYCLE:   1260000052 Utilization:  0
CYCLE:   1260000052 Utilization ld q:  0
CYCLE:   1260000052 Utilization st q:  0
CYCLE:   1260000052 rdma_total_latency:          0
CYCLE:   1260000052 Utilization st q (incomplete):  0
CYCLE:   1260000052 WDMA bytes sent:          0
CYCLE:   1260000052 Utilization ex q:  0
CYCLE:   1260000052 Utilization ex q (incomplete):  0
CYCLE:   1260000052 Utilization st q (incomplete):  0
CYCLE:   1260000052 Utilization ld q (incomplete):  0
CYCLE:   1260000052 WDMA total latency:          0
CYCLE:   1260000052 Utilization ex q:  0
CYCLE:   1260000052 Utilization:  0
CYCLE:   1260000052 Utilization ex q (incomplete):  0
CYCLE:   1262000052 Utilization ld q (incomplete):  0
CYCLE:   1262000052 RDMA bytes rec:          0
CYCLE:   1262000052 Utilization st q:  0
CYCLE:   1262000052 Utilization ld q:  0
CYCLE:   1262000052 Utilization:  0
CYCLE:   1262000052 Utilization ld q:  0
CYCLE:   1262000052 Utilization st q:  0
CYCLE:   1262000052 rdma_total_latency:          0
CYCLE:   1262000052 Utilization st q (incomplete):  0
CYCLE:   1262000052 WDMA bytes sent:          0
CYCLE:   1262000052 Utilization ex q:  0
CYCLE:   1262000052 Utilization ex q (incomplete):  0
CYCLE:   1262000052 Utilization st q (incomplete):  0
CYCLE:   1262000052 Utilization ld q (incomplete):  0
CYCLE:   1262000052 WDMA total latency:          0
CYCLE:   1262000052 Utilization ex q:  0
CYCLE:   1262000052 Utilization:  0
CYCLE:   1262000052 Utilization ex q (incomplete):  0
CYCLE:   1264000052 Utilization ld q (incomplete):  0
CYCLE:   1264000052 RDMA bytes rec:          0
CYCLE:   1264000052 Utilization st q:  0
CYCLE:   1264000052 Utilization ld q:  0
CYCLE:   1264000052 Utilization:  0
CYCLE:   1264000052 Utilization ld q:  0
CYCLE:   1264000052 Utilization st q:  0
CYCLE:   1264000052 rdma_total_latency:          0
CYCLE:   1264000052 Utilization st q (incomplete):  0
CYCLE:   1264000052 WDMA bytes sent:          0
CYCLE:   1264000052 Utilization ex q:  0
CYCLE:   1264000052 Utilization ex q (incomplete):  0
CYCLE:   1264000052 Utilization st q (incomplete):  0
CYCLE:   1264000052 Utilization ld q (incomplete):  0
CYCLE:   1264000052 WDMA total latency:          0
CYCLE:   1264000052 Utilization ex q:  0
CYCLE:   1264000052 Utilization:  0
CYCLE:   1264000052 Utilization ex q (incomplete):  0
CYCLE:   1266000052 Utilization ld q (incomplete):  0
CYCLE:   1266000052 RDMA bytes rec:          0
CYCLE:   1266000052 Utilization st q:  0
CYCLE:   1266000052 Utilization ld q:  0
CYCLE:   1266000052 Utilization:  0
CYCLE:   1266000052 Utilization ld q:  0
CYCLE:   1266000052 Utilization st q:  0
CYCLE:   1266000052 rdma_total_latency:          0
CYCLE:   1266000052 Utilization st q (incomplete):  0
CYCLE:   1266000052 WDMA bytes sent:          0
CYCLE:   1266000052 Utilization ex q:  0
CYCLE:   1266000052 Utilization ex q (incomplete):  0
CYCLE:   1266000052 Utilization st q (incomplete):  0
CYCLE:   1266000052 Utilization ld q (incomplete):  0
CYCLE:   1266000052 WDMA total latency:          0
CYCLE:   1266000052 Utilization ex q:  0
CYCLE:   1266000052 Utilization:  0
CYCLE:   1266000052 Utilization ex q (incomplete):  0
CYCLE:   1268000052 Utilization ld q (incomplete):  0
CYCLE:   1268000052 RDMA bytes rec:          0
CYCLE:   1268000052 Utilization st q:  0
CYCLE:   1268000052 Utilization ld q:  0
CYCLE:   1268000052 Utilization:  0
CYCLE:   1268000052 Utilization ld q:  0
CYCLE:   1268000052 Utilization st q:  0
CYCLE:   1268000052 rdma_total_latency:          0
CYCLE:   1268000052 Utilization st q (incomplete):  0
CYCLE:   1268000052 WDMA bytes sent:          0
CYCLE:   1268000052 Utilization ex q:  0
CYCLE:   1268000052 Utilization ex q (incomplete):  0
CYCLE:   1268000052 Utilization st q (incomplete):  0
CYCLE:   1268000052 Utilization ld q (incomplete):  0
CYCLE:   1268000052 WDMA total latency:          0
CYCLE:   1268000052 Utilization ex q:  0
CYCLE:   1268000052 Utilization:  0
CYCLE:   1268000052 Utilization ex q (incomplete):  0
CYCLE:   1270000052 Utilization ld q (incomplete):  0
CYCLE:   1270000052 RDMA bytes rec:          0
CYCLE:   1270000052 Utilization st q:  0
CYCLE:   1270000052 Utilization ld q:  0
CYCLE:   1270000052 Utilization:  0
CYCLE:   1270000052 Utilization ld q:  0
CYCLE:   1270000052 Utilization st q:  0
CYCLE:   1270000052 rdma_total_latency:          0
CYCLE:   1270000052 Utilization st q (incomplete):  0
CYCLE:   1270000052 WDMA bytes sent:          0
CYCLE:   1270000052 Utilization ex q:  0
CYCLE:   1270000052 Utilization ex q (incomplete):  0
CYCLE:   1270000052 Utilization st q (incomplete):  0
CYCLE:   1270000052 Utilization ld q (incomplete):  0
CYCLE:   1270000052 WDMA total latency:          0
CYCLE:   1270000052 Utilization ex q:  0
CYCLE:   1270000052 Utilization:  0
CYCLE:   1270000052 Utilization ex q (incomplete):  0
CYCLE:   1272000052 Utilization ld q (incomplete):  0
CYCLE:   1272000052 RDMA bytes rec:          0
CYCLE:   1272000052 Utilization st q:  0
CYCLE:   1272000052 Utilization ld q:  0
CYCLE:   1272000052 Utilization:  0
CYCLE:   1272000052 Utilization ld q:  0
CYCLE:   1272000052 Utilization st q:  0
CYCLE:   1272000052 rdma_total_latency:          0
CYCLE:   1272000052 Utilization st q (incomplete):  0
CYCLE:   1272000052 WDMA bytes sent:          0
CYCLE:   1272000052 Utilization ex q:  0
CYCLE:   1272000052 Utilization ex q (incomplete):  0
CYCLE:   1272000052 Utilization st q (incomplete):  0
CYCLE:   1272000052 Utilization ld q (incomplete):  0
CYCLE:   1272000052 WDMA total latency:          0
CYCLE:   1272000052 Utilization ex q:  0
CYCLE:   1272000052 Utilization:  0
CYCLE:   1272000052 Utilization ex q (incomplete):  0
CYCLE:   1274000052 Utilization ld q (incomplete):  0
CYCLE:   1274000052 RDMA bytes rec:          0
CYCLE:   1274000052 Utilization st q:  0
CYCLE:   1274000052 Utilization ld q:  0
CYCLE:   1274000052 Utilization:  0
CYCLE:   1274000052 Utilization ld q:  0
CYCLE:   1274000052 Utilization st q:  0
CYCLE:   1274000052 rdma_total_latency:          0
CYCLE:   1274000052 Utilization st q (incomplete):  0
CYCLE:   1274000052 WDMA bytes sent:          0
CYCLE:   1274000052 Utilization ex q:  0
CYCLE:   1274000052 Utilization ex q (incomplete):  0
CYCLE:   1274000052 Utilization st q (incomplete):  0
CYCLE:   1274000052 Utilization ld q (incomplete):  0
CYCLE:   1274000052 WDMA total latency:          0
CYCLE:   1274000052 Utilization ex q:  0
CYCLE:   1274000052 Utilization:  0
CYCLE:   1274000052 Utilization ex q (incomplete):  0
CYCLE:   1276000052 Utilization ld q (incomplete):  0
CYCLE:   1276000052 RDMA bytes rec:          0
CYCLE:   1276000052 Utilization st q:  0
CYCLE:   1276000052 Utilization ld q:  0
CYCLE:   1276000052 Utilization:  0
CYCLE:   1276000052 Utilization ld q:  0
CYCLE:   1276000052 Utilization st q:  0
CYCLE:   1276000052 rdma_total_latency:          0
CYCLE:   1276000052 Utilization st q (incomplete):  0
CYCLE:   1276000052 WDMA bytes sent:          0
CYCLE:   1276000052 Utilization ex q:  0
CYCLE:   1276000052 Utilization ex q (incomplete):  0
CYCLE:   1276000052 Utilization st q (incomplete):  0
CYCLE:   1276000052 Utilization ld q (incomplete):  0
CYCLE:   1276000052 WDMA total latency:          0
CYCLE:   1276000052 Utilization ex q:  0
CYCLE:   1276000052 Utilization:  0
CYCLE:   1276000052 Utilization ex q (incomplete):  0
CYCLE:   1278000052 Utilization ld q (incomplete):  0
CYCLE:   1278000052 RDMA bytes rec:          0
CYCLE:   1278000052 Utilization st q:  0
CYCLE:   1278000052 Utilization ld q:  0
CYCLE:   1278000052 Utilization:  0
CYCLE:   1278000052 Utilization ld q:  0
CYCLE:   1278000052 Utilization st q:  0
CYCLE:   1278000052 rdma_total_latency:          0
CYCLE:   1278000052 Utilization st q (incomplete):  0
CYCLE:   1278000052 WDMA bytes sent:          0
CYCLE:   1278000052 Utilization ex q:  0
CYCLE:   1278000052 Utilization ex q (incomplete):  0
CYCLE:   1278000052 Utilization st q (incomplete):  0
CYCLE:   1278000052 Utilization ld q (incomplete):  0
CYCLE:   1278000052 WDMA total latency:          0
CYCLE:   1278000052 Utilization ex q:  0
CYCLE:   1278000052 Utilization:  0
CYCLE:   1278000052 Utilization ex q (incomplete):  0
CYCLE:   1280000052 Utilization ld q (incomplete):  0
CYCLE:   1280000052 RDMA bytes rec:          0
CYCLE:   1280000052 Utilization st q:  0
CYCLE:   1280000052 Utilization ld q:  0
CYCLE:   1280000052 Utilization:  0
CYCLE:   1280000052 Utilization ld q:  0
CYCLE:   1280000052 Utilization st q:  0
CYCLE:   1280000052 rdma_total_latency:          0
CYCLE:   1280000052 Utilization st q (incomplete):  0
CYCLE:   1280000052 WDMA bytes sent:          0
CYCLE:   1280000052 Utilization ex q:  0
CYCLE:   1280000052 Utilization ex q (incomplete):  0
CYCLE:   1280000052 Utilization st q (incomplete):  0
CYCLE:   1280000052 Utilization ld q (incomplete):  0
CYCLE:   1280000052 WDMA total latency:          0
CYCLE:   1280000052 Utilization ex q:  0
CYCLE:   1280000052 Utilization:  0
CYCLE:   1280000052 Utilization ex q (incomplete):  0
CYCLE:   1282000052 Utilization ld q (incomplete):  0
CYCLE:   1282000052 RDMA bytes rec:          0
CYCLE:   1282000052 Utilization st q:  0
CYCLE:   1282000052 Utilization ld q:  0
CYCLE:   1282000052 Utilization:  0
CYCLE:   1282000052 Utilization ld q:  0
CYCLE:   1282000052 Utilization st q:  0
CYCLE:   1282000052 rdma_total_latency:          0
CYCLE:   1282000052 Utilization st q (incomplete):  0
CYCLE:   1282000052 WDMA bytes sent:          0
CYCLE:   1282000052 Utilization ex q:  0
CYCLE:   1282000052 Utilization ex q (incomplete):  0
CYCLE:   1282000052 Utilization st q (incomplete):  0
CYCLE:   1282000052 Utilization ld q (incomplete):  0
CYCLE:   1282000052 WDMA total latency:          0
CYCLE:   1282000052 Utilization ex q:  0
CYCLE:   1282000052 Utilization:  0
CYCLE:   1282000052 Utilization ex q (incomplete):  0
CYCLE:   1284000052 Utilization ld q (incomplete):  0
CYCLE:   1284000052 RDMA bytes rec:          0
CYCLE:   1284000052 Utilization st q:  0
CYCLE:   1284000052 Utilization ld q:  0
CYCLE:   1284000052 Utilization:  0
CYCLE:   1284000052 Utilization ld q:  0
CYCLE:   1284000052 Utilization st q:  0
CYCLE:   1284000052 rdma_total_latency:          0
CYCLE:   1284000052 Utilization st q (incomplete):  0
CYCLE:   1284000052 WDMA bytes sent:          0
CYCLE:   1284000052 Utilization ex q:  0
CYCLE:   1284000052 Utilization ex q (incomplete):  0
CYCLE:   1284000052 Utilization st q (incomplete):  0
CYCLE:   1284000052 Utilization ld q (incomplete):  0
CYCLE:   1284000052 WDMA total latency:          0
CYCLE:   1284000052 Utilization ex q:  0
CYCLE:   1284000052 Utilization:  0
CYCLE:   1284000052 Utilization ex q (incomplete):  0
CYCLE:   1286000052 Utilization ld q (incomplete):  0
CYCLE:   1286000052 RDMA bytes rec:          0
CYCLE:   1286000052 Utilization st q:  0
CYCLE:   1286000052 Utilization ld q:  0
CYCLE:   1286000052 Utilization:  0
CYCLE:   1286000052 Utilization ld q:  0
CYCLE:   1286000052 Utilization st q:  0
CYCLE:   1286000052 rdma_total_latency:          0
CYCLE:   1286000052 Utilization st q (incomplete):  0
CYCLE:   1286000052 WDMA bytes sent:          0
CYCLE:   1286000052 Utilization ex q:  0
CYCLE:   1286000052 Utilization ex q (incomplete):  0
CYCLE:   1286000052 Utilization st q (incomplete):  0
CYCLE:   1286000052 Utilization ld q (incomplete):  0
CYCLE:   1286000052 WDMA total latency:          0
CYCLE:   1286000052 Utilization ex q:  0
CYCLE:   1286000052 Utilization:  0
CYCLE:   1286000052 Utilization ex q (incomplete):  0
CYCLE:   1288000052 Utilization ld q (incomplete):  0
CYCLE:   1288000052 RDMA bytes rec:          0
CYCLE:   1288000052 Utilization st q:  0
CYCLE:   1288000052 Utilization ld q:  0
CYCLE:   1288000052 Utilization:  0
CYCLE:   1288000052 Utilization ld q:  0
CYCLE:   1288000052 Utilization st q:  0
CYCLE:   1288000052 rdma_total_latency:          0
CYCLE:   1288000052 Utilization st q (incomplete):  0
CYCLE:   1288000052 WDMA bytes sent:          0
CYCLE:   1288000052 Utilization ex q:  0
CYCLE:   1288000052 Utilization ex q (incomplete):  0
CYCLE:   1288000052 Utilization st q (incomplete):  0
CYCLE:   1288000052 Utilization ld q (incomplete):  0
CYCLE:   1288000052 WDMA total latency:          0
CYCLE:   1288000052 Utilization ex q:  0
CYCLE:   1288000052 Utilization:  0
CYCLE:   1288000052 Utilization ex q (incomplete):  0
CYCLE:   1290000052 Utilization ld q (incomplete):  0
CYCLE:   1290000052 RDMA bytes rec:          0
CYCLE:   1290000052 Utilization st q:  0
CYCLE:   1290000052 Utilization ld q:  0
CYCLE:   1290000052 Utilization:  0
CYCLE:   1290000052 Utilization ld q:  0
CYCLE:   1290000052 Utilization st q:  0
CYCLE:   1290000052 rdma_total_latency:          0
CYCLE:   1290000052 Utilization st q (incomplete):  0
CYCLE:   1290000052 WDMA bytes sent:          0
CYCLE:   1290000052 Utilization ex q:  0
CYCLE:   1290000052 Utilization ex q (incomplete):  0
CYCLE:   1290000052 Utilization st q (incomplete):  0
CYCLE:   1290000052 Utilization ld q (incomplete):  0
CYCLE:   1290000052 WDMA total latency:          0
CYCLE:   1290000052 Utilization ex q:  0
CYCLE:   1290000052 Utilization:  0
CYCLE:   1290000052 Utilization ex q (incomplete):  0
CYCLE:   1292000052 Utilization ld q (incomplete):  0
CYCLE:   1292000052 RDMA bytes rec:          0
CYCLE:   1292000052 Utilization st q:  0
CYCLE:   1292000052 Utilization ld q:  0
CYCLE:   1292000052 Utilization:  0
CYCLE:   1292000052 Utilization ld q:  0
CYCLE:   1292000052 Utilization st q:  0
CYCLE:   1292000052 rdma_total_latency:          0
CYCLE:   1292000052 Utilization st q (incomplete):  0
CYCLE:   1292000052 WDMA bytes sent:          0
CYCLE:   1292000052 Utilization ex q:  0
CYCLE:   1292000052 Utilization ex q (incomplete):  0
CYCLE:   1292000052 Utilization st q (incomplete):  0
CYCLE:   1292000052 Utilization ld q (incomplete):  0
CYCLE:   1292000052 WDMA total latency:          0
CYCLE:   1292000052 Utilization ex q:  0
CYCLE:   1292000052 Utilization:  0
CYCLE:   1292000052 Utilization ex q (incomplete):  0
CYCLE:   1294000052 Utilization ld q (incomplete):  0
CYCLE:   1294000052 RDMA bytes rec:          0
CYCLE:   1294000052 Utilization st q:  0
CYCLE:   1294000052 Utilization ld q:  0
CYCLE:   1294000052 Utilization:  0
CYCLE:   1294000052 Utilization ld q:  0
CYCLE:   1294000052 Utilization st q:  0
CYCLE:   1294000052 rdma_total_latency:          0
CYCLE:   1294000052 Utilization st q (incomplete):  0
CYCLE:   1294000052 WDMA bytes sent:          0
CYCLE:   1294000052 Utilization ex q:  0
CYCLE:   1294000052 Utilization ex q (incomplete):  0
CYCLE:   1294000052 Utilization st q (incomplete):  0
CYCLE:   1294000052 Utilization ld q (incomplete):  0
CYCLE:   1294000052 WDMA total latency:          0
CYCLE:   1294000052 Utilization ex q:  0
CYCLE:   1294000052 Utilization:  0
CYCLE:   1294000052 Utilization ex q (incomplete):  0
CYCLE:   1296000052 Utilization ld q (incomplete):  0
CYCLE:   1296000052 RDMA bytes rec:          0
CYCLE:   1296000052 Utilization st q:  0
CYCLE:   1296000052 Utilization ld q:  0
CYCLE:   1296000052 Utilization:  0
CYCLE:   1296000052 Utilization ld q:  0
CYCLE:   1296000052 Utilization st q:  0
CYCLE:   1296000052 rdma_total_latency:          0
CYCLE:   1296000052 Utilization st q (incomplete):  0
CYCLE:   1296000052 WDMA bytes sent:          0
CYCLE:   1296000052 Utilization ex q:  0
CYCLE:   1296000052 Utilization ex q (incomplete):  0
CYCLE:   1296000052 Utilization st q (incomplete):  0
CYCLE:   1296000052 Utilization ld q (incomplete):  0
CYCLE:   1296000052 WDMA total latency:          0
CYCLE:   1296000052 Utilization ex q:  0
CYCLE:   1296000052 Utilization:  0
CYCLE:   1296000052 Utilization ex q (incomplete):  0
CYCLE:   1298000052 Utilization ld q (incomplete):  0
CYCLE:   1298000052 RDMA bytes rec:          0
CYCLE:   1298000052 Utilization st q:  0
CYCLE:   1298000052 Utilization ld q:  0
CYCLE:   1298000052 Utilization:  0
CYCLE:   1298000052 Utilization ld q:  0
CYCLE:   1298000052 Utilization st q:  0
CYCLE:   1298000052 rdma_total_latency:          0
CYCLE:   1298000052 Utilization st q (incomplete):  0
CYCLE:   1298000052 WDMA bytes sent:          0
CYCLE:   1298000052 Utilization ex q:  0
CYCLE:   1298000052 Utilization ex q (incomplete):  0
CYCLE:   1298000052 Utilization st q (incomplete):  0
CYCLE:   1298000052 Utilization ld q (incomplete):  0
CYCLE:   1298000052 WDMA total latency:          0
CYCLE:   1298000052 Utilization ex q:  0
CYCLE:   1298000052 Utilization:  0
CYCLE:   1298000052 Utilization ex q (incomplete):  0
CYCLE:   1300000052 Utilization ld q (incomplete):  0
CYCLE:   1300000052 RDMA bytes rec:          0
CYCLE:   1300000052 Utilization st q:  0
CYCLE:   1300000052 Utilization ld q:  0
CYCLE:   1300000052 Utilization:  0
CYCLE:   1300000052 Utilization ld q:  0
CYCLE:   1300000052 Utilization st q:  0
CYCLE:   1300000052 rdma_total_latency:          0
CYCLE:   1300000052 Utilization st q (incomplete):  0
CYCLE:   1300000052 WDMA bytes sent:          0
CYCLE:   1300000052 Utilization ex q:  0
CYCLE:   1300000052 Utilization ex q (incomplete):  0
CYCLE:   1300000052 Utilization st q (incomplete):  0
CYCLE:   1300000052 Utilization ld q (incomplete):  0
CYCLE:   1300000052 WDMA total latency:          0
CYCLE:   1300000052 Utilization ex q:  0
CYCLE:   1300000052 Utilization:  0
CYCLE:   1300000052 Utilization ex q (incomplete):  0
CYCLE:   1302000052 Utilization ld q (incomplete):  0
CYCLE:   1302000052 RDMA bytes rec:          0
CYCLE:   1302000052 Utilization st q:  0
CYCLE:   1302000052 Utilization ld q:  0
CYCLE:   1302000052 Utilization:  0
CYCLE:   1302000052 Utilization ld q:  0
CYCLE:   1302000052 Utilization st q:  0
CYCLE:   1302000052 rdma_total_latency:          0
CYCLE:   1302000052 Utilization st q (incomplete):  0
CYCLE:   1302000052 WDMA bytes sent:          0
CYCLE:   1302000052 Utilization ex q:  0
CYCLE:   1302000052 Utilization ex q (incomplete):  0
CYCLE:   1302000052 Utilization st q (incomplete):  0
CYCLE:   1302000052 Utilization ld q (incomplete):  0
CYCLE:   1302000052 WDMA total latency:          0
CYCLE:   1302000052 Utilization ex q:  0
CYCLE:   1302000052 Utilization:  0
CYCLE:   1302000052 Utilization ex q (incomplete):  0
CYCLE:   1304000052 Utilization ld q (incomplete):  0
CYCLE:   1304000052 RDMA bytes rec:          0
CYCLE:   1304000052 Utilization st q:  0
CYCLE:   1304000052 Utilization ld q:  0
CYCLE:   1304000052 Utilization:  0
CYCLE:   1304000052 Utilization ld q:  0
CYCLE:   1304000052 Utilization st q:  0
CYCLE:   1304000052 rdma_total_latency:          0
CYCLE:   1304000052 Utilization st q (incomplete):  0
CYCLE:   1304000052 WDMA bytes sent:          0
CYCLE:   1304000052 Utilization ex q:  0
CYCLE:   1304000052 Utilization ex q (incomplete):  0
CYCLE:   1304000052 Utilization st q (incomplete):  0
CYCLE:   1304000052 Utilization ld q (incomplete):  0
CYCLE:   1304000052 WDMA total latency:          0
CYCLE:   1304000052 Utilization ex q:  0
CYCLE:   1304000052 Utilization:  0
CYCLE:   1304000052 Utilization ex q (incomplete):  0
CYCLE:   1306000052 Utilization ld q (incomplete):  0
CYCLE:   1306000052 RDMA bytes rec:          0
CYCLE:   1306000052 Utilization st q:  0
CYCLE:   1306000052 Utilization ld q:  0
CYCLE:   1306000052 Utilization:  0
CYCLE:   1306000052 Utilization ld q:  0
CYCLE:   1306000052 Utilization st q:  0
CYCLE:   1306000052 rdma_total_latency:          0
CYCLE:   1306000052 Utilization st q (incomplete):  0
CYCLE:   1306000052 WDMA bytes sent:          0
CYCLE:   1306000052 Utilization ex q:  0
CYCLE:   1306000052 Utilization ex q (incomplete):  0
CYCLE:   1306000052 Utilization st q (incomplete):  0
CYCLE:   1306000052 Utilization ld q (incomplete):  0
CYCLE:   1306000052 WDMA total latency:          0
CYCLE:   1306000052 Utilization ex q:  0
CYCLE:   1306000052 Utilization:  0
CYCLE:   1306000052 Utilization ex q (incomplete):  0
CYCLE:   1308000052 Utilization ld q (incomplete):  0
CYCLE:   1308000052 RDMA bytes rec:          0
CYCLE:   1308000052 Utilization st q:  0
CYCLE:   1308000052 Utilization ld q:  0
CYCLE:   1308000052 Utilization:  0
CYCLE:   1308000052 Utilization ld q:  0
CYCLE:   1308000052 Utilization st q:  0
CYCLE:   1308000052 rdma_total_latency:          0
CYCLE:   1308000052 Utilization st q (incomplete):  0
CYCLE:   1308000052 WDMA bytes sent:          0
CYCLE:   1308000052 Utilization ex q:  0
CYCLE:   1308000052 Utilization ex q (incomplete):  0
CYCLE:   1308000052 Utilization st q (incomplete):  0
CYCLE:   1308000052 Utilization ld q (incomplete):  0
CYCLE:   1308000052 WDMA total latency:          0
CYCLE:   1308000052 Utilization ex q:  0
CYCLE:   1308000052 Utilization:  0
CYCLE:   1308000052 Utilization ex q (incomplete):  0
CYCLE:   1310000052 Utilization ld q (incomplete):  0
CYCLE:   1310000052 RDMA bytes rec:          0
CYCLE:   1310000052 Utilization st q:  0
CYCLE:   1310000052 Utilization ld q:  0
CYCLE:   1310000052 Utilization:  0
CYCLE:   1310000052 Utilization ld q:  0
CYCLE:   1310000052 Utilization st q:  0
CYCLE:   1310000052 rdma_total_latency:          0
CYCLE:   1310000052 Utilization st q (incomplete):  0
CYCLE:   1310000052 WDMA bytes sent:          0
CYCLE:   1310000052 Utilization ex q:  0
CYCLE:   1310000052 Utilization ex q (incomplete):  0
CYCLE:   1310000052 Utilization st q (incomplete):  0
CYCLE:   1310000052 Utilization ld q (incomplete):  0
CYCLE:   1310000052 WDMA total latency:          0
CYCLE:   1310000052 Utilization ex q:  0
CYCLE:   1310000052 Utilization:  0
CYCLE:   1310000052 Utilization ex q (incomplete):  0
CYCLE:   1312000052 Utilization ld q (incomplete):  0
CYCLE:   1312000052 RDMA bytes rec:          0
CYCLE:   1312000052 Utilization st q:  0
CYCLE:   1312000052 Utilization ld q:  0
CYCLE:   1312000052 Utilization:  0
CYCLE:   1312000052 Utilization ld q:  0
CYCLE:   1312000052 Utilization st q:  0
CYCLE:   1312000052 rdma_total_latency:          0
CYCLE:   1312000052 Utilization st q (incomplete):  0
CYCLE:   1312000052 WDMA bytes sent:          0
CYCLE:   1312000052 Utilization ex q:  0
CYCLE:   1312000052 Utilization ex q (incomplete):  0
CYCLE:   1312000052 Utilization st q (incomplete):  0
CYCLE:   1312000052 Utilization ld q (incomplete):  0
CYCLE:   1312000052 WDMA total latency:          0
CYCLE:   1312000052 Utilization ex q:  0
CYCLE:   1312000052 Utilization:  0
CYCLE:   1312000052 Utilization ex q (incomplete):  0
CYCLE:   1314000052 Utilization ld q (incomplete):  0
CYCLE:   1314000052 RDMA bytes rec:          0
CYCLE:   1314000052 Utilization st q:  0
CYCLE:   1314000052 Utilization ld q:  0
CYCLE:   1314000052 Utilization:  0
CYCLE:   1314000052 Utilization ld q:  0
CYCLE:   1314000052 Utilization st q:  0
CYCLE:   1314000052 rdma_total_latency:          0
CYCLE:   1314000052 Utilization st q (incomplete):  0
CYCLE:   1314000052 WDMA bytes sent:          0
CYCLE:   1314000052 Utilization ex q:  0
CYCLE:   1314000052 Utilization ex q (incomplete):  0
CYCLE:   1314000052 Utilization st q (incomplete):  0
CYCLE:   1314000052 Utilization ld q (incomplete):  0
CYCLE:   1314000052 WDMA total latency:          0
CYCLE:   1314000052 Utilization ex q:  0
CYCLE:   1314000052 Utilization:  0
CYCLE:   1314000052 Utilization ex q (incomplete):  0
CYCLE:   1316000052 Utilization ld q (incomplete):  0
CYCLE:   1316000052 RDMA bytes rec:          0
CYCLE:   1316000052 Utilization st q:  0
CYCLE:   1316000052 Utilization ld q:  0
CYCLE:   1316000052 Utilization:  0
CYCLE:   1316000052 Utilization ld q:  0
CYCLE:   1316000052 Utilization st q:  0
CYCLE:   1316000052 rdma_total_latency:          0
CYCLE:   1316000052 Utilization st q (incomplete):  0
CYCLE:   1316000052 WDMA bytes sent:          0
CYCLE:   1316000052 Utilization ex q:  0
CYCLE:   1316000052 Utilization ex q (incomplete):  0
CYCLE:   1316000052 Utilization st q (incomplete):  0
CYCLE:   1316000052 Utilization ld q (incomplete):  0
CYCLE:   1316000052 WDMA total latency:          0
CYCLE:   1316000052 Utilization ex q:  0
CYCLE:   1316000052 Utilization:  0
CYCLE:   1316000052 Utilization ex q (incomplete):  0
CYCLE:   1318000052 Utilization ld q (incomplete):  0
CYCLE:   1318000052 RDMA bytes rec:          0
CYCLE:   1318000052 Utilization st q:  0
CYCLE:   1318000052 Utilization ld q:  0
CYCLE:   1318000052 Utilization:  0
CYCLE:   1318000052 Utilization ld q:  0
CYCLE:   1318000052 Utilization st q:  0
CYCLE:   1318000052 rdma_total_latency:          0
CYCLE:   1318000052 Utilization st q (incomplete):  0
CYCLE:   1318000052 WDMA bytes sent:          0
CYCLE:   1318000052 Utilization ex q:  0
CYCLE:   1318000052 Utilization ex q (incomplete):  0
CYCLE:   1318000052 Utilization st q (incomplete):  0
CYCLE:   1318000052 Utilization ld q (incomplete):  0
CYCLE:   1318000052 WDMA total latency:          0
CYCLE:   1318000052 Utilization ex q:  0
CYCLE:   1318000052 Utilization:  0
CYCLE:   1318000052 Utilization ex q (incomplete):  0
CYCLE:   1320000052 Utilization ld q (incomplete):  0
CYCLE:   1320000052 RDMA bytes rec:          0
CYCLE:   1320000052 Utilization st q:  0
CYCLE:   1320000052 Utilization ld q:  0
CYCLE:   1320000052 Utilization:  0
CYCLE:   1320000052 Utilization ld q:  0
CYCLE:   1320000052 Utilization st q:  0
CYCLE:   1320000052 rdma_total_latency:          0
CYCLE:   1320000052 Utilization st q (incomplete):  0
CYCLE:   1320000052 WDMA bytes sent:          0
CYCLE:   1320000052 Utilization ex q:  0
CYCLE:   1320000052 Utilization ex q (incomplete):  0
CYCLE:   1320000052 Utilization st q (incomplete):  0
CYCLE:   1320000052 Utilization ld q (incomplete):  0
CYCLE:   1320000052 WDMA total latency:          0
CYCLE:   1320000052 Utilization ex q:  0
CYCLE:   1320000052 Utilization:  0
CYCLE:   1320000052 Utilization ex q (incomplete):  0
CYCLE:   1322000052 Utilization ld q (incomplete):  0
CYCLE:   1322000052 RDMA bytes rec:          0
CYCLE:   1322000052 Utilization st q:  0
CYCLE:   1322000052 Utilization ld q:  0
CYCLE:   1322000052 Utilization:  0
CYCLE:   1322000052 Utilization ld q:  0
CYCLE:   1322000052 Utilization st q:  0
CYCLE:   1322000052 rdma_total_latency:          0
CYCLE:   1322000052 Utilization st q (incomplete):  0
CYCLE:   1322000052 WDMA bytes sent:          0
CYCLE:   1322000052 Utilization ex q:  0
CYCLE:   1322000052 Utilization ex q (incomplete):  0
CYCLE:   1322000052 Utilization st q (incomplete):  0
CYCLE:   1322000052 Utilization ld q (incomplete):  0
CYCLE:   1322000052 WDMA total latency:          0
CYCLE:   1322000052 Utilization ex q:  0
CYCLE:   1322000052 Utilization:  0
CYCLE:   1322000052 Utilization ex q (incomplete):  0
CYCLE:   1324000052 Utilization ld q (incomplete):  0
CYCLE:   1324000052 RDMA bytes rec:          0
CYCLE:   1324000052 Utilization st q:  0
CYCLE:   1324000052 Utilization ld q:  0
CYCLE:   1324000052 Utilization:  0
CYCLE:   1324000052 Utilization ld q:  0
CYCLE:   1324000052 Utilization st q:  0
CYCLE:   1324000052 rdma_total_latency:          0
CYCLE:   1324000052 Utilization st q (incomplete):  0
CYCLE:   1324000052 WDMA bytes sent:          0
CYCLE:   1324000052 Utilization ex q:  0
CYCLE:   1324000052 Utilization ex q (incomplete):  0
CYCLE:   1324000052 Utilization st q (incomplete):  0
CYCLE:   1324000052 Utilization ld q (incomplete):  0
CYCLE:   1324000052 WDMA total latency:          0
CYCLE:   1324000052 Utilization ex q:  0
CYCLE:   1324000052 Utilization:  0
CYCLE:   1324000052 Utilization ex q (incomplete):  0
CYCLE:   1326000052 Utilization ld q (incomplete):  0
CYCLE:   1326000052 RDMA bytes rec:          0
CYCLE:   1326000052 Utilization st q:  0
CYCLE:   1326000052 Utilization ld q:  0
CYCLE:   1326000052 Utilization:  0
CYCLE:   1326000052 Utilization ld q:  0
CYCLE:   1326000052 Utilization st q:  0
CYCLE:   1326000052 rdma_total_latency:          0
CYCLE:   1326000052 Utilization st q (incomplete):  0
CYCLE:   1326000052 WDMA bytes sent:          0
CYCLE:   1326000052 Utilization ex q:  0
CYCLE:   1326000052 Utilization ex q (incomplete):  0
CYCLE:   1326000052 Utilization st q (incomplete):  0
CYCLE:   1326000052 Utilization ld q (incomplete):  0
CYCLE:   1326000052 WDMA total latency:          0
CYCLE:   1326000052 Utilization ex q:  0
CYCLE:   1326000052 Utilization:  0
CYCLE:   1326000052 Utilization ex q (incomplete):  0
CYCLE:   1328000052 Utilization ld q (incomplete):  0
CYCLE:   1328000052 RDMA bytes rec:          0
CYCLE:   1328000052 Utilization st q:  0
CYCLE:   1328000052 Utilization ld q:  0
CYCLE:   1328000052 Utilization:  0
CYCLE:   1328000052 Utilization ld q:  0
CYCLE:   1328000052 Utilization st q:  0
CYCLE:   1328000052 rdma_total_latency:          0
CYCLE:   1328000052 Utilization st q (incomplete):  0
CYCLE:   1328000052 WDMA bytes sent:          0
CYCLE:   1328000052 Utilization ex q:  0
CYCLE:   1328000052 Utilization ex q (incomplete):  0
CYCLE:   1328000052 Utilization st q (incomplete):  0
CYCLE:   1328000052 Utilization ld q (incomplete):  0
CYCLE:   1328000052 WDMA total latency:          0
CYCLE:   1328000052 Utilization ex q:  0
CYCLE:   1328000052 Utilization:  0
CYCLE:   1328000052 Utilization ex q (incomplete):  0
CYCLE:   1330000052 Utilization ld q (incomplete):  0
CYCLE:   1330000052 RDMA bytes rec:          0
CYCLE:   1330000052 Utilization st q:  0
CYCLE:   1330000052 Utilization ld q:  0
CYCLE:   1330000052 Utilization:  0
CYCLE:   1330000052 Utilization ld q:  0
CYCLE:   1330000052 Utilization st q:  0
CYCLE:   1330000052 rdma_total_latency:          0
CYCLE:   1330000052 Utilization st q (incomplete):  0
CYCLE:   1330000052 WDMA bytes sent:          0
CYCLE:   1330000052 Utilization ex q:  0
CYCLE:   1330000052 Utilization ex q (incomplete):  0
CYCLE:   1330000052 Utilization st q (incomplete):  0
CYCLE:   1330000052 Utilization ld q (incomplete):  0
CYCLE:   1330000052 WDMA total latency:          0
CYCLE:   1330000052 Utilization ex q:  0
CYCLE:   1330000052 Utilization:  0
CYCLE:   1330000052 Utilization ex q (incomplete):  0
CYCLE:   1332000052 Utilization ld q (incomplete):  0
CYCLE:   1332000052 RDMA bytes rec:          0
CYCLE:   1332000052 Utilization st q:  0
CYCLE:   1332000052 Utilization ld q:  0
CYCLE:   1332000052 Utilization:  0
CYCLE:   1332000052 Utilization ld q:  0
CYCLE:   1332000052 Utilization st q:  0
CYCLE:   1332000052 rdma_total_latency:          0
CYCLE:   1332000052 Utilization st q (incomplete):  0
CYCLE:   1332000052 WDMA bytes sent:          0
CYCLE:   1332000052 Utilization ex q:  0
CYCLE:   1332000052 Utilization ex q (incomplete):  0
CYCLE:   1332000052 Utilization st q (incomplete):  0
CYCLE:   1332000052 Utilization ld q (incomplete):  0
CYCLE:   1332000052 WDMA total latency:          0
CYCLE:   1332000052 Utilization ex q:  0
CYCLE:   1332000052 Utilization:  0
CYCLE:   1332000052 Utilization ex q (incomplete):  0
CYCLE:   1334000052 Utilization ld q (incomplete):  0
CYCLE:   1334000052 RDMA bytes rec:          0
CYCLE:   1334000052 Utilization st q:  0
CYCLE:   1334000052 Utilization ld q:  0
CYCLE:   1334000052 Utilization:  0
CYCLE:   1334000052 Utilization ld q:  0
CYCLE:   1334000052 Utilization st q:  0
CYCLE:   1334000052 rdma_total_latency:          0
CYCLE:   1334000052 Utilization st q (incomplete):  0
CYCLE:   1334000052 WDMA bytes sent:          0
CYCLE:   1334000052 Utilization ex q:  0
CYCLE:   1334000052 Utilization ex q (incomplete):  0
CYCLE:   1334000052 Utilization st q (incomplete):  0
CYCLE:   1334000052 Utilization ld q (incomplete):  0
CYCLE:   1334000052 WDMA total latency:          0
CYCLE:   1334000052 Utilization ex q:  0
CYCLE:   1334000052 Utilization:  0
CYCLE:   1334000052 Utilization ex q (incomplete):  0
CYCLE:   1336000052 Utilization ld q (incomplete):  0
CYCLE:   1336000052 RDMA bytes rec:          0
CYCLE:   1336000052 Utilization st q:  0
CYCLE:   1336000052 Utilization ld q:  0
CYCLE:   1336000052 Utilization:  0
CYCLE:   1336000052 Utilization ld q:  0
CYCLE:   1336000052 Utilization st q:  0
CYCLE:   1336000052 rdma_total_latency:          0
CYCLE:   1336000052 Utilization st q (incomplete):  0
CYCLE:   1336000052 WDMA bytes sent:          0
CYCLE:   1336000052 Utilization ex q:  0
CYCLE:   1336000052 Utilization ex q (incomplete):  0
CYCLE:   1336000052 Utilization st q (incomplete):  0
CYCLE:   1336000052 Utilization ld q (incomplete):  0
CYCLE:   1336000052 WDMA total latency:          0
CYCLE:   1336000052 Utilization ex q:  0
CYCLE:   1336000052 Utilization:  0
CYCLE:   1336000052 Utilization ex q (incomplete):  0
CYCLE:   1338000052 Utilization ld q (incomplete):  0
CYCLE:   1338000052 RDMA bytes rec:          0
CYCLE:   1338000052 Utilization st q:  0
CYCLE:   1338000052 Utilization ld q:  0
CYCLE:   1338000052 Utilization:  0
CYCLE:   1338000052 Utilization ld q:  0
CYCLE:   1338000052 Utilization st q:  0
CYCLE:   1338000052 rdma_total_latency:          0
CYCLE:   1338000052 Utilization st q (incomplete):  0
CYCLE:   1338000052 WDMA bytes sent:          0
CYCLE:   1338000052 Utilization ex q:  0
CYCLE:   1338000052 Utilization ex q (incomplete):  0
CYCLE:   1338000052 Utilization st q (incomplete):  0
CYCLE:   1338000052 Utilization ld q (incomplete):  0
CYCLE:   1338000052 WDMA total latency:          0
CYCLE:   1338000052 Utilization ex q:  0
CYCLE:   1338000052 Utilization:  0
CYCLE:   1338000052 Utilization ex q (incomplete):  0
CYCLE:   1340000052 Utilization ld q (incomplete):  0
CYCLE:   1340000052 RDMA bytes rec:          0
CYCLE:   1340000052 Utilization st q:  0
CYCLE:   1340000052 Utilization ld q:  0
CYCLE:   1340000052 Utilization:  0
CYCLE:   1340000052 Utilization ld q:  0
CYCLE:   1340000052 Utilization st q:  0
CYCLE:   1340000052 rdma_total_latency:          0
CYCLE:   1340000052 Utilization st q (incomplete):  0
CYCLE:   1340000052 WDMA bytes sent:          0
CYCLE:   1340000052 Utilization ex q:  0
CYCLE:   1340000052 Utilization ex q (incomplete):  0
CYCLE:   1340000052 Utilization st q (incomplete):  0
CYCLE:   1340000052 Utilization ld q (incomplete):  0
CYCLE:   1340000052 WDMA total latency:          0
CYCLE:   1340000052 Utilization ex q:  0
CYCLE:   1340000052 Utilization:  0
CYCLE:   1340000052 Utilization ex q (incomplete):  0
CYCLE:   1342000052 Utilization ld q (incomplete):  0
CYCLE:   1342000052 RDMA bytes rec:          0
CYCLE:   1342000052 Utilization st q:  0
CYCLE:   1342000052 Utilization ld q:  0
CYCLE:   1342000052 Utilization:  0
CYCLE:   1342000052 Utilization ld q:  0
CYCLE:   1342000052 Utilization st q:  0
CYCLE:   1342000052 rdma_total_latency:          0
CYCLE:   1342000052 Utilization st q (incomplete):  0
CYCLE:   1342000052 WDMA bytes sent:          0
CYCLE:   1342000052 Utilization ex q:  0
CYCLE:   1342000052 Utilization ex q (incomplete):  0
CYCLE:   1342000052 Utilization st q (incomplete):  0
CYCLE:   1342000052 Utilization ld q (incomplete):  0
CYCLE:   1342000052 WDMA total latency:          0
CYCLE:   1342000052 Utilization ex q:  0
CYCLE:   1342000052 Utilization:  0
CYCLE:   1342000052 Utilization ex q (incomplete):  0
CYCLE:   1344000052 Utilization ld q (incomplete):  0
CYCLE:   1344000052 RDMA bytes rec:          0
CYCLE:   1344000052 Utilization st q:  0
CYCLE:   1344000052 Utilization ld q:  0
CYCLE:   1344000052 Utilization:  0
CYCLE:   1344000052 Utilization ld q:  0
CYCLE:   1344000052 Utilization st q:  0
CYCLE:   1344000052 rdma_total_latency:          0
CYCLE:   1344000052 Utilization st q (incomplete):  0
CYCLE:   1344000052 WDMA bytes sent:          0
CYCLE:   1344000052 Utilization ex q:  0
CYCLE:   1344000052 Utilization ex q (incomplete):  0
CYCLE:   1344000052 Utilization st q (incomplete):  0
CYCLE:   1344000052 Utilization ld q (incomplete):  0
CYCLE:   1344000052 WDMA total latency:          0
CYCLE:   1344000052 Utilization ex q:  0
CYCLE:   1344000052 Utilization:  0
CYCLE:   1344000052 Utilization ex q (incomplete):  0
CYCLE:   1346000052 Utilization ld q (incomplete):  0
CYCLE:   1346000052 RDMA bytes rec:          0
CYCLE:   1346000052 Utilization st q:  0
CYCLE:   1346000052 Utilization ld q:  0
CYCLE:   1346000052 Utilization:  0
CYCLE:   1346000052 Utilization ld q:  0
CYCLE:   1346000052 Utilization st q:  0
CYCLE:   1346000052 rdma_total_latency:          0
CYCLE:   1346000052 Utilization st q (incomplete):  0
CYCLE:   1346000052 WDMA bytes sent:          0
CYCLE:   1346000052 Utilization ex q:  0
CYCLE:   1346000052 Utilization ex q (incomplete):  0
CYCLE:   1346000052 Utilization st q (incomplete):  0
CYCLE:   1346000052 Utilization ld q (incomplete):  0
CYCLE:   1346000052 WDMA total latency:          0
CYCLE:   1346000052 Utilization ex q:  0
CYCLE:   1346000052 Utilization:  0
CYCLE:   1346000052 Utilization ex q (incomplete):  0
CYCLE:   1348000052 Utilization ld q (incomplete):  0
CYCLE:   1348000052 RDMA bytes rec:          0
CYCLE:   1348000052 Utilization st q:  0
CYCLE:   1348000052 Utilization ld q:  0
CYCLE:   1348000052 Utilization:  0
CYCLE:   1348000052 Utilization ld q:  0
CYCLE:   1348000052 Utilization st q:  0
CYCLE:   1348000052 rdma_total_latency:          0
CYCLE:   1348000052 Utilization st q (incomplete):  0
CYCLE:   1348000052 WDMA bytes sent:          0
CYCLE:   1348000052 Utilization ex q:  0
CYCLE:   1348000052 Utilization ex q (incomplete):  0
CYCLE:   1348000052 Utilization st q (incomplete):  0
CYCLE:   1348000052 Utilization ld q (incomplete):  0
CYCLE:   1348000052 WDMA total latency:          0
CYCLE:   1348000052 Utilization ex q:  0
CYCLE:   1348000052 Utilization:  0
CYCLE:   1348000052 Utilization ex q (incomplete):  0
CYCLE:   1350000052 Utilization ld q (incomplete):  0
CYCLE:   1350000052 RDMA bytes rec:          0
CYCLE:   1350000052 Utilization st q:  0
CYCLE:   1350000052 Utilization ld q:  0
CYCLE:   1350000052 Utilization:  0
CYCLE:   1350000052 Utilization ld q:  0
CYCLE:   1350000052 Utilization st q:  0
CYCLE:   1350000052 rdma_total_latency:          0
CYCLE:   1350000052 Utilization st q (incomplete):  0
CYCLE:   1350000052 WDMA bytes sent:          0
CYCLE:   1350000052 Utilization ex q:  0
CYCLE:   1350000052 Utilization ex q (incomplete):  0
CYCLE:   1350000052 Utilization st q (incomplete):  0
CYCLE:   1350000052 Utilization ld q (incomplete):  0
CYCLE:   1350000052 WDMA total latency:          0
CYCLE:   1350000052 Utilization ex q:  0
CYCLE:   1350000052 Utilization:  0
CYCLE:   1350000052 Utilization ex q (incomplete):  0
CYCLE:   1352000052 Utilization ld q (incomplete):  0
CYCLE:   1352000052 RDMA bytes rec:          0
CYCLE:   1352000052 Utilization st q:  0
CYCLE:   1352000052 Utilization ld q:  0
CYCLE:   1352000052 Utilization:  0
CYCLE:   1352000052 Utilization ld q:  0
CYCLE:   1352000052 Utilization st q:  0
CYCLE:   1352000052 rdma_total_latency:          0
CYCLE:   1352000052 Utilization st q (incomplete):  0
CYCLE:   1352000052 WDMA bytes sent:          0
CYCLE:   1352000052 Utilization ex q:  0
CYCLE:   1352000052 Utilization ex q (incomplete):  0
CYCLE:   1352000052 Utilization st q (incomplete):  0
CYCLE:   1352000052 Utilization ld q (incomplete):  0
CYCLE:   1352000052 WDMA total latency:          0
CYCLE:   1352000052 Utilization ex q:  0
CYCLE:   1352000052 Utilization:  0
CYCLE:   1352000052 Utilization ex q (incomplete):  0
CYCLE:   1354000052 Utilization ld q (incomplete):  0
CYCLE:   1354000052 RDMA bytes rec:          0
CYCLE:   1354000052 Utilization st q:  0
CYCLE:   1354000052 Utilization ld q:  0
CYCLE:   1354000052 Utilization:  0
CYCLE:   1354000052 Utilization ld q:  0
CYCLE:   1354000052 Utilization st q:  0
CYCLE:   1354000052 rdma_total_latency:          0
CYCLE:   1354000052 Utilization st q (incomplete):  0
CYCLE:   1354000052 WDMA bytes sent:          0
CYCLE:   1354000052 Utilization ex q:  0
CYCLE:   1354000052 Utilization ex q (incomplete):  0
CYCLE:   1354000052 Utilization st q (incomplete):  0
CYCLE:   1354000052 Utilization ld q (incomplete):  0
CYCLE:   1354000052 WDMA total latency:          0
CYCLE:   1354000052 Utilization ex q:  0
CYCLE:   1354000052 Utilization:  0
CYCLE:   1354000052 Utilization ex q (incomplete):  0
CYCLE:   1356000052 Utilization ld q (incomplete):  0
CYCLE:   1356000052 RDMA bytes rec:          0
CYCLE:   1356000052 Utilization st q:  0
CYCLE:   1356000052 Utilization ld q:  0
CYCLE:   1356000052 Utilization:  0
CYCLE:   1356000052 Utilization ld q:  0
CYCLE:   1356000052 Utilization st q:  0
CYCLE:   1356000052 rdma_total_latency:          0
CYCLE:   1356000052 Utilization st q (incomplete):  0
CYCLE:   1356000052 WDMA bytes sent:          0
CYCLE:   1356000052 Utilization ex q:  0
CYCLE:   1356000052 Utilization ex q (incomplete):  0
CYCLE:   1356000052 Utilization st q (incomplete):  0
CYCLE:   1356000052 Utilization ld q (incomplete):  0
CYCLE:   1356000052 WDMA total latency:          0
CYCLE:   1356000052 Utilization ex q:  0
CYCLE:   1356000052 Utilization:  0
CYCLE:   1356000052 Utilization ex q (incomplete):  0
CYCLE:   1358000052 Utilization ld q (incomplete):  0
CYCLE:   1358000052 RDMA bytes rec:          0
CYCLE:   1358000052 Utilization st q:  0
CYCLE:   1358000052 Utilization ld q:  0
CYCLE:   1358000052 Utilization:  0
CYCLE:   1358000052 Utilization ld q:  0
CYCLE:   1358000052 Utilization st q:  0
CYCLE:   1358000052 rdma_total_latency:          0
CYCLE:   1358000052 Utilization st q (incomplete):  0
CYCLE:   1358000052 WDMA bytes sent:          0
CYCLE:   1358000052 Utilization ex q:  0
CYCLE:   1358000052 Utilization ex q (incomplete):  0
CYCLE:   1358000052 Utilization st q (incomplete):  0
CYCLE:   1358000052 Utilization ld q (incomplete):  0
CYCLE:   1358000052 WDMA total latency:          0
CYCLE:   1358000052 Utilization ex q:  0
CYCLE:   1358000052 Utilization:  0
CYCLE:   1358000052 Utilization ex q (incomplete):  0
CYCLE:   1360000052 Utilization ld q (incomplete):  0
CYCLE:   1360000052 RDMA bytes rec:          0
CYCLE:   1360000052 Utilization st q:  0
CYCLE:   1360000052 Utilization ld q:  0
CYCLE:   1360000052 Utilization:  0
CYCLE:   1360000052 Utilization ld q:  0
CYCLE:   1360000052 Utilization st q:  0
CYCLE:   1360000052 rdma_total_latency:          0
CYCLE:   1360000052 Utilization st q (incomplete):  0
CYCLE:   1360000052 WDMA bytes sent:          0
CYCLE:   1360000052 Utilization ex q:  0
CYCLE:   1360000052 Utilization ex q (incomplete):  0
CYCLE:   1360000052 Utilization st q (incomplete):  0
CYCLE:   1360000052 Utilization ld q (incomplete):  0
CYCLE:   1360000052 WDMA total latency:          0
CYCLE:   1360000052 Utilization ex q:  0
CYCLE:   1360000052 Utilization:  0
CYCLE:   1360000052 Utilization ex q (incomplete):  0
CYCLE:   1362000052 Utilization ld q (incomplete):  0
CYCLE:   1362000052 RDMA bytes rec:          0
CYCLE:   1362000052 Utilization st q:  0
CYCLE:   1362000052 Utilization ld q:  0
CYCLE:   1362000052 Utilization:  0
CYCLE:   1362000052 Utilization ld q:  0
CYCLE:   1362000052 Utilization st q:  0
CYCLE:   1362000052 rdma_total_latency:          0
CYCLE:   1362000052 Utilization st q (incomplete):  0
CYCLE:   1362000052 WDMA bytes sent:          0
CYCLE:   1362000052 Utilization ex q:  0
CYCLE:   1362000052 Utilization ex q (incomplete):  0
CYCLE:   1362000052 Utilization st q (incomplete):  0
CYCLE:   1362000052 Utilization ld q (incomplete):  0
CYCLE:   1362000052 WDMA total latency:          0
CYCLE:   1362000052 Utilization ex q:  0
CYCLE:   1362000052 Utilization:  0
CYCLE:   1362000052 Utilization ex q (incomplete):  0
CYCLE:   1364000052 Utilization ld q (incomplete):  0
CYCLE:   1364000052 RDMA bytes rec:          0
CYCLE:   1364000052 Utilization st q:  0
CYCLE:   1364000052 Utilization ld q:  0
CYCLE:   1364000052 Utilization:  0
CYCLE:   1364000052 Utilization ld q:  0
CYCLE:   1364000052 Utilization st q:  0
CYCLE:   1364000052 rdma_total_latency:          0
CYCLE:   1364000052 Utilization st q (incomplete):  0
CYCLE:   1364000052 WDMA bytes sent:          0
CYCLE:   1364000052 Utilization ex q:  0
CYCLE:   1364000052 Utilization ex q (incomplete):  0
CYCLE:   1364000052 Utilization st q (incomplete):  0
CYCLE:   1364000052 Utilization ld q (incomplete):  0
CYCLE:   1364000052 WDMA total latency:          0
CYCLE:   1364000052 Utilization ex q:  0
CYCLE:   1364000052 Utilization:  0
CYCLE:   1364000052 Utilization ex q (incomplete):  0
CYCLE:   1366000052 Utilization ld q (incomplete):  0
CYCLE:   1366000052 RDMA bytes rec:          0
CYCLE:   1366000052 Utilization st q:  0
CYCLE:   1366000052 Utilization ld q:  0
CYCLE:   1366000052 Utilization:  0
CYCLE:   1366000052 Utilization ld q:  0
CYCLE:   1366000052 Utilization st q:  0
CYCLE:   1366000052 rdma_total_latency:          0
CYCLE:   1366000052 Utilization st q (incomplete):  0
CYCLE:   1366000052 WDMA bytes sent:          0
CYCLE:   1366000052 Utilization ex q:  0
CYCLE:   1366000052 Utilization ex q (incomplete):  0
CYCLE:   1366000052 Utilization st q (incomplete):  0
CYCLE:   1366000052 Utilization ld q (incomplete):  0
CYCLE:   1366000052 WDMA total latency:          0
CYCLE:   1366000052 Utilization ex q:  0
CYCLE:   1366000052 Utilization:  0
CYCLE:   1366000052 Utilization ex q (incomplete):  0
CYCLE:   1368000052 Utilization ld q (incomplete):  0
CYCLE:   1368000052 RDMA bytes rec:          0
CYCLE:   1368000052 Utilization st q:  0
CYCLE:   1368000052 Utilization ld q:  0
CYCLE:   1368000052 Utilization:  0
CYCLE:   1368000052 Utilization ld q:  0
CYCLE:   1368000052 Utilization st q:  0
CYCLE:   1368000052 rdma_total_latency:          0
CYCLE:   1368000052 Utilization st q (incomplete):  0
CYCLE:   1368000052 WDMA bytes sent:          0
CYCLE:   1368000052 Utilization ex q:  0
CYCLE:   1368000052 Utilization ex q (incomplete):  0
CYCLE:   1368000052 Utilization st q (incomplete):  0
CYCLE:   1368000052 Utilization ld q (incomplete):  0
CYCLE:   1368000052 WDMA total latency:          0
CYCLE:   1368000052 Utilization ex q:  0
CYCLE:   1368000052 Utilization:  0
CYCLE:   1368000052 Utilization ex q (incomplete):  0
CYCLE:   1370000052 Utilization ld q (incomplete):  0
CYCLE:   1370000052 RDMA bytes rec:          0
CYCLE:   1370000052 Utilization st q:  0
CYCLE:   1370000052 Utilization ld q:  0
CYCLE:   1370000052 Utilization:  0
CYCLE:   1370000052 Utilization ld q:  0
CYCLE:   1370000052 Utilization st q:  0
CYCLE:   1370000052 rdma_total_latency:          0
CYCLE:   1370000052 Utilization st q (incomplete):  0
CYCLE:   1370000052 WDMA bytes sent:          0
CYCLE:   1370000052 Utilization ex q:  0
CYCLE:   1370000052 Utilization ex q (incomplete):  0
CYCLE:   1370000052 Utilization st q (incomplete):  0
CYCLE:   1370000052 Utilization ld q (incomplete):  0
CYCLE:   1370000052 WDMA total latency:          0
CYCLE:   1370000052 Utilization ex q:  0
CYCLE:   1370000052 Utilization:  0
CYCLE:   1370000052 Utilization ex q (incomplete):  0
CYCLE:   1372000052 Utilization ld q (incomplete):  0
CYCLE:   1372000052 RDMA bytes rec:          0
CYCLE:   1372000052 Utilization st q:  0
CYCLE:   1372000052 Utilization ld q:  0
CYCLE:   1372000052 Utilization:  0
CYCLE:   1372000052 Utilization ld q:  0
CYCLE:   1372000052 Utilization st q:  0
CYCLE:   1372000052 rdma_total_latency:          0
CYCLE:   1372000052 Utilization st q (incomplete):  0
CYCLE:   1372000052 WDMA bytes sent:          0
CYCLE:   1372000052 Utilization ex q:  0
CYCLE:   1372000052 Utilization ex q (incomplete):  0
CYCLE:   1372000052 Utilization st q (incomplete):  0
CYCLE:   1372000052 Utilization ld q (incomplete):  0
CYCLE:   1372000052 WDMA total latency:          0
CYCLE:   1372000052 Utilization ex q:  0
CYCLE:   1372000052 Utilization:  0
CYCLE:   1372000052 Utilization ex q (incomplete):  0
CYCLE:   1374000052 Utilization ld q (incomplete):  0
CYCLE:   1374000052 RDMA bytes rec:          0
CYCLE:   1374000052 Utilization st q:  0
CYCLE:   1374000052 Utilization ld q:  0
CYCLE:   1374000052 Utilization:  0
CYCLE:   1374000052 Utilization ld q:  0
CYCLE:   1374000052 Utilization st q:  0
CYCLE:   1374000052 rdma_total_latency:          0
CYCLE:   1374000052 Utilization st q (incomplete):  0
CYCLE:   1374000052 WDMA bytes sent:          0
CYCLE:   1374000052 Utilization ex q:  0
CYCLE:   1374000052 Utilization ex q (incomplete):  0
CYCLE:   1374000052 Utilization st q (incomplete):  0
CYCLE:   1374000052 Utilization ld q (incomplete):  0
CYCLE:   1374000052 WDMA total latency:          0
CYCLE:   1374000052 Utilization ex q:  0
CYCLE:   1374000052 Utilization:  0
CYCLE:   1374000052 Utilization ex q (incomplete):  0
CYCLE:   1376000052 Utilization ld q (incomplete):  0
CYCLE:   1376000052 RDMA bytes rec:          0
CYCLE:   1376000052 Utilization st q:  0
CYCLE:   1376000052 Utilization ld q:  0
CYCLE:   1376000052 Utilization:  0
CYCLE:   1376000052 Utilization ld q:  0
CYCLE:   1376000052 Utilization st q:  0
CYCLE:   1376000052 rdma_total_latency:          0
CYCLE:   1376000052 Utilization st q (incomplete):  0
CYCLE:   1376000052 WDMA bytes sent:          0
CYCLE:   1376000052 Utilization ex q:  0
CYCLE:   1376000052 Utilization ex q (incomplete):  0
CYCLE:   1376000052 Utilization st q (incomplete):  0
CYCLE:   1376000052 Utilization ld q (incomplete):  0
CYCLE:   1376000052 WDMA total latency:          0
CYCLE:   1376000052 Utilization ex q:  0
CYCLE:   1376000052 Utilization:  0
CYCLE:   1376000052 Utilization ex q (incomplete):  0
CYCLE:   1378000052 Utilization ld q (incomplete):  0
CYCLE:   1378000052 RDMA bytes rec:          0
CYCLE:   1378000052 Utilization st q:  0
CYCLE:   1378000052 Utilization ld q:  0
CYCLE:   1378000052 Utilization:  0
CYCLE:   1378000052 Utilization ld q:  0
CYCLE:   1378000052 Utilization st q:  0
CYCLE:   1378000052 rdma_total_latency:          0
CYCLE:   1378000052 Utilization st q (incomplete):  0
CYCLE:   1378000052 WDMA bytes sent:          0
CYCLE:   1378000052 Utilization ex q:  0
CYCLE:   1378000052 Utilization ex q (incomplete):  0
CYCLE:   1378000052 Utilization st q (incomplete):  0
CYCLE:   1378000052 Utilization ld q (incomplete):  0
CYCLE:   1378000052 WDMA total latency:          0
CYCLE:   1378000052 Utilization ex q:  0
CYCLE:   1378000052 Utilization:  0
CYCLE:   1378000052 Utilization ex q (incomplete):  0
CYCLE:   1380000052 Utilization ld q (incomplete):  0
CYCLE:   1380000052 RDMA bytes rec:          0
CYCLE:   1380000052 Utilization st q:  0
CYCLE:   1380000052 Utilization ld q:  0
CYCLE:   1380000052 Utilization:  0
CYCLE:   1380000052 Utilization ld q:  0
CYCLE:   1380000052 Utilization st q:  0
CYCLE:   1380000052 rdma_total_latency:          0
CYCLE:   1380000052 Utilization st q (incomplete):  0
CYCLE:   1380000052 WDMA bytes sent:          0
CYCLE:   1380000052 Utilization ex q:  0
CYCLE:   1380000052 Utilization ex q (incomplete):  0
CYCLE:   1380000052 Utilization st q (incomplete):  0
CYCLE:   1380000052 Utilization ld q (incomplete):  0
CYCLE:   1380000052 WDMA total latency:          0
CYCLE:   1380000052 Utilization ex q:  0
CYCLE:   1380000052 Utilization:  0
CYCLE:   1380000052 Utilization ex q (incomplete):  0
CYCLE:   1382000052 Utilization ld q (incomplete):  0
CYCLE:   1382000052 RDMA bytes rec:          0
CYCLE:   1382000052 Utilization st q:  0
CYCLE:   1382000052 Utilization ld q:  0
CYCLE:   1382000052 Utilization:  0
CYCLE:   1382000052 Utilization ld q:  0
CYCLE:   1382000052 Utilization st q:  0
CYCLE:   1382000052 rdma_total_latency:          0
CYCLE:   1382000052 Utilization st q (incomplete):  0
CYCLE:   1382000052 WDMA bytes sent:          0
CYCLE:   1382000052 Utilization ex q:  0
CYCLE:   1382000052 Utilization ex q (incomplete):  0
CYCLE:   1382000052 Utilization st q (incomplete):  0
CYCLE:   1382000052 Utilization ld q (incomplete):  0
CYCLE:   1382000052 WDMA total latency:          0
CYCLE:   1382000052 Utilization ex q:  0
CYCLE:   1382000052 Utilization:  0
CYCLE:   1382000052 Utilization ex q (incomplete):  0
CYCLE:   1384000052 Utilization ld q (incomplete):  0
CYCLE:   1384000052 RDMA bytes rec:          0
CYCLE:   1384000052 Utilization st q:  0
CYCLE:   1384000052 Utilization ld q:  0
CYCLE:   1384000052 Utilization:  0
CYCLE:   1384000052 Utilization ld q:  0
CYCLE:   1384000052 Utilization st q:  0
CYCLE:   1384000052 rdma_total_latency:          0
CYCLE:   1384000052 Utilization st q (incomplete):  0
CYCLE:   1384000052 WDMA bytes sent:          0
CYCLE:   1384000052 Utilization ex q:  0
CYCLE:   1384000052 Utilization ex q (incomplete):  0
CYCLE:   1384000052 Utilization st q (incomplete):  0
CYCLE:   1384000052 Utilization ld q (incomplete):  0
CYCLE:   1384000052 WDMA total latency:          0
CYCLE:   1384000052 Utilization ex q:  0
CYCLE:   1384000052 Utilization:  0
CYCLE:   1384000052 Utilization ex q (incomplete):  0
CYCLE:   1386000052 Utilization ld q (incomplete):  0
CYCLE:   1386000052 RDMA bytes rec:          0
CYCLE:   1386000052 Utilization st q:  0
CYCLE:   1386000052 Utilization ld q:  0
CYCLE:   1386000052 Utilization:  0
CYCLE:   1386000052 Utilization ld q:  0
CYCLE:   1386000052 Utilization st q:  0
CYCLE:   1386000052 rdma_total_latency:          0
CYCLE:   1386000052 Utilization st q (incomplete):  0
CYCLE:   1386000052 WDMA bytes sent:          0
CYCLE:   1386000052 Utilization ex q:  0
CYCLE:   1386000052 Utilization ex q (incomplete):  0
CYCLE:   1386000052 Utilization st q (incomplete):  0
CYCLE:   1386000052 Utilization ld q (incomplete):  0
CYCLE:   1386000052 WDMA total latency:          0
CYCLE:   1386000052 Utilization ex q:  0
CYCLE:   1386000052 Utilization:  0
CYCLE:   1386000052 Utilization ex q (incomplete):  0
CYCLE:   1388000052 Utilization ld q (incomplete):  0
CYCLE:   1388000052 RDMA bytes rec:          0
CYCLE:   1388000052 Utilization st q:  0
CYCLE:   1388000052 Utilization ld q:  0
CYCLE:   1388000052 Utilization:  0
CYCLE:   1388000052 Utilization ld q:  0
CYCLE:   1388000052 Utilization st q:  0
CYCLE:   1388000052 rdma_total_latency:          0
CYCLE:   1388000052 Utilization st q (incomplete):  0
CYCLE:   1388000052 WDMA bytes sent:          0
CYCLE:   1388000052 Utilization ex q:  0
CYCLE:   1388000052 Utilization ex q (incomplete):  0
CYCLE:   1388000052 Utilization st q (incomplete):  0
CYCLE:   1388000052 Utilization ld q (incomplete):  0
CYCLE:   1388000052 WDMA total latency:          0
CYCLE:   1388000052 Utilization ex q:  0
CYCLE:   1388000052 Utilization:  0
CYCLE:   1388000052 Utilization ex q (incomplete):  0
CYCLE:   1390000052 Utilization ld q (incomplete):  0
CYCLE:   1390000052 RDMA bytes rec:          0
CYCLE:   1390000052 Utilization st q:  0
CYCLE:   1390000052 Utilization ld q:  0
CYCLE:   1390000052 Utilization:  0
CYCLE:   1390000052 Utilization ld q:  0
CYCLE:   1390000052 Utilization st q:  0
CYCLE:   1390000052 rdma_total_latency:          0
CYCLE:   1390000052 Utilization st q (incomplete):  0
CYCLE:   1390000052 WDMA bytes sent:          0
CYCLE:   1390000052 Utilization ex q:  0
CYCLE:   1390000052 Utilization ex q (incomplete):  0
CYCLE:   1390000052 Utilization st q (incomplete):  0
CYCLE:   1390000052 Utilization ld q (incomplete):  0
CYCLE:   1390000052 WDMA total latency:          0
CYCLE:   1390000052 Utilization ex q:  0
CYCLE:   1390000052 Utilization:  0
CYCLE:   1390000052 Utilization ex q (incomplete):  0
CYCLE:   1392000052 Utilization ld q (incomplete):  0
CYCLE:   1392000052 RDMA bytes rec:          0
CYCLE:   1392000052 Utilization st q:  0
CYCLE:   1392000052 Utilization ld q:  0
CYCLE:   1392000052 Utilization:  0
CYCLE:   1392000052 Utilization ld q:  0
CYCLE:   1392000052 Utilization st q:  0
CYCLE:   1392000052 rdma_total_latency:          0
CYCLE:   1392000052 Utilization st q (incomplete):  0
CYCLE:   1392000052 WDMA bytes sent:          0
CYCLE:   1392000052 Utilization ex q:  0
CYCLE:   1392000052 Utilization ex q (incomplete):  0
CYCLE:   1392000052 Utilization st q (incomplete):  0
CYCLE:   1392000052 Utilization ld q (incomplete):  0
CYCLE:   1392000052 WDMA total latency:          0
CYCLE:   1392000052 Utilization ex q:  0
CYCLE:   1392000052 Utilization:  0
CYCLE:   1392000052 Utilization ex q (incomplete):  0
CYCLE:   1394000052 Utilization ld q (incomplete):  0
CYCLE:   1394000052 RDMA bytes rec:          0
CYCLE:   1394000052 Utilization st q:  0
CYCLE:   1394000052 Utilization ld q:  0
CYCLE:   1394000052 Utilization:  0
CYCLE:   1394000052 Utilization ld q:  0
CYCLE:   1394000052 Utilization st q:  0
CYCLE:   1394000052 rdma_total_latency:          0
CYCLE:   1394000052 Utilization st q (incomplete):  0
CYCLE:   1394000052 WDMA bytes sent:          0
CYCLE:   1394000052 Utilization ex q:  0
CYCLE:   1394000052 Utilization ex q (incomplete):  0
CYCLE:   1394000052 Utilization st q (incomplete):  0
CYCLE:   1394000052 Utilization ld q (incomplete):  0
CYCLE:   1394000052 WDMA total latency:          0
CYCLE:   1394000052 Utilization ex q:  0
CYCLE:   1394000052 Utilization:  0
CYCLE:   1394000052 Utilization ex q (incomplete):  0
CYCLE:   1396000052 Utilization ld q (incomplete):  0
CYCLE:   1396000052 RDMA bytes rec:          0
CYCLE:   1396000052 Utilization st q:  0
CYCLE:   1396000052 Utilization ld q:  0
CYCLE:   1396000052 Utilization:  0
CYCLE:   1396000052 Utilization ld q:  0
CYCLE:   1396000052 Utilization st q:  0
CYCLE:   1396000052 rdma_total_latency:          0
CYCLE:   1396000052 Utilization st q (incomplete):  0
CYCLE:   1396000052 WDMA bytes sent:          0
CYCLE:   1396000052 Utilization ex q:  0
CYCLE:   1396000052 Utilization ex q (incomplete):  0
CYCLE:   1396000052 Utilization st q (incomplete):  0
CYCLE:   1396000052 Utilization ld q (incomplete):  0
CYCLE:   1396000052 WDMA total latency:          0
CYCLE:   1396000052 Utilization ex q:  0
CYCLE:   1396000052 Utilization:  0
CYCLE:   1396000052 Utilization ex q (incomplete):  0
CYCLE:   1398000052 Utilization ld q (incomplete):  0
CYCLE:   1398000052 RDMA bytes rec:          0
CYCLE:   1398000052 Utilization st q:  0
CYCLE:   1398000052 Utilization ld q:  0
CYCLE:   1398000052 Utilization:  0
CYCLE:   1398000052 Utilization ld q:  0
CYCLE:   1398000052 Utilization st q:  0
CYCLE:   1398000052 rdma_total_latency:          0
CYCLE:   1398000052 Utilization st q (incomplete):  0
CYCLE:   1398000052 WDMA bytes sent:          0
CYCLE:   1398000052 Utilization ex q:  0
CYCLE:   1398000052 Utilization ex q (incomplete):  0
CYCLE:   1398000052 Utilization st q (incomplete):  0
CYCLE:   1398000052 Utilization ld q (incomplete):  0
CYCLE:   1398000052 WDMA total latency:          0
CYCLE:   1398000052 Utilization ex q:  0
CYCLE:   1398000052 Utilization:  0
CYCLE:   1398000052 Utilization ex q (incomplete):  0
CYCLE:   1400000052 Utilization ld q (incomplete):  0
CYCLE:   1400000052 RDMA bytes rec:          0
CYCLE:   1400000052 Utilization st q:  0
CYCLE:   1400000052 Utilization ld q:  0
CYCLE:   1400000052 Utilization:  0
CYCLE:   1400000052 Utilization ld q:  0
CYCLE:   1400000052 Utilization st q:  0
CYCLE:   1400000052 rdma_total_latency:          0
CYCLE:   1400000052 Utilization st q (incomplete):  0
CYCLE:   1400000052 WDMA bytes sent:          0
CYCLE:   1400000052 Utilization ex q:  0
CYCLE:   1400000052 Utilization ex q (incomplete):  0
CYCLE:   1400000052 Utilization st q (incomplete):  0
CYCLE:   1400000052 Utilization ld q (incomplete):  0
CYCLE:   1400000052 WDMA total latency:          0
CYCLE:   1400000052 Utilization ex q:  0
CYCLE:   1400000052 Utilization:  0
CYCLE:   1400000052 Utilization ex q (incomplete):  0
CYCLE:   1402000052 Utilization ld q (incomplete):  0
CYCLE:   1402000052 RDMA bytes rec:          0
CYCLE:   1402000052 Utilization st q:  0
CYCLE:   1402000052 Utilization ld q:  0
CYCLE:   1402000052 Utilization:  0
CYCLE:   1402000052 Utilization ld q:  0
CYCLE:   1402000052 Utilization st q:  0
CYCLE:   1402000052 rdma_total_latency:          0
CYCLE:   1402000052 Utilization st q (incomplete):  0
CYCLE:   1402000052 WDMA bytes sent:          0
CYCLE:   1402000052 Utilization ex q:  0
CYCLE:   1402000052 Utilization ex q (incomplete):  0
CYCLE:   1402000052 Utilization st q (incomplete):  0
CYCLE:   1402000052 Utilization ld q (incomplete):  0
CYCLE:   1402000052 WDMA total latency:          0
CYCLE:   1402000052 Utilization ex q:  0
CYCLE:   1402000052 Utilization:  0
CYCLE:   1402000052 Utilization ex q (incomplete):  0
CYCLE:   1404000052 Utilization ld q (incomplete):  0
CYCLE:   1404000052 RDMA bytes rec:          0
CYCLE:   1404000052 Utilization st q:  0
CYCLE:   1404000052 Utilization ld q:  0
CYCLE:   1404000052 Utilization:  0
CYCLE:   1404000052 Utilization ld q:  0
CYCLE:   1404000052 Utilization st q:  0
CYCLE:   1404000052 rdma_total_latency:          0
CYCLE:   1404000052 Utilization st q (incomplete):  0
CYCLE:   1404000052 WDMA bytes sent:          0
CYCLE:   1404000052 Utilization ex q:  0
CYCLE:   1404000052 Utilization ex q (incomplete):  0
CYCLE:   1404000052 Utilization st q (incomplete):  0
CYCLE:   1404000052 Utilization ld q (incomplete):  0
CYCLE:   1404000052 WDMA total latency:          0
CYCLE:   1404000052 Utilization ex q:  0
CYCLE:   1404000052 Utilization:  0
CYCLE:   1404000052 Utilization ex q (incomplete):  0
CYCLE:   1406000052 Utilization ld q (incomplete):  0
CYCLE:   1406000052 RDMA bytes rec:          0
CYCLE:   1406000052 Utilization st q:  0
CYCLE:   1406000052 Utilization ld q:  0
CYCLE:   1406000052 Utilization:  0
CYCLE:   1406000052 Utilization ld q:  0
CYCLE:   1406000052 Utilization st q:  0
CYCLE:   1406000052 rdma_total_latency:          0
CYCLE:   1406000052 Utilization st q (incomplete):  0
CYCLE:   1406000052 WDMA bytes sent:          0
CYCLE:   1406000052 Utilization ex q:  0
CYCLE:   1406000052 Utilization ex q (incomplete):  0
CYCLE:   1406000052 Utilization st q (incomplete):  0
CYCLE:   1406000052 Utilization ld q (incomplete):  0
CYCLE:   1406000052 WDMA total latency:          0
CYCLE:   1406000052 Utilization ex q:  0
CYCLE:   1406000052 Utilization:  0
CYCLE:   1406000052 Utilization ex q (incomplete):  0
CYCLE:   1408000052 Utilization ld q (incomplete):  0
CYCLE:   1408000052 RDMA bytes rec:          0
CYCLE:   1408000052 Utilization st q:  0
CYCLE:   1408000052 Utilization ld q:  0
CYCLE:   1408000052 Utilization:  0
CYCLE:   1408000052 Utilization ld q:  0
CYCLE:   1408000052 Utilization st q:  0
CYCLE:   1408000052 rdma_total_latency:          0
CYCLE:   1408000052 Utilization st q (incomplete):  0
CYCLE:   1408000052 WDMA bytes sent:          0
CYCLE:   1408000052 Utilization ex q:  0
CYCLE:   1408000052 Utilization ex q (incomplete):  0
CYCLE:   1408000052 Utilization st q (incomplete):  0
CYCLE:   1408000052 Utilization ld q (incomplete):  0
CYCLE:   1408000052 WDMA total latency:          0
CYCLE:   1408000052 Utilization ex q:  0
CYCLE:   1408000052 Utilization:  0
CYCLE:   1408000052 Utilization ex q (incomplete):  0
CYCLE:   1410000052 Utilization ld q (incomplete):  0
CYCLE:   1410000052 RDMA bytes rec:          0
CYCLE:   1410000052 Utilization st q:  0
CYCLE:   1410000052 Utilization ld q:  0
CYCLE:   1410000052 Utilization:  0
CYCLE:   1410000052 Utilization ld q:  0
CYCLE:   1410000052 Utilization st q:  0
CYCLE:   1410000052 rdma_total_latency:          0
CYCLE:   1410000052 Utilization st q (incomplete):  0
CYCLE:   1410000052 WDMA bytes sent:          0
CYCLE:   1410000052 Utilization ex q:  0
CYCLE:   1410000052 Utilization ex q (incomplete):  0
CYCLE:   1410000052 Utilization st q (incomplete):  0
CYCLE:   1410000052 Utilization ld q (incomplete):  0
CYCLE:   1410000052 WDMA total latency:          0
CYCLE:   1410000052 Utilization ex q:  0
CYCLE:   1410000052 Utilization:  0
CYCLE:   1410000052 Utilization ex q (incomplete):  0
CYCLE:   1412000052 Utilization ld q (incomplete):  0
CYCLE:   1412000052 RDMA bytes rec:          0
CYCLE:   1412000052 Utilization st q:  0
CYCLE:   1412000052 Utilization ld q:  0
CYCLE:   1412000052 Utilization:  0
CYCLE:   1412000052 Utilization ld q:  0
CYCLE:   1412000052 Utilization st q:  0
CYCLE:   1412000052 rdma_total_latency:          0
CYCLE:   1412000052 Utilization st q (incomplete):  0
CYCLE:   1412000052 WDMA bytes sent:          0
CYCLE:   1412000052 Utilization ex q:  0
CYCLE:   1412000052 Utilization ex q (incomplete):  0
CYCLE:   1412000052 Utilization st q (incomplete):  0
CYCLE:   1412000052 Utilization ld q (incomplete):  0
CYCLE:   1412000052 WDMA total latency:          0
CYCLE:   1412000052 Utilization ex q:  0
CYCLE:   1412000052 Utilization:  0
CYCLE:   1412000052 Utilization ex q (incomplete):  0
CYCLE:   1414000052 Utilization ld q (incomplete):  0
CYCLE:   1414000052 RDMA bytes rec:          0
CYCLE:   1414000052 Utilization st q:  0
CYCLE:   1414000052 Utilization ld q:  0
CYCLE:   1414000052 Utilization:  0
CYCLE:   1414000052 Utilization ld q:  0
CYCLE:   1414000052 Utilization st q:  0
CYCLE:   1414000052 rdma_total_latency:          0
CYCLE:   1414000052 Utilization st q (incomplete):  0
CYCLE:   1414000052 WDMA bytes sent:          0
CYCLE:   1414000052 Utilization ex q:  0
CYCLE:   1414000052 Utilization ex q (incomplete):  0
CYCLE:   1414000052 Utilization st q (incomplete):  0
CYCLE:   1414000052 Utilization ld q (incomplete):  0
CYCLE:   1414000052 WDMA total latency:          0
CYCLE:   1414000052 Utilization ex q:  0
CYCLE:   1414000052 Utilization:  0
CYCLE:   1414000052 Utilization ex q (incomplete):  0
CYCLE:   1416000052 Utilization ld q (incomplete):  0
CYCLE:   1416000052 RDMA bytes rec:          0
CYCLE:   1416000052 Utilization st q:  0
CYCLE:   1416000052 Utilization ld q:  0
CYCLE:   1416000052 Utilization:  0
CYCLE:   1416000052 Utilization ld q:  0
CYCLE:   1416000052 Utilization st q:  0
CYCLE:   1416000052 rdma_total_latency:          0
CYCLE:   1416000052 Utilization st q (incomplete):  0
CYCLE:   1416000052 WDMA bytes sent:          0
CYCLE:   1416000052 Utilization ex q:  0
CYCLE:   1416000052 Utilization ex q (incomplete):  0
CYCLE:   1416000052 Utilization st q (incomplete):  0
CYCLE:   1416000052 Utilization ld q (incomplete):  0
CYCLE:   1416000052 WDMA total latency:          0
CYCLE:   1416000052 Utilization ex q:  0
CYCLE:   1416000052 Utilization:  0
CYCLE:   1416000052 Utilization ex q (incomplete):  0
CYCLE:   1418000052 Utilization ld q (incomplete):  0
CYCLE:   1418000052 RDMA bytes rec:          0
CYCLE:   1418000052 Utilization st q:  0
CYCLE:   1418000052 Utilization ld q:  0
CYCLE:   1418000052 Utilization:  0
CYCLE:   1418000052 Utilization ld q:  0
CYCLE:   1418000052 Utilization st q:  0
CYCLE:   1418000052 rdma_total_latency:          0
CYCLE:   1418000052 Utilization st q (incomplete):  0
CYCLE:   1418000052 WDMA bytes sent:          0
CYCLE:   1418000052 Utilization ex q:  0
CYCLE:   1418000052 Utilization ex q (incomplete):  0
CYCLE:   1418000052 Utilization st q (incomplete):  0
CYCLE:   1418000052 Utilization ld q (incomplete):  0
CYCLE:   1418000052 WDMA total latency:          0
CYCLE:   1418000052 Utilization ex q:  0
CYCLE:   1418000052 Utilization:  0
CYCLE:   1418000052 Utilization ex q (incomplete):  0
CYCLE:   1420000052 Utilization ld q (incomplete):  0
CYCLE:   1420000052 RDMA bytes rec:          0
CYCLE:   1420000052 Utilization st q:  0
CYCLE:   1420000052 Utilization ld q:  0
CYCLE:   1420000052 Utilization:  0
CYCLE:   1420000052 Utilization ld q:  0
CYCLE:   1420000052 Utilization st q:  0
CYCLE:   1420000052 rdma_total_latency:          0
CYCLE:   1420000052 Utilization st q (incomplete):  0
CYCLE:   1420000052 WDMA bytes sent:          0
CYCLE:   1420000052 Utilization ex q:  0
CYCLE:   1420000052 Utilization ex q (incomplete):  0
CYCLE:   1420000052 Utilization st q (incomplete):  0
CYCLE:   1420000052 Utilization ld q (incomplete):  0
CYCLE:   1420000052 WDMA total latency:          0
CYCLE:   1420000052 Utilization ex q:  0
CYCLE:   1420000052 Utilization:  0
CYCLE:   1420000052 Utilization ex q (incomplete):  0
CYCLE:   1422000052 Utilization ld q (incomplete):  0
CYCLE:   1422000052 RDMA bytes rec:          0
CYCLE:   1422000052 Utilization st q:  0
CYCLE:   1422000052 Utilization ld q:  0
CYCLE:   1422000052 Utilization:  0
CYCLE:   1422000052 Utilization ld q:  0
CYCLE:   1422000052 Utilization st q:  0
CYCLE:   1422000052 rdma_total_latency:          0
CYCLE:   1422000052 Utilization st q (incomplete):  0
CYCLE:   1422000052 WDMA bytes sent:          0
CYCLE:   1422000052 Utilization ex q:  0
CYCLE:   1422000052 Utilization ex q (incomplete):  0
CYCLE:   1422000052 Utilization st q (incomplete):  0
CYCLE:   1422000052 Utilization ld q (incomplete):  0
CYCLE:   1422000052 WDMA total latency:          0
CYCLE:   1422000052 Utilization ex q:  0
CYCLE:   1422000052 Utilization:  0
CYCLE:   1422000052 Utilization ex q (incomplete):  0
CYCLE:   1424000052 Utilization ld q (incomplete):  0
CYCLE:   1424000052 RDMA bytes rec:          0
CYCLE:   1424000052 Utilization st q:  0
CYCLE:   1424000052 Utilization ld q:  0
CYCLE:   1424000052 Utilization:  0
CYCLE:   1424000052 Utilization ld q:  0
CYCLE:   1424000052 Utilization st q:  0
CYCLE:   1424000052 rdma_total_latency:          0
CYCLE:   1424000052 Utilization st q (incomplete):  0
CYCLE:   1424000052 WDMA bytes sent:          0
CYCLE:   1424000052 Utilization ex q:  0
CYCLE:   1424000052 Utilization ex q (incomplete):  0
CYCLE:   1424000052 Utilization st q (incomplete):  0
CYCLE:   1424000052 Utilization ld q (incomplete):  0
CYCLE:   1424000052 WDMA total latency:          0
CYCLE:   1424000052 Utilization ex q:  0
CYCLE:   1424000052 Utilization:  0
CYCLE:   1424000052 Utilization ex q (incomplete):  0
CYCLE:   1426000052 Utilization ld q (incomplete):  0
CYCLE:   1426000052 RDMA bytes rec:          0
CYCLE:   1426000052 Utilization st q:  0
CYCLE:   1426000052 Utilization ld q:  0
CYCLE:   1426000052 Utilization:  0
CYCLE:   1426000052 Utilization ld q:  0
CYCLE:   1426000052 Utilization st q:  0
CYCLE:   1426000052 rdma_total_latency:          0
CYCLE:   1426000052 Utilization st q (incomplete):  0
CYCLE:   1426000052 WDMA bytes sent:          0
CYCLE:   1426000052 Utilization ex q:  0
CYCLE:   1426000052 Utilization ex q (incomplete):  0
CYCLE:   1426000052 Utilization st q (incomplete):  0
CYCLE:   1426000052 Utilization ld q (incomplete):  0
CYCLE:   1426000052 WDMA total latency:          0
CYCLE:   1426000052 Utilization ex q:  0
CYCLE:   1426000052 Utilization:  0
CYCLE:   1426000052 Utilization ex q (incomplete):  0
CYCLE:   1428000052 Utilization ld q (incomplete):  0
CYCLE:   1428000052 RDMA bytes rec:          0
CYCLE:   1428000052 Utilization st q:  0
CYCLE:   1428000052 Utilization ld q:  0
CYCLE:   1428000052 Utilization:  0
CYCLE:   1428000052 Utilization ld q:  0
CYCLE:   1428000052 Utilization st q:  0
CYCLE:   1428000052 rdma_total_latency:          0
CYCLE:   1428000052 Utilization st q (incomplete):  0
CYCLE:   1428000052 WDMA bytes sent:          0
CYCLE:   1428000052 Utilization ex q:  0
CYCLE:   1428000052 Utilization ex q (incomplete):  0
CYCLE:   1428000052 Utilization st q (incomplete):  0
CYCLE:   1428000052 Utilization ld q (incomplete):  0
CYCLE:   1428000052 WDMA total latency:          0
CYCLE:   1428000052 Utilization ex q:  0
CYCLE:   1428000052 Utilization:  0
CYCLE:   1428000052 Utilization ex q (incomplete):  0
CYCLE:   1430000052 Utilization ld q (incomplete):  0
CYCLE:   1430000052 RDMA bytes rec:          0
CYCLE:   1430000052 Utilization st q:  0
CYCLE:   1430000052 Utilization ld q:  0
CYCLE:   1430000052 Utilization:  0
CYCLE:   1430000052 Utilization ld q:  0
CYCLE:   1430000052 Utilization st q:  0
CYCLE:   1430000052 rdma_total_latency:          0
CYCLE:   1430000052 Utilization st q (incomplete):  0
CYCLE:   1430000052 WDMA bytes sent:          0
CYCLE:   1430000052 Utilization ex q:  0
CYCLE:   1430000052 Utilization ex q (incomplete):  0
CYCLE:   1430000052 Utilization st q (incomplete):  0
CYCLE:   1430000052 Utilization ld q (incomplete):  0
CYCLE:   1430000052 WDMA total latency:          0
CYCLE:   1430000052 Utilization ex q:  0
CYCLE:   1430000052 Utilization:  0
CYCLE:   1430000052 Utilization ex q (incomplete):  0
CYCLE:   1432000052 Utilization ld q (incomplete):  0
CYCLE:   1432000052 RDMA bytes rec:          0
CYCLE:   1432000052 Utilization st q:  0
CYCLE:   1432000052 Utilization ld q:  0
CYCLE:   1432000052 Utilization:  0
CYCLE:   1432000052 Utilization ld q:  0
CYCLE:   1432000052 Utilization st q:  0
CYCLE:   1432000052 rdma_total_latency:          0
CYCLE:   1432000052 Utilization st q (incomplete):  0
CYCLE:   1432000052 WDMA bytes sent:          0
CYCLE:   1432000052 Utilization ex q:  0
CYCLE:   1432000052 Utilization ex q (incomplete):  0
CYCLE:   1432000052 Utilization st q (incomplete):  0
CYCLE:   1432000052 Utilization ld q (incomplete):  0
CYCLE:   1432000052 WDMA total latency:          0
CYCLE:   1432000052 Utilization ex q:  0
CYCLE:   1432000052 Utilization:  0
CYCLE:   1432000052 Utilization ex q (incomplete):  0
CYCLE:   1434000052 Utilization ld q (incomplete):  0
CYCLE:   1434000052 RDMA bytes rec:          0
CYCLE:   1434000052 Utilization st q:  0
CYCLE:   1434000052 Utilization ld q:  0
CYCLE:   1434000052 Utilization:  0
CYCLE:   1434000052 Utilization ld q:  0
CYCLE:   1434000052 Utilization st q:  0
CYCLE:   1434000052 rdma_total_latency:          0
CYCLE:   1434000052 Utilization st q (incomplete):  0
CYCLE:   1434000052 WDMA bytes sent:          0
CYCLE:   1434000052 Utilization ex q:  0
CYCLE:   1434000052 Utilization ex q (incomplete):  0
CYCLE:   1434000052 Utilization st q (incomplete):  0
CYCLE:   1434000052 Utilization ld q (incomplete):  0
CYCLE:   1434000052 WDMA total latency:          0
CYCLE:   1434000052 Utilization ex q:  0
CYCLE:   1434000052 Utilization:  0
CYCLE:   1434000052 Utilization ex q (incomplete):  0
CYCLE:   1436000052 Utilization ld q (incomplete):  0
CYCLE:   1436000052 RDMA bytes rec:          0
CYCLE:   1436000052 Utilization st q:  0
CYCLE:   1436000052 Utilization ld q:  0
CYCLE:   1436000052 Utilization:  0
CYCLE:   1436000052 Utilization ld q:  0
CYCLE:   1436000052 Utilization st q:  0
CYCLE:   1436000052 rdma_total_latency:          0
CYCLE:   1436000052 Utilization st q (incomplete):  0
CYCLE:   1436000052 WDMA bytes sent:          0
CYCLE:   1436000052 Utilization ex q:  0
CYCLE:   1436000052 Utilization ex q (incomplete):  0
CYCLE:   1436000052 Utilization st q (incomplete):  0
CYCLE:   1436000052 Utilization ld q (incomplete):  0
CYCLE:   1436000052 WDMA total latency:          0
CYCLE:   1436000052 Utilization ex q:  0
CYCLE:   1436000052 Utilization:  0
CYCLE:   1436000052 Utilization ex q (incomplete):  0
CYCLE:   1438000052 Utilization ld q (incomplete):  0
CYCLE:   1438000052 RDMA bytes rec:          0
CYCLE:   1438000052 Utilization st q:  0
CYCLE:   1438000052 Utilization ld q:  0
CYCLE:   1438000052 Utilization:  0
CYCLE:   1438000052 Utilization ld q:  0
CYCLE:   1438000052 Utilization st q:  0
CYCLE:   1438000052 rdma_total_latency:          0
CYCLE:   1438000052 Utilization st q (incomplete):  0
CYCLE:   1438000052 WDMA bytes sent:          0
CYCLE:   1438000052 Utilization ex q:  0
CYCLE:   1438000052 Utilization ex q (incomplete):  0
CYCLE:   1438000052 Utilization st q (incomplete):  0
CYCLE:   1438000052 Utilization ld q (incomplete):  0
CYCLE:   1438000052 WDMA total latency:          0
CYCLE:   1438000052 Utilization ex q:  0
CYCLE:   1438000052 Utilization:  0
CYCLE:   1438000052 Utilization ex q (incomplete):  0
CYCLE:   1440000052 Utilization ld q (incomplete):  0
CYCLE:   1440000052 RDMA bytes rec:          0
CYCLE:   1440000052 Utilization st q:  0
CYCLE:   1440000052 Utilization ld q:  0
CYCLE:   1440000052 Utilization:  0
CYCLE:   1440000052 Utilization ld q:  0
CYCLE:   1440000052 Utilization st q:  0
CYCLE:   1440000052 rdma_total_latency:          0
CYCLE:   1440000052 Utilization st q (incomplete):  0
CYCLE:   1440000052 WDMA bytes sent:          0
CYCLE:   1440000052 Utilization ex q:  0
CYCLE:   1440000052 Utilization ex q (incomplete):  0
CYCLE:   1440000052 Utilization st q (incomplete):  0
CYCLE:   1440000052 Utilization ld q (incomplete):  0
CYCLE:   1440000052 WDMA total latency:          0
CYCLE:   1440000052 Utilization ex q:  0
CYCLE:   1440000052 Utilization:  0
CYCLE:   1440000052 Utilization ex q (incomplete):  0
CYCLE:   1442000052 Utilization ld q (incomplete):  0
CYCLE:   1442000052 RDMA bytes rec:          0
CYCLE:   1442000052 Utilization st q:  0
CYCLE:   1442000052 Utilization ld q:  0
CYCLE:   1442000052 Utilization:  0
CYCLE:   1442000052 Utilization ld q:  0
CYCLE:   1442000052 Utilization st q:  0
CYCLE:   1442000052 rdma_total_latency:          0
CYCLE:   1442000052 Utilization st q (incomplete):  0
CYCLE:   1442000052 WDMA bytes sent:          0
CYCLE:   1442000052 Utilization ex q:  0
CYCLE:   1442000052 Utilization ex q (incomplete):  0
CYCLE:   1442000052 Utilization st q (incomplete):  0
CYCLE:   1442000052 Utilization ld q (incomplete):  0
CYCLE:   1442000052 WDMA total latency:          0
CYCLE:   1442000052 Utilization ex q:  0
CYCLE:   1442000052 Utilization:  0
CYCLE:   1442000052 Utilization ex q (incomplete):  0
CYCLE:   1444000052 Utilization ld q (incomplete):  0
CYCLE:   1444000052 RDMA bytes rec:          0
CYCLE:   1444000052 Utilization st q:  0
CYCLE:   1444000052 Utilization ld q:  0
CYCLE:   1444000052 Utilization:  0
CYCLE:   1444000052 Utilization ld q:  0
CYCLE:   1444000052 Utilization st q:  0
CYCLE:   1444000052 rdma_total_latency:          0
CYCLE:   1444000052 Utilization st q (incomplete):  0
CYCLE:   1444000052 WDMA bytes sent:          0
CYCLE:   1444000052 Utilization ex q:  0
CYCLE:   1444000052 Utilization ex q (incomplete):  0
CYCLE:   1444000052 Utilization st q (incomplete):  0
CYCLE:   1444000052 Utilization ld q (incomplete):  0
CYCLE:   1444000052 WDMA total latency:          0
CYCLE:   1444000052 Utilization ex q:  0
CYCLE:   1444000052 Utilization:  0
CYCLE:   1444000052 Utilization ex q (incomplete):  0
CYCLE:   1446000052 Utilization ld q (incomplete):  0
CYCLE:   1446000052 RDMA bytes rec:          0
CYCLE:   1446000052 Utilization st q:  0
CYCLE:   1446000052 Utilization ld q:  0
CYCLE:   1446000052 Utilization:  0
CYCLE:   1446000052 Utilization ld q:  0
CYCLE:   1446000052 Utilization st q:  0
CYCLE:   1446000052 rdma_total_latency:          0
CYCLE:   1446000052 Utilization st q (incomplete):  0
CYCLE:   1446000052 WDMA bytes sent:          0
CYCLE:   1446000052 Utilization ex q:  0
CYCLE:   1446000052 Utilization ex q (incomplete):  0
CYCLE:   1446000052 Utilization st q (incomplete):  0
CYCLE:   1446000052 Utilization ld q (incomplete):  0
CYCLE:   1446000052 WDMA total latency:          0
CYCLE:   1446000052 Utilization ex q:  0
CYCLE:   1446000052 Utilization:  0
CYCLE:   1446000052 Utilization ex q (incomplete):  0
CYCLE:   1448000052 Utilization ld q (incomplete):  0
CYCLE:   1448000052 RDMA bytes rec:          0
CYCLE:   1448000052 Utilization st q:  0
CYCLE:   1448000052 Utilization ld q:  0
CYCLE:   1448000052 Utilization:  0
CYCLE:   1448000052 Utilization ld q:  0
CYCLE:   1448000052 Utilization st q:  0
CYCLE:   1448000052 rdma_total_latency:          0
CYCLE:   1448000052 Utilization st q (incomplete):  0
CYCLE:   1448000052 WDMA bytes sent:          0
CYCLE:   1448000052 Utilization ex q:  0
CYCLE:   1448000052 Utilization ex q (incomplete):  0
CYCLE:   1448000052 Utilization st q (incomplete):  0
CYCLE:   1448000052 Utilization ld q (incomplete):  0
CYCLE:   1448000052 WDMA total latency:          0
CYCLE:   1448000052 Utilization ex q:  0
CYCLE:   1448000052 Utilization:  0
CYCLE:   1448000052 Utilization ex q (incomplete):  0
CYCLE:   1450000052 Utilization ld q (incomplete):  0
CYCLE:   1450000052 RDMA bytes rec:          0
CYCLE:   1450000052 Utilization st q:  0
CYCLE:   1450000052 Utilization ld q:  0
CYCLE:   1450000052 Utilization:  0
CYCLE:   1450000052 Utilization ld q:  0
CYCLE:   1450000052 Utilization st q:  0
CYCLE:   1450000052 rdma_total_latency:          0
CYCLE:   1450000052 Utilization st q (incomplete):  0
CYCLE:   1450000052 WDMA bytes sent:          0
CYCLE:   1450000052 Utilization ex q:  0
CYCLE:   1450000052 Utilization ex q (incomplete):  0
CYCLE:   1450000052 Utilization st q (incomplete):  0
CYCLE:   1450000052 Utilization ld q (incomplete):  0
CYCLE:   1450000052 WDMA total latency:          0
CYCLE:   1450000052 Utilization ex q:  0
CYCLE:   1450000052 Utilization:  0
CYCLE:   1450000052 Utilization ex q (incomplete):  0
CYCLE:   1452000052 Utilization ld q (incomplete):  0
CYCLE:   1452000052 RDMA bytes rec:          0
CYCLE:   1452000052 Utilization st q:  0
CYCLE:   1452000052 Utilization ld q:  0
CYCLE:   1452000052 Utilization:  0
CYCLE:   1452000052 Utilization ld q:  0
CYCLE:   1452000052 Utilization st q:  0
CYCLE:   1452000052 rdma_total_latency:          0
CYCLE:   1452000052 Utilization st q (incomplete):  0
CYCLE:   1452000052 WDMA bytes sent:          0
CYCLE:   1452000052 Utilization ex q:  0
CYCLE:   1452000052 Utilization ex q (incomplete):  0
CYCLE:   1452000052 Utilization st q (incomplete):  0
CYCLE:   1452000052 Utilization ld q (incomplete):  0
CYCLE:   1452000052 WDMA total latency:          0
CYCLE:   1452000052 Utilization ex q:  0
CYCLE:   1452000052 Utilization:  0
CYCLE:   1452000052 Utilization ex q (incomplete):  0
CYCLE:   1454000052 Utilization ld q (incomplete):  0
CYCLE:   1454000052 RDMA bytes rec:          0
CYCLE:   1454000052 Utilization st q:  0
CYCLE:   1454000052 Utilization ld q:  0
CYCLE:   1454000052 Utilization:  0
CYCLE:   1454000052 Utilization ld q:  0
CYCLE:   1454000052 Utilization st q:  0
CYCLE:   1454000052 rdma_total_latency:          0
CYCLE:   1454000052 Utilization st q (incomplete):  0
CYCLE:   1454000052 WDMA bytes sent:          0
CYCLE:   1454000052 Utilization ex q:  0
CYCLE:   1454000052 Utilization ex q (incomplete):  0
CYCLE:   1454000052 Utilization st q (incomplete):  0
CYCLE:   1454000052 Utilization ld q (incomplete):  0
CYCLE:   1454000052 WDMA total latency:          0
CYCLE:   1454000052 Utilization ex q:  0
CYCLE:   1454000052 Utilization:  0
CYCLE:   1454000052 Utilization ex q (incomplete):  0
CYCLE:   1456000052 Utilization ld q (incomplete):  0
CYCLE:   1456000052 RDMA bytes rec:          0
CYCLE:   1456000052 Utilization st q:  0
CYCLE:   1456000052 Utilization ld q:  0
CYCLE:   1456000052 Utilization:  0
CYCLE:   1456000052 Utilization ld q:  0
CYCLE:   1456000052 Utilization st q:  0
CYCLE:   1456000052 rdma_total_latency:          0
CYCLE:   1456000052 Utilization st q (incomplete):  0
CYCLE:   1456000052 WDMA bytes sent:          0
CYCLE:   1456000052 Utilization ex q:  0
CYCLE:   1456000052 Utilization ex q (incomplete):  0
CYCLE:   1456000052 Utilization st q (incomplete):  0
CYCLE:   1456000052 Utilization ld q (incomplete):  0
CYCLE:   1456000052 WDMA total latency:          0
CYCLE:   1456000052 Utilization ex q:  0
CYCLE:   1456000052 Utilization:  0
CYCLE:   1456000052 Utilization ex q (incomplete):  0
CYCLE:   1458000052 Utilization ld q (incomplete):  0
CYCLE:   1458000052 RDMA bytes rec:          0
CYCLE:   1458000052 Utilization st q:  0
CYCLE:   1458000052 Utilization ld q:  0
CYCLE:   1458000052 Utilization:  0
CYCLE:   1458000052 Utilization ld q:  0
CYCLE:   1458000052 Utilization st q:  0
CYCLE:   1458000052 rdma_total_latency:          0
CYCLE:   1458000052 Utilization st q (incomplete):  0
CYCLE:   1458000052 WDMA bytes sent:          0
CYCLE:   1458000052 Utilization ex q:  0
CYCLE:   1458000052 Utilization ex q (incomplete):  0
CYCLE:   1458000052 Utilization st q (incomplete):  0
CYCLE:   1458000052 Utilization ld q (incomplete):  0
CYCLE:   1458000052 WDMA total latency:          0
CYCLE:   1458000052 Utilization ex q:  0
CYCLE:   1458000052 Utilization:  0
CYCLE:   1458000052 Utilization ex q (incomplete):  0
CYCLE:   1460000052 Utilization ld q (incomplete):  0
CYCLE:   1460000052 RDMA bytes rec:          0
CYCLE:   1460000052 Utilization st q:  0
CYCLE:   1460000052 Utilization ld q:  0
CYCLE:   1460000052 Utilization:  0
CYCLE:   1460000052 Utilization ld q:  0
CYCLE:   1460000052 Utilization st q:  0
CYCLE:   1460000052 rdma_total_latency:          0
CYCLE:   1460000052 Utilization st q (incomplete):  0
CYCLE:   1460000052 WDMA bytes sent:          0
CYCLE:   1460000052 Utilization ex q:  0
CYCLE:   1460000052 Utilization ex q (incomplete):  0
CYCLE:   1460000052 Utilization st q (incomplete):  0
CYCLE:   1460000052 Utilization ld q (incomplete):  0
CYCLE:   1460000052 WDMA total latency:          0
CYCLE:   1460000052 Utilization ex q:  0
CYCLE:   1460000052 Utilization:  0
CYCLE:   1460000052 Utilization ex q (incomplete):  0
CYCLE:   1462000052 Utilization ld q (incomplete):  0
CYCLE:   1462000052 RDMA bytes rec:          0
CYCLE:   1462000052 Utilization st q:  0
CYCLE:   1462000052 Utilization ld q:  0
CYCLE:   1462000052 Utilization:  0
CYCLE:   1462000052 Utilization ld q:  0
CYCLE:   1462000052 Utilization st q:  0
CYCLE:   1462000052 rdma_total_latency:          0
CYCLE:   1462000052 Utilization st q (incomplete):  0
CYCLE:   1462000052 WDMA bytes sent:          0
CYCLE:   1462000052 Utilization ex q:  0
CYCLE:   1462000052 Utilization ex q (incomplete):  0
CYCLE:   1462000052 Utilization st q (incomplete):  0
CYCLE:   1462000052 Utilization ld q (incomplete):  0
CYCLE:   1462000052 WDMA total latency:          0
CYCLE:   1462000052 Utilization ex q:  0
CYCLE:   1462000052 Utilization:  0
CYCLE:   1462000052 Utilization ex q (incomplete):  0
CYCLE:   1464000052 Utilization ld q (incomplete):  0
CYCLE:   1464000052 RDMA bytes rec:          0
CYCLE:   1464000052 Utilization st q:  0
CYCLE:   1464000052 Utilization ld q:  0
CYCLE:   1464000052 Utilization:  0
CYCLE:   1464000052 Utilization ld q:  0
CYCLE:   1464000052 Utilization st q:  0
CYCLE:   1464000052 rdma_total_latency:          0
CYCLE:   1464000052 Utilization st q (incomplete):  0
CYCLE:   1464000052 WDMA bytes sent:          0
CYCLE:   1464000052 Utilization ex q:  0
CYCLE:   1464000052 Utilization ex q (incomplete):  0
CYCLE:   1464000052 Utilization st q (incomplete):  0
CYCLE:   1464000052 Utilization ld q (incomplete):  0
CYCLE:   1464000052 WDMA total latency:          0
CYCLE:   1464000052 Utilization ex q:  0
CYCLE:   1464000052 Utilization:  0
CYCLE:   1464000052 Utilization ex q (incomplete):  0
CYCLE:   1466000052 Utilization ld q (incomplete):  0
CYCLE:   1466000052 RDMA bytes rec:          0
CYCLE:   1466000052 Utilization st q:  0
CYCLE:   1466000052 Utilization ld q:  0
CYCLE:   1466000052 Utilization:  0
CYCLE:   1466000052 Utilization ld q:  0
CYCLE:   1466000052 Utilization st q:  0
CYCLE:   1466000052 rdma_total_latency:          0
CYCLE:   1466000052 Utilization st q (incomplete):  0
CYCLE:   1466000052 WDMA bytes sent:          0
CYCLE:   1466000052 Utilization ex q:  0
CYCLE:   1466000052 Utilization ex q (incomplete):  0
CYCLE:   1466000052 Utilization st q (incomplete):  0
CYCLE:   1466000052 Utilization ld q (incomplete):  0
CYCLE:   1466000052 WDMA total latency:          0
CYCLE:   1466000052 Utilization ex q:  0
CYCLE:   1466000052 Utilization:  0
CYCLE:   1466000052 Utilization ex q (incomplete):  0
CYCLE:   1468000052 Utilization ld q (incomplete):  0
CYCLE:   1468000052 RDMA bytes rec:          0
CYCLE:   1468000052 Utilization st q:  0
CYCLE:   1468000052 Utilization ld q:  0
CYCLE:   1468000052 Utilization:  0
CYCLE:   1468000052 Utilization ld q:  0
CYCLE:   1468000052 Utilization st q:  0
CYCLE:   1468000052 rdma_total_latency:          0
CYCLE:   1468000052 Utilization st q (incomplete):  0
CYCLE:   1468000052 WDMA bytes sent:          0
CYCLE:   1468000052 Utilization ex q:  0
CYCLE:   1468000052 Utilization ex q (incomplete):  0
CYCLE:   1468000052 Utilization st q (incomplete):  0
CYCLE:   1468000052 Utilization ld q (incomplete):  0
CYCLE:   1468000052 WDMA total latency:          0
CYCLE:   1468000052 Utilization ex q:  0
CYCLE:   1468000052 Utilization:  0
CYCLE:   1468000052 Utilization ex q (incomplete):  0
CYCLE:   1470000052 Utilization ld q (incomplete):  0
CYCLE:   1470000052 RDMA bytes rec:          0
CYCLE:   1470000052 Utilization st q:  0
CYCLE:   1470000052 Utilization ld q:  0
CYCLE:   1470000052 Utilization:  0
CYCLE:   1470000052 Utilization ld q:  0
CYCLE:   1470000052 Utilization st q:  0
CYCLE:   1470000052 rdma_total_latency:          0
CYCLE:   1470000052 Utilization st q (incomplete):  0
CYCLE:   1470000052 WDMA bytes sent:          0
CYCLE:   1470000052 Utilization ex q:  0
CYCLE:   1470000052 Utilization ex q (incomplete):  0
CYCLE:   1470000052 Utilization st q (incomplete):  0
CYCLE:   1470000052 Utilization ld q (incomplete):  0
CYCLE:   1470000052 WDMA total latency:          0
CYCLE:   1470000052 Utilization ex q:  0
CYCLE:   1470000052 Utilization:  0
CYCLE:   1470000052 Utilization ex q (incomplete):  0
CYCLE:   1472000052 Utilization ld q (incomplete):  0
CYCLE:   1472000052 RDMA bytes rec:          0
CYCLE:   1472000052 Utilization st q:  0
CYCLE:   1472000052 Utilization ld q:  0
CYCLE:   1472000052 Utilization:  0
CYCLE:   1472000052 Utilization ld q:  0
CYCLE:   1472000052 Utilization st q:  0
CYCLE:   1472000052 rdma_total_latency:          0
CYCLE:   1472000052 Utilization st q (incomplete):  0
CYCLE:   1472000052 WDMA bytes sent:          0
CYCLE:   1472000052 Utilization ex q:  0
CYCLE:   1472000052 Utilization ex q (incomplete):  0
CYCLE:   1472000052 Utilization st q (incomplete):  0
CYCLE:   1472000052 Utilization ld q (incomplete):  0
CYCLE:   1472000052 WDMA total latency:          0
CYCLE:   1472000052 Utilization ex q:  0
CYCLE:   1472000052 Utilization:  0
CYCLE:   1472000052 Utilization ex q (incomplete):  0
CYCLE:   1474000052 Utilization ld q (incomplete):  0
CYCLE:   1474000052 RDMA bytes rec:          0
CYCLE:   1474000052 Utilization st q:  0
CYCLE:   1474000052 Utilization ld q:  0
CYCLE:   1474000052 Utilization:  0
CYCLE:   1474000052 Utilization ld q:  0
CYCLE:   1474000052 Utilization st q:  0
CYCLE:   1474000052 rdma_total_latency:          0
CYCLE:   1474000052 Utilization st q (incomplete):  0
CYCLE:   1474000052 WDMA bytes sent:          0
CYCLE:   1474000052 Utilization ex q:  0
CYCLE:   1474000052 Utilization ex q (incomplete):  0
CYCLE:   1474000052 Utilization st q (incomplete):  0
CYCLE:   1474000052 Utilization ld q (incomplete):  0
CYCLE:   1474000052 WDMA total latency:          0
CYCLE:   1474000052 Utilization ex q:  0
CYCLE:   1474000052 Utilization:  0
CYCLE:   1474000052 Utilization ex q (incomplete):  0
CYCLE:   1476000052 Utilization ld q (incomplete):  0
CYCLE:   1476000052 RDMA bytes rec:          0
CYCLE:   1476000052 Utilization st q:  0
CYCLE:   1476000052 Utilization ld q:  0
CYCLE:   1476000052 Utilization:  0
CYCLE:   1476000052 Utilization ld q:  0
CYCLE:   1476000052 Utilization st q:  0
CYCLE:   1476000052 rdma_total_latency:          0
CYCLE:   1476000052 Utilization st q (incomplete):  0
CYCLE:   1476000052 WDMA bytes sent:          0
CYCLE:   1476000052 Utilization ex q:  0
CYCLE:   1476000052 Utilization ex q (incomplete):  0
CYCLE:   1476000052 Utilization st q (incomplete):  0
CYCLE:   1476000052 Utilization ld q (incomplete):  0
CYCLE:   1476000052 WDMA total latency:          0
CYCLE:   1476000052 Utilization ex q:  0
CYCLE:   1476000052 Utilization:  0
CYCLE:   1476000052 Utilization ex q (incomplete):  0
CYCLE:   1478000052 Utilization ld q (incomplete):  0
CYCLE:   1478000052 RDMA bytes rec:          0
CYCLE:   1478000052 Utilization st q:  0
CYCLE:   1478000052 Utilization ld q:  0
CYCLE:   1478000052 Utilization:  0
CYCLE:   1478000052 Utilization ld q:  0
CYCLE:   1478000052 Utilization st q:  0
CYCLE:   1478000052 rdma_total_latency:          0
CYCLE:   1478000052 Utilization st q (incomplete):  0
CYCLE:   1478000052 WDMA bytes sent:          0
CYCLE:   1478000052 Utilization ex q:  0
CYCLE:   1478000052 Utilization ex q (incomplete):  0
CYCLE:   1478000052 Utilization st q (incomplete):  0
CYCLE:   1478000052 Utilization ld q (incomplete):  0
CYCLE:   1478000052 WDMA total latency:          0
CYCLE:   1478000052 Utilization ex q:  0
CYCLE:   1478000052 Utilization:  0
CYCLE:   1478000052 Utilization ex q (incomplete):  0
CYCLE:   1480000052 Utilization ld q (incomplete):  0
CYCLE:   1480000052 RDMA bytes rec:          0
CYCLE:   1480000052 Utilization st q:  0
CYCLE:   1480000052 Utilization ld q:  0
CYCLE:   1480000052 Utilization:  0
CYCLE:   1480000052 Utilization ld q:  0
CYCLE:   1480000052 Utilization st q:  0
CYCLE:   1480000052 rdma_total_latency:          0
CYCLE:   1480000052 Utilization st q (incomplete):  0
CYCLE:   1480000052 WDMA bytes sent:          0
CYCLE:   1480000052 Utilization ex q:  0
CYCLE:   1480000052 Utilization ex q (incomplete):  0
CYCLE:   1480000052 Utilization st q (incomplete):  0
CYCLE:   1480000052 Utilization ld q (incomplete):  0
CYCLE:   1480000052 WDMA total latency:          0
CYCLE:   1480000052 Utilization ex q:  0
CYCLE:   1480000052 Utilization:  0
CYCLE:   1480000052 Utilization ex q (incomplete):  0
CYCLE:   1482000052 Utilization ld q (incomplete):  0
CYCLE:   1482000052 RDMA bytes rec:          0
CYCLE:   1482000052 Utilization st q:  0
CYCLE:   1482000052 Utilization ld q:  0
CYCLE:   1482000052 Utilization:  0
CYCLE:   1482000052 Utilization ld q:  0
CYCLE:   1482000052 Utilization st q:  0
CYCLE:   1482000052 rdma_total_latency:          0
CYCLE:   1482000052 Utilization st q (incomplete):  0
CYCLE:   1482000052 WDMA bytes sent:          0
CYCLE:   1482000052 Utilization ex q:  0
CYCLE:   1482000052 Utilization ex q (incomplete):  0
CYCLE:   1482000052 Utilization st q (incomplete):  0
CYCLE:   1482000052 Utilization ld q (incomplete):  0
CYCLE:   1482000052 WDMA total latency:          0
CYCLE:   1482000052 Utilization ex q:  0
CYCLE:   1482000052 Utilization:  0
CYCLE:   1482000052 Utilization ex q (incomplete):  0
CYCLE:   1484000052 Utilization ld q (incomplete):  0
CYCLE:   1484000052 RDMA bytes rec:          0
CYCLE:   1484000052 Utilization st q:  0
CYCLE:   1484000052 Utilization ld q:  0
CYCLE:   1484000052 Utilization:  0
CYCLE:   1484000052 Utilization ld q:  0
CYCLE:   1484000052 Utilization st q:  0
CYCLE:   1484000052 rdma_total_latency:          0
CYCLE:   1484000052 Utilization st q (incomplete):  0
CYCLE:   1484000052 WDMA bytes sent:          0
CYCLE:   1484000052 Utilization ex q:  0
CYCLE:   1484000052 Utilization ex q (incomplete):  0
CYCLE:   1484000052 Utilization st q (incomplete):  0
CYCLE:   1484000052 Utilization ld q (incomplete):  0
CYCLE:   1484000052 WDMA total latency:          0
CYCLE:   1484000052 Utilization ex q:  0
CYCLE:   1484000052 Utilization:  0
CYCLE:   1484000052 Utilization ex q (incomplete):  0
CYCLE:   1486000052 Utilization ld q (incomplete):  0
CYCLE:   1486000052 RDMA bytes rec:          0
CYCLE:   1486000052 Utilization st q:  0
CYCLE:   1486000052 Utilization ld q:  0
CYCLE:   1486000052 Utilization:  0
CYCLE:   1486000052 Utilization ld q:  0
CYCLE:   1486000052 Utilization st q:  0
CYCLE:   1486000052 rdma_total_latency:          0
CYCLE:   1486000052 Utilization st q (incomplete):  0
CYCLE:   1486000052 WDMA bytes sent:          0
CYCLE:   1486000052 Utilization ex q:  0
CYCLE:   1486000052 Utilization ex q (incomplete):  0
CYCLE:   1486000052 Utilization st q (incomplete):  0
CYCLE:   1486000052 Utilization ld q (incomplete):  0
CYCLE:   1486000052 WDMA total latency:          0
CYCLE:   1486000052 Utilization ex q:  0
CYCLE:   1486000052 Utilization:  0
CYCLE:   1486000052 Utilization ex q (incomplete):  0
CYCLE:   1488000052 Utilization ld q (incomplete):  0
CYCLE:   1488000052 RDMA bytes rec:          0
CYCLE:   1488000052 Utilization st q:  0
CYCLE:   1488000052 Utilization ld q:  0
CYCLE:   1488000052 Utilization:  0
CYCLE:   1488000052 Utilization ld q:  0
CYCLE:   1488000052 Utilization st q:  0
CYCLE:   1488000052 rdma_total_latency:          0
CYCLE:   1488000052 Utilization st q (incomplete):  0
CYCLE:   1488000052 WDMA bytes sent:          0
CYCLE:   1488000052 Utilization ex q:  0
CYCLE:   1488000052 Utilization ex q (incomplete):  0
CYCLE:   1488000052 Utilization st q (incomplete):  0
CYCLE:   1488000052 Utilization ld q (incomplete):  0
CYCLE:   1488000052 WDMA total latency:          0
CYCLE:   1488000052 Utilization ex q:  0
CYCLE:   1488000052 Utilization:  0
CYCLE:   1488000052 Utilization ex q (incomplete):  0
CYCLE:   1490000052 Utilization ld q (incomplete):  0
CYCLE:   1490000052 RDMA bytes rec:          0
CYCLE:   1490000052 Utilization st q:  0
CYCLE:   1490000052 Utilization ld q:  0
CYCLE:   1490000052 Utilization:  0
CYCLE:   1490000052 Utilization ld q:  0
CYCLE:   1490000052 Utilization st q:  0
CYCLE:   1490000052 rdma_total_latency:          0
CYCLE:   1490000052 Utilization st q (incomplete):  0
CYCLE:   1490000052 WDMA bytes sent:          0
CYCLE:   1490000052 Utilization ex q:  0
CYCLE:   1490000052 Utilization ex q (incomplete):  0
CYCLE:   1490000052 Utilization st q (incomplete):  0
CYCLE:   1490000052 Utilization ld q (incomplete):  0
CYCLE:   1490000052 WDMA total latency:          0
CYCLE:   1490000052 Utilization ex q:  0
CYCLE:   1490000052 Utilization:  0
CYCLE:   1490000052 Utilization ex q (incomplete):  0
CYCLE:   1492000052 Utilization ld q (incomplete):  0
CYCLE:   1492000052 RDMA bytes rec:          0
CYCLE:   1492000052 Utilization st q:  0
CYCLE:   1492000052 Utilization ld q:  0
CYCLE:   1492000052 Utilization:  0
CYCLE:   1492000052 Utilization ld q:  0
CYCLE:   1492000052 Utilization st q:  0
CYCLE:   1492000052 rdma_total_latency:          0
CYCLE:   1492000052 Utilization st q (incomplete):  0
CYCLE:   1492000052 WDMA bytes sent:          0
CYCLE:   1492000052 Utilization ex q:  0
CYCLE:   1492000052 Utilization ex q (incomplete):  0
CYCLE:   1492000052 Utilization st q (incomplete):  0
CYCLE:   1492000052 Utilization ld q (incomplete):  0
CYCLE:   1492000052 WDMA total latency:          0
CYCLE:   1492000052 Utilization ex q:  0
CYCLE:   1492000052 Utilization:  0
CYCLE:   1492000052 Utilization ex q (incomplete):  0
CYCLE:   1494000052 Utilization ld q (incomplete):  0
CYCLE:   1494000052 RDMA bytes rec:          0
CYCLE:   1494000052 Utilization st q:  0
CYCLE:   1494000052 Utilization ld q:  0
CYCLE:   1494000052 Utilization:  0
CYCLE:   1494000052 Utilization ld q:  0
CYCLE:   1494000052 Utilization st q:  0
CYCLE:   1494000052 rdma_total_latency:          0
CYCLE:   1494000052 Utilization st q (incomplete):  0
CYCLE:   1494000052 WDMA bytes sent:          0
CYCLE:   1494000052 Utilization ex q:  0
CYCLE:   1494000052 Utilization ex q (incomplete):  0
CYCLE:   1494000052 Utilization st q (incomplete):  0
CYCLE:   1494000052 Utilization ld q (incomplete):  0
CYCLE:   1494000052 WDMA total latency:          0
CYCLE:   1494000052 Utilization ex q:  0
CYCLE:   1494000052 Utilization:  0
CYCLE:   1494000052 Utilization ex q (incomplete):  0
CYCLE:   1496000052 Utilization ld q (incomplete):  0
CYCLE:   1496000052 RDMA bytes rec:          0
CYCLE:   1496000052 Utilization st q:  0
CYCLE:   1496000052 Utilization ld q:  0
CYCLE:   1496000052 Utilization:  0
CYCLE:   1496000052 Utilization ld q:  0
CYCLE:   1496000052 Utilization st q:  0
CYCLE:   1496000052 rdma_total_latency:          0
CYCLE:   1496000052 Utilization st q (incomplete):  0
CYCLE:   1496000052 WDMA bytes sent:          0
CYCLE:   1496000052 Utilization ex q:  0
CYCLE:   1496000052 Utilization ex q (incomplete):  0
CYCLE:   1496000052 Utilization st q (incomplete):  0
CYCLE:   1496000052 Utilization ld q (incomplete):  0
CYCLE:   1496000052 WDMA total latency:          0
CYCLE:   1496000052 Utilization ex q:  0
CYCLE:   1496000052 Utilization:  0
CYCLE:   1496000052 Utilization ex q (incomplete):  0
CYCLE:   1498000052 Utilization ld q (incomplete):  0
CYCLE:   1498000052 RDMA bytes rec:          0
CYCLE:   1498000052 Utilization st q:  0
CYCLE:   1498000052 Utilization ld q:  0
CYCLE:   1498000052 Utilization:  0
CYCLE:   1498000052 Utilization ld q:  0
CYCLE:   1498000052 Utilization st q:  0
CYCLE:   1498000052 rdma_total_latency:          0
CYCLE:   1498000052 Utilization st q (incomplete):  0
CYCLE:   1498000052 WDMA bytes sent:          0
CYCLE:   1498000052 Utilization ex q:  0
CYCLE:   1498000052 Utilization ex q (incomplete):  0
CYCLE:   1498000052 Utilization st q (incomplete):  0
CYCLE:   1498000052 Utilization ld q (incomplete):  0
CYCLE:   1498000052 WDMA total latency:          0
CYCLE:   1498000052 Utilization ex q:  0
CYCLE:   1498000052 Utilization:  0
CYCLE:   1498000052 Utilization ex q (incomplete):  0
CYCLE:   1500000052 Utilization ld q (incomplete):  0
CYCLE:   1500000052 RDMA bytes rec:          0
CYCLE:   1500000052 Utilization st q:  0
CYCLE:   1500000052 Utilization ld q:  0
CYCLE:   1500000052 Utilization:  0
CYCLE:   1500000052 Utilization ld q:  0
CYCLE:   1500000052 Utilization st q:  0
CYCLE:   1500000052 rdma_total_latency:          0
CYCLE:   1500000052 Utilization st q (incomplete):  0
CYCLE:   1500000052 WDMA bytes sent:          0
CYCLE:   1500000052 Utilization ex q:  0
CYCLE:   1500000052 Utilization ex q (incomplete):  0
CYCLE:   1500000052 Utilization st q (incomplete):  0
CYCLE:   1500000052 Utilization ld q (incomplete):  0
CYCLE:   1500000052 WDMA total latency:          0
CYCLE:   1500000052 Utilization ex q:  0
CYCLE:   1500000052 Utilization:  0
CYCLE:   1500000052 Utilization ex q (incomplete):  0
CYCLE:   1502000052 Utilization ld q (incomplete):  0
CYCLE:   1502000052 RDMA bytes rec:          0
CYCLE:   1502000052 Utilization st q:  0
CYCLE:   1502000052 Utilization ld q:  0
CYCLE:   1502000052 Utilization:  0
CYCLE:   1502000052 Utilization ld q:  0
CYCLE:   1502000052 Utilization st q:  0
CYCLE:   1502000052 rdma_total_latency:          0
CYCLE:   1502000052 Utilization st q (incomplete):  0
CYCLE:   1502000052 WDMA bytes sent:          0
CYCLE:   1502000052 Utilization ex q:  0
CYCLE:   1502000052 Utilization ex q (incomplete):  0
CYCLE:   1502000052 Utilization st q (incomplete):  0
CYCLE:   1502000052 Utilization ld q (incomplete):  0
CYCLE:   1502000052 WDMA total latency:          0
CYCLE:   1502000052 Utilization ex q:  0
CYCLE:   1502000052 Utilization:  0
CYCLE:   1502000052 Utilization ex q (incomplete):  0
CYCLE:   1504000052 Utilization ld q (incomplete):  0
CYCLE:   1504000052 RDMA bytes rec:          0
CYCLE:   1504000052 Utilization st q:  0
CYCLE:   1504000052 Utilization ld q:  0
CYCLE:   1504000052 Utilization:  0
CYCLE:   1504000052 Utilization ld q:  0
CYCLE:   1504000052 Utilization st q:  0
CYCLE:   1504000052 rdma_total_latency:          0
CYCLE:   1504000052 Utilization st q (incomplete):  0
CYCLE:   1504000052 WDMA bytes sent:          0
CYCLE:   1504000052 Utilization ex q:  0
CYCLE:   1504000052 Utilization ex q (incomplete):  0
CYCLE:   1504000052 Utilization st q (incomplete):  0
CYCLE:   1504000052 Utilization ld q (incomplete):  0
CYCLE:   1504000052 WDMA total latency:          0
CYCLE:   1504000052 Utilization ex q:  0
CYCLE:   1504000052 Utilization:  0
CYCLE:   1504000052 Utilization ex q (incomplete):  0
CYCLE:   1506000052 Utilization ld q (incomplete):  0
CYCLE:   1506000052 RDMA bytes rec:          0
CYCLE:   1506000052 Utilization st q:  0
CYCLE:   1506000052 Utilization ld q:  0
CYCLE:   1506000052 Utilization:  0
CYCLE:   1506000052 Utilization ld q:  0
CYCLE:   1506000052 Utilization st q:  0
CYCLE:   1506000052 rdma_total_latency:          0
CYCLE:   1506000052 Utilization st q (incomplete):  0
CYCLE:   1506000052 WDMA bytes sent:          0
CYCLE:   1506000052 Utilization ex q:  0
CYCLE:   1506000052 Utilization ex q (incomplete):  0
CYCLE:   1506000052 Utilization st q (incomplete):  0
CYCLE:   1506000052 Utilization ld q (incomplete):  0
CYCLE:   1506000052 WDMA total latency:          0
CYCLE:   1506000052 Utilization ex q:  0
CYCLE:   1506000052 Utilization:  0
CYCLE:   1506000052 Utilization ex q (incomplete):  0
CYCLE:   1508000052 Utilization ld q (incomplete):  0
CYCLE:   1508000052 RDMA bytes rec:          0
CYCLE:   1508000052 Utilization st q:  0
CYCLE:   1508000052 Utilization ld q:  0
CYCLE:   1508000052 Utilization:  0
CYCLE:   1508000052 Utilization ld q:  0
CYCLE:   1508000052 Utilization st q:  0
CYCLE:   1508000052 rdma_total_latency:          0
CYCLE:   1508000052 Utilization st q (incomplete):  0
CYCLE:   1508000052 WDMA bytes sent:          0
CYCLE:   1508000052 Utilization ex q:  0
CYCLE:   1508000052 Utilization ex q (incomplete):  0
CYCLE:   1508000052 Utilization st q (incomplete):  0
CYCLE:   1508000052 Utilization ld q (incomplete):  0
CYCLE:   1508000052 WDMA total latency:          0
CYCLE:   1508000052 Utilization ex q:  0
CYCLE:   1508000052 Utilization:  0
CYCLE:   1508000052 Utilization ex q (incomplete):  0
CYCLE:   1510000052 Utilization ld q (incomplete):  0
CYCLE:   1510000052 RDMA bytes rec:          0
CYCLE:   1510000052 Utilization st q:  0
CYCLE:   1510000052 Utilization ld q:  0
CYCLE:   1510000052 Utilization:  0
CYCLE:   1510000052 Utilization ld q:  0
CYCLE:   1510000052 Utilization st q:  0
CYCLE:   1510000052 rdma_total_latency:          0
CYCLE:   1510000052 Utilization st q (incomplete):  0
CYCLE:   1510000052 WDMA bytes sent:          0
CYCLE:   1510000052 Utilization ex q:  0
CYCLE:   1510000052 Utilization ex q (incomplete):  0
CYCLE:   1510000052 Utilization st q (incomplete):  0
CYCLE:   1510000052 Utilization ld q (incomplete):  0
CYCLE:   1510000052 WDMA total latency:          0
CYCLE:   1510000052 Utilization ex q:  0
CYCLE:   1510000052 Utilization:  0
CYCLE:   1510000052 Utilization ex q (incomplete):  0
CYCLE:   1512000052 Utilization ld q (incomplete):  0
CYCLE:   1512000052 RDMA bytes rec:          0
CYCLE:   1512000052 Utilization st q:  0
CYCLE:   1512000052 Utilization ld q:  0
CYCLE:   1512000052 Utilization:  0
CYCLE:   1512000052 Utilization ld q:  0
CYCLE:   1512000052 Utilization st q:  0
CYCLE:   1512000052 rdma_total_latency:          0
CYCLE:   1512000052 Utilization st q (incomplete):  0
CYCLE:   1512000052 WDMA bytes sent:          0
CYCLE:   1512000052 Utilization ex q:  0
CYCLE:   1512000052 Utilization ex q (incomplete):  0
CYCLE:   1512000052 Utilization st q (incomplete):  0
CYCLE:   1512000052 Utilization ld q (incomplete):  0
CYCLE:   1512000052 WDMA total latency:          0
CYCLE:   1512000052 Utilization ex q:  0
CYCLE:   1512000052 Utilization:  0
CYCLE:   1512000052 Utilization ex q (incomplete):  0
CYCLE:   1514000052 Utilization ld q (incomplete):  0
CYCLE:   1514000052 RDMA bytes rec:          0
CYCLE:   1514000052 Utilization st q:  0
CYCLE:   1514000052 Utilization ld q:  0
CYCLE:   1514000052 Utilization:  0
CYCLE:   1514000052 Utilization ld q:  0
CYCLE:   1514000052 Utilization st q:  0
CYCLE:   1514000052 rdma_total_latency:          0
CYCLE:   1514000052 Utilization st q (incomplete):  0
CYCLE:   1514000052 WDMA bytes sent:          0
CYCLE:   1514000052 Utilization ex q:  0
CYCLE:   1514000052 Utilization ex q (incomplete):  0
CYCLE:   1514000052 Utilization st q (incomplete):  0
CYCLE:   1514000052 Utilization ld q (incomplete):  0
CYCLE:   1514000052 WDMA total latency:          0
CYCLE:   1514000052 Utilization ex q:  0
CYCLE:   1514000052 Utilization:  0
CYCLE:   1514000052 Utilization ex q (incomplete):  0
CYCLE:   1516000052 Utilization ld q (incomplete):  0
CYCLE:   1516000052 RDMA bytes rec:          0
CYCLE:   1516000052 Utilization st q:  0
CYCLE:   1516000052 Utilization ld q:  0
CYCLE:   1516000052 Utilization:  0
CYCLE:   1516000052 Utilization ld q:  0
CYCLE:   1516000052 Utilization st q:  0
CYCLE:   1516000052 rdma_total_latency:          0
CYCLE:   1516000052 Utilization st q (incomplete):  0
CYCLE:   1516000052 WDMA bytes sent:          0
CYCLE:   1516000052 Utilization ex q:  0
CYCLE:   1516000052 Utilization ex q (incomplete):  0
CYCLE:   1516000052 Utilization st q (incomplete):  0
CYCLE:   1516000052 Utilization ld q (incomplete):  0
CYCLE:   1516000052 WDMA total latency:          0
CYCLE:   1516000052 Utilization ex q:  0
CYCLE:   1516000052 Utilization:  0
CYCLE:   1516000052 Utilization ex q (incomplete):  0
CYCLE:   1518000052 Utilization ld q (incomplete):  0
CYCLE:   1518000052 RDMA bytes rec:          0
CYCLE:   1518000052 Utilization st q:  0
CYCLE:   1518000052 Utilization ld q:  0
CYCLE:   1518000052 Utilization:  0
CYCLE:   1518000052 Utilization ld q:  0
CYCLE:   1518000052 Utilization st q:  0
CYCLE:   1518000052 rdma_total_latency:          0
CYCLE:   1518000052 Utilization st q (incomplete):  0
CYCLE:   1518000052 WDMA bytes sent:          0
CYCLE:   1518000052 Utilization ex q:  0
CYCLE:   1518000052 Utilization ex q (incomplete):  0
CYCLE:   1518000052 Utilization st q (incomplete):  0
CYCLE:   1518000052 Utilization ld q (incomplete):  0
CYCLE:   1518000052 WDMA total latency:          0
CYCLE:   1518000052 Utilization ex q:  0
CYCLE:   1518000052 Utilization:  0
CYCLE:   1518000052 Utilization ex q (incomplete):  0
CYCLE:   1520000052 Utilization ld q (incomplete):  0
CYCLE:   1520000052 RDMA bytes rec:          0
CYCLE:   1520000052 Utilization st q:  0
CYCLE:   1520000052 Utilization ld q:  0
CYCLE:   1520000052 Utilization:  0
CYCLE:   1520000052 Utilization ld q:  0
CYCLE:   1520000052 Utilization st q:  0
CYCLE:   1520000052 rdma_total_latency:          0
CYCLE:   1520000052 Utilization st q (incomplete):  0
CYCLE:   1520000052 WDMA bytes sent:          0
CYCLE:   1520000052 Utilization ex q:  0
CYCLE:   1520000052 Utilization ex q (incomplete):  0
CYCLE:   1520000052 Utilization st q (incomplete):  0
CYCLE:   1520000052 Utilization ld q (incomplete):  0
CYCLE:   1520000052 WDMA total latency:          0
CYCLE:   1520000052 Utilization ex q:  0
CYCLE:   1520000052 Utilization:  0
CYCLE:   1520000052 Utilization ex q (incomplete):  0
CYCLE:   1522000052 Utilization ld q (incomplete):  0
CYCLE:   1522000052 RDMA bytes rec:          0
CYCLE:   1522000052 Utilization st q:  0
CYCLE:   1522000052 Utilization ld q:  0
CYCLE:   1522000052 Utilization:  0
CYCLE:   1522000052 Utilization ld q:  0
CYCLE:   1522000052 Utilization st q:  0
CYCLE:   1522000052 rdma_total_latency:          0
CYCLE:   1522000052 Utilization st q (incomplete):  0
CYCLE:   1522000052 WDMA bytes sent:          0
CYCLE:   1522000052 Utilization ex q:  0
CYCLE:   1522000052 Utilization ex q (incomplete):  0
CYCLE:   1522000052 Utilization st q (incomplete):  0
CYCLE:   1522000052 Utilization ld q (incomplete):  0
CYCLE:   1522000052 WDMA total latency:          0
CYCLE:   1522000052 Utilization ex q:  0
CYCLE:   1522000052 Utilization:  0
CYCLE:   1522000052 Utilization ex q (incomplete):  0
CYCLE:   1524000052 Utilization ld q (incomplete):  0
CYCLE:   1524000052 RDMA bytes rec:          0
CYCLE:   1524000052 Utilization st q:  0
CYCLE:   1524000052 Utilization ld q:  0
CYCLE:   1524000052 Utilization:  0
CYCLE:   1524000052 Utilization ld q:  0
CYCLE:   1524000052 Utilization st q:  0
CYCLE:   1524000052 rdma_total_latency:          0
CYCLE:   1524000052 Utilization st q (incomplete):  0
CYCLE:   1524000052 WDMA bytes sent:          0
CYCLE:   1524000052 Utilization ex q:  0
CYCLE:   1524000052 Utilization ex q (incomplete):  0
CYCLE:   1524000052 Utilization st q (incomplete):  0
CYCLE:   1524000052 Utilization ld q (incomplete):  0
CYCLE:   1524000052 WDMA total latency:          0
CYCLE:   1524000052 Utilization ex q:  0
CYCLE:   1524000052 Utilization:  0
CYCLE:   1524000052 Utilization ex q (incomplete):  0
CYCLE:   1526000052 Utilization ld q (incomplete):  0
CYCLE:   1526000052 RDMA bytes rec:          0
CYCLE:   1526000052 Utilization st q:  0
CYCLE:   1526000052 Utilization ld q:  0
CYCLE:   1526000052 Utilization:  0
CYCLE:   1526000052 Utilization ld q:  0
CYCLE:   1526000052 Utilization st q:  0
CYCLE:   1526000052 rdma_total_latency:          0
CYCLE:   1526000052 Utilization st q (incomplete):  0
CYCLE:   1526000052 WDMA bytes sent:          0
CYCLE:   1526000052 Utilization ex q:  0
CYCLE:   1526000052 Utilization ex q (incomplete):  0
CYCLE:   1526000052 Utilization st q (incomplete):  0
CYCLE:   1526000052 Utilization ld q (incomplete):  0
CYCLE:   1526000052 WDMA total latency:          0
CYCLE:   1526000052 Utilization ex q:  0
CYCLE:   1526000052 Utilization:  0
CYCLE:   1526000052 Utilization ex q (incomplete):  0
CYCLE:   1528000052 Utilization ld q (incomplete):  0
CYCLE:   1528000052 RDMA bytes rec:          0
CYCLE:   1528000052 Utilization st q:  0
CYCLE:   1528000052 Utilization ld q:  0
CYCLE:   1528000052 Utilization:  0
CYCLE:   1528000052 Utilization ld q:  0
CYCLE:   1528000052 Utilization st q:  0
CYCLE:   1528000052 rdma_total_latency:          0
CYCLE:   1528000052 Utilization st q (incomplete):  0
CYCLE:   1528000052 WDMA bytes sent:          0
CYCLE:   1528000052 Utilization ex q:  0
CYCLE:   1528000052 Utilization ex q (incomplete):  0
CYCLE:   1528000052 Utilization st q (incomplete):  0
CYCLE:   1528000052 Utilization ld q (incomplete):  0
CYCLE:   1528000052 WDMA total latency:          0
CYCLE:   1528000052 Utilization ex q:  0
CYCLE:   1528000052 Utilization:  0
CYCLE:   1528000052 Utilization ex q (incomplete):  0
CYCLE:   1530000052 Utilization ld q (incomplete):  0
CYCLE:   1530000052 RDMA bytes rec:          0
CYCLE:   1530000052 Utilization st q:  0
CYCLE:   1530000052 Utilization ld q:  0
CYCLE:   1530000052 Utilization:  0
CYCLE:   1530000052 Utilization ld q:  0
CYCLE:   1530000052 Utilization st q:  0
CYCLE:   1530000052 rdma_total_latency:          0
CYCLE:   1530000052 Utilization st q (incomplete):  0
CYCLE:   1530000052 WDMA bytes sent:          0
CYCLE:   1530000052 Utilization ex q:  0
CYCLE:   1530000052 Utilization ex q (incomplete):  0
CYCLE:   1530000052 Utilization st q (incomplete):  0
CYCLE:   1530000052 Utilization ld q (incomplete):  0
CYCLE:   1530000052 WDMA total latency:          0
CYCLE:   1530000052 Utilization ex q:  0
CYCLE:   1530000052 Utilization:  0
CYCLE:   1530000052 Utilization ex q (incomplete):  0
CYCLE:   1532000052 Utilization ld q (incomplete):  0
CYCLE:   1532000052 RDMA bytes rec:          0
CYCLE:   1532000052 Utilization st q:  0
CYCLE:   1532000052 Utilization ld q:  0
CYCLE:   1532000052 Utilization:  0
CYCLE:   1532000052 Utilization ld q:  0
CYCLE:   1532000052 Utilization st q:  0
CYCLE:   1532000052 rdma_total_latency:          0
CYCLE:   1532000052 Utilization st q (incomplete):  0
CYCLE:   1532000052 WDMA bytes sent:          0
CYCLE:   1532000052 Utilization ex q:  0
CYCLE:   1532000052 Utilization ex q (incomplete):  0
CYCLE:   1532000052 Utilization st q (incomplete):  0
CYCLE:   1532000052 Utilization ld q (incomplete):  0
CYCLE:   1532000052 WDMA total latency:          0
CYCLE:   1532000052 Utilization ex q:  0
CYCLE:   1532000052 Utilization:  0
CYCLE:   1532000052 Utilization ex q (incomplete):  0
CYCLE:   1534000052 Utilization ld q (incomplete):  0
CYCLE:   1534000052 RDMA bytes rec:          0
CYCLE:   1534000052 Utilization st q:  0
CYCLE:   1534000052 Utilization ld q:  0
CYCLE:   1534000052 Utilization:  0
CYCLE:   1534000052 Utilization ld q:  0
CYCLE:   1534000052 Utilization st q:  0
CYCLE:   1534000052 rdma_total_latency:          0
CYCLE:   1534000052 Utilization st q (incomplete):  0
CYCLE:   1534000052 WDMA bytes sent:          0
CYCLE:   1534000052 Utilization ex q:  0
CYCLE:   1534000052 Utilization ex q (incomplete):  0
CYCLE:   1534000052 Utilization st q (incomplete):  0
CYCLE:   1534000052 Utilization ld q (incomplete):  0
CYCLE:   1534000052 WDMA total latency:          0
CYCLE:   1534000052 Utilization ex q:  0
CYCLE:   1534000052 Utilization:  0
CYCLE:   1534000052 Utilization ex q (incomplete):  0
CYCLE:   1536000052 Utilization ld q (incomplete):  0
CYCLE:   1536000052 RDMA bytes rec:          0
CYCLE:   1536000052 Utilization st q:  0
CYCLE:   1536000052 Utilization ld q:  0
CYCLE:   1536000052 Utilization:  0
CYCLE:   1536000052 Utilization ld q:  0
CYCLE:   1536000052 Utilization st q:  0
CYCLE:   1536000052 rdma_total_latency:          0
CYCLE:   1536000052 Utilization st q (incomplete):  0
CYCLE:   1536000052 WDMA bytes sent:          0
CYCLE:   1536000052 Utilization ex q:  0
CYCLE:   1536000052 Utilization ex q (incomplete):  0
CYCLE:   1536000052 Utilization st q (incomplete):  0
CYCLE:   1536000052 Utilization ld q (incomplete):  0
CYCLE:   1536000052 WDMA total latency:          0
CYCLE:   1536000052 Utilization ex q:  0
CYCLE:   1536000052 Utilization:  0
CYCLE:   1536000052 Utilization ex q (incomplete):  0
CYCLE:   1538000052 Utilization ld q (incomplete):  0
CYCLE:   1538000052 RDMA bytes rec:          0
CYCLE:   1538000052 Utilization st q:  0
CYCLE:   1538000052 Utilization ld q:  0
CYCLE:   1538000052 Utilization:  0
CYCLE:   1538000052 Utilization ld q:  0
CYCLE:   1538000052 Utilization st q:  0
CYCLE:   1538000052 rdma_total_latency:          0
CYCLE:   1538000052 Utilization st q (incomplete):  0
CYCLE:   1538000052 WDMA bytes sent:          0
CYCLE:   1538000052 Utilization ex q:  0
CYCLE:   1538000052 Utilization ex q (incomplete):  0
CYCLE:   1538000052 Utilization st q (incomplete):  0
CYCLE:   1538000052 Utilization ld q (incomplete):  0
CYCLE:   1538000052 WDMA total latency:          0
CYCLE:   1538000052 Utilization ex q:  0
CYCLE:   1538000052 Utilization:  0
CYCLE:   1538000052 Utilization ex q (incomplete):  0
CYCLE:   1540000052 Utilization ld q (incomplete):  0
CYCLE:   1540000052 RDMA bytes rec:          0
CYCLE:   1540000052 Utilization st q:  0
CYCLE:   1540000052 Utilization ld q:  0
CYCLE:   1540000052 Utilization:  0
CYCLE:   1540000052 Utilization ld q:  0
CYCLE:   1540000052 Utilization st q:  0
CYCLE:   1540000052 rdma_total_latency:          0
CYCLE:   1540000052 Utilization st q (incomplete):  0
CYCLE:   1540000052 WDMA bytes sent:          0
CYCLE:   1540000052 Utilization ex q:  0
CYCLE:   1540000052 Utilization ex q (incomplete):  0
CYCLE:   1540000052 Utilization st q (incomplete):  0
CYCLE:   1540000052 Utilization ld q (incomplete):  0
CYCLE:   1540000052 WDMA total latency:          0
CYCLE:   1540000052 Utilization ex q:  0
CYCLE:   1540000052 Utilization:  0
CYCLE:   1540000052 Utilization ex q (incomplete):  0
CYCLE:   1542000052 Utilization ld q (incomplete):  0
CYCLE:   1542000052 RDMA bytes rec:          0
CYCLE:   1542000052 Utilization st q:  0
CYCLE:   1542000052 Utilization ld q:  0
CYCLE:   1542000052 Utilization:  0
CYCLE:   1542000052 Utilization ld q:  0
CYCLE:   1542000052 Utilization st q:  0
CYCLE:   1542000052 rdma_total_latency:          0
CYCLE:   1542000052 Utilization st q (incomplete):  0
CYCLE:   1542000052 WDMA bytes sent:          0
CYCLE:   1542000052 Utilization ex q:  0
CYCLE:   1542000052 Utilization ex q (incomplete):  0
CYCLE:   1542000052 Utilization st q (incomplete):  0
CYCLE:   1542000052 Utilization ld q (incomplete):  0
CYCLE:   1542000052 WDMA total latency:          0
CYCLE:   1542000052 Utilization ex q:  0
CYCLE:   1542000052 Utilization:  0
CYCLE:   1542000052 Utilization ex q (incomplete):  0
CYCLE:   1544000052 Utilization ld q (incomplete):  0
CYCLE:   1544000052 RDMA bytes rec:          0
CYCLE:   1544000052 Utilization st q:  0
CYCLE:   1544000052 Utilization ld q:  0
CYCLE:   1544000052 Utilization:  0
CYCLE:   1544000052 Utilization ld q:  0
CYCLE:   1544000052 Utilization st q:  0
CYCLE:   1544000052 rdma_total_latency:          0
CYCLE:   1544000052 Utilization st q (incomplete):  0
CYCLE:   1544000052 WDMA bytes sent:          0
CYCLE:   1544000052 Utilization ex q:  0
CYCLE:   1544000052 Utilization ex q (incomplete):  0
CYCLE:   1544000052 Utilization st q (incomplete):  0
CYCLE:   1544000052 Utilization ld q (incomplete):  0
CYCLE:   1544000052 WDMA total latency:          0
CYCLE:   1544000052 Utilization ex q:  0
CYCLE:   1544000052 Utilization:  0
CYCLE:   1544000052 Utilization ex q (incomplete):  0
CYCLE:   1546000052 Utilization ld q (incomplete):  0
CYCLE:   1546000052 RDMA bytes rec:          0
CYCLE:   1546000052 Utilization st q:  0
CYCLE:   1546000052 Utilization ld q:  0
CYCLE:   1546000052 Utilization:  0
CYCLE:   1546000052 Utilization ld q:  0
CYCLE:   1546000052 Utilization st q:  0
CYCLE:   1546000052 rdma_total_latency:          0
CYCLE:   1546000052 Utilization st q (incomplete):  0
CYCLE:   1546000052 WDMA bytes sent:          0
CYCLE:   1546000052 Utilization ex q:  0
CYCLE:   1546000052 Utilization ex q (incomplete):  0
CYCLE:   1546000052 Utilization st q (incomplete):  0
CYCLE:   1546000052 Utilization ld q (incomplete):  0
CYCLE:   1546000052 WDMA total latency:          0
CYCLE:   1546000052 Utilization ex q:  0
CYCLE:   1546000052 Utilization:  0
CYCLE:   1546000052 Utilization ex q (incomplete):  0
CYCLE:   1548000052 Utilization ld q (incomplete):  0
CYCLE:   1548000052 RDMA bytes rec:          0
CYCLE:   1548000052 Utilization st q:  0
CYCLE:   1548000052 Utilization ld q:  0
CYCLE:   1548000052 Utilization:  0
CYCLE:   1548000052 Utilization ld q:  0
CYCLE:   1548000052 Utilization st q:  0
CYCLE:   1548000052 rdma_total_latency:          0
CYCLE:   1548000052 Utilization st q (incomplete):  0
CYCLE:   1548000052 WDMA bytes sent:          0
CYCLE:   1548000052 Utilization ex q:  0
CYCLE:   1548000052 Utilization ex q (incomplete):  0
CYCLE:   1548000052 Utilization st q (incomplete):  0
CYCLE:   1548000052 Utilization ld q (incomplete):  0
CYCLE:   1548000052 WDMA total latency:          0
CYCLE:   1548000052 Utilization ex q:  0
CYCLE:   1548000052 Utilization:  0
CYCLE:   1548000052 Utilization ex q (incomplete):  0
CYCLE:   1550000052 Utilization ld q (incomplete):  0
CYCLE:   1550000052 RDMA bytes rec:          0
CYCLE:   1550000052 Utilization st q:  0
CYCLE:   1550000052 Utilization ld q:  0
CYCLE:   1550000052 Utilization:  0
CYCLE:   1550000052 Utilization ld q:  0
CYCLE:   1550000052 Utilization st q:  0
CYCLE:   1550000052 rdma_total_latency:          0
CYCLE:   1550000052 Utilization st q (incomplete):  0
CYCLE:   1550000052 WDMA bytes sent:          0
CYCLE:   1550000052 Utilization ex q:  0
CYCLE:   1550000052 Utilization ex q (incomplete):  0
CYCLE:   1550000052 Utilization st q (incomplete):  0
CYCLE:   1550000052 Utilization ld q (incomplete):  0
CYCLE:   1550000052 WDMA total latency:          0
CYCLE:   1550000052 Utilization ex q:  0
CYCLE:   1550000052 Utilization:  0
CYCLE:   1550000052 Utilization ex q (incomplete):  0
CYCLE:   1552000052 Utilization ld q (incomplete):  0
CYCLE:   1552000052 RDMA bytes rec:          0
CYCLE:   1552000052 Utilization st q:  0
CYCLE:   1552000052 Utilization ld q:  0
CYCLE:   1552000052 Utilization:  0
CYCLE:   1552000052 Utilization ld q:  0
CYCLE:   1552000052 Utilization st q:  0
CYCLE:   1552000052 rdma_total_latency:          0
CYCLE:   1552000052 Utilization st q (incomplete):  0
CYCLE:   1552000052 WDMA bytes sent:          0
CYCLE:   1552000052 Utilization ex q:  0
CYCLE:   1552000052 Utilization ex q (incomplete):  0
CYCLE:   1552000052 Utilization st q (incomplete):  0
CYCLE:   1552000052 Utilization ld q (incomplete):  0
CYCLE:   1552000052 WDMA total latency:          0
CYCLE:   1552000052 Utilization ex q:  0
CYCLE:   1552000052 Utilization:  0
CYCLE:   1552000052 Utilization ex q (incomplete):  0
CYCLE:   1554000052 Utilization ld q (incomplete):  0
CYCLE:   1554000052 RDMA bytes rec:          0
CYCLE:   1554000052 Utilization st q:  0
CYCLE:   1554000052 Utilization ld q:  0
CYCLE:   1554000052 Utilization:  0
CYCLE:   1554000052 Utilization ld q:  0
CYCLE:   1554000052 Utilization st q:  0
CYCLE:   1554000052 rdma_total_latency:          0
CYCLE:   1554000052 Utilization st q (incomplete):  0
CYCLE:   1554000052 WDMA bytes sent:          0
CYCLE:   1554000052 Utilization ex q:  0
CYCLE:   1554000052 Utilization ex q (incomplete):  0
CYCLE:   1554000052 Utilization st q (incomplete):  0
CYCLE:   1554000052 Utilization ld q (incomplete):  0
CYCLE:   1554000052 WDMA total latency:          0
CYCLE:   1554000052 Utilization ex q:  0
CYCLE:   1554000052 Utilization:  0
CYCLE:   1554000052 Utilization ex q (incomplete):  0
CYCLE:   1556000052 Utilization ld q (incomplete):  0
CYCLE:   1556000052 RDMA bytes rec:          0
CYCLE:   1556000052 Utilization st q:  0
CYCLE:   1556000052 Utilization ld q:  0
CYCLE:   1556000052 Utilization:  0
CYCLE:   1556000052 Utilization ld q:  0
CYCLE:   1556000052 Utilization st q:  0
CYCLE:   1556000052 rdma_total_latency:          0
CYCLE:   1556000052 Utilization st q (incomplete):  0
CYCLE:   1556000052 WDMA bytes sent:          0
CYCLE:   1556000052 Utilization ex q:  0
CYCLE:   1556000052 Utilization ex q (incomplete):  0
CYCLE:   1556000052 Utilization st q (incomplete):  0
CYCLE:   1556000052 Utilization ld q (incomplete):  0
CYCLE:   1556000052 WDMA total latency:          0
CYCLE:   1556000052 Utilization ex q:  0
CYCLE:   1556000052 Utilization:  0
CYCLE:   1556000052 Utilization ex q (incomplete):  0
CYCLE:   1558000052 Utilization ld q (incomplete):  0
CYCLE:   1558000052 RDMA bytes rec:          0
CYCLE:   1558000052 Utilization st q:  0
CYCLE:   1558000052 Utilization ld q:  0
CYCLE:   1558000052 Utilization:  0
CYCLE:   1558000052 Utilization ld q:  0
CYCLE:   1558000052 Utilization st q:  0
CYCLE:   1558000052 rdma_total_latency:          0
CYCLE:   1558000052 Utilization st q (incomplete):  0
CYCLE:   1558000052 WDMA bytes sent:          0
CYCLE:   1558000052 Utilization ex q:  0
CYCLE:   1558000052 Utilization ex q (incomplete):  0
CYCLE:   1558000052 Utilization st q (incomplete):  0
CYCLE:   1558000052 Utilization ld q (incomplete):  0
CYCLE:   1558000052 WDMA total latency:          0
CYCLE:   1558000052 Utilization ex q:  0
CYCLE:   1558000052 Utilization:  0
CYCLE:   1558000052 Utilization ex q (incomplete):  0
CYCLE:   1560000052 Utilization ld q (incomplete):  0
CYCLE:   1560000052 RDMA bytes rec:          0
CYCLE:   1560000052 Utilization st q:  0
CYCLE:   1560000052 Utilization ld q:  0
CYCLE:   1560000052 Utilization:  0
CYCLE:   1560000052 Utilization ld q:  0
CYCLE:   1560000052 Utilization st q:  0
CYCLE:   1560000052 rdma_total_latency:          0
CYCLE:   1560000052 Utilization st q (incomplete):  0
CYCLE:   1560000052 WDMA bytes sent:          0
CYCLE:   1560000052 Utilization ex q:  0
CYCLE:   1560000052 Utilization ex q (incomplete):  0
CYCLE:   1560000052 Utilization st q (incomplete):  0
CYCLE:   1560000052 Utilization ld q (incomplete):  0
CYCLE:   1560000052 WDMA total latency:          0
CYCLE:   1560000052 Utilization ex q:  0
CYCLE:   1560000052 Utilization:  0
CYCLE:   1560000052 Utilization ex q (incomplete):  0
CYCLE:   1562000052 Utilization ld q (incomplete):  0
CYCLE:   1562000052 RDMA bytes rec:          0
CYCLE:   1562000052 Utilization st q:  0
CYCLE:   1562000052 Utilization ld q:  0
CYCLE:   1562000052 Utilization:  0
CYCLE:   1562000052 Utilization ld q:  0
CYCLE:   1562000052 Utilization st q:  0
CYCLE:   1562000052 rdma_total_latency:          0
CYCLE:   1562000052 Utilization st q (incomplete):  0
CYCLE:   1562000052 WDMA bytes sent:          0
CYCLE:   1562000052 Utilization ex q:  0
CYCLE:   1562000052 Utilization ex q (incomplete):  0
CYCLE:   1562000052 Utilization st q (incomplete):  0
CYCLE:   1562000052 Utilization ld q (incomplete):  0
CYCLE:   1562000052 WDMA total latency:          0
CYCLE:   1562000052 Utilization ex q:  0
CYCLE:   1562000052 Utilization:  0
CYCLE:   1562000052 Utilization ex q (incomplete):  0
CYCLE:   1564000052 Utilization ld q (incomplete):  0
CYCLE:   1564000052 RDMA bytes rec:          0
CYCLE:   1564000052 Utilization st q:  0
CYCLE:   1564000052 Utilization ld q:  0
CYCLE:   1564000052 Utilization:  0
CYCLE:   1564000052 Utilization ld q:  0
CYCLE:   1564000052 Utilization st q:  0
CYCLE:   1564000052 rdma_total_latency:          0
CYCLE:   1564000052 Utilization st q (incomplete):  0
CYCLE:   1564000052 WDMA bytes sent:          0
CYCLE:   1564000052 Utilization ex q:  0
CYCLE:   1564000052 Utilization ex q (incomplete):  0
CYCLE:   1564000052 Utilization st q (incomplete):  0
CYCLE:   1564000052 Utilization ld q (incomplete):  0
CYCLE:   1564000052 WDMA total latency:          0
CYCLE:   1564000052 Utilization ex q:  0
CYCLE:   1564000052 Utilization:  0
CYCLE:   1564000052 Utilization ex q (incomplete):  0
CYCLE:   1566000052 Utilization ld q (incomplete):  0
CYCLE:   1566000052 RDMA bytes rec:          0
CYCLE:   1566000052 Utilization st q:  0
CYCLE:   1566000052 Utilization ld q:  0
CYCLE:   1566000052 Utilization:  0
CYCLE:   1566000052 Utilization ld q:  0
CYCLE:   1566000052 Utilization st q:  0
CYCLE:   1566000052 rdma_total_latency:          0
CYCLE:   1566000052 Utilization st q (incomplete):  0
CYCLE:   1566000052 WDMA bytes sent:          0
CYCLE:   1566000052 Utilization ex q:  0
CYCLE:   1566000052 Utilization ex q (incomplete):  0
CYCLE:   1566000052 Utilization st q (incomplete):  0
CYCLE:   1566000052 Utilization ld q (incomplete):  0
CYCLE:   1566000052 WDMA total latency:          0
CYCLE:   1566000052 Utilization ex q:  0
CYCLE:   1566000052 Utilization:  0
CYCLE:   1566000052 Utilization ex q (incomplete):  0
CYCLE:   1568000052 Utilization ld q (incomplete):  0
CYCLE:   1568000052 RDMA bytes rec:          0
CYCLE:   1568000052 Utilization st q:  0
CYCLE:   1568000052 Utilization ld q:  0
CYCLE:   1568000052 Utilization:  0
CYCLE:   1568000052 Utilization ld q:  0
CYCLE:   1568000052 Utilization st q:  0
CYCLE:   1568000052 rdma_total_latency:          0
CYCLE:   1568000052 Utilization st q (incomplete):  0
CYCLE:   1568000052 WDMA bytes sent:          0
CYCLE:   1568000052 Utilization ex q:  0
CYCLE:   1568000052 Utilization ex q (incomplete):  0
CYCLE:   1568000052 Utilization st q (incomplete):  0
CYCLE:   1568000052 Utilization ld q (incomplete):  0
CYCLE:   1568000052 WDMA total latency:          0
CYCLE:   1568000052 Utilization ex q:  0
CYCLE:   1568000052 Utilization:  0
CYCLE:   1568000052 Utilization ex q (incomplete):  0
CYCLE:   1570000052 Utilization ld q (incomplete):  0
CYCLE:   1570000052 RDMA bytes rec:          0
CYCLE:   1570000052 Utilization st q:  0
CYCLE:   1570000052 Utilization ld q:  0
CYCLE:   1570000052 Utilization:  0
CYCLE:   1570000052 Utilization ld q:  0
CYCLE:   1570000052 Utilization st q:  0
CYCLE:   1570000052 rdma_total_latency:          0
CYCLE:   1570000052 Utilization st q (incomplete):  0
CYCLE:   1570000052 WDMA bytes sent:          0
CYCLE:   1570000052 Utilization ex q:  0
CYCLE:   1570000052 Utilization ex q (incomplete):  0
CYCLE:   1570000052 Utilization st q (incomplete):  0
CYCLE:   1570000052 Utilization ld q (incomplete):  0
CYCLE:   1570000052 WDMA total latency:          0
CYCLE:   1570000052 Utilization ex q:  0
CYCLE:   1570000052 Utilization:  0
CYCLE:   1570000052 Utilization ex q (incomplete):  0
CYCLE:   1572000052 Utilization ld q (incomplete):  0
CYCLE:   1572000052 RDMA bytes rec:          0
CYCLE:   1572000052 Utilization st q:  0
CYCLE:   1572000052 Utilization ld q:  0
CYCLE:   1572000052 Utilization:  0
CYCLE:   1572000052 Utilization ld q:  0
CYCLE:   1572000052 Utilization st q:  0
CYCLE:   1572000052 rdma_total_latency:          0
CYCLE:   1572000052 Utilization st q (incomplete):  0
CYCLE:   1572000052 WDMA bytes sent:          0
CYCLE:   1572000052 Utilization ex q:  0
CYCLE:   1572000052 Utilization ex q (incomplete):  0
CYCLE:   1572000052 Utilization st q (incomplete):  0
CYCLE:   1572000052 Utilization ld q (incomplete):  0
CYCLE:   1572000052 WDMA total latency:          0
CYCLE:   1572000052 Utilization ex q:  0
CYCLE:   1572000052 Utilization:  0
CYCLE:   1572000052 Utilization ex q (incomplete):  0
CYCLE:   1574000052 Utilization ld q (incomplete):  0
CYCLE:   1574000052 RDMA bytes rec:          0
CYCLE:   1574000052 Utilization st q:  0
CYCLE:   1574000052 Utilization ld q:  0
CYCLE:   1574000052 Utilization:  0
CYCLE:   1574000052 Utilization ld q:  0
CYCLE:   1574000052 Utilization st q:  0
CYCLE:   1574000052 rdma_total_latency:          0
CYCLE:   1574000052 Utilization st q (incomplete):  0
CYCLE:   1574000052 WDMA bytes sent:          0
CYCLE:   1574000052 Utilization ex q:  0
CYCLE:   1574000052 Utilization ex q (incomplete):  0
CYCLE:   1574000052 Utilization st q (incomplete):  0
CYCLE:   1574000052 Utilization ld q (incomplete):  0
CYCLE:   1574000052 WDMA total latency:          0
CYCLE:   1574000052 Utilization ex q:  0
CYCLE:   1574000052 Utilization:  0
CYCLE:   1574000052 Utilization ex q (incomplete):  0
CYCLE:   1576000052 Utilization ld q (incomplete):  0
CYCLE:   1576000052 RDMA bytes rec:          0
CYCLE:   1576000052 Utilization st q:  0
CYCLE:   1576000052 Utilization ld q:  0
CYCLE:   1576000052 Utilization:  0
CYCLE:   1576000052 Utilization ld q:  0
CYCLE:   1576000052 Utilization st q:  0
CYCLE:   1576000052 rdma_total_latency:          0
CYCLE:   1576000052 Utilization st q (incomplete):  0
CYCLE:   1576000052 WDMA bytes sent:          0
CYCLE:   1576000052 Utilization ex q:  0
CYCLE:   1576000052 Utilization ex q (incomplete):  0
CYCLE:   1576000052 Utilization st q (incomplete):  0
CYCLE:   1576000052 Utilization ld q (incomplete):  0
CYCLE:   1576000052 WDMA total latency:          0
CYCLE:   1576000052 Utilization ex q:  0
CYCLE:   1576000052 Utilization:  0
CYCLE:   1576000052 Utilization ex q (incomplete):  0
CYCLE:   1578000052 Utilization ld q (incomplete):  0
CYCLE:   1578000052 RDMA bytes rec:          0
CYCLE:   1578000052 Utilization st q:  0
CYCLE:   1578000052 Utilization ld q:  0
CYCLE:   1578000052 Utilization:  0
CYCLE:   1578000052 Utilization ld q:  0
CYCLE:   1578000052 Utilization st q:  0
CYCLE:   1578000052 rdma_total_latency:          0
CYCLE:   1578000052 Utilization st q (incomplete):  0
CYCLE:   1578000052 WDMA bytes sent:          0
CYCLE:   1578000052 Utilization ex q:  0
CYCLE:   1578000052 Utilization ex q (incomplete):  0
CYCLE:   1578000052 Utilization st q (incomplete):  0
CYCLE:   1578000052 Utilization ld q (incomplete):  0
CYCLE:   1578000052 WDMA total latency:          0
CYCLE:   1578000052 Utilization ex q:  0
CYCLE:   1578000052 Utilization:  0
CYCLE:   1578000052 Utilization ex q (incomplete):  0
CYCLE:   1580000052 Utilization ld q (incomplete):  0
CYCLE:   1580000052 RDMA bytes rec:          0
CYCLE:   1580000052 Utilization st q:  0
CYCLE:   1580000052 Utilization ld q:  0
CYCLE:   1580000052 Utilization:  0
CYCLE:   1580000052 Utilization ld q:  0
CYCLE:   1580000052 Utilization st q:  0
CYCLE:   1580000052 rdma_total_latency:          0
CYCLE:   1580000052 Utilization st q (incomplete):  0
CYCLE:   1580000052 WDMA bytes sent:          0
CYCLE:   1580000052 Utilization ex q:  0
CYCLE:   1580000052 Utilization ex q (incomplete):  0
CYCLE:   1580000052 Utilization st q (incomplete):  0
CYCLE:   1580000052 Utilization ld q (incomplete):  0
CYCLE:   1580000052 WDMA total latency:          0
CYCLE:   1580000052 Utilization ex q:  0
CYCLE:   1580000052 Utilization:  0
CYCLE:   1580000052 Utilization ex q (incomplete):  0
CYCLE:   1582000052 Utilization ld q (incomplete):  0
CYCLE:   1582000052 RDMA bytes rec:          0
CYCLE:   1582000052 Utilization st q:  0
CYCLE:   1582000052 Utilization ld q:  0
CYCLE:   1582000052 Utilization:  0
CYCLE:   1582000052 Utilization ld q:  0
CYCLE:   1582000052 Utilization st q:  0
CYCLE:   1582000052 rdma_total_latency:          0
CYCLE:   1582000052 Utilization st q (incomplete):  0
CYCLE:   1582000052 WDMA bytes sent:          0
CYCLE:   1582000052 Utilization ex q:  0
CYCLE:   1582000052 Utilization ex q (incomplete):  0
CYCLE:   1582000052 Utilization st q (incomplete):  0
CYCLE:   1582000052 Utilization ld q (incomplete):  0
CYCLE:   1582000052 WDMA total latency:          0
CYCLE:   1582000052 Utilization ex q:  0
CYCLE:   1582000052 Utilization:  0
CYCLE:   1582000052 Utilization ex q (incomplete):  0
CYCLE:   1584000052 Utilization ld q (incomplete):  0
CYCLE:   1584000052 RDMA bytes rec:          0
CYCLE:   1584000052 Utilization st q:  0
CYCLE:   1584000052 Utilization ld q:  0
CYCLE:   1584000052 Utilization:  0
CYCLE:   1584000052 Utilization ld q:  0
CYCLE:   1584000052 Utilization st q:  0
CYCLE:   1584000052 rdma_total_latency:          0
CYCLE:   1584000052 Utilization st q (incomplete):  0
CYCLE:   1584000052 WDMA bytes sent:          0
CYCLE:   1584000052 Utilization ex q:  0
CYCLE:   1584000052 Utilization ex q (incomplete):  0
CYCLE:   1584000052 Utilization st q (incomplete):  0
CYCLE:   1584000052 Utilization ld q (incomplete):  0
CYCLE:   1584000052 WDMA total latency:          0
CYCLE:   1584000052 Utilization ex q:  0
CYCLE:   1584000052 Utilization:  0
CYCLE:   1584000052 Utilization ex q (incomplete):  0
CYCLE:   1586000052 Utilization ld q (incomplete):  0
CYCLE:   1586000052 RDMA bytes rec:          0
CYCLE:   1586000052 Utilization st q:  0
CYCLE:   1586000052 Utilization ld q:  0
CYCLE:   1586000052 Utilization:  0
CYCLE:   1586000052 Utilization ld q:  0
CYCLE:   1586000052 Utilization st q:  0
CYCLE:   1586000052 rdma_total_latency:          0
CYCLE:   1586000052 Utilization st q (incomplete):  0
CYCLE:   1586000052 WDMA bytes sent:          0
CYCLE:   1586000052 Utilization ex q:  0
CYCLE:   1586000052 Utilization ex q (incomplete):  0
CYCLE:   1586000052 Utilization st q (incomplete):  0
CYCLE:   1586000052 Utilization ld q (incomplete):  0
CYCLE:   1586000052 WDMA total latency:          0
CYCLE:   1586000052 Utilization ex q:  0
CYCLE:   1586000052 Utilization:  0
CYCLE:   1586000052 Utilization ex q (incomplete):  0
CYCLE:   1588000052 Utilization ld q (incomplete):  0
CYCLE:   1588000052 RDMA bytes rec:          0
CYCLE:   1588000052 Utilization st q:  0
CYCLE:   1588000052 Utilization ld q:  0
CYCLE:   1588000052 Utilization:  0
CYCLE:   1588000052 Utilization ld q:  0
CYCLE:   1588000052 Utilization st q:  0
CYCLE:   1588000052 rdma_total_latency:          0
CYCLE:   1588000052 Utilization st q (incomplete):  0
CYCLE:   1588000052 WDMA bytes sent:          0
CYCLE:   1588000052 Utilization ex q:  0
CYCLE:   1588000052 Utilization ex q (incomplete):  0
CYCLE:   1588000052 Utilization st q (incomplete):  0
CYCLE:   1588000052 Utilization ld q (incomplete):  0
CYCLE:   1588000052 WDMA total latency:          0
CYCLE:   1588000052 Utilization ex q:  0
CYCLE:   1588000052 Utilization:  0
CYCLE:   1588000052 Utilization ex q (incomplete):  0
CYCLE:   1590000052 Utilization ld q (incomplete):  0
CYCLE:   1590000052 RDMA bytes rec:          0
CYCLE:   1590000052 Utilization st q:  0
CYCLE:   1590000052 Utilization ld q:  0
CYCLE:   1590000052 Utilization:  0
CYCLE:   1590000052 Utilization ld q:  0
CYCLE:   1590000052 Utilization st q:  0
CYCLE:   1590000052 rdma_total_latency:          0
CYCLE:   1590000052 Utilization st q (incomplete):  0
CYCLE:   1590000052 WDMA bytes sent:          0
CYCLE:   1590000052 Utilization ex q:  0
CYCLE:   1590000052 Utilization ex q (incomplete):  0
CYCLE:   1590000052 Utilization st q (incomplete):  0
CYCLE:   1590000052 Utilization ld q (incomplete):  0
CYCLE:   1590000052 WDMA total latency:          0
CYCLE:   1590000052 Utilization ex q:  0
CYCLE:   1590000052 Utilization:  0
CYCLE:   1590000052 Utilization ex q (incomplete):  0
CYCLE:   1592000052 Utilization ld q (incomplete):  0
CYCLE:   1592000052 RDMA bytes rec:          0
CYCLE:   1592000052 Utilization st q:  0
CYCLE:   1592000052 Utilization ld q:  0
CYCLE:   1592000052 Utilization:  0
CYCLE:   1592000052 Utilization ld q:  0
CYCLE:   1592000052 Utilization st q:  0
CYCLE:   1592000052 rdma_total_latency:          0
CYCLE:   1592000052 Utilization st q (incomplete):  0
CYCLE:   1592000052 WDMA bytes sent:          0
CYCLE:   1592000052 Utilization ex q:  0
CYCLE:   1592000052 Utilization ex q (incomplete):  0
CYCLE:   1592000052 Utilization st q (incomplete):  0
CYCLE:   1592000052 Utilization ld q (incomplete):  0
CYCLE:   1592000052 WDMA total latency:          0
CYCLE:   1592000052 Utilization ex q:  0
CYCLE:   1592000052 Utilization:  0
CYCLE:   1592000052 Utilization ex q (incomplete):  0
CYCLE:   1594000052 Utilization ld q (incomplete):  0
CYCLE:   1594000052 RDMA bytes rec:          0
CYCLE:   1594000052 Utilization st q:  0
CYCLE:   1594000052 Utilization ld q:  0
CYCLE:   1594000052 Utilization:  0
CYCLE:   1594000052 Utilization ld q:  0
CYCLE:   1594000052 Utilization st q:  0
CYCLE:   1594000052 rdma_total_latency:          0
CYCLE:   1594000052 Utilization st q (incomplete):  0
CYCLE:   1594000052 WDMA bytes sent:          0
CYCLE:   1594000052 Utilization ex q:  0
CYCLE:   1594000052 Utilization ex q (incomplete):  0
CYCLE:   1594000052 Utilization st q (incomplete):  0
CYCLE:   1594000052 Utilization ld q (incomplete):  0
CYCLE:   1594000052 WDMA total latency:          0
CYCLE:   1594000052 Utilization ex q:  0
CYCLE:   1594000052 Utilization:  0
CYCLE:   1594000052 Utilization ex q (incomplete):  0
CYCLE:   1596000052 Utilization ld q (incomplete):  0
CYCLE:   1596000052 RDMA bytes rec:          0
CYCLE:   1596000052 Utilization st q:  0
CYCLE:   1596000052 Utilization ld q:  0
CYCLE:   1596000052 Utilization:  0
CYCLE:   1596000052 Utilization ld q:  0
CYCLE:   1596000052 Utilization st q:  0
CYCLE:   1596000052 rdma_total_latency:          0
CYCLE:   1596000052 Utilization st q (incomplete):  0
CYCLE:   1596000052 WDMA bytes sent:          0
CYCLE:   1596000052 Utilization ex q:  0
CYCLE:   1596000052 Utilization ex q (incomplete):  0
CYCLE:   1596000052 Utilization st q (incomplete):  0
CYCLE:   1596000052 Utilization ld q (incomplete):  0
CYCLE:   1596000052 WDMA total latency:          0
CYCLE:   1596000052 Utilization ex q:  0
CYCLE:   1596000052 Utilization:  0
CYCLE:   1596000052 Utilization ex q (incomplete):  0
CYCLE:   1598000052 Utilization ld q (incomplete):  0
CYCLE:   1598000052 RDMA bytes rec:          0
CYCLE:   1598000052 Utilization st q:  0
CYCLE:   1598000052 Utilization ld q:  0
CYCLE:   1598000052 Utilization:  0
CYCLE:   1598000052 Utilization ld q:  0
CYCLE:   1598000052 Utilization st q:  0
CYCLE:   1598000052 rdma_total_latency:          0
CYCLE:   1598000052 Utilization st q (incomplete):  0
CYCLE:   1598000052 WDMA bytes sent:          0
CYCLE:   1598000052 Utilization ex q:  0
CYCLE:   1598000052 Utilization ex q (incomplete):  0
CYCLE:   1598000052 Utilization st q (incomplete):  0
CYCLE:   1598000052 Utilization ld q (incomplete):  0
CYCLE:   1598000052 WDMA total latency:          0
CYCLE:   1598000052 Utilization ex q:  0
CYCLE:   1598000052 Utilization:  0
CYCLE:   1598000052 Utilization ex q (incomplete):  0
CYCLE:   1600000052 Utilization ld q (incomplete):  0
CYCLE:   1600000052 RDMA bytes rec:          0
CYCLE:   1600000052 Utilization st q:  0
CYCLE:   1600000052 Utilization ld q:  0
CYCLE:   1600000052 Utilization:  0
CYCLE:   1600000052 Utilization ld q:  0
CYCLE:   1600000052 Utilization st q:  0
CYCLE:   1600000052 rdma_total_latency:          0
CYCLE:   1600000052 Utilization st q (incomplete):  0
CYCLE:   1600000052 WDMA bytes sent:          0
CYCLE:   1600000052 Utilization ex q:  0
CYCLE:   1600000052 Utilization ex q (incomplete):  0
CYCLE:   1600000052 Utilization st q (incomplete):  0
CYCLE:   1600000052 Utilization ld q (incomplete):  0
CYCLE:   1600000052 WDMA total latency:          0
CYCLE:   1600000052 Utilization ex q:  0
CYCLE:   1600000052 Utilization:  0
CYCLE:   1600000052 Utilization ex q (incomplete):  0
CYCLE:   1602000052 Utilization ld q (incomplete):  0
CYCLE:   1602000052 RDMA bytes rec:          0
CYCLE:   1602000052 Utilization st q:  0
CYCLE:   1602000052 Utilization ld q:  0
CYCLE:   1602000052 Utilization:  0
CYCLE:   1602000052 Utilization ld q:  0
CYCLE:   1602000052 Utilization st q:  0
CYCLE:   1602000052 rdma_total_latency:          0
CYCLE:   1602000052 Utilization st q (incomplete):  0
CYCLE:   1602000052 WDMA bytes sent:          0
CYCLE:   1602000052 Utilization ex q:  0
CYCLE:   1602000052 Utilization ex q (incomplete):  0
CYCLE:   1602000052 Utilization st q (incomplete):  0
CYCLE:   1602000052 Utilization ld q (incomplete):  0
CYCLE:   1602000052 WDMA total latency:          0
CYCLE:   1602000052 Utilization ex q:  0
CYCLE:   1602000052 Utilization:  0
CYCLE:   1602000052 Utilization ex q (incomplete):  0
CYCLE:   1604000052 Utilization ld q (incomplete):  0
CYCLE:   1604000052 RDMA bytes rec:          0
CYCLE:   1604000052 Utilization st q:  0
CYCLE:   1604000052 Utilization ld q:  0
CYCLE:   1604000052 Utilization:  0
CYCLE:   1604000052 Utilization ld q:  0
CYCLE:   1604000052 Utilization st q:  0
CYCLE:   1604000052 rdma_total_latency:          0
CYCLE:   1604000052 Utilization st q (incomplete):  0
CYCLE:   1604000052 WDMA bytes sent:          0
CYCLE:   1604000052 Utilization ex q:  0
CYCLE:   1604000052 Utilization ex q (incomplete):  0
CYCLE:   1604000052 Utilization st q (incomplete):  0
CYCLE:   1604000052 Utilization ld q (incomplete):  0
CYCLE:   1604000052 WDMA total latency:          0
CYCLE:   1604000052 Utilization ex q:  0
CYCLE:   1604000052 Utilization:  0
CYCLE:   1604000052 Utilization ex q (incomplete):  0
CYCLE:   1606000052 Utilization ld q (incomplete):  0
CYCLE:   1606000052 RDMA bytes rec:          0
CYCLE:   1606000052 Utilization st q:  0
CYCLE:   1606000052 Utilization ld q:  0
CYCLE:   1606000052 Utilization:  0
CYCLE:   1606000052 Utilization ld q:  0
CYCLE:   1606000052 Utilization st q:  0
CYCLE:   1606000052 rdma_total_latency:          0
CYCLE:   1606000052 Utilization st q (incomplete):  0
CYCLE:   1606000052 WDMA bytes sent:          0
CYCLE:   1606000052 Utilization ex q:  0
CYCLE:   1606000052 Utilization ex q (incomplete):  0
CYCLE:   1606000052 Utilization st q (incomplete):  0
CYCLE:   1606000052 Utilization ld q (incomplete):  0
CYCLE:   1606000052 WDMA total latency:          0
CYCLE:   1606000052 Utilization ex q:  0
CYCLE:   1606000052 Utilization:  0
CYCLE:   1606000052 Utilization ex q (incomplete):  0
CYCLE:   1608000052 Utilization ld q (incomplete):  0
CYCLE:   1608000052 RDMA bytes rec:          0
CYCLE:   1608000052 Utilization st q:  0
CYCLE:   1608000052 Utilization ld q:  0
CYCLE:   1608000052 Utilization:  0
CYCLE:   1608000052 Utilization ld q:  0
CYCLE:   1608000052 Utilization st q:  0
CYCLE:   1608000052 rdma_total_latency:          0
CYCLE:   1608000052 Utilization st q (incomplete):  0
CYCLE:   1608000052 WDMA bytes sent:          0
CYCLE:   1608000052 Utilization ex q:  0
CYCLE:   1608000052 Utilization ex q (incomplete):  0
CYCLE:   1608000052 Utilization st q (incomplete):  0
CYCLE:   1608000052 Utilization ld q (incomplete):  0
CYCLE:   1608000052 WDMA total latency:          0
CYCLE:   1608000052 Utilization ex q:  0
CYCLE:   1608000052 Utilization:  0
CYCLE:   1608000052 Utilization ex q (incomplete):  0
CYCLE:   1610000052 Utilization ld q (incomplete):  0
CYCLE:   1610000052 RDMA bytes rec:          0
CYCLE:   1610000052 Utilization st q:  0
CYCLE:   1610000052 Utilization ld q:  0
CYCLE:   1610000052 Utilization:  0
CYCLE:   1610000052 Utilization ld q:  0
CYCLE:   1610000052 Utilization st q:  0
CYCLE:   1610000052 rdma_total_latency:          0
CYCLE:   1610000052 Utilization st q (incomplete):  0
CYCLE:   1610000052 WDMA bytes sent:          0
CYCLE:   1610000052 Utilization ex q:  0
CYCLE:   1610000052 Utilization ex q (incomplete):  0
CYCLE:   1610000052 Utilization st q (incomplete):  0
CYCLE:   1610000052 Utilization ld q (incomplete):  0
CYCLE:   1610000052 WDMA total latency:          0
CYCLE:   1610000052 Utilization ex q:  0
CYCLE:   1610000052 Utilization:  0
CYCLE:   1610000052 Utilization ex q (incomplete):  0
CYCLE:   1612000052 Utilization ld q (incomplete):  0
CYCLE:   1612000052 RDMA bytes rec:          0
CYCLE:   1612000052 Utilization st q:  0
CYCLE:   1612000052 Utilization ld q:  0
CYCLE:   1612000052 Utilization:  0
CYCLE:   1612000052 Utilization ld q:  0
CYCLE:   1612000052 Utilization st q:  0
CYCLE:   1612000052 rdma_total_latency:          0
CYCLE:   1612000052 Utilization st q (incomplete):  0
CYCLE:   1612000052 WDMA bytes sent:          0
CYCLE:   1612000052 Utilization ex q:  0
CYCLE:   1612000052 Utilization ex q (incomplete):  0
CYCLE:   1612000052 Utilization st q (incomplete):  0
CYCLE:   1612000052 Utilization ld q (incomplete):  0
CYCLE:   1612000052 WDMA total latency:          0
CYCLE:   1612000052 Utilization ex q:  0
CYCLE:   1612000052 Utilization:  0
CYCLE:   1612000052 Utilization ex q (incomplete):  0
CYCLE:   1614000052 Utilization ld q (incomplete):  0
CYCLE:   1614000052 RDMA bytes rec:          0
CYCLE:   1614000052 Utilization st q:  0
CYCLE:   1614000052 Utilization ld q:  0
CYCLE:   1614000052 Utilization:  0
CYCLE:   1614000052 Utilization ld q:  0
CYCLE:   1614000052 Utilization st q:  0
CYCLE:   1614000052 rdma_total_latency:          0
CYCLE:   1614000052 Utilization st q (incomplete):  0
CYCLE:   1614000052 WDMA bytes sent:          0
CYCLE:   1614000052 Utilization ex q:  0
CYCLE:   1614000052 Utilization ex q (incomplete):  0
CYCLE:   1614000052 Utilization st q (incomplete):  0
CYCLE:   1614000052 Utilization ld q (incomplete):  0
CYCLE:   1614000052 WDMA total latency:          0
CYCLE:   1614000052 Utilization ex q:  0
CYCLE:   1614000052 Utilization:  0
CYCLE:   1614000052 Utilization ex q (incomplete):  0
CYCLE:   1616000052 Utilization ld q (incomplete):  0
CYCLE:   1616000052 RDMA bytes rec:          0
CYCLE:   1616000052 Utilization st q:  0
CYCLE:   1616000052 Utilization ld q:  0
CYCLE:   1616000052 Utilization:  0
CYCLE:   1616000052 Utilization ld q:  0
CYCLE:   1616000052 Utilization st q:  0
CYCLE:   1616000052 rdma_total_latency:          0
CYCLE:   1616000052 Utilization st q (incomplete):  0
CYCLE:   1616000052 WDMA bytes sent:          0
CYCLE:   1616000052 Utilization ex q:  0
CYCLE:   1616000052 Utilization ex q (incomplete):  0
CYCLE:   1616000052 Utilization st q (incomplete):  0
CYCLE:   1616000052 Utilization ld q (incomplete):  0
CYCLE:   1616000052 WDMA total latency:          0
CYCLE:   1616000052 Utilization ex q:  0
CYCLE:   1616000052 Utilization:  0
CYCLE:   1616000052 Utilization ex q (incomplete):  0
CYCLE:   1618000052 Utilization ld q (incomplete):  0
CYCLE:   1618000052 RDMA bytes rec:          0
CYCLE:   1618000052 Utilization st q:  0
CYCLE:   1618000052 Utilization ld q:  0
CYCLE:   1618000052 Utilization:  0
CYCLE:   1618000052 Utilization ld q:  0
CYCLE:   1618000052 Utilization st q:  0
CYCLE:   1618000052 rdma_total_latency:          0
CYCLE:   1618000052 Utilization st q (incomplete):  0
CYCLE:   1618000052 WDMA bytes sent:          0
CYCLE:   1618000052 Utilization ex q:  0
CYCLE:   1618000052 Utilization ex q (incomplete):  0
CYCLE:   1618000052 Utilization st q (incomplete):  0
CYCLE:   1618000052 Utilization ld q (incomplete):  0
CYCLE:   1618000052 WDMA total latency:          0
CYCLE:   1618000052 Utilization ex q:  0
CYCLE:   1618000052 Utilization:  0
CYCLE:   1618000052 Utilization ex q (incomplete):  0
CYCLE:   1620000052 Utilization ld q (incomplete):  0
CYCLE:   1620000052 RDMA bytes rec:          0
CYCLE:   1620000052 Utilization st q:  0
CYCLE:   1620000052 Utilization ld q:  0
CYCLE:   1620000052 Utilization:  0
CYCLE:   1620000052 Utilization ld q:  0
CYCLE:   1620000052 Utilization st q:  0
CYCLE:   1620000052 rdma_total_latency:          0
CYCLE:   1620000052 Utilization st q (incomplete):  0
CYCLE:   1620000052 WDMA bytes sent:          0
CYCLE:   1620000052 Utilization ex q:  0
CYCLE:   1620000052 Utilization ex q (incomplete):  0
CYCLE:   1620000052 Utilization st q (incomplete):  0
CYCLE:   1620000052 Utilization ld q (incomplete):  0
CYCLE:   1620000052 WDMA total latency:          0
CYCLE:   1620000052 Utilization ex q:  0
CYCLE:   1620000052 Utilization:  0
CYCLE:   1620000052 Utilization ex q (incomplete):  0
CYCLE:   1622000052 Utilization ld q (incomplete):  0
CYCLE:   1622000052 RDMA bytes rec:          0
CYCLE:   1622000052 Utilization st q:  0
CYCLE:   1622000052 Utilization ld q:  0
CYCLE:   1622000052 Utilization:  0
CYCLE:   1622000052 Utilization ld q:  0
CYCLE:   1622000052 Utilization st q:  0
CYCLE:   1622000052 rdma_total_latency:          0
CYCLE:   1622000052 Utilization st q (incomplete):  0
CYCLE:   1622000052 WDMA bytes sent:          0
CYCLE:   1622000052 Utilization ex q:  0
CYCLE:   1622000052 Utilization ex q (incomplete):  0
CYCLE:   1622000052 Utilization st q (incomplete):  0
CYCLE:   1622000052 Utilization ld q (incomplete):  0
CYCLE:   1622000052 WDMA total latency:          0
CYCLE:   1622000052 Utilization ex q:  0
CYCLE:   1622000052 Utilization:  0
CYCLE:   1622000052 Utilization ex q (incomplete):  0
CYCLE:   1624000052 Utilization ld q (incomplete):  0
CYCLE:   1624000052 RDMA bytes rec:          0
CYCLE:   1624000052 Utilization st q:  0
CYCLE:   1624000052 Utilization ld q:  0
CYCLE:   1624000052 Utilization:  0
CYCLE:   1624000052 Utilization ld q:  0
CYCLE:   1624000052 Utilization st q:  0
CYCLE:   1624000052 rdma_total_latency:          0
CYCLE:   1624000052 Utilization st q (incomplete):  0
CYCLE:   1624000052 WDMA bytes sent:          0
CYCLE:   1624000052 Utilization ex q:  0
CYCLE:   1624000052 Utilization ex q (incomplete):  0
CYCLE:   1624000052 Utilization st q (incomplete):  0
CYCLE:   1624000052 Utilization ld q (incomplete):  0
CYCLE:   1624000052 WDMA total latency:          0
CYCLE:   1624000052 Utilization ex q:  0
CYCLE:   1624000052 Utilization:  0
CYCLE:   1624000052 Utilization ex q (incomplete):  0
CYCLE:   1626000052 Utilization ld q (incomplete):  0
CYCLE:   1626000052 RDMA bytes rec:          0
CYCLE:   1626000052 Utilization st q:  0
CYCLE:   1626000052 Utilization ld q:  0
CYCLE:   1626000052 Utilization:  0
CYCLE:   1626000052 Utilization ld q:  0
CYCLE:   1626000052 Utilization st q:  0
CYCLE:   1626000052 rdma_total_latency:          0
CYCLE:   1626000052 Utilization st q (incomplete):  0
CYCLE:   1626000052 WDMA bytes sent:          0
CYCLE:   1626000052 Utilization ex q:  0
CYCLE:   1626000052 Utilization ex q (incomplete):  0
CYCLE:   1626000052 Utilization st q (incomplete):  0
CYCLE:   1626000052 Utilization ld q (incomplete):  0
CYCLE:   1626000052 WDMA total latency:          0
CYCLE:   1626000052 Utilization ex q:  0
CYCLE:   1626000052 Utilization:  0
CYCLE:   1626000052 Utilization ex q (incomplete):  0
CYCLE:   1628000052 Utilization ld q (incomplete):  0
CYCLE:   1628000052 RDMA bytes rec:          0
CYCLE:   1628000052 Utilization st q:  0
CYCLE:   1628000052 Utilization ld q:  0
CYCLE:   1628000052 Utilization:  0
CYCLE:   1628000052 Utilization ld q:  0
CYCLE:   1628000052 Utilization st q:  0
CYCLE:   1628000052 rdma_total_latency:          0
CYCLE:   1628000052 Utilization st q (incomplete):  0
CYCLE:   1628000052 WDMA bytes sent:          0
CYCLE:   1628000052 Utilization ex q:  0
CYCLE:   1628000052 Utilization ex q (incomplete):  0
CYCLE:   1628000052 Utilization st q (incomplete):  0
CYCLE:   1628000052 Utilization ld q (incomplete):  0
CYCLE:   1628000052 WDMA total latency:          0
CYCLE:   1628000052 Utilization ex q:  0
CYCLE:   1628000052 Utilization:  0
CYCLE:   1628000052 Utilization ex q (incomplete):  0
CYCLE:   1630000052 Utilization ld q (incomplete):  0
CYCLE:   1630000052 RDMA bytes rec:          0
CYCLE:   1630000052 Utilization st q:  0
CYCLE:   1630000052 Utilization ld q:  0
CYCLE:   1630000052 Utilization:  0
CYCLE:   1630000052 Utilization ld q:  0
CYCLE:   1630000052 Utilization st q:  0
CYCLE:   1630000052 rdma_total_latency:          0
CYCLE:   1630000052 Utilization st q (incomplete):  0
CYCLE:   1630000052 WDMA bytes sent:          0
CYCLE:   1630000052 Utilization ex q:  0
CYCLE:   1630000052 Utilization ex q (incomplete):  0
CYCLE:   1630000052 Utilization st q (incomplete):  0
CYCLE:   1630000052 Utilization ld q (incomplete):  0
CYCLE:   1630000052 WDMA total latency:          0
CYCLE:   1630000052 Utilization ex q:  0
CYCLE:   1630000052 Utilization:  0
CYCLE:   1630000052 Utilization ex q (incomplete):  0
CYCLE:   1632000052 Utilization ld q (incomplete):  0
CYCLE:   1632000052 RDMA bytes rec:          0
CYCLE:   1632000052 Utilization st q:  0
CYCLE:   1632000052 Utilization ld q:  0
CYCLE:   1632000052 Utilization:  0
CYCLE:   1632000052 Utilization ld q:  0
CYCLE:   1632000052 Utilization st q:  0
CYCLE:   1632000052 rdma_total_latency:          0
CYCLE:   1632000052 Utilization st q (incomplete):  0
CYCLE:   1632000052 WDMA bytes sent:          0
CYCLE:   1632000052 Utilization ex q:  0
CYCLE:   1632000052 Utilization ex q (incomplete):  0
CYCLE:   1632000052 Utilization st q (incomplete):  0
CYCLE:   1632000052 Utilization ld q (incomplete):  0
CYCLE:   1632000052 WDMA total latency:          0
CYCLE:   1632000052 Utilization ex q:  0
CYCLE:   1632000052 Utilization:  0
CYCLE:   1632000052 Utilization ex q (incomplete):  0
CYCLE:   1634000052 Utilization ld q (incomplete):  0
CYCLE:   1634000052 RDMA bytes rec:          0
CYCLE:   1634000052 Utilization st q:  0
CYCLE:   1634000052 Utilization ld q:  0
CYCLE:   1634000052 Utilization:  0
CYCLE:   1634000052 Utilization ld q:  0
CYCLE:   1634000052 Utilization st q:  0
CYCLE:   1634000052 rdma_total_latency:          0
CYCLE:   1634000052 Utilization st q (incomplete):  0
CYCLE:   1634000052 WDMA bytes sent:          0
CYCLE:   1634000052 Utilization ex q:  0
CYCLE:   1634000052 Utilization ex q (incomplete):  0
CYCLE:   1634000052 Utilization st q (incomplete):  0
CYCLE:   1634000052 Utilization ld q (incomplete):  0
CYCLE:   1634000052 WDMA total latency:          0
CYCLE:   1634000052 Utilization ex q:  0
CYCLE:   1634000052 Utilization:  0
CYCLE:   1634000052 Utilization ex q (incomplete):  0
CYCLE:   1636000052 Utilization ld q (incomplete):  0
CYCLE:   1636000052 RDMA bytes rec:          0
CYCLE:   1636000052 Utilization st q:  0
CYCLE:   1636000052 Utilization ld q:  0
CYCLE:   1636000052 Utilization:  0
CYCLE:   1636000052 Utilization ld q:  0
CYCLE:   1636000052 Utilization st q:  0
CYCLE:   1636000052 rdma_total_latency:          0
CYCLE:   1636000052 Utilization st q (incomplete):  0
CYCLE:   1636000052 WDMA bytes sent:          0
CYCLE:   1636000052 Utilization ex q:  0
CYCLE:   1636000052 Utilization ex q (incomplete):  0
CYCLE:   1636000052 Utilization st q (incomplete):  0
CYCLE:   1636000052 Utilization ld q (incomplete):  0
CYCLE:   1636000052 WDMA total latency:          0
CYCLE:   1636000052 Utilization ex q:  0
CYCLE:   1636000052 Utilization:  0
CYCLE:   1636000052 Utilization ex q (incomplete):  0
CYCLE:   1638000052 Utilization ld q (incomplete):  0
CYCLE:   1638000052 RDMA bytes rec:          0
CYCLE:   1638000052 Utilization st q:  0
CYCLE:   1638000052 Utilization ld q:  0
CYCLE:   1638000052 Utilization:  0
CYCLE:   1638000052 Utilization ld q:  0
CYCLE:   1638000052 Utilization st q:  0
CYCLE:   1638000052 rdma_total_latency:          0
CYCLE:   1638000052 Utilization st q (incomplete):  0
CYCLE:   1638000052 WDMA bytes sent:          0
CYCLE:   1638000052 Utilization ex q:  0
CYCLE:   1638000052 Utilization ex q (incomplete):  0
CYCLE:   1638000052 Utilization st q (incomplete):  0
CYCLE:   1638000052 Utilization ld q (incomplete):  0
CYCLE:   1638000052 WDMA total latency:          0
CYCLE:   1638000052 Utilization ex q:  0
CYCLE:   1638000052 Utilization:  0
CYCLE:   1638000052 Utilization ex q (incomplete):  0
CYCLE:   1640000052 Utilization ld q (incomplete):  0
CYCLE:   1640000052 RDMA bytes rec:          0
CYCLE:   1640000052 Utilization st q:  0
CYCLE:   1640000052 Utilization ld q:  0
CYCLE:   1640000052 Utilization:  0
CYCLE:   1640000052 Utilization ld q:  0
CYCLE:   1640000052 Utilization st q:  0
CYCLE:   1640000052 rdma_total_latency:          0
CYCLE:   1640000052 Utilization st q (incomplete):  0
CYCLE:   1640000052 WDMA bytes sent:          0
CYCLE:   1640000052 Utilization ex q:  0
CYCLE:   1640000052 Utilization ex q (incomplete):  0
CYCLE:   1640000052 Utilization st q (incomplete):  0
CYCLE:   1640000052 Utilization ld q (incomplete):  0
CYCLE:   1640000052 WDMA total latency:          0
CYCLE:   1640000052 Utilization ex q:  0
CYCLE:   1640000052 Utilization:  0
CYCLE:   1640000052 Utilization ex q (incomplete):  0
CYCLE:   1642000052 Utilization ld q (incomplete):  0
CYCLE:   1642000052 RDMA bytes rec:          0
CYCLE:   1642000052 Utilization st q:  0
CYCLE:   1642000052 Utilization ld q:  0
CYCLE:   1642000052 Utilization:  0
CYCLE:   1642000052 Utilization ld q:  0
CYCLE:   1642000052 Utilization st q:  0
CYCLE:   1642000052 rdma_total_latency:          0
CYCLE:   1642000052 Utilization st q (incomplete):  0
CYCLE:   1642000052 WDMA bytes sent:          0
CYCLE:   1642000052 Utilization ex q:  0
CYCLE:   1642000052 Utilization ex q (incomplete):  0
CYCLE:   1642000052 Utilization st q (incomplete):  0
CYCLE:   1642000052 Utilization ld q (incomplete):  0
CYCLE:   1642000052 WDMA total latency:          0
CYCLE:   1642000052 Utilization ex q:  0
CYCLE:   1642000052 Utilization:  0
CYCLE:   1642000052 Utilization ex q (incomplete):  0
CYCLE:   1644000052 Utilization ld q (incomplete):  0
CYCLE:   1644000052 RDMA bytes rec:          0
CYCLE:   1644000052 Utilization st q:  0
CYCLE:   1644000052 Utilization ld q:  0
CYCLE:   1644000052 Utilization:  0
CYCLE:   1644000052 Utilization ld q:  0
CYCLE:   1644000052 Utilization st q:  0
CYCLE:   1644000052 rdma_total_latency:          0
CYCLE:   1644000052 Utilization st q (incomplete):  0
CYCLE:   1644000052 WDMA bytes sent:          0
CYCLE:   1644000052 Utilization ex q:  0
CYCLE:   1644000052 Utilization ex q (incomplete):  0
CYCLE:   1644000052 Utilization st q (incomplete):  0
CYCLE:   1644000052 Utilization ld q (incomplete):  0
CYCLE:   1644000052 WDMA total latency:          0
CYCLE:   1644000052 Utilization ex q:  0
CYCLE:   1644000052 Utilization:  0
CYCLE:   1644000052 Utilization ex q (incomplete):  0
CYCLE:   1646000052 Utilization ld q (incomplete):  0
CYCLE:   1646000052 RDMA bytes rec:          0
CYCLE:   1646000052 Utilization st q:  0
CYCLE:   1646000052 Utilization ld q:  0
CYCLE:   1646000052 Utilization:  0
CYCLE:   1646000052 Utilization ld q:  0
CYCLE:   1646000052 Utilization st q:  0
CYCLE:   1646000052 rdma_total_latency:          0
CYCLE:   1646000052 Utilization st q (incomplete):  0
CYCLE:   1646000052 WDMA bytes sent:          0
CYCLE:   1646000052 Utilization ex q:  0
CYCLE:   1646000052 Utilization ex q (incomplete):  0
CYCLE:   1646000052 Utilization st q (incomplete):  0
CYCLE:   1646000052 Utilization ld q (incomplete):  0
CYCLE:   1646000052 WDMA total latency:          0
CYCLE:   1646000052 Utilization ex q:  0
CYCLE:   1646000052 Utilization:  0
CYCLE:   1646000052 Utilization ex q (incomplete):  0
CYCLE:   1648000052 Utilization ld q (incomplete):  0
CYCLE:   1648000052 RDMA bytes rec:          0
CYCLE:   1648000052 Utilization st q:  0
CYCLE:   1648000052 Utilization ld q:  0
CYCLE:   1648000052 Utilization:  0
CYCLE:   1648000052 Utilization ld q:  0
CYCLE:   1648000052 Utilization st q:  0
CYCLE:   1648000052 rdma_total_latency:          0
CYCLE:   1648000052 Utilization st q (incomplete):  0
CYCLE:   1648000052 WDMA bytes sent:          0
CYCLE:   1648000052 Utilization ex q:  0
CYCLE:   1648000052 Utilization ex q (incomplete):  0
CYCLE:   1648000052 Utilization st q (incomplete):  0
CYCLE:   1648000052 Utilization ld q (incomplete):  0
CYCLE:   1648000052 WDMA total latency:          0
CYCLE:   1648000052 Utilization ex q:  0
CYCLE:   1648000052 Utilization:  0
CYCLE:   1648000052 Utilization ex q (incomplete):  0
CYCLE:   1650000052 Utilization ld q (incomplete):  0
CYCLE:   1650000052 RDMA bytes rec:          0
CYCLE:   1650000052 Utilization st q:  0
CYCLE:   1650000052 Utilization ld q:  0
CYCLE:   1650000052 Utilization:  0
CYCLE:   1650000052 Utilization ld q:  0
CYCLE:   1650000052 Utilization st q:  0
CYCLE:   1650000052 rdma_total_latency:          0
CYCLE:   1650000052 Utilization st q (incomplete):  0
CYCLE:   1650000052 WDMA bytes sent:          0
CYCLE:   1650000052 Utilization ex q:  0
CYCLE:   1650000052 Utilization ex q (incomplete):  0
CYCLE:   1650000052 Utilization st q (incomplete):  0
CYCLE:   1650000052 Utilization ld q (incomplete):  0
CYCLE:   1650000052 WDMA total latency:          0
CYCLE:   1650000052 Utilization ex q:  0
CYCLE:   1650000052 Utilization:  0
CYCLE:   1650000052 Utilization ex q (incomplete):  0
CYCLE:   1652000052 Utilization ld q (incomplete):  0
CYCLE:   1652000052 RDMA bytes rec:          0
CYCLE:   1652000052 Utilization st q:  0
CYCLE:   1652000052 Utilization ld q:  0
CYCLE:   1652000052 Utilization:  0
CYCLE:   1652000052 Utilization ld q:  0
CYCLE:   1652000052 Utilization st q:  0
CYCLE:   1652000052 rdma_total_latency:          0
CYCLE:   1652000052 Utilization st q (incomplete):  0
CYCLE:   1652000052 WDMA bytes sent:          0
CYCLE:   1652000052 Utilization ex q:  0
CYCLE:   1652000052 Utilization ex q (incomplete):  0
CYCLE:   1652000052 Utilization st q (incomplete):  0
CYCLE:   1652000052 Utilization ld q (incomplete):  0
CYCLE:   1652000052 WDMA total latency:          0
CYCLE:   1652000052 Utilization ex q:  0
CYCLE:   1652000052 Utilization:  0
CYCLE:   1652000052 Utilization ex q (incomplete):  0
CYCLE:   1654000052 Utilization ld q (incomplete):  0
CYCLE:   1654000052 RDMA bytes rec:          0
CYCLE:   1654000052 Utilization st q:  0
CYCLE:   1654000052 Utilization ld q:  0
CYCLE:   1654000052 Utilization:  0
CYCLE:   1654000052 Utilization ld q:  0
CYCLE:   1654000052 Utilization st q:  0
CYCLE:   1654000052 rdma_total_latency:          0
CYCLE:   1654000052 Utilization st q (incomplete):  0
CYCLE:   1654000052 WDMA bytes sent:          0
CYCLE:   1654000052 Utilization ex q:  0
CYCLE:   1654000052 Utilization ex q (incomplete):  0
CYCLE:   1654000052 Utilization st q (incomplete):  0
CYCLE:   1654000052 Utilization ld q (incomplete):  0
CYCLE:   1654000052 WDMA total latency:          0
CYCLE:   1654000052 Utilization ex q:  0
CYCLE:   1654000052 Utilization:  0
CYCLE:   1654000052 Utilization ex q (incomplete):  0
CYCLE:   1656000052 Utilization ld q (incomplete):  0
CYCLE:   1656000052 RDMA bytes rec:          0
CYCLE:   1656000052 Utilization st q:  0
CYCLE:   1656000052 Utilization ld q:  0
CYCLE:   1656000052 Utilization:  0
CYCLE:   1656000052 Utilization ld q:  0
CYCLE:   1656000052 Utilization st q:  0
CYCLE:   1656000052 rdma_total_latency:          0
CYCLE:   1656000052 Utilization st q (incomplete):  0
CYCLE:   1656000052 WDMA bytes sent:          0
CYCLE:   1656000052 Utilization ex q:  0
CYCLE:   1656000052 Utilization ex q (incomplete):  0
CYCLE:   1656000052 Utilization st q (incomplete):  0
CYCLE:   1656000052 Utilization ld q (incomplete):  0
CYCLE:   1656000052 WDMA total latency:          0
CYCLE:   1656000052 Utilization ex q:  0
CYCLE:   1656000052 Utilization:  0
CYCLE:   1656000052 Utilization ex q (incomplete):  0
CYCLE:   1658000052 Utilization ld q (incomplete):  0
CYCLE:   1658000052 RDMA bytes rec:          0
CYCLE:   1658000052 Utilization st q:  0
CYCLE:   1658000052 Utilization ld q:  0
CYCLE:   1658000052 Utilization:  0
CYCLE:   1658000052 Utilization ld q:  0
CYCLE:   1658000052 Utilization st q:  0
CYCLE:   1658000052 rdma_total_latency:          0
CYCLE:   1658000052 Utilization st q (incomplete):  0
CYCLE:   1658000052 WDMA bytes sent:          0
CYCLE:   1658000052 Utilization ex q:  0
CYCLE:   1658000052 Utilization ex q (incomplete):  0
CYCLE:   1658000052 Utilization st q (incomplete):  0
CYCLE:   1658000052 Utilization ld q (incomplete):  0
CYCLE:   1658000052 WDMA total latency:          0
CYCLE:   1658000052 Utilization ex q:  0
CYCLE:   1658000052 Utilization:  0
CYCLE:   1658000052 Utilization ex q (incomplete):  0
CYCLE:   1660000052 Utilization ld q (incomplete):  0
CYCLE:   1660000052 RDMA bytes rec:          0
CYCLE:   1660000052 Utilization st q:  0
CYCLE:   1660000052 Utilization ld q:  0
CYCLE:   1660000052 Utilization:  0
CYCLE:   1660000052 Utilization ld q:  0
CYCLE:   1660000052 Utilization st q:  0
CYCLE:   1660000052 rdma_total_latency:          0
CYCLE:   1660000052 Utilization st q (incomplete):  0
CYCLE:   1660000052 WDMA bytes sent:          0
CYCLE:   1660000052 Utilization ex q:  0
CYCLE:   1660000052 Utilization ex q (incomplete):  0
CYCLE:   1660000052 Utilization st q (incomplete):  0
CYCLE:   1660000052 Utilization ld q (incomplete):  0
CYCLE:   1660000052 WDMA total latency:          0
CYCLE:   1660000052 Utilization ex q:  0
CYCLE:   1660000052 Utilization:  0
CYCLE:   1660000052 Utilization ex q (incomplete):  0
CYCLE:   1662000052 Utilization ld q (incomplete):  0
CYCLE:   1662000052 RDMA bytes rec:          0
CYCLE:   1662000052 Utilization st q:  0
CYCLE:   1662000052 Utilization ld q:  0
CYCLE:   1662000052 Utilization:  0
CYCLE:   1662000052 Utilization ld q:  0
CYCLE:   1662000052 Utilization st q:  0
CYCLE:   1662000052 rdma_total_latency:          0
CYCLE:   1662000052 Utilization st q (incomplete):  0
CYCLE:   1662000052 WDMA bytes sent:          0
CYCLE:   1662000052 Utilization ex q:  0
CYCLE:   1662000052 Utilization ex q (incomplete):  0
CYCLE:   1662000052 Utilization st q (incomplete):  0
CYCLE:   1662000052 Utilization ld q (incomplete):  0
CYCLE:   1662000052 WDMA total latency:          0
CYCLE:   1662000052 Utilization ex q:  0
CYCLE:   1662000052 Utilization:  0
CYCLE:   1662000052 Utilization ex q (incomplete):  0
CYCLE:   1664000052 Utilization ld q (incomplete):  0
CYCLE:   1664000052 RDMA bytes rec:          0
CYCLE:   1664000052 Utilization st q:  0
CYCLE:   1664000052 Utilization ld q:  0
CYCLE:   1664000052 Utilization:  0
CYCLE:   1664000052 Utilization ld q:  0
CYCLE:   1664000052 Utilization st q:  0
CYCLE:   1664000052 rdma_total_latency:          0
CYCLE:   1664000052 Utilization st q (incomplete):  0
CYCLE:   1664000052 WDMA bytes sent:          0
CYCLE:   1664000052 Utilization ex q:  0
CYCLE:   1664000052 Utilization ex q (incomplete):  0
CYCLE:   1664000052 Utilization st q (incomplete):  0
CYCLE:   1664000052 Utilization ld q (incomplete):  0
CYCLE:   1664000052 WDMA total latency:          0
CYCLE:   1664000052 Utilization ex q:  0
CYCLE:   1664000052 Utilization:  0
CYCLE:   1664000052 Utilization ex q (incomplete):  0
CYCLE:   1666000052 Utilization ld q (incomplete):  0
CYCLE:   1666000052 RDMA bytes rec:          0
CYCLE:   1666000052 Utilization st q:  0
CYCLE:   1666000052 Utilization ld q:  0
CYCLE:   1666000052 Utilization:  0
CYCLE:   1666000052 Utilization ld q:  0
CYCLE:   1666000052 Utilization st q:  0
CYCLE:   1666000052 rdma_total_latency:          0
CYCLE:   1666000052 Utilization st q (incomplete):  0
CYCLE:   1666000052 WDMA bytes sent:          0
CYCLE:   1666000052 Utilization ex q:  0
CYCLE:   1666000052 Utilization ex q (incomplete):  0
CYCLE:   1666000052 Utilization st q (incomplete):  0
CYCLE:   1666000052 Utilization ld q (incomplete):  0
CYCLE:   1666000052 WDMA total latency:          0
CYCLE:   1666000052 Utilization ex q:  0
CYCLE:   1666000052 Utilization:  0
CYCLE:   1666000052 Utilization ex q (incomplete):  0
CYCLE:   1668000052 Utilization ld q (incomplete):  0
CYCLE:   1668000052 RDMA bytes rec:          0
CYCLE:   1668000052 Utilization st q:  0
CYCLE:   1668000052 Utilization ld q:  0
CYCLE:   1668000052 Utilization:  0
CYCLE:   1668000052 Utilization ld q:  0
CYCLE:   1668000052 Utilization st q:  0
CYCLE:   1668000052 rdma_total_latency:          0
CYCLE:   1668000052 Utilization st q (incomplete):  0
CYCLE:   1668000052 WDMA bytes sent:          0
CYCLE:   1668000052 Utilization ex q:  0
CYCLE:   1668000052 Utilization ex q (incomplete):  0
CYCLE:   1668000052 Utilization st q (incomplete):  0
CYCLE:   1668000052 Utilization ld q (incomplete):  0
CYCLE:   1668000052 WDMA total latency:          0
CYCLE:   1668000052 Utilization ex q:  0
CYCLE:   1668000052 Utilization:  0
CYCLE:   1668000052 Utilization ex q (incomplete):  0
CYCLE:   1670000052 Utilization ld q (incomplete):  0
CYCLE:   1670000052 RDMA bytes rec:          0
CYCLE:   1670000052 Utilization st q:  0
CYCLE:   1670000052 Utilization ld q:  0
CYCLE:   1670000052 Utilization:  0
CYCLE:   1670000052 Utilization ld q:  0
CYCLE:   1670000052 Utilization st q:  0
CYCLE:   1670000052 rdma_total_latency:          0
CYCLE:   1670000052 Utilization st q (incomplete):  0
CYCLE:   1670000052 WDMA bytes sent:          0
CYCLE:   1670000052 Utilization ex q:  0
CYCLE:   1670000052 Utilization ex q (incomplete):  0
CYCLE:   1670000052 Utilization st q (incomplete):  0
CYCLE:   1670000052 Utilization ld q (incomplete):  0
CYCLE:   1670000052 WDMA total latency:          0
CYCLE:   1670000052 Utilization ex q:  0
CYCLE:   1670000052 Utilization:  0
CYCLE:   1670000052 Utilization ex q (incomplete):  0
CYCLE:   1672000052 Utilization ld q (incomplete):  0
CYCLE:   1672000052 RDMA bytes rec:          0
CYCLE:   1672000052 Utilization st q:  0
CYCLE:   1672000052 Utilization ld q:  0
CYCLE:   1672000052 Utilization:  0
CYCLE:   1672000052 Utilization ld q:  0
CYCLE:   1672000052 Utilization st q:  0
CYCLE:   1672000052 rdma_total_latency:          0
CYCLE:   1672000052 Utilization st q (incomplete):  0
CYCLE:   1672000052 WDMA bytes sent:          0
CYCLE:   1672000052 Utilization ex q:  0
CYCLE:   1672000052 Utilization ex q (incomplete):  0
CYCLE:   1672000052 Utilization st q (incomplete):  0
CYCLE:   1672000052 Utilization ld q (incomplete):  0
CYCLE:   1672000052 WDMA total latency:          0
CYCLE:   1672000052 Utilization ex q:  0
CYCLE:   1672000052 Utilization:  0
CYCLE:   1672000052 Utilization ex q (incomplete):  0
CYCLE:   1674000052 Utilization ld q (incomplete):  0
CYCLE:   1674000052 RDMA bytes rec:          0
CYCLE:   1674000052 Utilization st q:  0
CYCLE:   1674000052 Utilization ld q:  0
CYCLE:   1674000052 Utilization:  0
CYCLE:   1674000052 Utilization ld q:  0
CYCLE:   1674000052 Utilization st q:  0
CYCLE:   1674000052 rdma_total_latency:          0
CYCLE:   1674000052 Utilization st q (incomplete):  0
CYCLE:   1674000052 WDMA bytes sent:          0
CYCLE:   1674000052 Utilization ex q:  0
CYCLE:   1674000052 Utilization ex q (incomplete):  0
CYCLE:   1674000052 Utilization st q (incomplete):  0
CYCLE:   1674000052 Utilization ld q (incomplete):  0
CYCLE:   1674000052 WDMA total latency:          0
CYCLE:   1674000052 Utilization ex q:  0
CYCLE:   1674000052 Utilization:  0
CYCLE:   1674000052 Utilization ex q (incomplete):  0
CYCLE:   1676000052 Utilization ld q (incomplete):  0
CYCLE:   1676000052 RDMA bytes rec:          0
CYCLE:   1676000052 Utilization st q:  0
CYCLE:   1676000052 Utilization ld q:  0
CYCLE:   1676000052 Utilization:  0
CYCLE:   1676000052 Utilization ld q:  0
CYCLE:   1676000052 Utilization st q:  0
CYCLE:   1676000052 rdma_total_latency:          0
CYCLE:   1676000052 Utilization st q (incomplete):  0
CYCLE:   1676000052 WDMA bytes sent:          0
CYCLE:   1676000052 Utilization ex q:  0
CYCLE:   1676000052 Utilization ex q (incomplete):  0
CYCLE:   1676000052 Utilization st q (incomplete):  0
CYCLE:   1676000052 Utilization ld q (incomplete):  0
CYCLE:   1676000052 WDMA total latency:          0
CYCLE:   1676000052 Utilization ex q:  0
CYCLE:   1676000052 Utilization:  0
CYCLE:   1676000052 Utilization ex q (incomplete):  0
CYCLE:   1678000052 Utilization ld q (incomplete):  0
CYCLE:   1678000052 RDMA bytes rec:          0
CYCLE:   1678000052 Utilization st q:  0
CYCLE:   1678000052 Utilization ld q:  0
CYCLE:   1678000052 Utilization:  0
CYCLE:   1678000052 Utilization ld q:  0
CYCLE:   1678000052 Utilization st q:  0
CYCLE:   1678000052 rdma_total_latency:          0
CYCLE:   1678000052 Utilization st q (incomplete):  0
CYCLE:   1678000052 WDMA bytes sent:          0
CYCLE:   1678000052 Utilization ex q:  0
CYCLE:   1678000052 Utilization ex q (incomplete):  0
CYCLE:   1678000052 Utilization st q (incomplete):  0
CYCLE:   1678000052 Utilization ld q (incomplete):  0
CYCLE:   1678000052 WDMA total latency:          0
CYCLE:   1678000052 Utilization ex q:  0
CYCLE:   1678000052 Utilization:  0
CYCLE:   1678000052 Utilization ex q (incomplete):  0
CYCLE:   1680000052 Utilization ld q (incomplete):  0
CYCLE:   1680000052 RDMA bytes rec:          0
CYCLE:   1680000052 Utilization st q:  0
CYCLE:   1680000052 Utilization ld q:  0
CYCLE:   1680000052 Utilization:  0
CYCLE:   1680000052 Utilization ld q:  0
CYCLE:   1680000052 Utilization st q:  0
CYCLE:   1680000052 rdma_total_latency:          0
CYCLE:   1680000052 Utilization st q (incomplete):  0
CYCLE:   1680000052 WDMA bytes sent:          0
CYCLE:   1680000052 Utilization ex q:  0
CYCLE:   1680000052 Utilization ex q (incomplete):  0
CYCLE:   1680000052 Utilization st q (incomplete):  0
CYCLE:   1680000052 Utilization ld q (incomplete):  0
CYCLE:   1680000052 WDMA total latency:          0
CYCLE:   1680000052 Utilization ex q:  0
CYCLE:   1680000052 Utilization:  0
CYCLE:   1680000052 Utilization ex q (incomplete):  0
CYCLE:   1682000052 Utilization ld q (incomplete):  0
CYCLE:   1682000052 RDMA bytes rec:          0
CYCLE:   1682000052 Utilization st q:  0
CYCLE:   1682000052 Utilization ld q:  0
CYCLE:   1682000052 Utilization:  0
CYCLE:   1682000052 Utilization ld q:  0
CYCLE:   1682000052 Utilization st q:  0
CYCLE:   1682000052 rdma_total_latency:          0
CYCLE:   1682000052 Utilization st q (incomplete):  0
CYCLE:   1682000052 WDMA bytes sent:          0
CYCLE:   1682000052 Utilization ex q:  0
CYCLE:   1682000052 Utilization ex q (incomplete):  0
CYCLE:   1682000052 Utilization st q (incomplete):  0
CYCLE:   1682000052 Utilization ld q (incomplete):  0
CYCLE:   1682000052 WDMA total latency:          0
CYCLE:   1682000052 Utilization ex q:  0
CYCLE:   1682000052 Utilization:  0
CYCLE:   1682000052 Utilization ex q (incomplete):  0
CYCLE:   1684000052 Utilization ld q (incomplete):  0
CYCLE:   1684000052 RDMA bytes rec:          0
CYCLE:   1684000052 Utilization st q:  0
CYCLE:   1684000052 Utilization ld q:  0
CYCLE:   1684000052 Utilization:  0
CYCLE:   1684000052 Utilization ld q:  0
CYCLE:   1684000052 Utilization st q:  0
CYCLE:   1684000052 rdma_total_latency:          0
CYCLE:   1684000052 Utilization st q (incomplete):  0
CYCLE:   1684000052 WDMA bytes sent:          0
CYCLE:   1684000052 Utilization ex q:  0
CYCLE:   1684000052 Utilization ex q (incomplete):  0
CYCLE:   1684000052 Utilization st q (incomplete):  0
CYCLE:   1684000052 Utilization ld q (incomplete):  0
CYCLE:   1684000052 WDMA total latency:          0
CYCLE:   1684000052 Utilization ex q:  0
CYCLE:   1684000052 Utilization:  0
CYCLE:   1684000052 Utilization ex q (incomplete):  0
CYCLE:   1686000052 Utilization ld q (incomplete):  0
CYCLE:   1686000052 RDMA bytes rec:          0
CYCLE:   1686000052 Utilization st q:  0
CYCLE:   1686000052 Utilization ld q:  0
CYCLE:   1686000052 Utilization:  0
CYCLE:   1686000052 Utilization ld q:  0
CYCLE:   1686000052 Utilization st q:  0
CYCLE:   1686000052 rdma_total_latency:          0
CYCLE:   1686000052 Utilization st q (incomplete):  0
CYCLE:   1686000052 WDMA bytes sent:          0
CYCLE:   1686000052 Utilization ex q:  0
CYCLE:   1686000052 Utilization ex q (incomplete):  0
CYCLE:   1686000052 Utilization st q (incomplete):  0
CYCLE:   1686000052 Utilization ld q (incomplete):  0
CYCLE:   1686000052 WDMA total latency:          0
CYCLE:   1686000052 Utilization ex q:  0
CYCLE:   1686000052 Utilization:  0
CYCLE:   1686000052 Utilization ex q (incomplete):  0
CYCLE:   1688000052 Utilization ld q (incomplete):  0
CYCLE:   1688000052 RDMA bytes rec:          0
CYCLE:   1688000052 Utilization st q:  0
CYCLE:   1688000052 Utilization ld q:  0
CYCLE:   1688000052 Utilization:  0
CYCLE:   1688000052 Utilization ld q:  0
CYCLE:   1688000052 Utilization st q:  0
CYCLE:   1688000052 rdma_total_latency:          0
CYCLE:   1688000052 Utilization st q (incomplete):  0
CYCLE:   1688000052 WDMA bytes sent:          0
CYCLE:   1688000052 Utilization ex q:  0
CYCLE:   1688000052 Utilization ex q (incomplete):  0
CYCLE:   1688000052 Utilization st q (incomplete):  0
CYCLE:   1688000052 Utilization ld q (incomplete):  0
CYCLE:   1688000052 WDMA total latency:          0
CYCLE:   1688000052 Utilization ex q:  0
CYCLE:   1688000052 Utilization:  0
CYCLE:   1688000052 Utilization ex q (incomplete):  0
CYCLE:   1690000052 Utilization ld q (incomplete):  0
CYCLE:   1690000052 RDMA bytes rec:          0
CYCLE:   1690000052 Utilization st q:  0
CYCLE:   1690000052 Utilization ld q:  0
CYCLE:   1690000052 Utilization:  0
CYCLE:   1690000052 Utilization ld q:  0
CYCLE:   1690000052 Utilization st q:  0
CYCLE:   1690000052 rdma_total_latency:          0
CYCLE:   1690000052 Utilization st q (incomplete):  0
CYCLE:   1690000052 WDMA bytes sent:          0
CYCLE:   1690000052 Utilization ex q:  0
CYCLE:   1690000052 Utilization ex q (incomplete):  0
CYCLE:   1690000052 Utilization st q (incomplete):  0
CYCLE:   1690000052 Utilization ld q (incomplete):  0
CYCLE:   1690000052 WDMA total latency:          0
CYCLE:   1690000052 Utilization ex q:  0
CYCLE:   1690000052 Utilization:  0
CYCLE:   1690000052 Utilization ex q (incomplete):  0
CYCLE:   1692000052 Utilization ld q (incomplete):  0
CYCLE:   1692000052 RDMA bytes rec:          0
CYCLE:   1692000052 Utilization st q:  0
CYCLE:   1692000052 Utilization ld q:  0
CYCLE:   1692000052 Utilization:  0
CYCLE:   1692000052 Utilization ld q:  0
CYCLE:   1692000052 Utilization st q:  0
CYCLE:   1692000052 rdma_total_latency:          0
CYCLE:   1692000052 Utilization st q (incomplete):  0
CYCLE:   1692000052 WDMA bytes sent:          0
CYCLE:   1692000052 Utilization ex q:  0
CYCLE:   1692000052 Utilization ex q (incomplete):  0
CYCLE:   1692000052 Utilization st q (incomplete):  0
CYCLE:   1692000052 Utilization ld q (incomplete):  0
CYCLE:   1692000052 WDMA total latency:          0
CYCLE:   1692000052 Utilization ex q:  0
CYCLE:   1692000052 Utilization:  0
CYCLE:   1692000052 Utilization ex q (incomplete):  0
CYCLE:   1694000052 Utilization ld q (incomplete):  0
CYCLE:   1694000052 RDMA bytes rec:          0
CYCLE:   1694000052 Utilization st q:  0
CYCLE:   1694000052 Utilization ld q:  0
CYCLE:   1694000052 Utilization:  0
CYCLE:   1694000052 Utilization ld q:  0
CYCLE:   1694000052 Utilization st q:  0
CYCLE:   1694000052 rdma_total_latency:          0
CYCLE:   1694000052 Utilization st q (incomplete):  0
CYCLE:   1694000052 WDMA bytes sent:          0
CYCLE:   1694000052 Utilization ex q:  0
CYCLE:   1694000052 Utilization ex q (incomplete):  0
CYCLE:   1694000052 Utilization st q (incomplete):  0
CYCLE:   1694000052 Utilization ld q (incomplete):  0
CYCLE:   1694000052 WDMA total latency:          0
CYCLE:   1694000052 Utilization ex q:  0
CYCLE:   1694000052 Utilization:  0
CYCLE:   1694000052 Utilization ex q (incomplete):  0
CYCLE:   1696000052 Utilization ld q (incomplete):  0
CYCLE:   1696000052 RDMA bytes rec:          0
CYCLE:   1696000052 Utilization st q:  0
CYCLE:   1696000052 Utilization ld q:  0
CYCLE:   1696000052 Utilization:  0
CYCLE:   1696000052 Utilization ld q:  0
CYCLE:   1696000052 Utilization st q:  0
CYCLE:   1696000052 rdma_total_latency:          0
CYCLE:   1696000052 Utilization st q (incomplete):  0
CYCLE:   1696000052 WDMA bytes sent:          0
CYCLE:   1696000052 Utilization ex q:  0
CYCLE:   1696000052 Utilization ex q (incomplete):  0
CYCLE:   1696000052 Utilization st q (incomplete):  0
CYCLE:   1696000052 Utilization ld q (incomplete):  0
CYCLE:   1696000052 WDMA total latency:          0
CYCLE:   1696000052 Utilization ex q:  0
CYCLE:   1696000052 Utilization:  0
CYCLE:   1696000052 Utilization ex q (incomplete):  0
CYCLE:   1698000052 Utilization ld q (incomplete):  0
CYCLE:   1698000052 RDMA bytes rec:          0
CYCLE:   1698000052 Utilization st q:  0
CYCLE:   1698000052 Utilization ld q:  0
CYCLE:   1698000052 Utilization:  0
CYCLE:   1698000052 Utilization ld q:  0
CYCLE:   1698000052 Utilization st q:  0
CYCLE:   1698000052 rdma_total_latency:          0
CYCLE:   1698000052 Utilization st q (incomplete):  0
CYCLE:   1698000052 WDMA bytes sent:          0
CYCLE:   1698000052 Utilization ex q:  0
CYCLE:   1698000052 Utilization ex q (incomplete):  0
CYCLE:   1698000052 Utilization st q (incomplete):  0
CYCLE:   1698000052 Utilization ld q (incomplete):  0
CYCLE:   1698000052 WDMA total latency:          0
CYCLE:   1698000052 Utilization ex q:  0
CYCLE:   1698000052 Utilization:  0
CYCLE:   1698000052 Utilization ex q (incomplete):  0
CYCLE:   1700000052 Utilization ld q (incomplete):  0
CYCLE:   1700000052 RDMA bytes rec:          0
CYCLE:   1700000052 Utilization st q:  0
CYCLE:   1700000052 Utilization ld q:  0
CYCLE:   1700000052 Utilization:  0
CYCLE:   1700000052 Utilization ld q:  0
CYCLE:   1700000052 Utilization st q:  0
CYCLE:   1700000052 rdma_total_latency:          0
CYCLE:   1700000052 Utilization st q (incomplete):  0
CYCLE:   1700000052 WDMA bytes sent:          0
CYCLE:   1700000052 Utilization ex q:  0
CYCLE:   1700000052 Utilization ex q (incomplete):  0
CYCLE:   1700000052 Utilization st q (incomplete):  0
CYCLE:   1700000052 Utilization ld q (incomplete):  0
CYCLE:   1700000052 WDMA total latency:          0
CYCLE:   1700000052 Utilization ex q:  0
CYCLE:   1700000052 Utilization:  0
CYCLE:   1700000052 Utilization ex q (incomplete):  0
CYCLE:   1702000052 Utilization ld q (incomplete):  0
CYCLE:   1702000052 RDMA bytes rec:          0
CYCLE:   1702000052 Utilization st q:  0
CYCLE:   1702000052 Utilization ld q:  0
CYCLE:   1702000052 Utilization:  0
CYCLE:   1702000052 Utilization ld q:  0
CYCLE:   1702000052 Utilization st q:  0
CYCLE:   1702000052 rdma_total_latency:          0
CYCLE:   1702000052 Utilization st q (incomplete):  0
CYCLE:   1702000052 WDMA bytes sent:          0
CYCLE:   1702000052 Utilization ex q:  0
CYCLE:   1702000052 Utilization ex q (incomplete):  0
CYCLE:   1702000052 Utilization st q (incomplete):  0
CYCLE:   1702000052 Utilization ld q (incomplete):  0
CYCLE:   1702000052 WDMA total latency:          0
CYCLE:   1702000052 Utilization ex q:  0
CYCLE:   1702000052 Utilization:  0
CYCLE:   1702000052 Utilization ex q (incomplete):  0
CYCLE:   1704000052 Utilization ld q (incomplete):  0
CYCLE:   1704000052 RDMA bytes rec:          0
CYCLE:   1704000052 Utilization st q:  0
CYCLE:   1704000052 Utilization ld q:  0
CYCLE:   1704000052 Utilization:  0
CYCLE:   1704000052 Utilization ld q:  0
CYCLE:   1704000052 Utilization st q:  0
CYCLE:   1704000052 rdma_total_latency:          0
CYCLE:   1704000052 Utilization st q (incomplete):  0
CYCLE:   1704000052 WDMA bytes sent:          0
CYCLE:   1704000052 Utilization ex q:  0
CYCLE:   1704000052 Utilization ex q (incomplete):  0
CYCLE:   1704000052 Utilization st q (incomplete):  0
CYCLE:   1704000052 Utilization ld q (incomplete):  0
CYCLE:   1704000052 WDMA total latency:          0
CYCLE:   1704000052 Utilization ex q:  0
CYCLE:   1704000052 Utilization:  0
CYCLE:   1704000052 Utilization ex q (incomplete):  0
CYCLE:   1706000052 Utilization ld q (incomplete):  0
CYCLE:   1706000052 RDMA bytes rec:          0
CYCLE:   1706000052 Utilization st q:  0
CYCLE:   1706000052 Utilization ld q:  0
CYCLE:   1706000052 Utilization:  0
CYCLE:   1706000052 Utilization ld q:  0
CYCLE:   1706000052 Utilization st q:  0
CYCLE:   1706000052 rdma_total_latency:          0
CYCLE:   1706000052 Utilization st q (incomplete):  0
CYCLE:   1706000052 WDMA bytes sent:          0
CYCLE:   1706000052 Utilization ex q:  0
CYCLE:   1706000052 Utilization ex q (incomplete):  0
CYCLE:   1706000052 Utilization st q (incomplete):  0
CYCLE:   1706000052 Utilization ld q (incomplete):  0
CYCLE:   1706000052 WDMA total latency:          0
CYCLE:   1706000052 Utilization ex q:  0
CYCLE:   1706000052 Utilization:  0
CYCLE:   1706000052 Utilization ex q (incomplete):  0
CYCLE:   1708000052 Utilization ld q (incomplete):  0
CYCLE:   1708000052 RDMA bytes rec:          0
CYCLE:   1708000052 Utilization st q:  0
CYCLE:   1708000052 Utilization ld q:  0
CYCLE:   1708000052 Utilization:  0
CYCLE:   1708000052 Utilization ld q:  0
CYCLE:   1708000052 Utilization st q:  0
CYCLE:   1708000052 rdma_total_latency:          0
CYCLE:   1708000052 Utilization st q (incomplete):  0
CYCLE:   1708000052 WDMA bytes sent:          0
CYCLE:   1708000052 Utilization ex q:  0
CYCLE:   1708000052 Utilization ex q (incomplete):  0
CYCLE:   1708000052 Utilization st q (incomplete):  0
CYCLE:   1708000052 Utilization ld q (incomplete):  0
CYCLE:   1708000052 WDMA total latency:          0
CYCLE:   1708000052 Utilization ex q:  0
CYCLE:   1708000052 Utilization:  0
CYCLE:   1708000052 Utilization ex q (incomplete):  0
CYCLE:   1710000052 Utilization ld q (incomplete):  0
CYCLE:   1710000052 RDMA bytes rec:          0
CYCLE:   1710000052 Utilization st q:  0
CYCLE:   1710000052 Utilization ld q:  0
CYCLE:   1710000052 Utilization:  0
CYCLE:   1710000052 Utilization ld q:  0
CYCLE:   1710000052 Utilization st q:  0
CYCLE:   1710000052 rdma_total_latency:          0
CYCLE:   1710000052 Utilization st q (incomplete):  0
CYCLE:   1710000052 WDMA bytes sent:          0
CYCLE:   1710000052 Utilization ex q:  0
CYCLE:   1710000052 Utilization ex q (incomplete):  0
CYCLE:   1710000052 Utilization st q (incomplete):  0
CYCLE:   1710000052 Utilization ld q (incomplete):  0
CYCLE:   1710000052 WDMA total latency:          0
CYCLE:   1710000052 Utilization ex q:  0
CYCLE:   1710000052 Utilization:  0
CYCLE:   1710000052 Utilization ex q (incomplete):  0
CYCLE:   1712000052 Utilization ld q (incomplete):  0
CYCLE:   1712000052 RDMA bytes rec:          0
CYCLE:   1712000052 Utilization st q:  0
CYCLE:   1712000052 Utilization ld q:  0
CYCLE:   1712000052 Utilization:  0
CYCLE:   1712000052 Utilization ld q:  0
CYCLE:   1712000052 Utilization st q:  0
CYCLE:   1712000052 rdma_total_latency:          0
CYCLE:   1712000052 Utilization st q (incomplete):  0
CYCLE:   1712000052 WDMA bytes sent:          0
CYCLE:   1712000052 Utilization ex q:  0
CYCLE:   1712000052 Utilization ex q (incomplete):  0
CYCLE:   1712000052 Utilization st q (incomplete):  0
CYCLE:   1712000052 Utilization ld q (incomplete):  0
CYCLE:   1712000052 WDMA total latency:          0
CYCLE:   1712000052 Utilization ex q:  0
CYCLE:   1712000052 Utilization:  0
CYCLE:   1712000052 Utilization ex q (incomplete):  0
CYCLE:   1714000052 Utilization ld q (incomplete):  0
CYCLE:   1714000052 RDMA bytes rec:          0
CYCLE:   1714000052 Utilization st q:  0
CYCLE:   1714000052 Utilization ld q:  0
CYCLE:   1714000052 Utilization:  0
CYCLE:   1714000052 Utilization ld q:  0
CYCLE:   1714000052 Utilization st q:  0
CYCLE:   1714000052 rdma_total_latency:          0
CYCLE:   1714000052 Utilization st q (incomplete):  0
CYCLE:   1714000052 WDMA bytes sent:          0
CYCLE:   1714000052 Utilization ex q:  0
CYCLE:   1714000052 Utilization ex q (incomplete):  0
CYCLE:   1714000052 Utilization st q (incomplete):  0
CYCLE:   1714000052 Utilization ld q (incomplete):  0
CYCLE:   1714000052 WDMA total latency:          0
CYCLE:   1714000052 Utilization ex q:  0
CYCLE:   1714000052 Utilization:  0
CYCLE:   1714000052 Utilization ex q (incomplete):  0
CYCLE:   1716000052 Utilization ld q (incomplete):  0
CYCLE:   1716000052 RDMA bytes rec:          0
CYCLE:   1716000052 Utilization st q:  0
CYCLE:   1716000052 Utilization ld q:  0
CYCLE:   1716000052 Utilization:  0
CYCLE:   1716000052 Utilization ld q:  0
CYCLE:   1716000052 Utilization st q:  0
CYCLE:   1716000052 rdma_total_latency:          0
CYCLE:   1716000052 Utilization st q (incomplete):  0
CYCLE:   1716000052 WDMA bytes sent:          0
CYCLE:   1716000052 Utilization ex q:  0
CYCLE:   1716000052 Utilization ex q (incomplete):  0
CYCLE:   1716000052 Utilization st q (incomplete):  0
CYCLE:   1716000052 Utilization ld q (incomplete):  0
CYCLE:   1716000052 WDMA total latency:          0
CYCLE:   1716000052 Utilization ex q:  0
CYCLE:   1716000052 Utilization:  0
CYCLE:   1716000052 Utilization ex q (incomplete):  0
CYCLE:   1718000052 Utilization ld q (incomplete):  0
CYCLE:   1718000052 RDMA bytes rec:          0
CYCLE:   1718000052 Utilization st q:  0
CYCLE:   1718000052 Utilization ld q:  0
CYCLE:   1718000052 Utilization:  0
CYCLE:   1718000052 Utilization ld q:  0
CYCLE:   1718000052 Utilization st q:  0
CYCLE:   1718000052 rdma_total_latency:          0
CYCLE:   1718000052 Utilization st q (incomplete):  0
CYCLE:   1718000052 WDMA bytes sent:          0
CYCLE:   1718000052 Utilization ex q:  0
CYCLE:   1718000052 Utilization ex q (incomplete):  0
CYCLE:   1718000052 Utilization st q (incomplete):  0
CYCLE:   1718000052 Utilization ld q (incomplete):  0
CYCLE:   1718000052 WDMA total latency:          0
CYCLE:   1718000052 Utilization ex q:  0
CYCLE:   1718000052 Utilization:  0
CYCLE:   1718000052 Utilization ex q (incomplete):  0
CYCLE:   1720000052 Utilization ld q (incomplete):  0
CYCLE:   1720000052 RDMA bytes rec:          0
CYCLE:   1720000052 Utilization st q:  0
CYCLE:   1720000052 Utilization ld q:  0
CYCLE:   1720000052 Utilization:  0
CYCLE:   1720000052 Utilization ld q:  0
CYCLE:   1720000052 Utilization st q:  0
CYCLE:   1720000052 rdma_total_latency:          0
CYCLE:   1720000052 Utilization st q (incomplete):  0
CYCLE:   1720000052 WDMA bytes sent:          0
CYCLE:   1720000052 Utilization ex q:  0
CYCLE:   1720000052 Utilization ex q (incomplete):  0
CYCLE:   1720000052 Utilization st q (incomplete):  0
CYCLE:   1720000052 Utilization ld q (incomplete):  0
CYCLE:   1720000052 WDMA total latency:          0
CYCLE:   1720000052 Utilization ex q:  0
CYCLE:   1720000052 Utilization:  0
CYCLE:   1720000052 Utilization ex q (incomplete):  0
CYCLE:   1722000052 Utilization ld q (incomplete):  0
CYCLE:   1722000052 RDMA bytes rec:          0
CYCLE:   1722000052 Utilization st q:  0
CYCLE:   1722000052 Utilization ld q:  0
CYCLE:   1722000052 Utilization:  0
CYCLE:   1722000052 Utilization ld q:  0
CYCLE:   1722000052 Utilization st q:  0
CYCLE:   1722000052 rdma_total_latency:          0
CYCLE:   1722000052 Utilization st q (incomplete):  0
CYCLE:   1722000052 WDMA bytes sent:          0
CYCLE:   1722000052 Utilization ex q:  0
CYCLE:   1722000052 Utilization ex q (incomplete):  0
CYCLE:   1722000052 Utilization st q (incomplete):  0
CYCLE:   1722000052 Utilization ld q (incomplete):  0
CYCLE:   1722000052 WDMA total latency:          0
CYCLE:   1722000052 Utilization ex q:  0
CYCLE:   1722000052 Utilization:  0
CYCLE:   1722000052 Utilization ex q (incomplete):  0
CYCLE:   1724000052 Utilization ld q (incomplete):  0
CYCLE:   1724000052 RDMA bytes rec:          0
CYCLE:   1724000052 Utilization st q:  0
CYCLE:   1724000052 Utilization ld q:  0
CYCLE:   1724000052 Utilization:  0
CYCLE:   1724000052 Utilization ld q:  0
CYCLE:   1724000052 Utilization st q:  0
CYCLE:   1724000052 rdma_total_latency:          0
CYCLE:   1724000052 Utilization st q (incomplete):  0
CYCLE:   1724000052 WDMA bytes sent:          0
CYCLE:   1724000052 Utilization ex q:  0
CYCLE:   1724000052 Utilization ex q (incomplete):  0
CYCLE:   1724000052 Utilization st q (incomplete):  0
CYCLE:   1724000052 Utilization ld q (incomplete):  0
CYCLE:   1724000052 WDMA total latency:          0
CYCLE:   1724000052 Utilization ex q:  0
CYCLE:   1724000052 Utilization:  0
CYCLE:   1724000052 Utilization ex q (incomplete):  0
CYCLE:   1726000052 Utilization ld q (incomplete):  0
CYCLE:   1726000052 RDMA bytes rec:          0
CYCLE:   1726000052 Utilization st q:  0
CYCLE:   1726000052 Utilization ld q:  0
CYCLE:   1726000052 Utilization:  0
CYCLE:   1726000052 Utilization ld q:  0
CYCLE:   1726000052 Utilization st q:  0
CYCLE:   1726000052 rdma_total_latency:          0
CYCLE:   1726000052 Utilization st q (incomplete):  0
CYCLE:   1726000052 WDMA bytes sent:          0
CYCLE:   1726000052 Utilization ex q:  0
CYCLE:   1726000052 Utilization ex q (incomplete):  0
CYCLE:   1726000052 Utilization st q (incomplete):  0
CYCLE:   1726000052 Utilization ld q (incomplete):  0
CYCLE:   1726000052 WDMA total latency:          0
CYCLE:   1726000052 Utilization ex q:  0
CYCLE:   1726000052 Utilization:  0
CYCLE:   1726000052 Utilization ex q (incomplete):  0
CYCLE:   1728000052 Utilization ld q (incomplete):  0
CYCLE:   1728000052 RDMA bytes rec:          0
CYCLE:   1728000052 Utilization st q:  0
CYCLE:   1728000052 Utilization ld q:  0
CYCLE:   1728000052 Utilization:  0
CYCLE:   1728000052 Utilization ld q:  0
CYCLE:   1728000052 Utilization st q:  0
CYCLE:   1728000052 rdma_total_latency:          0
CYCLE:   1728000052 Utilization st q (incomplete):  0
CYCLE:   1728000052 WDMA bytes sent:          0
CYCLE:   1728000052 Utilization ex q:  0
CYCLE:   1728000052 Utilization ex q (incomplete):  0
CYCLE:   1728000052 Utilization st q (incomplete):  0
CYCLE:   1728000052 Utilization ld q (incomplete):  0
CYCLE:   1728000052 WDMA total latency:          0
CYCLE:   1728000052 Utilization ex q:  0
CYCLE:   1728000052 Utilization:  0
CYCLE:   1728000052 Utilization ex q (incomplete):  0
CYCLE:   1730000052 Utilization ld q (incomplete):  0
CYCLE:   1730000052 RDMA bytes rec:          0
CYCLE:   1730000052 Utilization st q:  0
CYCLE:   1730000052 Utilization ld q:  0
CYCLE:   1730000052 Utilization:  0
CYCLE:   1730000052 Utilization ld q:  0
CYCLE:   1730000052 Utilization st q:  0
CYCLE:   1730000052 rdma_total_latency:          0
CYCLE:   1730000052 Utilization st q (incomplete):  0
CYCLE:   1730000052 WDMA bytes sent:          0
CYCLE:   1730000052 Utilization ex q:  0
CYCLE:   1730000052 Utilization ex q (incomplete):  0
CYCLE:   1730000052 Utilization st q (incomplete):  0
CYCLE:   1730000052 Utilization ld q (incomplete):  0
CYCLE:   1730000052 WDMA total latency:          0
CYCLE:   1730000052 Utilization ex q:  0
CYCLE:   1730000052 Utilization:  0
CYCLE:   1730000052 Utilization ex q (incomplete):  0
CYCLE:   1732000052 Utilization ld q (incomplete):  0
CYCLE:   1732000052 RDMA bytes rec:          0
CYCLE:   1732000052 Utilization st q:  0
CYCLE:   1732000052 Utilization ld q:  0
CYCLE:   1732000052 Utilization:  0
CYCLE:   1732000052 Utilization ld q:  0
CYCLE:   1732000052 Utilization st q:  0
CYCLE:   1732000052 rdma_total_latency:          0
CYCLE:   1732000052 Utilization st q (incomplete):  0
CYCLE:   1732000052 WDMA bytes sent:          0
CYCLE:   1732000052 Utilization ex q:  0
CYCLE:   1732000052 Utilization ex q (incomplete):  0
CYCLE:   1732000052 Utilization st q (incomplete):  0
CYCLE:   1732000052 Utilization ld q (incomplete):  0
CYCLE:   1732000052 WDMA total latency:          0
CYCLE:   1732000052 Utilization ex q:  0
CYCLE:   1732000052 Utilization:  0
CYCLE:   1732000052 Utilization ex q (incomplete):  0
CYCLE:   1734000052 Utilization ld q (incomplete):  0
CYCLE:   1734000052 RDMA bytes rec:          0
CYCLE:   1734000052 Utilization st q:  0
CYCLE:   1734000052 Utilization ld q:  0
CYCLE:   1734000052 Utilization:  0
CYCLE:   1734000052 Utilization ld q:  0
CYCLE:   1734000052 Utilization st q:  0
CYCLE:   1734000052 rdma_total_latency:          0
CYCLE:   1734000052 Utilization st q (incomplete):  0
CYCLE:   1734000052 WDMA bytes sent:          0
CYCLE:   1734000052 Utilization ex q:  0
CYCLE:   1734000052 Utilization ex q (incomplete):  0
CYCLE:   1734000052 Utilization st q (incomplete):  0
CYCLE:   1734000052 Utilization ld q (incomplete):  0
CYCLE:   1734000052 WDMA total latency:          0
CYCLE:   1734000052 Utilization ex q:  0
CYCLE:   1734000052 Utilization:  0
CYCLE:   1734000052 Utilization ex q (incomplete):  0
CYCLE:   1736000052 Utilization ld q (incomplete):  0
CYCLE:   1736000052 RDMA bytes rec:          0
CYCLE:   1736000052 Utilization st q:  0
CYCLE:   1736000052 Utilization ld q:  0
CYCLE:   1736000052 Utilization:  0
CYCLE:   1736000052 Utilization ld q:  0
CYCLE:   1736000052 Utilization st q:  0
CYCLE:   1736000052 rdma_total_latency:          0
CYCLE:   1736000052 Utilization st q (incomplete):  0
CYCLE:   1736000052 WDMA bytes sent:          0
CYCLE:   1736000052 Utilization ex q:  0
CYCLE:   1736000052 Utilization ex q (incomplete):  0
CYCLE:   1736000052 Utilization st q (incomplete):  0
CYCLE:   1736000052 Utilization ld q (incomplete):  0
CYCLE:   1736000052 WDMA total latency:          0
CYCLE:   1736000052 Utilization ex q:  0
CYCLE:   1736000052 Utilization:  0
CYCLE:   1736000052 Utilization ex q (incomplete):  0
CYCLE:   1738000052 Utilization ld q (incomplete):  0
CYCLE:   1738000052 RDMA bytes rec:          0
CYCLE:   1738000052 Utilization st q:  0
CYCLE:   1738000052 Utilization ld q:  0
CYCLE:   1738000052 Utilization:  0
CYCLE:   1738000052 Utilization ld q:  0
CYCLE:   1738000052 Utilization st q:  0
CYCLE:   1738000052 rdma_total_latency:          0
CYCLE:   1738000052 Utilization st q (incomplete):  0
CYCLE:   1738000052 WDMA bytes sent:          0
CYCLE:   1738000052 Utilization ex q:  0
CYCLE:   1738000052 Utilization ex q (incomplete):  0
CYCLE:   1738000052 Utilization st q (incomplete):  0
CYCLE:   1738000052 Utilization ld q (incomplete):  0
CYCLE:   1738000052 WDMA total latency:          0
CYCLE:   1738000052 Utilization ex q:  0
CYCLE:   1738000052 Utilization:  0
CYCLE:   1738000052 Utilization ex q (incomplete):  0
CYCLE:   1740000052 Utilization ld q (incomplete):  0
CYCLE:   1740000052 RDMA bytes rec:          0
CYCLE:   1740000052 Utilization st q:  0
CYCLE:   1740000052 Utilization ld q:  0
CYCLE:   1740000052 Utilization:  0
CYCLE:   1740000052 Utilization ld q:  0
CYCLE:   1740000052 Utilization st q:  0
CYCLE:   1740000052 rdma_total_latency:          0
CYCLE:   1740000052 Utilization st q (incomplete):  0
CYCLE:   1740000052 WDMA bytes sent:          0
CYCLE:   1740000052 Utilization ex q:  0
CYCLE:   1740000052 Utilization ex q (incomplete):  0
CYCLE:   1740000052 Utilization st q (incomplete):  0
CYCLE:   1740000052 Utilization ld q (incomplete):  0
CYCLE:   1740000052 WDMA total latency:          0
CYCLE:   1740000052 Utilization ex q:  0
CYCLE:   1740000052 Utilization:  0
CYCLE:   1740000052 Utilization ex q (incomplete):  0
CYCLE:   1742000052 Utilization ld q (incomplete):  0
CYCLE:   1742000052 RDMA bytes rec:          0
CYCLE:   1742000052 Utilization st q:  0
CYCLE:   1742000052 Utilization ld q:  0
CYCLE:   1742000052 Utilization:  0
CYCLE:   1742000052 Utilization ld q:  0
CYCLE:   1742000052 Utilization st q:  0
CYCLE:   1742000052 rdma_total_latency:          0
CYCLE:   1742000052 Utilization st q (incomplete):  0
CYCLE:   1742000052 WDMA bytes sent:          0
CYCLE:   1742000052 Utilization ex q:  0
CYCLE:   1742000052 Utilization ex q (incomplete):  0
CYCLE:   1742000052 Utilization st q (incomplete):  0
CYCLE:   1742000052 Utilization ld q (incomplete):  0
CYCLE:   1742000052 WDMA total latency:          0
CYCLE:   1742000052 Utilization ex q:  0
CYCLE:   1742000052 Utilization:  0
CYCLE:   1742000052 Utilization ex q (incomplete):  0
CYCLE:   1744000052 Utilization ld q (incomplete):  0
CYCLE:   1744000052 RDMA bytes rec:          0
CYCLE:   1744000052 Utilization st q:  0
CYCLE:   1744000052 Utilization ld q:  0
CYCLE:   1744000052 Utilization:  0
CYCLE:   1744000052 Utilization ld q:  0
CYCLE:   1744000052 Utilization st q:  0
CYCLE:   1744000052 rdma_total_latency:          0
CYCLE:   1744000052 Utilization st q (incomplete):  0
CYCLE:   1744000052 WDMA bytes sent:          0
CYCLE:   1744000052 Utilization ex q:  0
CYCLE:   1744000052 Utilization ex q (incomplete):  0
CYCLE:   1744000052 Utilization st q (incomplete):  0
CYCLE:   1744000052 Utilization ld q (incomplete):  0
CYCLE:   1744000052 WDMA total latency:          0
CYCLE:   1744000052 Utilization ex q:  0
CYCLE:   1744000052 Utilization:  0
CYCLE:   1744000052 Utilization ex q (incomplete):  0
CYCLE:   1746000052 Utilization ld q (incomplete):  0
CYCLE:   1746000052 RDMA bytes rec:          0
CYCLE:   1746000052 Utilization st q:  0
CYCLE:   1746000052 Utilization ld q:  0
CYCLE:   1746000052 Utilization:  0
CYCLE:   1746000052 Utilization ld q:  0
CYCLE:   1746000052 Utilization st q:  0
CYCLE:   1746000052 rdma_total_latency:          0
CYCLE:   1746000052 Utilization st q (incomplete):  0
CYCLE:   1746000052 WDMA bytes sent:          0
CYCLE:   1746000052 Utilization ex q:  0
CYCLE:   1746000052 Utilization ex q (incomplete):  0
CYCLE:   1746000052 Utilization st q (incomplete):  0
CYCLE:   1746000052 Utilization ld q (incomplete):  0
CYCLE:   1746000052 WDMA total latency:          0
CYCLE:   1746000052 Utilization ex q:  0
CYCLE:   1746000052 Utilization:  0
CYCLE:   1746000052 Utilization ex q (incomplete):  0
CYCLE:   1748000052 Utilization ld q (incomplete):  0
CYCLE:   1748000052 RDMA bytes rec:          0
CYCLE:   1748000052 Utilization st q:  0
CYCLE:   1748000052 Utilization ld q:  0
CYCLE:   1748000052 Utilization:  0
CYCLE:   1748000052 Utilization ld q:  0
CYCLE:   1748000052 Utilization st q:  0
CYCLE:   1748000052 rdma_total_latency:          0
CYCLE:   1748000052 Utilization st q (incomplete):  0
CYCLE:   1748000052 WDMA bytes sent:          0
CYCLE:   1748000052 Utilization ex q:  0
CYCLE:   1748000052 Utilization ex q (incomplete):  0
CYCLE:   1748000052 Utilization st q (incomplete):  0
CYCLE:   1748000052 Utilization ld q (incomplete):  0
CYCLE:   1748000052 WDMA total latency:          0
CYCLE:   1748000052 Utilization ex q:  0
CYCLE:   1748000052 Utilization:  0
CYCLE:   1748000052 Utilization ex q (incomplete):  0
CYCLE:   1750000052 Utilization ld q (incomplete):  0
CYCLE:   1750000052 RDMA bytes rec:          0
CYCLE:   1750000052 Utilization st q:  0
CYCLE:   1750000052 Utilization ld q:  0
CYCLE:   1750000052 Utilization:  0
CYCLE:   1750000052 Utilization ld q:  0
CYCLE:   1750000052 Utilization st q:  0
CYCLE:   1750000052 rdma_total_latency:          0
CYCLE:   1750000052 Utilization st q (incomplete):  0
CYCLE:   1750000052 WDMA bytes sent:          0
CYCLE:   1750000052 Utilization ex q:  0
CYCLE:   1750000052 Utilization ex q (incomplete):  0
CYCLE:   1750000052 Utilization st q (incomplete):  0
CYCLE:   1750000052 Utilization ld q (incomplete):  0
CYCLE:   1750000052 WDMA total latency:          0
CYCLE:   1750000052 Utilization ex q:  0
CYCLE:   1750000052 Utilization:  0
CYCLE:   1750000052 Utilization ex q (incomplete):  0
CYCLE:   1752000052 Utilization ld q (incomplete):  0
CYCLE:   1752000052 RDMA bytes rec:          0
CYCLE:   1752000052 Utilization st q:  0
CYCLE:   1752000052 Utilization ld q:  0
CYCLE:   1752000052 Utilization:  0
CYCLE:   1752000052 Utilization ld q:  0
CYCLE:   1752000052 Utilization st q:  0
CYCLE:   1752000052 rdma_total_latency:          0
CYCLE:   1752000052 Utilization st q (incomplete):  0
CYCLE:   1752000052 WDMA bytes sent:          0
CYCLE:   1752000052 Utilization ex q:  0
CYCLE:   1752000052 Utilization ex q (incomplete):  0
CYCLE:   1752000052 Utilization st q (incomplete):  0
CYCLE:   1752000052 Utilization ld q (incomplete):  0
CYCLE:   1752000052 WDMA total latency:          0
CYCLE:   1752000052 Utilization ex q:  0
CYCLE:   1752000052 Utilization:  0
CYCLE:   1752000052 Utilization ex q (incomplete):  0
CYCLE:   1754000052 Utilization ld q (incomplete):  0
CYCLE:   1754000052 RDMA bytes rec:          0
CYCLE:   1754000052 Utilization st q:  0
CYCLE:   1754000052 Utilization ld q:  0
CYCLE:   1754000052 Utilization:  0
CYCLE:   1754000052 Utilization ld q:  0
CYCLE:   1754000052 Utilization st q:  0
CYCLE:   1754000052 rdma_total_latency:          0
CYCLE:   1754000052 Utilization st q (incomplete):  0
CYCLE:   1754000052 WDMA bytes sent:          0
CYCLE:   1754000052 Utilization ex q:  0
CYCLE:   1754000052 Utilization ex q (incomplete):  0
CYCLE:   1754000052 Utilization st q (incomplete):  0
CYCLE:   1754000052 Utilization ld q (incomplete):  0
CYCLE:   1754000052 WDMA total latency:          0
CYCLE:   1754000052 Utilization ex q:  0
CYCLE:   1754000052 Utilization:  0
CYCLE:   1754000052 Utilization ex q (incomplete):  0
CYCLE:   1756000052 Utilization ld q (incomplete):  0
CYCLE:   1756000052 RDMA bytes rec:          0
CYCLE:   1756000052 Utilization st q:  0
CYCLE:   1756000052 Utilization ld q:  0
CYCLE:   1756000052 Utilization:  0
CYCLE:   1756000052 Utilization ld q:  0
CYCLE:   1756000052 Utilization st q:  0
CYCLE:   1756000052 rdma_total_latency:          0
CYCLE:   1756000052 Utilization st q (incomplete):  0
CYCLE:   1756000052 WDMA bytes sent:          0
CYCLE:   1756000052 Utilization ex q:  0
CYCLE:   1756000052 Utilization ex q (incomplete):  0
CYCLE:   1756000052 Utilization st q (incomplete):  0
CYCLE:   1756000052 Utilization ld q (incomplete):  0
CYCLE:   1756000052 WDMA total latency:          0
CYCLE:   1756000052 Utilization ex q:  0
CYCLE:   1756000052 Utilization:  0
CYCLE:   1756000052 Utilization ex q (incomplete):  0
CYCLE:   1758000052 Utilization ld q (incomplete):  0
CYCLE:   1758000052 RDMA bytes rec:          0
CYCLE:   1758000052 Utilization st q:  0
CYCLE:   1758000052 Utilization ld q:  0
CYCLE:   1758000052 Utilization:  0
CYCLE:   1758000052 Utilization ld q:  0
CYCLE:   1758000052 Utilization st q:  0
CYCLE:   1758000052 rdma_total_latency:          0
CYCLE:   1758000052 Utilization st q (incomplete):  0
CYCLE:   1758000052 WDMA bytes sent:          0
CYCLE:   1758000052 Utilization ex q:  0
CYCLE:   1758000052 Utilization ex q (incomplete):  0
CYCLE:   1758000052 Utilization st q (incomplete):  0
CYCLE:   1758000052 Utilization ld q (incomplete):  0
CYCLE:   1758000052 WDMA total latency:          0
CYCLE:   1758000052 Utilization ex q:  0
CYCLE:   1758000052 Utilization:  0
CYCLE:   1758000052 Utilization ex q (incomplete):  0
CYCLE:   1760000052 Utilization ld q (incomplete):  0
CYCLE:   1760000052 RDMA bytes rec:          0
CYCLE:   1760000052 Utilization st q:  0
CYCLE:   1760000052 Utilization ld q:  0
CYCLE:   1760000052 Utilization:  0
CYCLE:   1760000052 Utilization ld q:  0
CYCLE:   1760000052 Utilization st q:  0
CYCLE:   1760000052 rdma_total_latency:          0
CYCLE:   1760000052 Utilization st q (incomplete):  0
CYCLE:   1760000052 WDMA bytes sent:          0
CYCLE:   1760000052 Utilization ex q:  0
CYCLE:   1760000052 Utilization ex q (incomplete):  0
CYCLE:   1760000052 Utilization st q (incomplete):  0
CYCLE:   1760000052 Utilization ld q (incomplete):  0
CYCLE:   1760000052 WDMA total latency:          0
CYCLE:   1760000052 Utilization ex q:  0
CYCLE:   1760000052 Utilization:  0
CYCLE:   1760000052 Utilization ex q (incomplete):  0
CYCLE:   1762000052 Utilization ld q (incomplete):  0
CYCLE:   1762000052 RDMA bytes rec:          0
CYCLE:   1762000052 Utilization st q:  0
CYCLE:   1762000052 Utilization ld q:  0
CYCLE:   1762000052 Utilization:  0
CYCLE:   1762000052 Utilization ld q:  0
CYCLE:   1762000052 Utilization st q:  0
CYCLE:   1762000052 rdma_total_latency:          0
CYCLE:   1762000052 Utilization st q (incomplete):  0
CYCLE:   1762000052 WDMA bytes sent:          0
CYCLE:   1762000052 Utilization ex q:  0
CYCLE:   1762000052 Utilization ex q (incomplete):  0
CYCLE:   1762000052 Utilization st q (incomplete):  0
CYCLE:   1762000052 Utilization ld q (incomplete):  0
CYCLE:   1762000052 WDMA total latency:          0
CYCLE:   1762000052 Utilization ex q:  0
CYCLE:   1762000052 Utilization:  0
CYCLE:   1762000052 Utilization ex q (incomplete):  0
CYCLE:   1764000052 Utilization ld q (incomplete):  0
CYCLE:   1764000052 RDMA bytes rec:          0
CYCLE:   1764000052 Utilization st q:  0
CYCLE:   1764000052 Utilization ld q:  0
CYCLE:   1764000052 Utilization:  0
CYCLE:   1764000052 Utilization ld q:  0
CYCLE:   1764000052 Utilization st q:  0
CYCLE:   1764000052 rdma_total_latency:          0
CYCLE:   1764000052 Utilization st q (incomplete):  0
CYCLE:   1764000052 WDMA bytes sent:          0
CYCLE:   1764000052 Utilization ex q:  0
CYCLE:   1764000052 Utilization ex q (incomplete):  0
CYCLE:   1764000052 Utilization st q (incomplete):  0
CYCLE:   1764000052 Utilization ld q (incomplete):  0
CYCLE:   1764000052 WDMA total latency:          0
CYCLE:   1764000052 Utilization ex q:  0
CYCLE:   1764000052 Utilization:  0
CYCLE:   1764000052 Utilization ex q (incomplete):  0
CYCLE:   1766000052 Utilization ld q (incomplete):  0
CYCLE:   1766000052 RDMA bytes rec:          0
CYCLE:   1766000052 Utilization st q:  0
CYCLE:   1766000052 Utilization ld q:  0
CYCLE:   1766000052 Utilization:  0
CYCLE:   1766000052 Utilization ld q:  0
CYCLE:   1766000052 Utilization st q:  0
CYCLE:   1766000052 rdma_total_latency:          0
CYCLE:   1766000052 Utilization st q (incomplete):  0
CYCLE:   1766000052 WDMA bytes sent:          0
CYCLE:   1766000052 Utilization ex q:  0
CYCLE:   1766000052 Utilization ex q (incomplete):  0
CYCLE:   1766000052 Utilization st q (incomplete):  0
CYCLE:   1766000052 Utilization ld q (incomplete):  0
CYCLE:   1766000052 WDMA total latency:          0
CYCLE:   1766000052 Utilization ex q:  0
CYCLE:   1766000052 Utilization:  0
CYCLE:   1766000052 Utilization ex q (incomplete):  0
CYCLE:   1768000052 Utilization ld q (incomplete):  0
CYCLE:   1768000052 RDMA bytes rec:          0
CYCLE:   1768000052 Utilization st q:  0
CYCLE:   1768000052 Utilization ld q:  0
CYCLE:   1768000052 Utilization:  0
CYCLE:   1768000052 Utilization ld q:  0
CYCLE:   1768000052 Utilization st q:  0
CYCLE:   1768000052 rdma_total_latency:          0
CYCLE:   1768000052 Utilization st q (incomplete):  0
CYCLE:   1768000052 WDMA bytes sent:          0
CYCLE:   1768000052 Utilization ex q:  0
CYCLE:   1768000052 Utilization ex q (incomplete):  0
CYCLE:   1768000052 Utilization st q (incomplete):  0
CYCLE:   1768000052 Utilization ld q (incomplete):  0
CYCLE:   1768000052 WDMA total latency:          0
CYCLE:   1768000052 Utilization ex q:  0
CYCLE:   1768000052 Utilization:  0
CYCLE:   1768000052 Utilization ex q (incomplete):  0
CYCLE:   1770000052 Utilization ld q (incomplete):  0
CYCLE:   1770000052 RDMA bytes rec:          0
CYCLE:   1770000052 Utilization st q:  0
CYCLE:   1770000052 Utilization ld q:  0
CYCLE:   1770000052 Utilization:  0
CYCLE:   1770000052 Utilization ld q:  0
CYCLE:   1770000052 Utilization st q:  0
CYCLE:   1770000052 rdma_total_latency:          0
CYCLE:   1770000052 Utilization st q (incomplete):  0
CYCLE:   1770000052 WDMA bytes sent:          0
CYCLE:   1770000052 Utilization ex q:  0
CYCLE:   1770000052 Utilization ex q (incomplete):  0
CYCLE:   1770000052 Utilization st q (incomplete):  0
CYCLE:   1770000052 Utilization ld q (incomplete):  0
CYCLE:   1770000052 WDMA total latency:          0
CYCLE:   1770000052 Utilization ex q:  0
CYCLE:   1770000052 Utilization:  0
CYCLE:   1770000052 Utilization ex q (incomplete):  0
CYCLE:   1772000052 Utilization ld q (incomplete):  0
CYCLE:   1772000052 RDMA bytes rec:          0
CYCLE:   1772000052 Utilization st q:  0
CYCLE:   1772000052 Utilization ld q:  0
CYCLE:   1772000052 Utilization:  0
CYCLE:   1772000052 Utilization ld q:  0
CYCLE:   1772000052 Utilization st q:  0
CYCLE:   1772000052 rdma_total_latency:          0
CYCLE:   1772000052 Utilization st q (incomplete):  0
CYCLE:   1772000052 WDMA bytes sent:          0
CYCLE:   1772000052 Utilization ex q:  0
CYCLE:   1772000052 Utilization ex q (incomplete):  0
CYCLE:   1772000052 Utilization st q (incomplete):  0
CYCLE:   1772000052 Utilization ld q (incomplete):  0
CYCLE:   1772000052 WDMA total latency:          0
CYCLE:   1772000052 Utilization ex q:  0
CYCLE:   1772000052 Utilization:  0
CYCLE:   1772000052 Utilization ex q (incomplete):  0
CYCLE:   1774000052 Utilization ld q (incomplete):  0
CYCLE:   1774000052 RDMA bytes rec:          0
CYCLE:   1774000052 Utilization st q:  0
CYCLE:   1774000052 Utilization ld q:  0
CYCLE:   1774000052 Utilization:  0
CYCLE:   1774000052 Utilization ld q:  0
CYCLE:   1774000052 Utilization st q:  0
CYCLE:   1774000052 rdma_total_latency:          0
CYCLE:   1774000052 Utilization st q (incomplete):  0
CYCLE:   1774000052 WDMA bytes sent:          0
CYCLE:   1774000052 Utilization ex q:  0
CYCLE:   1774000052 Utilization ex q (incomplete):  0
CYCLE:   1774000052 Utilization st q (incomplete):  0
CYCLE:   1774000052 Utilization ld q (incomplete):  0
CYCLE:   1774000052 WDMA total latency:          0
CYCLE:   1774000052 Utilization ex q:  0
CYCLE:   1774000052 Utilization:  0
CYCLE:   1774000052 Utilization ex q (incomplete):  0
CYCLE:   1776000052 Utilization ld q (incomplete):  0
CYCLE:   1776000052 RDMA bytes rec:          0
CYCLE:   1776000052 Utilization st q:  0
CYCLE:   1776000052 Utilization ld q:  0
CYCLE:   1776000052 Utilization:  0
CYCLE:   1776000052 Utilization ld q:  0
CYCLE:   1776000052 Utilization st q:  0
CYCLE:   1776000052 rdma_total_latency:          0
CYCLE:   1776000052 Utilization st q (incomplete):  0
CYCLE:   1776000052 WDMA bytes sent:          0
CYCLE:   1776000052 Utilization ex q:  0
CYCLE:   1776000052 Utilization ex q (incomplete):  0
CYCLE:   1776000052 Utilization st q (incomplete):  0
CYCLE:   1776000052 Utilization ld q (incomplete):  0
CYCLE:   1776000052 WDMA total latency:          0
CYCLE:   1776000052 Utilization ex q:  0
CYCLE:   1776000052 Utilization:  0
CYCLE:   1776000052 Utilization ex q (incomplete):  0
CYCLE:   1778000052 Utilization ld q (incomplete):  0
CYCLE:   1778000052 RDMA bytes rec:          0
CYCLE:   1778000052 Utilization st q:  0
CYCLE:   1778000052 Utilization ld q:  0
CYCLE:   1778000052 Utilization:  0
CYCLE:   1778000052 Utilization ld q:  0
CYCLE:   1778000052 Utilization st q:  0
CYCLE:   1778000052 rdma_total_latency:          0
CYCLE:   1778000052 Utilization st q (incomplete):  0
CYCLE:   1778000052 WDMA bytes sent:          0
CYCLE:   1778000052 Utilization ex q:  0
CYCLE:   1778000052 Utilization ex q (incomplete):  0
CYCLE:   1778000052 Utilization st q (incomplete):  0
CYCLE:   1778000052 Utilization ld q (incomplete):  0
CYCLE:   1778000052 WDMA total latency:          0
CYCLE:   1778000052 Utilization ex q:  0
CYCLE:   1778000052 Utilization:  0
CYCLE:   1778000052 Utilization ex q (incomplete):  0
CYCLE:   1780000052 Utilization ld q (incomplete):  0
CYCLE:   1780000052 RDMA bytes rec:          0
CYCLE:   1780000052 Utilization st q:  0
CYCLE:   1780000052 Utilization ld q:  0
CYCLE:   1780000052 Utilization:  0
CYCLE:   1780000052 Utilization ld q:  0
CYCLE:   1780000052 Utilization st q:  0
CYCLE:   1780000052 rdma_total_latency:          0
CYCLE:   1780000052 Utilization st q (incomplete):  0
CYCLE:   1780000052 WDMA bytes sent:          0
CYCLE:   1780000052 Utilization ex q:  0
CYCLE:   1780000052 Utilization ex q (incomplete):  0
CYCLE:   1780000052 Utilization st q (incomplete):  0
CYCLE:   1780000052 Utilization ld q (incomplete):  0
CYCLE:   1780000052 WDMA total latency:          0
CYCLE:   1780000052 Utilization ex q:  0
CYCLE:   1780000052 Utilization:  0
CYCLE:   1780000052 Utilization ex q (incomplete):  0
CYCLE:   1782000052 Utilization ld q (incomplete):  0
CYCLE:   1782000052 RDMA bytes rec:          0
CYCLE:   1782000052 Utilization st q:  0
CYCLE:   1782000052 Utilization ld q:  0
CYCLE:   1782000052 Utilization:  0
CYCLE:   1782000052 Utilization ld q:  0
CYCLE:   1782000052 Utilization st q:  0
CYCLE:   1782000052 rdma_total_latency:          0
CYCLE:   1782000052 Utilization st q (incomplete):  0
CYCLE:   1782000052 WDMA bytes sent:          0
CYCLE:   1782000052 Utilization ex q:  0
CYCLE:   1782000052 Utilization ex q (incomplete):  0
CYCLE:   1782000052 Utilization st q (incomplete):  0
CYCLE:   1782000052 Utilization ld q (incomplete):  0
CYCLE:   1782000052 WDMA total latency:          0
CYCLE:   1782000052 Utilization ex q:  0
CYCLE:   1782000052 Utilization:  0
CYCLE:   1782000052 Utilization ex q (incomplete):  0
CYCLE:   1784000052 Utilization ld q (incomplete):  0
CYCLE:   1784000052 RDMA bytes rec:          0
CYCLE:   1784000052 Utilization st q:  0
CYCLE:   1784000052 Utilization ld q:  0
CYCLE:   1784000052 Utilization:  0
CYCLE:   1784000052 Utilization ld q:  0
CYCLE:   1784000052 Utilization st q:  0
CYCLE:   1784000052 rdma_total_latency:          0
CYCLE:   1784000052 Utilization st q (incomplete):  0
CYCLE:   1784000052 WDMA bytes sent:          0
CYCLE:   1784000052 Utilization ex q:  0
CYCLE:   1784000052 Utilization ex q (incomplete):  0
CYCLE:   1784000052 Utilization st q (incomplete):  0
CYCLE:   1784000052 Utilization ld q (incomplete):  0
CYCLE:   1784000052 WDMA total latency:          0
CYCLE:   1784000052 Utilization ex q:  0
CYCLE:   1784000052 Utilization:  0
CYCLE:   1784000052 Utilization ex q (incomplete):  0
CYCLE:   1786000052 Utilization ld q (incomplete):  0
CYCLE:   1786000052 RDMA bytes rec:          0
CYCLE:   1786000052 Utilization st q:  0
CYCLE:   1786000052 Utilization ld q:  0
CYCLE:   1786000052 Utilization:  0
CYCLE:   1786000052 Utilization ld q:  0
CYCLE:   1786000052 Utilization st q:  0
CYCLE:   1786000052 rdma_total_latency:          0
CYCLE:   1786000052 Utilization st q (incomplete):  0
CYCLE:   1786000052 WDMA bytes sent:          0
CYCLE:   1786000052 Utilization ex q:  0
CYCLE:   1786000052 Utilization ex q (incomplete):  0
CYCLE:   1786000052 Utilization st q (incomplete):  0
CYCLE:   1786000052 Utilization ld q (incomplete):  0
CYCLE:   1786000052 WDMA total latency:          0
CYCLE:   1786000052 Utilization ex q:  0
CYCLE:   1786000052 Utilization:  0
CYCLE:   1786000052 Utilization ex q (incomplete):  0
CYCLE:   1788000052 Utilization ld q (incomplete):  0
CYCLE:   1788000052 RDMA bytes rec:          0
CYCLE:   1788000052 Utilization st q:  0
CYCLE:   1788000052 Utilization ld q:  0
CYCLE:   1788000052 Utilization:  0
CYCLE:   1788000052 Utilization ld q:  0
CYCLE:   1788000052 Utilization st q:  0
CYCLE:   1788000052 rdma_total_latency:          0
CYCLE:   1788000052 Utilization st q (incomplete):  0
CYCLE:   1788000052 WDMA bytes sent:          0
CYCLE:   1788000052 Utilization ex q:  0
CYCLE:   1788000052 Utilization ex q (incomplete):  0
CYCLE:   1788000052 Utilization st q (incomplete):  0
CYCLE:   1788000052 Utilization ld q (incomplete):  0
CYCLE:   1788000052 WDMA total latency:          0
CYCLE:   1788000052 Utilization ex q:  0
CYCLE:   1788000052 Utilization:  0
CYCLE:   1788000052 Utilization ex q (incomplete):  0
CYCLE:   1790000052 Utilization ld q (incomplete):  0
CYCLE:   1790000052 RDMA bytes rec:          0
CYCLE:   1790000052 Utilization st q:  0
CYCLE:   1790000052 Utilization ld q:  0
CYCLE:   1790000052 Utilization:  0
CYCLE:   1790000052 Utilization ld q:  0
CYCLE:   1790000052 Utilization st q:  0
CYCLE:   1790000052 rdma_total_latency:          0
CYCLE:   1790000052 Utilization st q (incomplete):  0
CYCLE:   1790000052 WDMA bytes sent:          0
CYCLE:   1790000052 Utilization ex q:  0
CYCLE:   1790000052 Utilization ex q (incomplete):  0
CYCLE:   1790000052 Utilization st q (incomplete):  0
CYCLE:   1790000052 Utilization ld q (incomplete):  0
CYCLE:   1790000052 WDMA total latency:          0
CYCLE:   1790000052 Utilization ex q:  0
CYCLE:   1790000052 Utilization:  0
CYCLE:   1790000052 Utilization ex q (incomplete):  0
CYCLE:   1792000052 Utilization ld q (incomplete):  0
CYCLE:   1792000052 RDMA bytes rec:          0
CYCLE:   1792000052 Utilization st q:  0
CYCLE:   1792000052 Utilization ld q:  0
CYCLE:   1792000052 Utilization:  0
CYCLE:   1792000052 Utilization ld q:  0
CYCLE:   1792000052 Utilization st q:  0
CYCLE:   1792000052 rdma_total_latency:          0
CYCLE:   1792000052 Utilization st q (incomplete):  0
CYCLE:   1792000052 WDMA bytes sent:          0
CYCLE:   1792000052 Utilization ex q:  0
CYCLE:   1792000052 Utilization ex q (incomplete):  0
CYCLE:   1792000052 Utilization st q (incomplete):  0
CYCLE:   1792000052 Utilization ld q (incomplete):  0
CYCLE:   1792000052 WDMA total latency:          0
CYCLE:   1792000052 Utilization ex q:  0
CYCLE:   1792000052 Utilization:  0
CYCLE:   1792000052 Utilization ex q (incomplete):  0
CYCLE:   1794000052 Utilization ld q (incomplete):  0
CYCLE:   1794000052 RDMA bytes rec:          0
CYCLE:   1794000052 Utilization st q:  0
CYCLE:   1794000052 Utilization ld q:  0
CYCLE:   1794000052 Utilization:  0
CYCLE:   1794000052 Utilization ld q:  0
CYCLE:   1794000052 Utilization st q:  0
CYCLE:   1794000052 rdma_total_latency:          0
CYCLE:   1794000052 Utilization st q (incomplete):  0
CYCLE:   1794000052 WDMA bytes sent:          0
CYCLE:   1794000052 Utilization ex q:  0
CYCLE:   1794000052 Utilization ex q (incomplete):  0
CYCLE:   1794000052 Utilization st q (incomplete):  0
CYCLE:   1794000052 Utilization ld q (incomplete):  0
CYCLE:   1794000052 WDMA total latency:          0
CYCLE:   1794000052 Utilization ex q:  0
CYCLE:   1794000052 Utilization:  0
CYCLE:   1794000052 Utilization ex q (incomplete):  0
CYCLE:   1796000052 Utilization ld q (incomplete):  0
CYCLE:   1796000052 RDMA bytes rec:          0
CYCLE:   1796000052 Utilization st q:  0
CYCLE:   1796000052 Utilization ld q:  0
CYCLE:   1796000052 Utilization:  0
CYCLE:   1796000052 Utilization ld q:  0
CYCLE:   1796000052 Utilization st q:  0
CYCLE:   1796000052 rdma_total_latency:          0
CYCLE:   1796000052 Utilization st q (incomplete):  0
CYCLE:   1796000052 WDMA bytes sent:          0
CYCLE:   1796000052 Utilization ex q:  0
CYCLE:   1796000052 Utilization ex q (incomplete):  0
CYCLE:   1796000052 Utilization st q (incomplete):  0
CYCLE:   1796000052 Utilization ld q (incomplete):  0
CYCLE:   1796000052 WDMA total latency:          0
CYCLE:   1796000052 Utilization ex q:  0
CYCLE:   1796000052 Utilization:  0
CYCLE:   1796000052 Utilization ex q (incomplete):  0
CYCLE:   1798000052 Utilization ld q (incomplete):  0
CYCLE:   1798000052 RDMA bytes rec:          0
CYCLE:   1798000052 Utilization st q:  0
CYCLE:   1798000052 Utilization ld q:  0
CYCLE:   1798000052 Utilization:  0
CYCLE:   1798000052 Utilization ld q:  0
CYCLE:   1798000052 Utilization st q:  0
CYCLE:   1798000052 rdma_total_latency:          0
CYCLE:   1798000052 Utilization st q (incomplete):  0
CYCLE:   1798000052 WDMA bytes sent:          0
CYCLE:   1798000052 Utilization ex q:  0
CYCLE:   1798000052 Utilization ex q (incomplete):  0
CYCLE:   1798000052 Utilization st q (incomplete):  0
CYCLE:   1798000052 Utilization ld q (incomplete):  0
CYCLE:   1798000052 WDMA total latency:          0
CYCLE:   1798000052 Utilization ex q:  0
CYCLE:   1798000052 Utilization:  0
CYCLE:   1798000052 Utilization ex q (incomplete):  0
CYCLE:   1800000052 Utilization ld q (incomplete):  0
CYCLE:   1800000052 RDMA bytes rec:          0
CYCLE:   1800000052 Utilization st q:  0
CYCLE:   1800000052 Utilization ld q:  0
CYCLE:   1800000052 Utilization:  0
CYCLE:   1800000052 Utilization ld q:  0
CYCLE:   1800000052 Utilization st q:  0
CYCLE:   1800000052 rdma_total_latency:          0
CYCLE:   1800000052 Utilization st q (incomplete):  0
CYCLE:   1800000052 WDMA bytes sent:          0
CYCLE:   1800000052 Utilization ex q:  0
CYCLE:   1800000052 Utilization ex q (incomplete):  0
CYCLE:   1800000052 Utilization st q (incomplete):  0
CYCLE:   1800000052 Utilization ld q (incomplete):  0
CYCLE:   1800000052 WDMA total latency:          0
CYCLE:   1800000052 Utilization ex q:  0
CYCLE:   1800000052 Utilization:  0
CYCLE:   1800000052 Utilization ex q (incomplete):  0
CYCLE:   1802000052 Utilization ld q (incomplete):  0
CYCLE:   1802000052 RDMA bytes rec:          0
CYCLE:   1802000052 Utilization st q:  0
CYCLE:   1802000052 Utilization ld q:  0
CYCLE:   1802000052 Utilization:  0
CYCLE:   1802000052 Utilization ld q:  0
CYCLE:   1802000052 Utilization st q:  0
CYCLE:   1802000052 rdma_total_latency:          0
CYCLE:   1802000052 Utilization st q (incomplete):  0
CYCLE:   1802000052 WDMA bytes sent:          0
CYCLE:   1802000052 Utilization ex q:  0
CYCLE:   1802000052 Utilization ex q (incomplete):  0
CYCLE:   1802000052 Utilization st q (incomplete):  0
CYCLE:   1802000052 Utilization ld q (incomplete):  0
CYCLE:   1802000052 WDMA total latency:          0
CYCLE:   1802000052 Utilization ex q:  0
CYCLE:   1802000052 Utilization:  0
CYCLE:   1802000052 Utilization ex q (incomplete):  0
CYCLE:   1804000052 Utilization ld q (incomplete):  0
CYCLE:   1804000052 RDMA bytes rec:          0
CYCLE:   1804000052 Utilization st q:  0
CYCLE:   1804000052 Utilization ld q:  0
CYCLE:   1804000052 Utilization:  0
CYCLE:   1804000052 Utilization ld q:  0
CYCLE:   1804000052 Utilization st q:  0
CYCLE:   1804000052 rdma_total_latency:          0
CYCLE:   1804000052 Utilization st q (incomplete):  0
CYCLE:   1804000052 WDMA bytes sent:          0
CYCLE:   1804000052 Utilization ex q:  0
CYCLE:   1804000052 Utilization ex q (incomplete):  0
CYCLE:   1804000052 Utilization st q (incomplete):  0
CYCLE:   1804000052 Utilization ld q (incomplete):  0
CYCLE:   1804000052 WDMA total latency:          0
CYCLE:   1804000052 Utilization ex q:  0
CYCLE:   1804000052 Utilization:  0
CYCLE:   1804000052 Utilization ex q (incomplete):  0
CYCLE:   1806000052 Utilization ld q (incomplete):  0
CYCLE:   1806000052 RDMA bytes rec:          0
CYCLE:   1806000052 Utilization st q:  0
CYCLE:   1806000052 Utilization ld q:  0
CYCLE:   1806000052 Utilization:  0
CYCLE:   1806000052 Utilization ld q:  0
CYCLE:   1806000052 Utilization st q:  0
CYCLE:   1806000052 rdma_total_latency:          0
CYCLE:   1806000052 Utilization st q (incomplete):  0
CYCLE:   1806000052 WDMA bytes sent:          0
CYCLE:   1806000052 Utilization ex q:  0
CYCLE:   1806000052 Utilization ex q (incomplete):  0
CYCLE:   1806000052 Utilization st q (incomplete):  0
CYCLE:   1806000052 Utilization ld q (incomplete):  0
CYCLE:   1806000052 WDMA total latency:          0
CYCLE:   1806000052 Utilization ex q:  0
CYCLE:   1806000052 Utilization:  0
CYCLE:   1806000052 Utilization ex q (incomplete):  0
CYCLE:   1808000052 Utilization ld q (incomplete):  0
CYCLE:   1808000052 RDMA bytes rec:          0
CYCLE:   1808000052 Utilization st q:  0
CYCLE:   1808000052 Utilization ld q:  0
CYCLE:   1808000052 Utilization:  0
CYCLE:   1808000052 Utilization ld q:  0
CYCLE:   1808000052 Utilization st q:  0
CYCLE:   1808000052 rdma_total_latency:          0
CYCLE:   1808000052 Utilization st q (incomplete):  0
CYCLE:   1808000052 WDMA bytes sent:          0
CYCLE:   1808000052 Utilization ex q:  0
CYCLE:   1808000052 Utilization ex q (incomplete):  0
CYCLE:   1808000052 Utilization st q (incomplete):  0
CYCLE:   1808000052 Utilization ld q (incomplete):  0
CYCLE:   1808000052 WDMA total latency:          0
CYCLE:   1808000052 Utilization ex q:  0
CYCLE:   1808000052 Utilization:  0
CYCLE:   1808000052 Utilization ex q (incomplete):  0
CYCLE:   1810000052 Utilization ld q (incomplete):  0
CYCLE:   1810000052 RDMA bytes rec:          0
CYCLE:   1810000052 Utilization st q:  0
CYCLE:   1810000052 Utilization ld q:  0
CYCLE:   1810000052 Utilization:  0
CYCLE:   1810000052 Utilization ld q:  0
CYCLE:   1810000052 Utilization st q:  0
CYCLE:   1810000052 rdma_total_latency:          0
CYCLE:   1810000052 Utilization st q (incomplete):  0
CYCLE:   1810000052 WDMA bytes sent:          0
CYCLE:   1810000052 Utilization ex q:  0
CYCLE:   1810000052 Utilization ex q (incomplete):  0
CYCLE:   1810000052 Utilization st q (incomplete):  0
CYCLE:   1810000052 Utilization ld q (incomplete):  0
CYCLE:   1810000052 WDMA total latency:          0
CYCLE:   1810000052 Utilization ex q:  0
CYCLE:   1810000052 Utilization:  0
CYCLE:   1810000052 Utilization ex q (incomplete):  0
CYCLE:   1812000052 Utilization ld q (incomplete):  0
CYCLE:   1812000052 RDMA bytes rec:          0
CYCLE:   1812000052 Utilization st q:  0
CYCLE:   1812000052 Utilization ld q:  0
CYCLE:   1812000052 Utilization:  0
CYCLE:   1812000052 Utilization ld q:  0
CYCLE:   1812000052 Utilization st q:  0
CYCLE:   1812000052 rdma_total_latency:          0
CYCLE:   1812000052 Utilization st q (incomplete):  0
CYCLE:   1812000052 WDMA bytes sent:          0
CYCLE:   1812000052 Utilization ex q:  0
CYCLE:   1812000052 Utilization ex q (incomplete):  0
CYCLE:   1812000052 Utilization st q (incomplete):  0
CYCLE:   1812000052 Utilization ld q (incomplete):  0
CYCLE:   1812000052 WDMA total latency:          0
CYCLE:   1812000052 Utilization ex q:  0
CYCLE:   1812000052 Utilization:  0
CYCLE:   1812000052 Utilization ex q (incomplete):  0
CYCLE:   1814000052 Utilization ld q (incomplete):  0
CYCLE:   1814000052 RDMA bytes rec:          0
CYCLE:   1814000052 Utilization st q:  0
CYCLE:   1814000052 Utilization ld q:  0
CYCLE:   1814000052 Utilization:  0
CYCLE:   1814000052 Utilization ld q:  0
CYCLE:   1814000052 Utilization st q:  0
CYCLE:   1814000052 rdma_total_latency:          0
CYCLE:   1814000052 Utilization st q (incomplete):  0
CYCLE:   1814000052 WDMA bytes sent:          0
CYCLE:   1814000052 Utilization ex q:  0
CYCLE:   1814000052 Utilization ex q (incomplete):  0
CYCLE:   1814000052 Utilization st q (incomplete):  0
CYCLE:   1814000052 Utilization ld q (incomplete):  0
CYCLE:   1814000052 WDMA total latency:          0
CYCLE:   1814000052 Utilization ex q:  0
CYCLE:   1814000052 Utilization:  0
CYCLE:   1814000052 Utilization ex q (incomplete):  0
CYCLE:   1816000052 Utilization ld q (incomplete):  0
CYCLE:   1816000052 RDMA bytes rec:          0
CYCLE:   1816000052 Utilization st q:  0
CYCLE:   1816000052 Utilization ld q:  0
CYCLE:   1816000052 Utilization:  0
CYCLE:   1816000052 Utilization ld q:  0
CYCLE:   1816000052 Utilization st q:  0
CYCLE:   1816000052 rdma_total_latency:          0
CYCLE:   1816000052 Utilization st q (incomplete):  0
CYCLE:   1816000052 WDMA bytes sent:          0
CYCLE:   1816000052 Utilization ex q:  0
CYCLE:   1816000052 Utilization ex q (incomplete):  0
CYCLE:   1816000052 Utilization st q (incomplete):  0
CYCLE:   1816000052 Utilization ld q (incomplete):  0
CYCLE:   1816000052 WDMA total latency:          0
CYCLE:   1816000052 Utilization ex q:  0
CYCLE:   1816000052 Utilization:  0
CYCLE:   1816000052 Utilization ex q (incomplete):  0
CYCLE:   1818000052 Utilization ld q (incomplete):  0
CYCLE:   1818000052 RDMA bytes rec:          0
CYCLE:   1818000052 Utilization st q:  0
CYCLE:   1818000052 Utilization ld q:  0
CYCLE:   1818000052 Utilization:  0
CYCLE:   1818000052 Utilization ld q:  0
CYCLE:   1818000052 Utilization st q:  0
CYCLE:   1818000052 rdma_total_latency:          0
CYCLE:   1818000052 Utilization st q (incomplete):  0
CYCLE:   1818000052 WDMA bytes sent:          0
CYCLE:   1818000052 Utilization ex q:  0
CYCLE:   1818000052 Utilization ex q (incomplete):  0
CYCLE:   1818000052 Utilization st q (incomplete):  0
CYCLE:   1818000052 Utilization ld q (incomplete):  0
CYCLE:   1818000052 WDMA total latency:          0
CYCLE:   1818000052 Utilization ex q:  0
CYCLE:   1818000052 Utilization:  0
CYCLE:   1818000052 Utilization ex q (incomplete):  0
CYCLE:   1820000052 Utilization ld q (incomplete):  0
CYCLE:   1820000052 RDMA bytes rec:          0
CYCLE:   1820000052 Utilization st q:  0
CYCLE:   1820000052 Utilization ld q:  0
CYCLE:   1820000052 Utilization:  0
CYCLE:   1820000052 Utilization ld q:  0
CYCLE:   1820000052 Utilization st q:  0
CYCLE:   1820000052 rdma_total_latency:          0
CYCLE:   1820000052 Utilization st q (incomplete):  0
CYCLE:   1820000052 WDMA bytes sent:          0
CYCLE:   1820000052 Utilization ex q:  0
CYCLE:   1820000052 Utilization ex q (incomplete):  0
CYCLE:   1820000052 Utilization st q (incomplete):  0
CYCLE:   1820000052 Utilization ld q (incomplete):  0
CYCLE:   1820000052 WDMA total latency:          0
CYCLE:   1820000052 Utilization ex q:  0
CYCLE:   1820000052 Utilization:  0
CYCLE:   1820000052 Utilization ex q (incomplete):  0
CYCLE:   1822000052 Utilization ld q (incomplete):  0
CYCLE:   1822000052 RDMA bytes rec:          0
CYCLE:   1822000052 Utilization st q:  0
CYCLE:   1822000052 Utilization ld q:  0
CYCLE:   1822000052 Utilization:  0
CYCLE:   1822000052 Utilization ld q:  0
CYCLE:   1822000052 Utilization st q:  0
CYCLE:   1822000052 rdma_total_latency:          0
CYCLE:   1822000052 Utilization st q (incomplete):  0
CYCLE:   1822000052 WDMA bytes sent:          0
CYCLE:   1822000052 Utilization ex q:  0
CYCLE:   1822000052 Utilization ex q (incomplete):  0
CYCLE:   1822000052 Utilization st q (incomplete):  0
CYCLE:   1822000052 Utilization ld q (incomplete):  0
CYCLE:   1822000052 WDMA total latency:          0
CYCLE:   1822000052 Utilization ex q:  0
CYCLE:   1822000052 Utilization:  0
CYCLE:   1822000052 Utilization ex q (incomplete):  0
CYCLE:   1824000052 Utilization ld q (incomplete):  0
CYCLE:   1824000052 RDMA bytes rec:          0
CYCLE:   1824000052 Utilization st q:  0
CYCLE:   1824000052 Utilization ld q:  0
CYCLE:   1824000052 Utilization:  0
CYCLE:   1824000052 Utilization ld q:  0
CYCLE:   1824000052 Utilization st q:  0
CYCLE:   1824000052 rdma_total_latency:          0
CYCLE:   1824000052 Utilization st q (incomplete):  0
CYCLE:   1824000052 WDMA bytes sent:          0
CYCLE:   1824000052 Utilization ex q:  0
CYCLE:   1824000052 Utilization ex q (incomplete):  0
CYCLE:   1824000052 Utilization st q (incomplete):  0
CYCLE:   1824000052 Utilization ld q (incomplete):  0
CYCLE:   1824000052 WDMA total latency:          0
CYCLE:   1824000052 Utilization ex q:  0
CYCLE:   1824000052 Utilization:  0
CYCLE:   1824000052 Utilization ex q (incomplete):  0
CYCLE:   1826000052 Utilization ld q (incomplete):  0
CYCLE:   1826000052 RDMA bytes rec:          0
CYCLE:   1826000052 Utilization st q:  0
CYCLE:   1826000052 Utilization ld q:  0
CYCLE:   1826000052 Utilization:  0
CYCLE:   1826000052 Utilization ld q:  0
CYCLE:   1826000052 Utilization st q:  0
CYCLE:   1826000052 rdma_total_latency:          0
CYCLE:   1826000052 Utilization st q (incomplete):  0
CYCLE:   1826000052 WDMA bytes sent:          0
CYCLE:   1826000052 Utilization ex q:  0
CYCLE:   1826000052 Utilization ex q (incomplete):  0
CYCLE:   1826000052 Utilization st q (incomplete):  0
CYCLE:   1826000052 Utilization ld q (incomplete):  0
CYCLE:   1826000052 WDMA total latency:          0
CYCLE:   1826000052 Utilization ex q:  0
CYCLE:   1826000052 Utilization:  0
CYCLE:   1826000052 Utilization ex q (incomplete):  0
CYCLE:   1828000052 Utilization ld q (incomplete):  0
CYCLE:   1828000052 RDMA bytes rec:          0
CYCLE:   1828000052 Utilization st q:  0
CYCLE:   1828000052 Utilization ld q:  0
CYCLE:   1828000052 Utilization:  0
CYCLE:   1828000052 Utilization ld q:  0
CYCLE:   1828000052 Utilization st q:  0
CYCLE:   1828000052 rdma_total_latency:          0
CYCLE:   1828000052 Utilization st q (incomplete):  0
CYCLE:   1828000052 WDMA bytes sent:          0
CYCLE:   1828000052 Utilization ex q:  0
CYCLE:   1828000052 Utilization ex q (incomplete):  0
CYCLE:   1828000052 Utilization st q (incomplete):  0
CYCLE:   1828000052 Utilization ld q (incomplete):  0
CYCLE:   1828000052 WDMA total latency:          0
CYCLE:   1828000052 Utilization ex q:  0
CYCLE:   1828000052 Utilization:  0
CYCLE:   1828000052 Utilization ex q (incomplete):  0
CYCLE:   1830000052 Utilization ld q (incomplete):  0
CYCLE:   1830000052 RDMA bytes rec:          0
CYCLE:   1830000052 Utilization st q:  0
CYCLE:   1830000052 Utilization ld q:  0
CYCLE:   1830000052 Utilization:  0
CYCLE:   1830000052 Utilization ld q:  0
CYCLE:   1830000052 Utilization st q:  0
CYCLE:   1830000052 rdma_total_latency:          0
CYCLE:   1830000052 Utilization st q (incomplete):  0
CYCLE:   1830000052 WDMA bytes sent:          0
CYCLE:   1830000052 Utilization ex q:  0
CYCLE:   1830000052 Utilization ex q (incomplete):  0
CYCLE:   1830000052 Utilization st q (incomplete):  0
CYCLE:   1830000052 Utilization ld q (incomplete):  0
CYCLE:   1830000052 WDMA total latency:          0
CYCLE:   1830000052 Utilization ex q:  0
CYCLE:   1830000052 Utilization:  0
CYCLE:   1830000052 Utilization ex q (incomplete):  0
CYCLE:   1832000052 Utilization ld q (incomplete):  0
CYCLE:   1832000052 RDMA bytes rec:          0
CYCLE:   1832000052 Utilization st q:  0
CYCLE:   1832000052 Utilization ld q:  0
CYCLE:   1832000052 Utilization:  0
CYCLE:   1832000052 Utilization ld q:  0
CYCLE:   1832000052 Utilization st q:  0
CYCLE:   1832000052 rdma_total_latency:          0
CYCLE:   1832000052 Utilization st q (incomplete):  0
CYCLE:   1832000052 WDMA bytes sent:          0
CYCLE:   1832000052 Utilization ex q:  0
CYCLE:   1832000052 Utilization ex q (incomplete):  0
CYCLE:   1832000052 Utilization st q (incomplete):  0
CYCLE:   1832000052 Utilization ld q (incomplete):  0
CYCLE:   1832000052 WDMA total latency:          0
CYCLE:   1832000052 Utilization ex q:  0
CYCLE:   1832000052 Utilization:  0
CYCLE:   1832000052 Utilization ex q (incomplete):  0
CYCLE:   1834000052 Utilization ld q (incomplete):  0
CYCLE:   1834000052 RDMA bytes rec:          0
CYCLE:   1834000052 Utilization st q:  0
CYCLE:   1834000052 Utilization ld q:  0
CYCLE:   1834000052 Utilization:  0
CYCLE:   1834000052 Utilization ld q:  0
CYCLE:   1834000052 Utilization st q:  0
CYCLE:   1834000052 rdma_total_latency:          0
CYCLE:   1834000052 Utilization st q (incomplete):  0
CYCLE:   1834000052 WDMA bytes sent:          0
CYCLE:   1834000052 Utilization ex q:  0
CYCLE:   1834000052 Utilization ex q (incomplete):  0
CYCLE:   1834000052 Utilization st q (incomplete):  0
CYCLE:   1834000052 Utilization ld q (incomplete):  0
CYCLE:   1834000052 WDMA total latency:          0
CYCLE:   1834000052 Utilization ex q:  0
CYCLE:   1834000052 Utilization:  0
CYCLE:   1834000052 Utilization ex q (incomplete):  0
CYCLE:   1836000052 Utilization ld q (incomplete):  0
CYCLE:   1836000052 RDMA bytes rec:          0
CYCLE:   1836000052 Utilization st q:  0
CYCLE:   1836000052 Utilization ld q:  0
CYCLE:   1836000052 Utilization:  0
CYCLE:   1836000052 Utilization ld q:  0
CYCLE:   1836000052 Utilization st q:  0
CYCLE:   1836000052 rdma_total_latency:          0
CYCLE:   1836000052 Utilization st q (incomplete):  0
CYCLE:   1836000052 WDMA bytes sent:          0
CYCLE:   1836000052 Utilization ex q:  0
CYCLE:   1836000052 Utilization ex q (incomplete):  0
CYCLE:   1836000052 Utilization st q (incomplete):  0
CYCLE:   1836000052 Utilization ld q (incomplete):  0
CYCLE:   1836000052 WDMA total latency:          0
CYCLE:   1836000052 Utilization ex q:  0
CYCLE:   1836000052 Utilization:  0
CYCLE:   1836000052 Utilization ex q (incomplete):  0
CYCLE:   1838000052 Utilization ld q (incomplete):  0
CYCLE:   1838000052 RDMA bytes rec:          0
CYCLE:   1838000052 Utilization st q:  0
CYCLE:   1838000052 Utilization ld q:  0
CYCLE:   1838000052 Utilization:  0
CYCLE:   1838000052 Utilization ld q:  0
CYCLE:   1838000052 Utilization st q:  0
CYCLE:   1838000052 rdma_total_latency:          0
CYCLE:   1838000052 Utilization st q (incomplete):  0
CYCLE:   1838000052 WDMA bytes sent:          0
CYCLE:   1838000052 Utilization ex q:  0
CYCLE:   1838000052 Utilization ex q (incomplete):  0
CYCLE:   1838000052 Utilization st q (incomplete):  0
CYCLE:   1838000052 Utilization ld q (incomplete):  0
CYCLE:   1838000052 WDMA total latency:          0
CYCLE:   1838000052 Utilization ex q:  0
CYCLE:   1838000052 Utilization:  0
CYCLE:   1838000052 Utilization ex q (incomplete):  0
CYCLE:   1840000052 Utilization ld q (incomplete):  0
CYCLE:   1840000052 RDMA bytes rec:          0
CYCLE:   1840000052 Utilization st q:  0
CYCLE:   1840000052 Utilization ld q:  0
CYCLE:   1840000052 Utilization:  0
CYCLE:   1840000052 Utilization ld q:  0
CYCLE:   1840000052 Utilization st q:  0
CYCLE:   1840000052 rdma_total_latency:          0
CYCLE:   1840000052 Utilization st q (incomplete):  0
CYCLE:   1840000052 WDMA bytes sent:          0
CYCLE:   1840000052 Utilization ex q:  0
CYCLE:   1840000052 Utilization ex q (incomplete):  0
CYCLE:   1840000052 Utilization st q (incomplete):  0
CYCLE:   1840000052 Utilization ld q (incomplete):  0
CYCLE:   1840000052 WDMA total latency:          0
CYCLE:   1840000052 Utilization ex q:  0
CYCLE:   1840000052 Utilization:  0
CYCLE:   1840000052 Utilization ex q (incomplete):  0
CYCLE:   1842000052 Utilization ld q (incomplete):  0
CYCLE:   1842000052 RDMA bytes rec:          0
CYCLE:   1842000052 Utilization st q:  0
CYCLE:   1842000052 Utilization ld q:  0
CYCLE:   1842000052 Utilization:  0
CYCLE:   1842000052 Utilization ld q:  0
CYCLE:   1842000052 Utilization st q:  0
CYCLE:   1842000052 rdma_total_latency:          0
CYCLE:   1842000052 Utilization st q (incomplete):  0
CYCLE:   1842000052 WDMA bytes sent:          0
CYCLE:   1842000052 Utilization ex q:  0
CYCLE:   1842000052 Utilization ex q (incomplete):  0
CYCLE:   1842000052 Utilization st q (incomplete):  0
CYCLE:   1842000052 Utilization ld q (incomplete):  0
CYCLE:   1842000052 WDMA total latency:          0
CYCLE:   1842000052 Utilization ex q:  0
CYCLE:   1842000052 Utilization:  0
CYCLE:   1842000052 Utilization ex q (incomplete):  0
CYCLE:   1844000052 Utilization ld q (incomplete):  0
CYCLE:   1844000052 RDMA bytes rec:          0
CYCLE:   1844000052 Utilization st q:  0
CYCLE:   1844000052 Utilization ld q:  0
CYCLE:   1844000052 Utilization:  0
CYCLE:   1844000052 Utilization ld q:  0
CYCLE:   1844000052 Utilization st q:  0
CYCLE:   1844000052 rdma_total_latency:          0
CYCLE:   1844000052 Utilization st q (incomplete):  0
CYCLE:   1844000052 WDMA bytes sent:          0
CYCLE:   1844000052 Utilization ex q:  0
CYCLE:   1844000052 Utilization ex q (incomplete):  0
CYCLE:   1844000052 Utilization st q (incomplete):  0
CYCLE:   1844000052 Utilization ld q (incomplete):  0
CYCLE:   1844000052 WDMA total latency:          0
CYCLE:   1844000052 Utilization ex q:  0
CYCLE:   1844000052 Utilization:  0
CYCLE:   1844000052 Utilization ex q (incomplete):  0
CYCLE:   1846000052 Utilization ld q (incomplete):  0
CYCLE:   1846000052 RDMA bytes rec:          0
CYCLE:   1846000052 Utilization st q:  0
CYCLE:   1846000052 Utilization ld q:  0
CYCLE:   1846000052 Utilization:  0
CYCLE:   1846000052 Utilization ld q:  0
CYCLE:   1846000052 Utilization st q:  0
CYCLE:   1846000052 rdma_total_latency:          0
CYCLE:   1846000052 Utilization st q (incomplete):  0
CYCLE:   1846000052 WDMA bytes sent:          0
CYCLE:   1846000052 Utilization ex q:  0
CYCLE:   1846000052 Utilization ex q (incomplete):  0
CYCLE:   1846000052 Utilization st q (incomplete):  0
CYCLE:   1846000052 Utilization ld q (incomplete):  0
CYCLE:   1846000052 WDMA total latency:          0
CYCLE:   1846000052 Utilization ex q:  0
CYCLE:   1846000052 Utilization:  0
CYCLE:   1846000052 Utilization ex q (incomplete):  0
CYCLE:   1848000052 Utilization ld q (incomplete):  0
CYCLE:   1848000052 RDMA bytes rec:          0
CYCLE:   1848000052 Utilization st q:  0
CYCLE:   1848000052 Utilization ld q:  0
CYCLE:   1848000052 Utilization:  0
CYCLE:   1848000052 Utilization ld q:  0
CYCLE:   1848000052 Utilization st q:  0
CYCLE:   1848000052 rdma_total_latency:          0
CYCLE:   1848000052 Utilization st q (incomplete):  0
CYCLE:   1848000052 WDMA bytes sent:          0
CYCLE:   1848000052 Utilization ex q:  0
CYCLE:   1848000052 Utilization ex q (incomplete):  0
CYCLE:   1848000052 Utilization st q (incomplete):  0
CYCLE:   1848000052 Utilization ld q (incomplete):  0
CYCLE:   1848000052 WDMA total latency:          0
CYCLE:   1848000052 Utilization ex q:  0
CYCLE:   1848000052 Utilization:  0
CYCLE:   1848000052 Utilization ex q (incomplete):  0
CYCLE:   1850000052 Utilization ld q (incomplete):  0
CYCLE:   1850000052 RDMA bytes rec:          0
CYCLE:   1850000052 Utilization st q:  0
CYCLE:   1850000052 Utilization ld q:  0
CYCLE:   1850000052 Utilization:  0
CYCLE:   1850000052 Utilization ld q:  0
CYCLE:   1850000052 Utilization st q:  0
CYCLE:   1850000052 rdma_total_latency:          0
CYCLE:   1850000052 Utilization st q (incomplete):  0
CYCLE:   1850000052 WDMA bytes sent:          0
CYCLE:   1850000052 Utilization ex q:  0
CYCLE:   1850000052 Utilization ex q (incomplete):  0
CYCLE:   1850000052 Utilization st q (incomplete):  0
CYCLE:   1850000052 Utilization ld q (incomplete):  0
CYCLE:   1850000052 WDMA total latency:          0
CYCLE:   1850000052 Utilization ex q:  0
CYCLE:   1850000052 Utilization:  0
CYCLE:   1850000052 Utilization ex q (incomplete):  0
CYCLE:   1852000052 Utilization ld q (incomplete):  0
CYCLE:   1852000052 RDMA bytes rec:          0
CYCLE:   1852000052 Utilization st q:  0
CYCLE:   1852000052 Utilization ld q:  0
CYCLE:   1852000052 Utilization:  0
CYCLE:   1852000052 Utilization ld q:  0
CYCLE:   1852000052 Utilization st q:  0
CYCLE:   1852000052 rdma_total_latency:          0
CYCLE:   1852000052 Utilization st q (incomplete):  0
CYCLE:   1852000052 WDMA bytes sent:          0
CYCLE:   1852000052 Utilization ex q:  0
CYCLE:   1852000052 Utilization ex q (incomplete):  0
CYCLE:   1852000052 Utilization st q (incomplete):  0
CYCLE:   1852000052 Utilization ld q (incomplete):  0
CYCLE:   1852000052 WDMA total latency:          0
CYCLE:   1852000052 Utilization ex q:  0
CYCLE:   1852000052 Utilization:  0
CYCLE:   1852000052 Utilization ex q (incomplete):  0
CYCLE:   1854000052 Utilization ld q (incomplete):  0
CYCLE:   1854000052 RDMA bytes rec:          0
CYCLE:   1854000052 Utilization st q:  0
CYCLE:   1854000052 Utilization ld q:  0
CYCLE:   1854000052 Utilization:  0
CYCLE:   1854000052 Utilization ld q:  0
CYCLE:   1854000052 Utilization st q:  0
CYCLE:   1854000052 rdma_total_latency:          0
CYCLE:   1854000052 Utilization st q (incomplete):  0
CYCLE:   1854000052 WDMA bytes sent:          0
CYCLE:   1854000052 Utilization ex q:  0
CYCLE:   1854000052 Utilization ex q (incomplete):  0
CYCLE:   1854000052 Utilization st q (incomplete):  0
CYCLE:   1854000052 Utilization ld q (incomplete):  0
CYCLE:   1854000052 WDMA total latency:          0
CYCLE:   1854000052 Utilization ex q:  0
CYCLE:   1854000052 Utilization:  0
CYCLE:   1854000052 Utilization ex q (incomplete):  0
CYCLE:   1856000052 Utilization ld q (incomplete):  0
CYCLE:   1856000052 RDMA bytes rec:          0
CYCLE:   1856000052 Utilization st q:  0
CYCLE:   1856000052 Utilization ld q:  0
CYCLE:   1856000052 Utilization:  0
CYCLE:   1856000052 Utilization ld q:  0
CYCLE:   1856000052 Utilization st q:  0
CYCLE:   1856000052 rdma_total_latency:          0
CYCLE:   1856000052 Utilization st q (incomplete):  0
CYCLE:   1856000052 WDMA bytes sent:          0
CYCLE:   1856000052 Utilization ex q:  0
CYCLE:   1856000052 Utilization ex q (incomplete):  0
CYCLE:   1856000052 Utilization st q (incomplete):  0
CYCLE:   1856000052 Utilization ld q (incomplete):  0
CYCLE:   1856000052 WDMA total latency:          0
CYCLE:   1856000052 Utilization ex q:  0
CYCLE:   1856000052 Utilization:  0
CYCLE:   1856000052 Utilization ex q (incomplete):  0
CYCLE:   1858000052 Utilization ld q (incomplete):  0
CYCLE:   1858000052 RDMA bytes rec:          0
CYCLE:   1858000052 Utilization st q:  0
CYCLE:   1858000052 Utilization ld q:  0
CYCLE:   1858000052 Utilization:  0
CYCLE:   1858000052 Utilization ld q:  0
CYCLE:   1858000052 Utilization st q:  0
CYCLE:   1858000052 rdma_total_latency:          0
CYCLE:   1858000052 Utilization st q (incomplete):  0
CYCLE:   1858000052 WDMA bytes sent:          0
CYCLE:   1858000052 Utilization ex q:  0
CYCLE:   1858000052 Utilization ex q (incomplete):  0
CYCLE:   1858000052 Utilization st q (incomplete):  0
CYCLE:   1858000052 Utilization ld q (incomplete):  0
CYCLE:   1858000052 WDMA total latency:          0
CYCLE:   1858000052 Utilization ex q:  0
CYCLE:   1858000052 Utilization:  0
CYCLE:   1858000052 Utilization ex q (incomplete):  0
CYCLE:   1860000052 Utilization ld q (incomplete):  0
CYCLE:   1860000052 RDMA bytes rec:          0
CYCLE:   1860000052 Utilization st q:  0
CYCLE:   1860000052 Utilization ld q:  0
CYCLE:   1860000052 Utilization:  0
CYCLE:   1860000052 Utilization ld q:  0
CYCLE:   1860000052 Utilization st q:  0
CYCLE:   1860000052 rdma_total_latency:          0
CYCLE:   1860000052 Utilization st q (incomplete):  0
CYCLE:   1860000052 WDMA bytes sent:          0
CYCLE:   1860000052 Utilization ex q:  0
CYCLE:   1860000052 Utilization ex q (incomplete):  0
CYCLE:   1860000052 Utilization st q (incomplete):  0
CYCLE:   1860000052 Utilization ld q (incomplete):  0
CYCLE:   1860000052 WDMA total latency:          0
CYCLE:   1860000052 Utilization ex q:  0
CYCLE:   1860000052 Utilization:  0
CYCLE:   1860000052 Utilization ex q (incomplete):  0
CYCLE:   1862000052 Utilization ld q (incomplete):  0
CYCLE:   1862000052 RDMA bytes rec:          0
CYCLE:   1862000052 Utilization st q:  0
CYCLE:   1862000052 Utilization ld q:  0
CYCLE:   1862000052 Utilization:  0
CYCLE:   1862000052 Utilization ld q:  0
CYCLE:   1862000052 Utilization st q:  0
CYCLE:   1862000052 rdma_total_latency:          0
CYCLE:   1862000052 Utilization st q (incomplete):  0
CYCLE:   1862000052 WDMA bytes sent:          0
CYCLE:   1862000052 Utilization ex q:  0
CYCLE:   1862000052 Utilization ex q (incomplete):  0
CYCLE:   1862000052 Utilization st q (incomplete):  0
CYCLE:   1862000052 Utilization ld q (incomplete):  0
CYCLE:   1862000052 WDMA total latency:          0
CYCLE:   1862000052 Utilization ex q:  0
CYCLE:   1862000052 Utilization:  0
CYCLE:   1862000052 Utilization ex q (incomplete):  0
CYCLE:   1864000052 Utilization ld q (incomplete):  0
CYCLE:   1864000052 RDMA bytes rec:          0
CYCLE:   1864000052 Utilization st q:  0
CYCLE:   1864000052 Utilization ld q:  0
CYCLE:   1864000052 Utilization:  0
CYCLE:   1864000052 Utilization ld q:  0
CYCLE:   1864000052 Utilization st q:  0
CYCLE:   1864000052 rdma_total_latency:          0
CYCLE:   1864000052 Utilization st q (incomplete):  0
CYCLE:   1864000052 WDMA bytes sent:          0
CYCLE:   1864000052 Utilization ex q:  0
CYCLE:   1864000052 Utilization ex q (incomplete):  0
CYCLE:   1864000052 Utilization st q (incomplete):  0
CYCLE:   1864000052 Utilization ld q (incomplete):  0
CYCLE:   1864000052 WDMA total latency:          0
CYCLE:   1864000052 Utilization ex q:  0
CYCLE:   1864000052 Utilization:  0
CYCLE:   1864000052 Utilization ex q (incomplete):  0
CYCLE:   1866000052 Utilization ld q (incomplete):  0
CYCLE:   1866000052 RDMA bytes rec:          0
CYCLE:   1866000052 Utilization st q:  0
CYCLE:   1866000052 Utilization ld q:  0
CYCLE:   1866000052 Utilization:  0
CYCLE:   1866000052 Utilization ld q:  0
CYCLE:   1866000052 Utilization st q:  0
CYCLE:   1866000052 rdma_total_latency:          0
CYCLE:   1866000052 Utilization st q (incomplete):  0
CYCLE:   1866000052 WDMA bytes sent:          0
CYCLE:   1866000052 Utilization ex q:  0
CYCLE:   1866000052 Utilization ex q (incomplete):  0
CYCLE:   1866000052 Utilization st q (incomplete):  0
CYCLE:   1866000052 Utilization ld q (incomplete):  0
CYCLE:   1866000052 WDMA total latency:          0
CYCLE:   1866000052 Utilization ex q:  0
CYCLE:   1866000052 Utilization:  0
CYCLE:   1866000052 Utilization ex q (incomplete):  0
CYCLE:   1868000052 Utilization ld q (incomplete):  0
CYCLE:   1868000052 RDMA bytes rec:          0
CYCLE:   1868000052 Utilization st q:  0
CYCLE:   1868000052 Utilization ld q:  0
CYCLE:   1868000052 Utilization:  0
CYCLE:   1868000052 Utilization ld q:  0
CYCLE:   1868000052 Utilization st q:  0
CYCLE:   1868000052 rdma_total_latency:          0
CYCLE:   1868000052 Utilization st q (incomplete):  0
CYCLE:   1868000052 WDMA bytes sent:          0
CYCLE:   1868000052 Utilization ex q:  0
CYCLE:   1868000052 Utilization ex q (incomplete):  0
CYCLE:   1868000052 Utilization st q (incomplete):  0
CYCLE:   1868000052 Utilization ld q (incomplete):  0
CYCLE:   1868000052 WDMA total latency:          0
CYCLE:   1868000052 Utilization ex q:  0
CYCLE:   1868000052 Utilization:  0
CYCLE:   1868000052 Utilization ex q (incomplete):  0
CYCLE:   1870000052 Utilization ld q (incomplete):  0
CYCLE:   1870000052 RDMA bytes rec:          0
CYCLE:   1870000052 Utilization st q:  0
CYCLE:   1870000052 Utilization ld q:  0
CYCLE:   1870000052 Utilization:  0
CYCLE:   1870000052 Utilization ld q:  0
CYCLE:   1870000052 Utilization st q:  0
CYCLE:   1870000052 rdma_total_latency:          0
CYCLE:   1870000052 Utilization st q (incomplete):  0
CYCLE:   1870000052 WDMA bytes sent:          0
CYCLE:   1870000052 Utilization ex q:  0
CYCLE:   1870000052 Utilization ex q (incomplete):  0
CYCLE:   1870000052 Utilization st q (incomplete):  0
CYCLE:   1870000052 Utilization ld q (incomplete):  0
CYCLE:   1870000052 WDMA total latency:          0
CYCLE:   1870000052 Utilization ex q:  0
CYCLE:   1870000052 Utilization:  0
CYCLE:   1870000052 Utilization ex q (incomplete):  0
CYCLE:   1872000052 Utilization ld q (incomplete):  0
CYCLE:   1872000052 RDMA bytes rec:          0
CYCLE:   1872000052 Utilization st q:  0
CYCLE:   1872000052 Utilization ld q:  0
CYCLE:   1872000052 Utilization:  0
CYCLE:   1872000052 Utilization ld q:  0
CYCLE:   1872000052 Utilization st q:  0
CYCLE:   1872000052 rdma_total_latency:          0
CYCLE:   1872000052 Utilization st q (incomplete):  0
CYCLE:   1872000052 WDMA bytes sent:          0
CYCLE:   1872000052 Utilization ex q:  0
CYCLE:   1872000052 Utilization ex q (incomplete):  0
CYCLE:   1872000052 Utilization st q (incomplete):  0
CYCLE:   1872000052 Utilization ld q (incomplete):  0
CYCLE:   1872000052 WDMA total latency:          0
CYCLE:   1872000052 Utilization ex q:  0
CYCLE:   1872000052 Utilization:  0
CYCLE:   1872000052 Utilization ex q (incomplete):  0
CYCLE:   1874000052 Utilization ld q (incomplete):  0
CYCLE:   1874000052 RDMA bytes rec:          0
CYCLE:   1874000052 Utilization st q:  0
CYCLE:   1874000052 Utilization ld q:  0
CYCLE:   1874000052 Utilization:  0
CYCLE:   1874000052 Utilization ld q:  0
CYCLE:   1874000052 Utilization st q:  0
CYCLE:   1874000052 rdma_total_latency:          0
CYCLE:   1874000052 Utilization st q (incomplete):  0
CYCLE:   1874000052 WDMA bytes sent:          0
CYCLE:   1874000052 Utilization ex q:  0
CYCLE:   1874000052 Utilization ex q (incomplete):  0
CYCLE:   1874000052 Utilization st q (incomplete):  0
CYCLE:   1874000052 Utilization ld q (incomplete):  0
CYCLE:   1874000052 WDMA total latency:          0
CYCLE:   1874000052 Utilization ex q:  0
CYCLE:   1874000052 Utilization:  0
CYCLE:   1874000052 Utilization ex q (incomplete):  0
CYCLE:   1876000052 Utilization ld q (incomplete):  0
CYCLE:   1876000052 RDMA bytes rec:          0
CYCLE:   1876000052 Utilization st q:  0
CYCLE:   1876000052 Utilization ld q:  0
CYCLE:   1876000052 Utilization:  0
CYCLE:   1876000052 Utilization ld q:  0
CYCLE:   1876000052 Utilization st q:  0
CYCLE:   1876000052 rdma_total_latency:          0
CYCLE:   1876000052 Utilization st q (incomplete):  0
CYCLE:   1876000052 WDMA bytes sent:          0
CYCLE:   1876000052 Utilization ex q:  0
CYCLE:   1876000052 Utilization ex q (incomplete):  0
CYCLE:   1876000052 Utilization st q (incomplete):  0
CYCLE:   1876000052 Utilization ld q (incomplete):  0
CYCLE:   1876000052 WDMA total latency:          0
CYCLE:   1876000052 Utilization ex q:  0
CYCLE:   1876000052 Utilization:  0
CYCLE:   1876000052 Utilization ex q (incomplete):  0
CYCLE:   1878000052 Utilization ld q (incomplete):  0
CYCLE:   1878000052 RDMA bytes rec:          0
CYCLE:   1878000052 Utilization st q:  0
CYCLE:   1878000052 Utilization ld q:  0
CYCLE:   1878000052 Utilization:  0
CYCLE:   1878000052 Utilization ld q:  0
CYCLE:   1878000052 Utilization st q:  0
CYCLE:   1878000052 rdma_total_latency:          0
CYCLE:   1878000052 Utilization st q (incomplete):  0
CYCLE:   1878000052 WDMA bytes sent:          0
CYCLE:   1878000052 Utilization ex q:  0
CYCLE:   1878000052 Utilization ex q (incomplete):  0
CYCLE:   1878000052 Utilization st q (incomplete):  0
CYCLE:   1878000052 Utilization ld q (incomplete):  0
CYCLE:   1878000052 WDMA total latency:          0
CYCLE:   1878000052 Utilization ex q:  0
CYCLE:   1878000052 Utilization:  0
CYCLE:   1878000052 Utilization ex q (incomplete):  0
CYCLE:   1880000052 Utilization ld q (incomplete):  0
CYCLE:   1880000052 RDMA bytes rec:          0
CYCLE:   1880000052 Utilization st q:  0
CYCLE:   1880000052 Utilization ld q:  0
CYCLE:   1880000052 Utilization:  0
CYCLE:   1880000052 Utilization ld q:  0
CYCLE:   1880000052 Utilization st q:  0
CYCLE:   1880000052 rdma_total_latency:          0
CYCLE:   1880000052 Utilization st q (incomplete):  0
CYCLE:   1880000052 WDMA bytes sent:          0
CYCLE:   1880000052 Utilization ex q:  0
CYCLE:   1880000052 Utilization ex q (incomplete):  0
CYCLE:   1880000052 Utilization st q (incomplete):  0
CYCLE:   1880000052 Utilization ld q (incomplete):  0
CYCLE:   1880000052 WDMA total latency:          0
CYCLE:   1880000052 Utilization ex q:  0
CYCLE:   1880000052 Utilization:  0
CYCLE:   1880000052 Utilization ex q (incomplete):  0
CYCLE:   1882000052 Utilization ld q (incomplete):  0
CYCLE:   1882000052 RDMA bytes rec:          0
CYCLE:   1882000052 Utilization st q:  0
CYCLE:   1882000052 Utilization ld q:  0
CYCLE:   1882000052 Utilization:  0
CYCLE:   1882000052 Utilization ld q:  0
CYCLE:   1882000052 Utilization st q:  0
CYCLE:   1882000052 rdma_total_latency:          0
CYCLE:   1882000052 Utilization st q (incomplete):  0
CYCLE:   1882000052 WDMA bytes sent:          0
CYCLE:   1882000052 Utilization ex q:  0
CYCLE:   1882000052 Utilization ex q (incomplete):  0
CYCLE:   1882000052 Utilization st q (incomplete):  0
CYCLE:   1882000052 Utilization ld q (incomplete):  0
CYCLE:   1882000052 WDMA total latency:          0
CYCLE:   1882000052 Utilization ex q:  0
CYCLE:   1882000052 Utilization:  0
CYCLE:   1882000052 Utilization ex q (incomplete):  0
CYCLE:   1884000052 Utilization ld q (incomplete):  0
CYCLE:   1884000052 RDMA bytes rec:          0
CYCLE:   1884000052 Utilization st q:  0
CYCLE:   1884000052 Utilization ld q:  0
CYCLE:   1884000052 Utilization:  0
CYCLE:   1884000052 Utilization ld q:  0
CYCLE:   1884000052 Utilization st q:  0
CYCLE:   1884000052 rdma_total_latency:          0
CYCLE:   1884000052 Utilization st q (incomplete):  0
CYCLE:   1884000052 WDMA bytes sent:          0
CYCLE:   1884000052 Utilization ex q:  0
CYCLE:   1884000052 Utilization ex q (incomplete):  0
CYCLE:   1884000052 Utilization st q (incomplete):  0
CYCLE:   1884000052 Utilization ld q (incomplete):  0
CYCLE:   1884000052 WDMA total latency:          0
CYCLE:   1884000052 Utilization ex q:  0
CYCLE:   1884000052 Utilization:  0
CYCLE:   1884000052 Utilization ex q (incomplete):  0
CYCLE:   1886000052 Utilization ld q (incomplete):  0
CYCLE:   1886000052 RDMA bytes rec:          0
CYCLE:   1886000052 Utilization st q:  0
CYCLE:   1886000052 Utilization ld q:  0
CYCLE:   1886000052 Utilization:  0
CYCLE:   1886000052 Utilization ld q:  0
CYCLE:   1886000052 Utilization st q:  0
CYCLE:   1886000052 rdma_total_latency:          0
CYCLE:   1886000052 Utilization st q (incomplete):  0
CYCLE:   1886000052 WDMA bytes sent:          0
CYCLE:   1886000052 Utilization ex q:  0
CYCLE:   1886000052 Utilization ex q (incomplete):  0
CYCLE:   1886000052 Utilization st q (incomplete):  0
CYCLE:   1886000052 Utilization ld q (incomplete):  0
CYCLE:   1886000052 WDMA total latency:          0
CYCLE:   1886000052 Utilization ex q:  0
CYCLE:   1886000052 Utilization:  0
CYCLE:   1886000052 Utilization ex q (incomplete):  0
CYCLE:   1888000052 Utilization ld q (incomplete):  0
CYCLE:   1888000052 RDMA bytes rec:          0
CYCLE:   1888000052 Utilization st q:  0
CYCLE:   1888000052 Utilization ld q:  0
CYCLE:   1888000052 Utilization:  0
CYCLE:   1888000052 Utilization ld q:  0
CYCLE:   1888000052 Utilization st q:  0
CYCLE:   1888000052 rdma_total_latency:          0
CYCLE:   1888000052 Utilization st q (incomplete):  0
CYCLE:   1888000052 WDMA bytes sent:          0
CYCLE:   1888000052 Utilization ex q:  0
CYCLE:   1888000052 Utilization ex q (incomplete):  0
CYCLE:   1888000052 Utilization st q (incomplete):  0
CYCLE:   1888000052 Utilization ld q (incomplete):  0
CYCLE:   1888000052 WDMA total latency:          0
CYCLE:   1888000052 Utilization ex q:  0
CYCLE:   1888000052 Utilization:  0
CYCLE:   1888000052 Utilization ex q (incomplete):  0
CYCLE:   1890000052 Utilization ld q (incomplete):  0
CYCLE:   1890000052 RDMA bytes rec:          0
CYCLE:   1890000052 Utilization st q:  0
CYCLE:   1890000052 Utilization ld q:  0
CYCLE:   1890000052 Utilization:  0
CYCLE:   1890000052 Utilization ld q:  0
CYCLE:   1890000052 Utilization st q:  0
CYCLE:   1890000052 rdma_total_latency:          0
CYCLE:   1890000052 Utilization st q (incomplete):  0
CYCLE:   1890000052 WDMA bytes sent:          0
CYCLE:   1890000052 Utilization ex q:  0
CYCLE:   1890000052 Utilization ex q (incomplete):  0
CYCLE:   1890000052 Utilization st q (incomplete):  0
CYCLE:   1890000052 Utilization ld q (incomplete):  0
CYCLE:   1890000052 WDMA total latency:          0
CYCLE:   1890000052 Utilization ex q:  0
CYCLE:   1890000052 Utilization:  0
CYCLE:   1890000052 Utilization ex q (incomplete):  0
CYCLE:   1892000052 Utilization ld q (incomplete):  0
CYCLE:   1892000052 RDMA bytes rec:          0
CYCLE:   1892000052 Utilization st q:  0
CYCLE:   1892000052 Utilization ld q:  0
CYCLE:   1892000052 Utilization:  0
CYCLE:   1892000052 Utilization ld q:  0
CYCLE:   1892000052 Utilization st q:  0
CYCLE:   1892000052 rdma_total_latency:          0
CYCLE:   1892000052 Utilization st q (incomplete):  0
CYCLE:   1892000052 WDMA bytes sent:          0
CYCLE:   1892000052 Utilization ex q:  0
CYCLE:   1892000052 Utilization ex q (incomplete):  0
CYCLE:   1892000052 Utilization st q (incomplete):  0
CYCLE:   1892000052 Utilization ld q (incomplete):  0
CYCLE:   1892000052 WDMA total latency:          0
CYCLE:   1892000052 Utilization ex q:  0
CYCLE:   1892000052 Utilization:  0
CYCLE:   1892000052 Utilization ex q (incomplete):  0
CYCLE:   1894000052 Utilization ld q (incomplete):  0
CYCLE:   1894000052 RDMA bytes rec:          0
CYCLE:   1894000052 Utilization st q:  0
CYCLE:   1894000052 Utilization ld q:  0
CYCLE:   1894000052 Utilization:  0
CYCLE:   1894000052 Utilization ld q:  0
CYCLE:   1894000052 Utilization st q:  0
CYCLE:   1894000052 rdma_total_latency:          0
CYCLE:   1894000052 Utilization st q (incomplete):  0
CYCLE:   1894000052 WDMA bytes sent:          0
CYCLE:   1894000052 Utilization ex q:  0
CYCLE:   1894000052 Utilization ex q (incomplete):  0
CYCLE:   1894000052 Utilization st q (incomplete):  0
CYCLE:   1894000052 Utilization ld q (incomplete):  0
CYCLE:   1894000052 WDMA total latency:          0
CYCLE:   1894000052 Utilization ex q:  0
CYCLE:   1894000052 Utilization:  0
CYCLE:   1894000052 Utilization ex q (incomplete):  0
CYCLE:   1896000052 Utilization ld q (incomplete):  0
CYCLE:   1896000052 RDMA bytes rec:          0
CYCLE:   1896000052 Utilization st q:  0
CYCLE:   1896000052 Utilization ld q:  0
CYCLE:   1896000052 Utilization:  0
CYCLE:   1896000052 Utilization ld q:  0
CYCLE:   1896000052 Utilization st q:  0
CYCLE:   1896000052 rdma_total_latency:          0
CYCLE:   1896000052 Utilization st q (incomplete):  0
CYCLE:   1896000052 WDMA bytes sent:          0
CYCLE:   1896000052 Utilization ex q:  0
CYCLE:   1896000052 Utilization ex q (incomplete):  0
CYCLE:   1896000052 Utilization st q (incomplete):  0
CYCLE:   1896000052 Utilization ld q (incomplete):  0
CYCLE:   1896000052 WDMA total latency:          0
CYCLE:   1896000052 Utilization ex q:  0
CYCLE:   1896000052 Utilization:  0
CYCLE:   1896000052 Utilization ex q (incomplete):  0
CYCLE:   1898000052 Utilization ld q (incomplete):  0
CYCLE:   1898000052 RDMA bytes rec:          0
CYCLE:   1898000052 Utilization st q:  0
CYCLE:   1898000052 Utilization ld q:  0
CYCLE:   1898000052 Utilization:  0
CYCLE:   1898000052 Utilization ld q:  0
CYCLE:   1898000052 Utilization st q:  0
CYCLE:   1898000052 rdma_total_latency:          0
CYCLE:   1898000052 Utilization st q (incomplete):  0
CYCLE:   1898000052 WDMA bytes sent:          0
CYCLE:   1898000052 Utilization ex q:  0
CYCLE:   1898000052 Utilization ex q (incomplete):  0
CYCLE:   1898000052 Utilization st q (incomplete):  0
CYCLE:   1898000052 Utilization ld q (incomplete):  0
CYCLE:   1898000052 WDMA total latency:          0
CYCLE:   1898000052 Utilization ex q:  0
CYCLE:   1898000052 Utilization:  0
CYCLE:   1898000052 Utilization ex q (incomplete):  0
CYCLE:   1900000052 Utilization ld q (incomplete):  0
CYCLE:   1900000052 RDMA bytes rec:          0
CYCLE:   1900000052 Utilization st q:  0
CYCLE:   1900000052 Utilization ld q:  0
CYCLE:   1900000052 Utilization:  0
CYCLE:   1900000052 Utilization ld q:  0
CYCLE:   1900000052 Utilization st q:  0
CYCLE:   1900000052 rdma_total_latency:          0
CYCLE:   1900000052 Utilization st q (incomplete):  0
CYCLE:   1900000052 WDMA bytes sent:          0
CYCLE:   1900000052 Utilization ex q:  0
CYCLE:   1900000052 Utilization ex q (incomplete):  0
CYCLE:   1900000052 Utilization st q (incomplete):  0
CYCLE:   1900000052 Utilization ld q (incomplete):  0
CYCLE:   1900000052 WDMA total latency:          0
CYCLE:   1900000052 Utilization ex q:  0
CYCLE:   1900000052 Utilization:  0
CYCLE:   1900000052 Utilization ex q (incomplete):  0
CYCLE:   1902000052 Utilization ld q (incomplete):  0
CYCLE:   1902000052 RDMA bytes rec:          0
CYCLE:   1902000052 Utilization st q:  0
CYCLE:   1902000052 Utilization ld q:  0
CYCLE:   1902000052 Utilization:  0
CYCLE:   1902000052 Utilization ld q:  0
CYCLE:   1902000052 Utilization st q:  0
CYCLE:   1902000052 rdma_total_latency:          0
CYCLE:   1902000052 Utilization st q (incomplete):  0
CYCLE:   1902000052 WDMA bytes sent:          0
CYCLE:   1902000052 Utilization ex q:  0
CYCLE:   1902000052 Utilization ex q (incomplete):  0
CYCLE:   1902000052 Utilization st q (incomplete):  0
CYCLE:   1902000052 Utilization ld q (incomplete):  0
CYCLE:   1902000052 WDMA total latency:          0
CYCLE:   1902000052 Utilization ex q:  0
CYCLE:   1902000052 Utilization:  0
CYCLE:   1902000052 Utilization ex q (incomplete):  0
CYCLE:   1904000052 Utilization ld q (incomplete):  0
CYCLE:   1904000052 RDMA bytes rec:          0
CYCLE:   1904000052 Utilization st q:  0
CYCLE:   1904000052 Utilization ld q:  0
CYCLE:   1904000052 Utilization:  0
CYCLE:   1904000052 Utilization ld q:  0
CYCLE:   1904000052 Utilization st q:  0
CYCLE:   1904000052 rdma_total_latency:          0
CYCLE:   1904000052 Utilization st q (incomplete):  0
CYCLE:   1904000052 WDMA bytes sent:          0
CYCLE:   1904000052 Utilization ex q:  0
CYCLE:   1904000052 Utilization ex q (incomplete):  0
CYCLE:   1904000052 Utilization st q (incomplete):  0
CYCLE:   1904000052 Utilization ld q (incomplete):  0
CYCLE:   1904000052 WDMA total latency:          0
CYCLE:   1904000052 Utilization ex q:  0
CYCLE:   1904000052 Utilization:  0
CYCLE:   1904000052 Utilization ex q (incomplete):  0
CYCLE:   1906000052 Utilization ld q (incomplete):  0
CYCLE:   1906000052 RDMA bytes rec:          0
CYCLE:   1906000052 Utilization st q:  0
CYCLE:   1906000052 Utilization ld q:  0
CYCLE:   1906000052 Utilization:  0
CYCLE:   1906000052 Utilization ld q:  0
CYCLE:   1906000052 Utilization st q:  0
CYCLE:   1906000052 rdma_total_latency:          0
CYCLE:   1906000052 Utilization st q (incomplete):  0
CYCLE:   1906000052 WDMA bytes sent:          0
CYCLE:   1906000052 Utilization ex q:  0
CYCLE:   1906000052 Utilization ex q (incomplete):  0
CYCLE:   1906000052 Utilization st q (incomplete):  0
CYCLE:   1906000052 Utilization ld q (incomplete):  0
CYCLE:   1906000052 WDMA total latency:          0
CYCLE:   1906000052 Utilization ex q:  0
CYCLE:   1906000052 Utilization:  0
CYCLE:   1906000052 Utilization ex q (incomplete):  0
CYCLE:   1908000052 Utilization ld q (incomplete):  0
CYCLE:   1908000052 RDMA bytes rec:          0
CYCLE:   1908000052 Utilization st q:  0
CYCLE:   1908000052 Utilization ld q:  0
CYCLE:   1908000052 Utilization:  0
CYCLE:   1908000052 Utilization ld q:  0
CYCLE:   1908000052 Utilization st q:  0
CYCLE:   1908000052 rdma_total_latency:          0
CYCLE:   1908000052 Utilization st q (incomplete):  0
CYCLE:   1908000052 WDMA bytes sent:          0
CYCLE:   1908000052 Utilization ex q:  0
CYCLE:   1908000052 Utilization ex q (incomplete):  0
CYCLE:   1908000052 Utilization st q (incomplete):  0
CYCLE:   1908000052 Utilization ld q (incomplete):  0
CYCLE:   1908000052 WDMA total latency:          0
CYCLE:   1908000052 Utilization ex q:  0
CYCLE:   1908000052 Utilization:  0
CYCLE:   1908000052 Utilization ex q (incomplete):  0
CYCLE:   1910000052 Utilization ld q (incomplete):  0
CYCLE:   1910000052 RDMA bytes rec:          0
CYCLE:   1910000052 Utilization st q:  0
CYCLE:   1910000052 Utilization ld q:  0
CYCLE:   1910000052 Utilization:  0
CYCLE:   1910000052 Utilization ld q:  0
CYCLE:   1910000052 Utilization st q:  0
CYCLE:   1910000052 rdma_total_latency:          0
CYCLE:   1910000052 Utilization st q (incomplete):  0
CYCLE:   1910000052 WDMA bytes sent:          0
CYCLE:   1910000052 Utilization ex q:  0
CYCLE:   1910000052 Utilization ex q (incomplete):  0
CYCLE:   1910000052 Utilization st q (incomplete):  0
CYCLE:   1910000052 Utilization ld q (incomplete):  0
CYCLE:   1910000052 WDMA total latency:          0
CYCLE:   1910000052 Utilization ex q:  0
CYCLE:   1910000052 Utilization:  0
CYCLE:   1910000052 Utilization ex q (incomplete):  0
CYCLE:   1912000052 Utilization ld q (incomplete):  0
CYCLE:   1912000052 RDMA bytes rec:          0
CYCLE:   1912000052 Utilization st q:  0
CYCLE:   1912000052 Utilization ld q:  0
CYCLE:   1912000052 Utilization:  0
CYCLE:   1912000052 Utilization ld q:  0
CYCLE:   1912000052 Utilization st q:  0
CYCLE:   1912000052 rdma_total_latency:          0
CYCLE:   1912000052 Utilization st q (incomplete):  0
CYCLE:   1912000052 WDMA bytes sent:          0
CYCLE:   1912000052 Utilization ex q:  0
CYCLE:   1912000052 Utilization ex q (incomplete):  0
CYCLE:   1912000052 Utilization st q (incomplete):  0
CYCLE:   1912000052 Utilization ld q (incomplete):  0
CYCLE:   1912000052 WDMA total latency:          0
CYCLE:   1912000052 Utilization ex q:  0
CYCLE:   1912000052 Utilization:  0
CYCLE:   1912000052 Utilization ex q (incomplete):  0
CYCLE:   1914000052 Utilization ld q (incomplete):  0
CYCLE:   1914000052 RDMA bytes rec:          0
CYCLE:   1914000052 Utilization st q:  0
CYCLE:   1914000052 Utilization ld q:  0
CYCLE:   1914000052 Utilization:  0
CYCLE:   1914000052 Utilization ld q:  0
CYCLE:   1914000052 Utilization st q:  0
CYCLE:   1914000052 rdma_total_latency:          0
CYCLE:   1914000052 Utilization st q (incomplete):  0
CYCLE:   1914000052 WDMA bytes sent:          0
CYCLE:   1914000052 Utilization ex q:  0
CYCLE:   1914000052 Utilization ex q (incomplete):  0
CYCLE:   1914000052 Utilization st q (incomplete):  0
CYCLE:   1914000052 Utilization ld q (incomplete):  0
CYCLE:   1914000052 WDMA total latency:          0
CYCLE:   1914000052 Utilization ex q:  0
CYCLE:   1914000052 Utilization:  0
CYCLE:   1914000052 Utilization ex q (incomplete):  0
CYCLE:   1916000052 Utilization ld q (incomplete):  0
CYCLE:   1916000052 RDMA bytes rec:          0
CYCLE:   1916000052 Utilization st q:  0
CYCLE:   1916000052 Utilization ld q:  0
CYCLE:   1916000052 Utilization:  0
CYCLE:   1916000052 Utilization ld q:  0
CYCLE:   1916000052 Utilization st q:  0
CYCLE:   1916000052 rdma_total_latency:          0
CYCLE:   1916000052 Utilization st q (incomplete):  0
CYCLE:   1916000052 WDMA bytes sent:          0
CYCLE:   1916000052 Utilization ex q:  0
CYCLE:   1916000052 Utilization ex q (incomplete):  0
CYCLE:   1916000052 Utilization st q (incomplete):  0
CYCLE:   1916000052 Utilization ld q (incomplete):  0
CYCLE:   1916000052 WDMA total latency:          0
CYCLE:   1916000052 Utilization ex q:  0
CYCLE:   1916000052 Utilization:  0
CYCLE:   1916000052 Utilization ex q (incomplete):  0
CYCLE:   1918000052 Utilization ld q (incomplete):  0
CYCLE:   1918000052 RDMA bytes rec:          0
CYCLE:   1918000052 Utilization st q:  0
CYCLE:   1918000052 Utilization ld q:  0
CYCLE:   1918000052 Utilization:  0
CYCLE:   1918000052 Utilization ld q:  0
CYCLE:   1918000052 Utilization st q:  0
CYCLE:   1918000052 rdma_total_latency:          0
CYCLE:   1918000052 Utilization st q (incomplete):  0
CYCLE:   1918000052 WDMA bytes sent:          0
CYCLE:   1918000052 Utilization ex q:  0
CYCLE:   1918000052 Utilization ex q (incomplete):  0
CYCLE:   1918000052 Utilization st q (incomplete):  0
CYCLE:   1918000052 Utilization ld q (incomplete):  0
CYCLE:   1918000052 WDMA total latency:          0
CYCLE:   1918000052 Utilization ex q:  0
CYCLE:   1918000052 Utilization:  0
CYCLE:   1918000052 Utilization ex q (incomplete):  0
CYCLE:   1920000052 Utilization ld q (incomplete):  0
CYCLE:   1920000052 RDMA bytes rec:          0
CYCLE:   1920000052 Utilization st q:  0
CYCLE:   1920000052 Utilization ld q:  0
CYCLE:   1920000052 Utilization:  0
CYCLE:   1920000052 Utilization ld q:  0
CYCLE:   1920000052 Utilization st q:  0
CYCLE:   1920000052 rdma_total_latency:          0
CYCLE:   1920000052 Utilization st q (incomplete):  0
CYCLE:   1920000052 WDMA bytes sent:          0
CYCLE:   1920000052 Utilization ex q:  0
CYCLE:   1920000052 Utilization ex q (incomplete):  0
CYCLE:   1920000052 Utilization st q (incomplete):  0
CYCLE:   1920000052 Utilization ld q (incomplete):  0
CYCLE:   1920000052 WDMA total latency:          0
CYCLE:   1920000052 Utilization ex q:  0
CYCLE:   1920000052 Utilization:  0
CYCLE:   1920000052 Utilization ex q (incomplete):  0
CYCLE:   1922000052 Utilization ld q (incomplete):  0
CYCLE:   1922000052 RDMA bytes rec:          0
CYCLE:   1922000052 Utilization st q:  0
CYCLE:   1922000052 Utilization ld q:  0
CYCLE:   1922000052 Utilization:  0
CYCLE:   1922000052 Utilization ld q:  0
CYCLE:   1922000052 Utilization st q:  0
CYCLE:   1922000052 rdma_total_latency:          0
CYCLE:   1922000052 Utilization st q (incomplete):  0
CYCLE:   1922000052 WDMA bytes sent:          0
CYCLE:   1922000052 Utilization ex q:  0
CYCLE:   1922000052 Utilization ex q (incomplete):  0
CYCLE:   1922000052 Utilization st q (incomplete):  0
CYCLE:   1922000052 Utilization ld q (incomplete):  0
CYCLE:   1922000052 WDMA total latency:          0
CYCLE:   1922000052 Utilization ex q:  0
CYCLE:   1922000052 Utilization:  0
CYCLE:   1922000052 Utilization ex q (incomplete):  0
CYCLE:   1924000052 Utilization ld q (incomplete):  0
CYCLE:   1924000052 RDMA bytes rec:          0
CYCLE:   1924000052 Utilization st q:  0
CYCLE:   1924000052 Utilization ld q:  0
CYCLE:   1924000052 Utilization:  0
CYCLE:   1924000052 Utilization ld q:  0
CYCLE:   1924000052 Utilization st q:  0
CYCLE:   1924000052 rdma_total_latency:          0
CYCLE:   1924000052 Utilization st q (incomplete):  0
CYCLE:   1924000052 WDMA bytes sent:          0
CYCLE:   1924000052 Utilization ex q:  0
CYCLE:   1924000052 Utilization ex q (incomplete):  0
CYCLE:   1924000052 Utilization st q (incomplete):  0
CYCLE:   1924000052 Utilization ld q (incomplete):  0
CYCLE:   1924000052 WDMA total latency:          0
CYCLE:   1924000052 Utilization ex q:  0
CYCLE:   1924000052 Utilization:  0
CYCLE:   1924000052 Utilization ex q (incomplete):  0
CYCLE:   1926000052 Utilization ld q (incomplete):  0
CYCLE:   1926000052 RDMA bytes rec:          0
CYCLE:   1926000052 Utilization st q:  0
CYCLE:   1926000052 Utilization ld q:  0
CYCLE:   1926000052 Utilization:  0
CYCLE:   1926000052 Utilization ld q:  0
CYCLE:   1926000052 Utilization st q:  0
CYCLE:   1926000052 rdma_total_latency:          0
CYCLE:   1926000052 Utilization st q (incomplete):  0
CYCLE:   1926000052 WDMA bytes sent:          0
CYCLE:   1926000052 Utilization ex q:  0
CYCLE:   1926000052 Utilization ex q (incomplete):  0
CYCLE:   1926000052 Utilization st q (incomplete):  0
CYCLE:   1926000052 Utilization ld q (incomplete):  0
CYCLE:   1926000052 WDMA total latency:          0
CYCLE:   1926000052 Utilization ex q:  0
CYCLE:   1926000052 Utilization:  0
CYCLE:   1926000052 Utilization ex q (incomplete):  0
CYCLE:   1928000052 Utilization ld q (incomplete):  0
CYCLE:   1928000052 RDMA bytes rec:          0
CYCLE:   1928000052 Utilization st q:  0
CYCLE:   1928000052 Utilization ld q:  0
CYCLE:   1928000052 Utilization:  0
CYCLE:   1928000052 Utilization ld q:  0
CYCLE:   1928000052 Utilization st q:  0
CYCLE:   1928000052 rdma_total_latency:          0
CYCLE:   1928000052 Utilization st q (incomplete):  0
CYCLE:   1928000052 WDMA bytes sent:          0
CYCLE:   1928000052 Utilization ex q:  0
CYCLE:   1928000052 Utilization ex q (incomplete):  0
CYCLE:   1928000052 Utilization st q (incomplete):  0
CYCLE:   1928000052 Utilization ld q (incomplete):  0
CYCLE:   1928000052 WDMA total latency:          0
CYCLE:   1928000052 Utilization ex q:  0
CYCLE:   1928000052 Utilization:  0
CYCLE:   1928000052 Utilization ex q (incomplete):  0
CYCLE:   1930000052 Utilization ld q (incomplete):  0
CYCLE:   1930000052 RDMA bytes rec:          0
CYCLE:   1930000052 Utilization st q:  0
CYCLE:   1930000052 Utilization ld q:  0
CYCLE:   1930000052 Utilization:  0
CYCLE:   1930000052 Utilization ld q:  0
CYCLE:   1930000052 Utilization st q:  0
CYCLE:   1930000052 rdma_total_latency:          0
CYCLE:   1930000052 Utilization st q (incomplete):  0
CYCLE:   1930000052 WDMA bytes sent:          0
CYCLE:   1930000052 Utilization ex q:  0
CYCLE:   1930000052 Utilization ex q (incomplete):  0
CYCLE:   1930000052 Utilization st q (incomplete):  0
CYCLE:   1930000052 Utilization ld q (incomplete):  0
CYCLE:   1930000052 WDMA total latency:          0
CYCLE:   1930000052 Utilization ex q:  0
CYCLE:   1930000052 Utilization:  0
CYCLE:   1930000052 Utilization ex q (incomplete):  0
CYCLE:   1932000052 Utilization ld q (incomplete):  0
CYCLE:   1932000052 RDMA bytes rec:          0
CYCLE:   1932000052 Utilization st q:  0
CYCLE:   1932000052 Utilization ld q:  0
CYCLE:   1932000052 Utilization:  0
CYCLE:   1932000052 Utilization ld q:  0
CYCLE:   1932000052 Utilization st q:  0
CYCLE:   1932000052 rdma_total_latency:          0
CYCLE:   1932000052 Utilization st q (incomplete):  0
CYCLE:   1932000052 WDMA bytes sent:          0
CYCLE:   1932000052 Utilization ex q:  0
CYCLE:   1932000052 Utilization ex q (incomplete):  0
CYCLE:   1932000052 Utilization st q (incomplete):  0
CYCLE:   1932000052 Utilization ld q (incomplete):  0
CYCLE:   1932000052 WDMA total latency:          0
CYCLE:   1932000052 Utilization ex q:  0
CYCLE:   1932000052 Utilization:  0
CYCLE:   1932000052 Utilization ex q (incomplete):  0
CYCLE:   1934000052 Utilization ld q (incomplete):  0
CYCLE:   1934000052 RDMA bytes rec:          0
CYCLE:   1934000052 Utilization st q:  0
CYCLE:   1934000052 Utilization ld q:  0
CYCLE:   1934000052 Utilization:  0
CYCLE:   1934000052 Utilization ld q:  0
CYCLE:   1934000052 Utilization st q:  0
CYCLE:   1934000052 rdma_total_latency:          0
CYCLE:   1934000052 Utilization st q (incomplete):  0
CYCLE:   1934000052 WDMA bytes sent:          0
CYCLE:   1934000052 Utilization ex q:  0
CYCLE:   1934000052 Utilization ex q (incomplete):  0
CYCLE:   1934000052 Utilization st q (incomplete):  0
CYCLE:   1934000052 Utilization ld q (incomplete):  0
CYCLE:   1934000052 WDMA total latency:          0
CYCLE:   1934000052 Utilization ex q:  0
CYCLE:   1934000052 Utilization:  0
CYCLE:   1934000052 Utilization ex q (incomplete):  0
CYCLE:   1936000052 Utilization ld q (incomplete):  0
CYCLE:   1936000052 RDMA bytes rec:          0
CYCLE:   1936000052 Utilization st q:  0
CYCLE:   1936000052 Utilization ld q:  0
CYCLE:   1936000052 Utilization:  0
CYCLE:   1936000052 Utilization ld q:  0
CYCLE:   1936000052 Utilization st q:  0
CYCLE:   1936000052 rdma_total_latency:          0
CYCLE:   1936000052 Utilization st q (incomplete):  0
CYCLE:   1936000052 WDMA bytes sent:          0
CYCLE:   1936000052 Utilization ex q:  0
CYCLE:   1936000052 Utilization ex q (incomplete):  0
CYCLE:   1936000052 Utilization st q (incomplete):  0
CYCLE:   1936000052 Utilization ld q (incomplete):  0
CYCLE:   1936000052 WDMA total latency:          0
CYCLE:   1936000052 Utilization ex q:  0
CYCLE:   1936000052 Utilization:  0
CYCLE:   1936000052 Utilization ex q (incomplete):  0
CYCLE:   1938000052 Utilization ld q (incomplete):  0
CYCLE:   1938000052 RDMA bytes rec:          0
CYCLE:   1938000052 Utilization st q:  0
CYCLE:   1938000052 Utilization ld q:  0
CYCLE:   1938000052 Utilization:  0
CYCLE:   1938000052 Utilization ld q:  0
CYCLE:   1938000052 Utilization st q:  0
CYCLE:   1938000052 rdma_total_latency:          0
CYCLE:   1938000052 Utilization st q (incomplete):  0
CYCLE:   1938000052 WDMA bytes sent:          0
CYCLE:   1938000052 Utilization ex q:  0
CYCLE:   1938000052 Utilization ex q (incomplete):  0
CYCLE:   1938000052 Utilization st q (incomplete):  0
CYCLE:   1938000052 Utilization ld q (incomplete):  0
CYCLE:   1938000052 WDMA total latency:          0
CYCLE:   1938000052 Utilization ex q:  0
CYCLE:   1938000052 Utilization:  0
CYCLE:   1938000052 Utilization ex q (incomplete):  0
CYCLE:   1940000052 Utilization ld q (incomplete):  0
CYCLE:   1940000052 RDMA bytes rec:          0
CYCLE:   1940000052 Utilization st q:  0
CYCLE:   1940000052 Utilization ld q:  0
CYCLE:   1940000052 Utilization:  0
CYCLE:   1940000052 Utilization ld q:  0
CYCLE:   1940000052 Utilization st q:  0
CYCLE:   1940000052 rdma_total_latency:          0
CYCLE:   1940000052 Utilization st q (incomplete):  0
CYCLE:   1940000052 WDMA bytes sent:          0
CYCLE:   1940000052 Utilization ex q:  0
CYCLE:   1940000052 Utilization ex q (incomplete):  0
CYCLE:   1940000052 Utilization st q (incomplete):  0
CYCLE:   1940000052 Utilization ld q (incomplete):  0
CYCLE:   1940000052 WDMA total latency:          0
CYCLE:   1940000052 Utilization ex q:  0
CYCLE:   1940000052 Utilization:  0
CYCLE:   1940000052 Utilization ex q (incomplete):  0
CYCLE:   1942000052 Utilization ld q (incomplete):  0
CYCLE:   1942000052 RDMA bytes rec:          0
CYCLE:   1942000052 Utilization st q:  0
CYCLE:   1942000052 Utilization ld q:  0
CYCLE:   1942000052 Utilization:  0
CYCLE:   1942000052 Utilization ld q:  0
CYCLE:   1942000052 Utilization st q:  0
CYCLE:   1942000052 rdma_total_latency:          0
CYCLE:   1942000052 Utilization st q (incomplete):  0
CYCLE:   1942000052 WDMA bytes sent:          0
CYCLE:   1942000052 Utilization ex q:  0
CYCLE:   1942000052 Utilization ex q (incomplete):  0
CYCLE:   1942000052 Utilization st q (incomplete):  0
CYCLE:   1942000052 Utilization ld q (incomplete):  0
CYCLE:   1942000052 WDMA total latency:          0
CYCLE:   1942000052 Utilization ex q:  0
CYCLE:   1942000052 Utilization:  0
CYCLE:   1942000052 Utilization ex q (incomplete):  0
CYCLE:   1944000052 Utilization ld q (incomplete):  0
CYCLE:   1944000052 RDMA bytes rec:          0
CYCLE:   1944000052 Utilization st q:  0
CYCLE:   1944000052 Utilization ld q:  0
CYCLE:   1944000052 Utilization:  0
CYCLE:   1944000052 Utilization ld q:  0
CYCLE:   1944000052 Utilization st q:  0
CYCLE:   1944000052 rdma_total_latency:          0
CYCLE:   1944000052 Utilization st q (incomplete):  0
CYCLE:   1944000052 WDMA bytes sent:          0
CYCLE:   1944000052 Utilization ex q:  0
CYCLE:   1944000052 Utilization ex q (incomplete):  0
CYCLE:   1944000052 Utilization st q (incomplete):  0
CYCLE:   1944000052 Utilization ld q (incomplete):  0
CYCLE:   1944000052 WDMA total latency:          0
CYCLE:   1944000052 Utilization ex q:  0
CYCLE:   1944000052 Utilization:  0
CYCLE:   1944000052 Utilization ex q (incomplete):  0
CYCLE:   1946000052 Utilization ld q (incomplete):  0
CYCLE:   1946000052 RDMA bytes rec:          0
CYCLE:   1946000052 Utilization st q:  0
CYCLE:   1946000052 Utilization ld q:  0
CYCLE:   1946000052 Utilization:  0
CYCLE:   1946000052 Utilization ld q:  0
CYCLE:   1946000052 Utilization st q:  0
CYCLE:   1946000052 rdma_total_latency:          0
CYCLE:   1946000052 Utilization st q (incomplete):  0
CYCLE:   1946000052 WDMA bytes sent:          0
CYCLE:   1946000052 Utilization ex q:  0
CYCLE:   1946000052 Utilization ex q (incomplete):  0
CYCLE:   1946000052 Utilization st q (incomplete):  0
CYCLE:   1946000052 Utilization ld q (incomplete):  0
CYCLE:   1946000052 WDMA total latency:          0
CYCLE:   1946000052 Utilization ex q:  0
CYCLE:   1946000052 Utilization:  0
CYCLE:   1946000052 Utilization ex q (incomplete):  0
CYCLE:   1948000052 Utilization ld q (incomplete):  0
CYCLE:   1948000052 RDMA bytes rec:          0
CYCLE:   1948000052 Utilization st q:  0
CYCLE:   1948000052 Utilization ld q:  0
CYCLE:   1948000052 Utilization:  0
CYCLE:   1948000052 Utilization ld q:  0
CYCLE:   1948000052 Utilization st q:  0
CYCLE:   1948000052 rdma_total_latency:          0
CYCLE:   1948000052 Utilization st q (incomplete):  0
CYCLE:   1948000052 WDMA bytes sent:          0
CYCLE:   1948000052 Utilization ex q:  0
CYCLE:   1948000052 Utilization ex q (incomplete):  0
CYCLE:   1948000052 Utilization st q (incomplete):  0
CYCLE:   1948000052 Utilization ld q (incomplete):  0
CYCLE:   1948000052 WDMA total latency:          0
CYCLE:   1948000052 Utilization ex q:  0
CYCLE:   1948000052 Utilization:  0
CYCLE:   1948000052 Utilization ex q (incomplete):  0
CYCLE:   1950000052 Utilization ld q (incomplete):  0
CYCLE:   1950000052 RDMA bytes rec:          0
CYCLE:   1950000052 Utilization st q:  0
CYCLE:   1950000052 Utilization ld q:  0
CYCLE:   1950000052 Utilization:  0
CYCLE:   1950000052 Utilization ld q:  0
CYCLE:   1950000052 Utilization st q:  0
CYCLE:   1950000052 rdma_total_latency:          0
CYCLE:   1950000052 Utilization st q (incomplete):  0
CYCLE:   1950000052 WDMA bytes sent:          0
CYCLE:   1950000052 Utilization ex q:  0
CYCLE:   1950000052 Utilization ex q (incomplete):  0
CYCLE:   1950000052 Utilization st q (incomplete):  0
CYCLE:   1950000052 Utilization ld q (incomplete):  0
CYCLE:   1950000052 WDMA total latency:          0
CYCLE:   1950000052 Utilization ex q:  0
CYCLE:   1950000052 Utilization:  0
CYCLE:   1950000052 Utilization ex q (incomplete):  0
CYCLE:   1952000052 Utilization ld q (incomplete):  0
CYCLE:   1952000052 RDMA bytes rec:          0
CYCLE:   1952000052 Utilization st q:  0
CYCLE:   1952000052 Utilization ld q:  0
CYCLE:   1952000052 Utilization:  0
CYCLE:   1952000052 Utilization ld q:  0
CYCLE:   1952000052 Utilization st q:  0
CYCLE:   1952000052 rdma_total_latency:          0
CYCLE:   1952000052 Utilization st q (incomplete):  0
CYCLE:   1952000052 WDMA bytes sent:          0
CYCLE:   1952000052 Utilization ex q:  0
CYCLE:   1952000052 Utilization ex q (incomplete):  0
CYCLE:   1952000052 Utilization st q (incomplete):  0
CYCLE:   1952000052 Utilization ld q (incomplete):  0
CYCLE:   1952000052 WDMA total latency:          0
CYCLE:   1952000052 Utilization ex q:  0
CYCLE:   1952000052 Utilization:  0
CYCLE:   1952000052 Utilization ex q (incomplete):  0
CYCLE:   1954000052 Utilization ld q (incomplete):  0
CYCLE:   1954000052 RDMA bytes rec:          0
CYCLE:   1954000052 Utilization st q:  0
CYCLE:   1954000052 Utilization ld q:  0
CYCLE:   1954000052 Utilization:  0
CYCLE:   1954000052 Utilization ld q:  0
CYCLE:   1954000052 Utilization st q:  0
CYCLE:   1954000052 rdma_total_latency:          0
CYCLE:   1954000052 Utilization st q (incomplete):  0
CYCLE:   1954000052 WDMA bytes sent:          0
CYCLE:   1954000052 Utilization ex q:  0
CYCLE:   1954000052 Utilization ex q (incomplete):  0
CYCLE:   1954000052 Utilization st q (incomplete):  0
CYCLE:   1954000052 Utilization ld q (incomplete):  0
CYCLE:   1954000052 WDMA total latency:          0
CYCLE:   1954000052 Utilization ex q:  0
CYCLE:   1954000052 Utilization:  0
CYCLE:   1954000052 Utilization ex q (incomplete):  0
CYCLE:   1956000052 Utilization ld q (incomplete):  0
CYCLE:   1956000052 RDMA bytes rec:          0
CYCLE:   1956000052 Utilization st q:  0
CYCLE:   1956000052 Utilization ld q:  0
CYCLE:   1956000052 Utilization:  0
CYCLE:   1956000052 Utilization ld q:  0
CYCLE:   1956000052 Utilization st q:  0
CYCLE:   1956000052 rdma_total_latency:          0
CYCLE:   1956000052 Utilization st q (incomplete):  0
CYCLE:   1956000052 WDMA bytes sent:          0
CYCLE:   1956000052 Utilization ex q:  0
CYCLE:   1956000052 Utilization ex q (incomplete):  0
CYCLE:   1956000052 Utilization st q (incomplete):  0
CYCLE:   1956000052 Utilization ld q (incomplete):  0
CYCLE:   1956000052 WDMA total latency:          0
CYCLE:   1956000052 Utilization ex q:  0
CYCLE:   1956000052 Utilization:  0
CYCLE:   1956000052 Utilization ex q (incomplete):  0
CYCLE:   1958000052 Utilization ld q (incomplete):  0
CYCLE:   1958000052 RDMA bytes rec:          0
CYCLE:   1958000052 Utilization st q:  0
CYCLE:   1958000052 Utilization ld q:  0
CYCLE:   1958000052 Utilization:  0
CYCLE:   1958000052 Utilization ld q:  0
CYCLE:   1958000052 Utilization st q:  0
CYCLE:   1958000052 rdma_total_latency:          0
CYCLE:   1958000052 Utilization st q (incomplete):  0
CYCLE:   1958000052 WDMA bytes sent:          0
CYCLE:   1958000052 Utilization ex q:  0
CYCLE:   1958000052 Utilization ex q (incomplete):  0
CYCLE:   1958000052 Utilization st q (incomplete):  0
CYCLE:   1958000052 Utilization ld q (incomplete):  0
CYCLE:   1958000052 WDMA total latency:          0
CYCLE:   1958000052 Utilization ex q:  0
CYCLE:   1958000052 Utilization:  0
CYCLE:   1958000052 Utilization ex q (incomplete):  0
CYCLE:   1960000052 Utilization ld q (incomplete):  0
CYCLE:   1960000052 RDMA bytes rec:          0
CYCLE:   1960000052 Utilization st q:  0
CYCLE:   1960000052 Utilization ld q:  0
CYCLE:   1960000052 Utilization:  0
CYCLE:   1960000052 Utilization ld q:  0
CYCLE:   1960000052 Utilization st q:  0
CYCLE:   1960000052 rdma_total_latency:          0
CYCLE:   1960000052 Utilization st q (incomplete):  0
CYCLE:   1960000052 WDMA bytes sent:          0
CYCLE:   1960000052 Utilization ex q:  0
CYCLE:   1960000052 Utilization ex q (incomplete):  0
CYCLE:   1960000052 Utilization st q (incomplete):  0
CYCLE:   1960000052 Utilization ld q (incomplete):  0
CYCLE:   1960000052 WDMA total latency:          0
CYCLE:   1960000052 Utilization ex q:  0
CYCLE:   1960000052 Utilization:  0
CYCLE:   1960000052 Utilization ex q (incomplete):  0
CYCLE:   1962000052 Utilization ld q (incomplete):  0
CYCLE:   1962000052 RDMA bytes rec:          0
CYCLE:   1962000052 Utilization st q:  0
CYCLE:   1962000052 Utilization ld q:  0
CYCLE:   1962000052 Utilization:  0
CYCLE:   1962000052 Utilization ld q:  0
CYCLE:   1962000052 Utilization st q:  0
CYCLE:   1962000052 rdma_total_latency:          0
CYCLE:   1962000052 Utilization st q (incomplete):  0
CYCLE:   1962000052 WDMA bytes sent:          0
CYCLE:   1962000052 Utilization ex q:  0
CYCLE:   1962000052 Utilization ex q (incomplete):  0
CYCLE:   1962000052 Utilization st q (incomplete):  0
CYCLE:   1962000052 Utilization ld q (incomplete):  0
CYCLE:   1962000052 WDMA total latency:          0
CYCLE:   1962000052 Utilization ex q:  0
CYCLE:   1962000052 Utilization:  0
CYCLE:   1962000052 Utilization ex q (incomplete):  0
CYCLE:   1964000052 Utilization ld q (incomplete):  0
CYCLE:   1964000052 RDMA bytes rec:          0
CYCLE:   1964000052 Utilization st q:  0
CYCLE:   1964000052 Utilization ld q:  0
CYCLE:   1964000052 Utilization:  0
CYCLE:   1964000052 Utilization ld q:  0
CYCLE:   1964000052 Utilization st q:  0
CYCLE:   1964000052 rdma_total_latency:          0
CYCLE:   1964000052 Utilization st q (incomplete):  0
CYCLE:   1964000052 WDMA bytes sent:          0
CYCLE:   1964000052 Utilization ex q:  0
CYCLE:   1964000052 Utilization ex q (incomplete):  0
CYCLE:   1964000052 Utilization st q (incomplete):  0
CYCLE:   1964000052 Utilization ld q (incomplete):  0
CYCLE:   1964000052 WDMA total latency:          0
CYCLE:   1964000052 Utilization ex q:  0
CYCLE:   1964000052 Utilization:  0
CYCLE:   1964000052 Utilization ex q (incomplete):  0
CYCLE:   1966000052 Utilization ld q (incomplete):  0
CYCLE:   1966000052 RDMA bytes rec:          0
CYCLE:   1966000052 Utilization st q:  0
CYCLE:   1966000052 Utilization ld q:  0
CYCLE:   1966000052 Utilization:  0
CYCLE:   1966000052 Utilization ld q:  0
CYCLE:   1966000052 Utilization st q:  0
CYCLE:   1966000052 rdma_total_latency:          0
CYCLE:   1966000052 Utilization st q (incomplete):  0
CYCLE:   1966000052 WDMA bytes sent:          0
CYCLE:   1966000052 Utilization ex q:  0
CYCLE:   1966000052 Utilization ex q (incomplete):  0
CYCLE:   1966000052 Utilization st q (incomplete):  0
CYCLE:   1966000052 Utilization ld q (incomplete):  0
CYCLE:   1966000052 WDMA total latency:          0
CYCLE:   1966000052 Utilization ex q:  0
CYCLE:   1966000052 Utilization:  0
CYCLE:   1966000052 Utilization ex q (incomplete):  0
CYCLE:   1968000052 Utilization ld q (incomplete):  0
CYCLE:   1968000052 RDMA bytes rec:          0
CYCLE:   1968000052 Utilization st q:  0
CYCLE:   1968000052 Utilization ld q:  0
CYCLE:   1968000052 Utilization:  0
CYCLE:   1968000052 Utilization ld q:  0
CYCLE:   1968000052 Utilization st q:  0
CYCLE:   1968000052 rdma_total_latency:          0
CYCLE:   1968000052 Utilization st q (incomplete):  0
CYCLE:   1968000052 WDMA bytes sent:          0
CYCLE:   1968000052 Utilization ex q:  0
CYCLE:   1968000052 Utilization ex q (incomplete):  0
CYCLE:   1968000052 Utilization st q (incomplete):  0
CYCLE:   1968000052 Utilization ld q (incomplete):  0
CYCLE:   1968000052 WDMA total latency:          0
CYCLE:   1968000052 Utilization ex q:  0
CYCLE:   1968000052 Utilization:  0
CYCLE:   1968000052 Utilization ex q (incomplete):  0
CYCLE:   1970000052 Utilization ld q (incomplete):  0
CYCLE:   1970000052 RDMA bytes rec:          0
CYCLE:   1970000052 Utilization st q:  0
CYCLE:   1970000052 Utilization ld q:  0
CYCLE:   1970000052 Utilization:  0
CYCLE:   1970000052 Utilization ld q:  0
CYCLE:   1970000052 Utilization st q:  0
CYCLE:   1970000052 rdma_total_latency:          0
CYCLE:   1970000052 Utilization st q (incomplete):  0
CYCLE:   1970000052 WDMA bytes sent:          0
CYCLE:   1970000052 Utilization ex q:  0
CYCLE:   1970000052 Utilization ex q (incomplete):  0
CYCLE:   1970000052 Utilization st q (incomplete):  0
CYCLE:   1970000052 Utilization ld q (incomplete):  0
CYCLE:   1970000052 WDMA total latency:          0
CYCLE:   1970000052 Utilization ex q:  0
CYCLE:   1970000052 Utilization:  0
CYCLE:   1970000052 Utilization ex q (incomplete):  0
CYCLE:   1972000052 Utilization ld q (incomplete):  0
CYCLE:   1972000052 RDMA bytes rec:          0
CYCLE:   1972000052 Utilization st q:  0
CYCLE:   1972000052 Utilization ld q:  0
CYCLE:   1972000052 Utilization:  0
CYCLE:   1972000052 Utilization ld q:  0
CYCLE:   1972000052 Utilization st q:  0
CYCLE:   1972000052 rdma_total_latency:          0
CYCLE:   1972000052 Utilization st q (incomplete):  0
CYCLE:   1972000052 WDMA bytes sent:          0
CYCLE:   1972000052 Utilization ex q:  0
CYCLE:   1972000052 Utilization ex q (incomplete):  0
CYCLE:   1972000052 Utilization st q (incomplete):  0
CYCLE:   1972000052 Utilization ld q (incomplete):  0
CYCLE:   1972000052 WDMA total latency:          0
CYCLE:   1972000052 Utilization ex q:  0
CYCLE:   1972000052 Utilization:  0
CYCLE:   1972000052 Utilization ex q (incomplete):  0
CYCLE:   1974000052 Utilization ld q (incomplete):  0
CYCLE:   1974000052 RDMA bytes rec:          0
CYCLE:   1974000052 Utilization st q:  0
CYCLE:   1974000052 Utilization ld q:  0
CYCLE:   1974000052 Utilization:  0
CYCLE:   1974000052 Utilization ld q:  0
CYCLE:   1974000052 Utilization st q:  0
CYCLE:   1974000052 rdma_total_latency:          0
CYCLE:   1974000052 Utilization st q (incomplete):  0
CYCLE:   1974000052 WDMA bytes sent:          0
CYCLE:   1974000052 Utilization ex q:  0
CYCLE:   1974000052 Utilization ex q (incomplete):  0
CYCLE:   1974000052 Utilization st q (incomplete):  0
CYCLE:   1974000052 Utilization ld q (incomplete):  0
CYCLE:   1974000052 WDMA total latency:          0
CYCLE:   1974000052 Utilization ex q:  0
CYCLE:   1974000052 Utilization:  0
CYCLE:   1974000052 Utilization ex q (incomplete):  0
CYCLE:   1976000052 Utilization ld q (incomplete):  0
CYCLE:   1976000052 RDMA bytes rec:          0
CYCLE:   1976000052 Utilization st q:  0
CYCLE:   1976000052 Utilization ld q:  0
CYCLE:   1976000052 Utilization:  0
CYCLE:   1976000052 Utilization ld q:  0
CYCLE:   1976000052 Utilization st q:  0
CYCLE:   1976000052 rdma_total_latency:          0
CYCLE:   1976000052 Utilization st q (incomplete):  0
CYCLE:   1976000052 WDMA bytes sent:          0
CYCLE:   1976000052 Utilization ex q:  0
CYCLE:   1976000052 Utilization ex q (incomplete):  0
CYCLE:   1976000052 Utilization st q (incomplete):  0
CYCLE:   1976000052 Utilization ld q (incomplete):  0
CYCLE:   1976000052 WDMA total latency:          0
CYCLE:   1976000052 Utilization ex q:  0
CYCLE:   1976000052 Utilization:  0
CYCLE:   1976000052 Utilization ex q (incomplete):  0
CYCLE:   1978000052 Utilization ld q (incomplete):  0
CYCLE:   1978000052 RDMA bytes rec:          0
CYCLE:   1978000052 Utilization st q:  0
CYCLE:   1978000052 Utilization ld q:  0
CYCLE:   1978000052 Utilization:  0
CYCLE:   1978000052 Utilization ld q:  0
CYCLE:   1978000052 Utilization st q:  0
CYCLE:   1978000052 rdma_total_latency:          0
CYCLE:   1978000052 Utilization st q (incomplete):  0
CYCLE:   1978000052 WDMA bytes sent:          0
CYCLE:   1978000052 Utilization ex q:  0
CYCLE:   1978000052 Utilization ex q (incomplete):  0
CYCLE:   1978000052 Utilization st q (incomplete):  0
CYCLE:   1978000052 Utilization ld q (incomplete):  0
CYCLE:   1978000052 WDMA total latency:          0
CYCLE:   1978000052 Utilization ex q:  0
CYCLE:   1978000052 Utilization:  0
CYCLE:   1978000052 Utilization ex q (incomplete):  0
CYCLE:   1980000052 Utilization ld q (incomplete):  0
CYCLE:   1980000052 RDMA bytes rec:          0
CYCLE:   1980000052 Utilization st q:  0
CYCLE:   1980000052 Utilization ld q:  0
CYCLE:   1980000052 Utilization:  0
CYCLE:   1980000052 Utilization ld q:  0
CYCLE:   1980000052 Utilization st q:  0
CYCLE:   1980000052 rdma_total_latency:          0
CYCLE:   1980000052 Utilization st q (incomplete):  0
CYCLE:   1980000052 WDMA bytes sent:          0
CYCLE:   1980000052 Utilization ex q:  0
CYCLE:   1980000052 Utilization ex q (incomplete):  0
CYCLE:   1980000052 Utilization st q (incomplete):  0
CYCLE:   1980000052 Utilization ld q (incomplete):  0
CYCLE:   1980000052 WDMA total latency:          0
CYCLE:   1980000052 Utilization ex q:  0
CYCLE:   1980000052 Utilization:  0
CYCLE:   1980000052 Utilization ex q (incomplete):  0
CYCLE:   1982000052 Utilization ld q (incomplete):  0
CYCLE:   1982000052 RDMA bytes rec:          0
CYCLE:   1982000052 Utilization st q:  0
CYCLE:   1982000052 Utilization ld q:  0
CYCLE:   1982000052 Utilization:  0
CYCLE:   1982000052 Utilization ld q:  0
CYCLE:   1982000052 Utilization st q:  0
CYCLE:   1982000052 rdma_total_latency:          0
CYCLE:   1982000052 Utilization st q (incomplete):  0
CYCLE:   1982000052 WDMA bytes sent:          0
CYCLE:   1982000052 Utilization ex q:  0
CYCLE:   1982000052 Utilization ex q (incomplete):  0
CYCLE:   1982000052 Utilization st q (incomplete):  0
CYCLE:   1982000052 Utilization ld q (incomplete):  0
CYCLE:   1982000052 WDMA total latency:          0
CYCLE:   1982000052 Utilization ex q:  0
CYCLE:   1982000052 Utilization:  0
CYCLE:   1982000052 Utilization ex q (incomplete):  0
CYCLE:   1984000052 Utilization ld q (incomplete):  0
CYCLE:   1984000052 RDMA bytes rec:          0
CYCLE:   1984000052 Utilization st q:  0
CYCLE:   1984000052 Utilization ld q:  0
CYCLE:   1984000052 Utilization:  0
CYCLE:   1984000052 Utilization ld q:  0
CYCLE:   1984000052 Utilization st q:  0
CYCLE:   1984000052 rdma_total_latency:          0
CYCLE:   1984000052 Utilization st q (incomplete):  0
CYCLE:   1984000052 WDMA bytes sent:          0
CYCLE:   1984000052 Utilization ex q:  0
CYCLE:   1984000052 Utilization ex q (incomplete):  0
CYCLE:   1984000052 Utilization st q (incomplete):  0
CYCLE:   1984000052 Utilization ld q (incomplete):  0
CYCLE:   1984000052 WDMA total latency:          0
CYCLE:   1984000052 Utilization ex q:  0
CYCLE:   1984000052 Utilization:  0
CYCLE:   1984000052 Utilization ex q (incomplete):  0
CYCLE:   1986000052 Utilization ld q (incomplete):  0
CYCLE:   1986000052 RDMA bytes rec:          0
CYCLE:   1986000052 Utilization st q:  0
CYCLE:   1986000052 Utilization ld q:  0
CYCLE:   1986000052 Utilization:  0
CYCLE:   1986000052 Utilization ld q:  0
CYCLE:   1986000052 Utilization st q:  0
CYCLE:   1986000052 rdma_total_latency:          0
CYCLE:   1986000052 Utilization st q (incomplete):  0
CYCLE:   1986000052 WDMA bytes sent:          0
CYCLE:   1986000052 Utilization ex q:  0
CYCLE:   1986000052 Utilization ex q (incomplete):  0
CYCLE:   1986000052 Utilization st q (incomplete):  0
CYCLE:   1986000052 Utilization ld q (incomplete):  0
CYCLE:   1986000052 WDMA total latency:          0
CYCLE:   1986000052 Utilization ex q:  0
CYCLE:   1986000052 Utilization:  0
CYCLE:   1986000052 Utilization ex q (incomplete):  0
CYCLE:   1988000052 Utilization ld q (incomplete):  0
CYCLE:   1988000052 RDMA bytes rec:          0
CYCLE:   1988000052 Utilization st q:  0
CYCLE:   1988000052 Utilization ld q:  0
CYCLE:   1988000052 Utilization:  0
CYCLE:   1988000052 Utilization ld q:  0
CYCLE:   1988000052 Utilization st q:  0
CYCLE:   1988000052 rdma_total_latency:          0
CYCLE:   1988000052 Utilization st q (incomplete):  0
CYCLE:   1988000052 WDMA bytes sent:          0
CYCLE:   1988000052 Utilization ex q:  0
CYCLE:   1988000052 Utilization ex q (incomplete):  0
CYCLE:   1988000052 Utilization st q (incomplete):  0
CYCLE:   1988000052 Utilization ld q (incomplete):  0
CYCLE:   1988000052 WDMA total latency:          0
CYCLE:   1988000052 Utilization ex q:  0
CYCLE:   1988000052 Utilization:  0
CYCLE:   1988000052 Utilization ex q (incomplete):  0
CYCLE:   1990000052 Utilization ld q (incomplete):  0
CYCLE:   1990000052 RDMA bytes rec:          0
CYCLE:   1990000052 Utilization st q:  0
CYCLE:   1990000052 Utilization ld q:  0
CYCLE:   1990000052 Utilization:  0
CYCLE:   1990000052 Utilization ld q:  0
CYCLE:   1990000052 Utilization st q:  0
CYCLE:   1990000052 rdma_total_latency:          0
CYCLE:   1990000052 Utilization st q (incomplete):  0
CYCLE:   1990000052 WDMA bytes sent:          0
CYCLE:   1990000052 Utilization ex q:  0
CYCLE:   1990000052 Utilization ex q (incomplete):  0
CYCLE:   1990000052 Utilization st q (incomplete):  0
CYCLE:   1990000052 Utilization ld q (incomplete):  0
CYCLE:   1990000052 WDMA total latency:          0
CYCLE:   1990000052 Utilization ex q:  0
CYCLE:   1990000052 Utilization:  0
CYCLE:   1990000052 Utilization ex q (incomplete):  0
CYCLE:   1992000052 Utilization ld q (incomplete):  0
CYCLE:   1992000052 RDMA bytes rec:          0
CYCLE:   1992000052 Utilization st q:  0
CYCLE:   1992000052 Utilization ld q:  0
CYCLE:   1992000052 Utilization:  0
CYCLE:   1992000052 Utilization ld q:  0
CYCLE:   1992000052 Utilization st q:  0
CYCLE:   1992000052 rdma_total_latency:          0
CYCLE:   1992000052 Utilization st q (incomplete):  0
CYCLE:   1992000052 WDMA bytes sent:          0
CYCLE:   1992000052 Utilization ex q:  0
CYCLE:   1992000052 Utilization ex q (incomplete):  0
CYCLE:   1992000052 Utilization st q (incomplete):  0
CYCLE:   1992000052 Utilization ld q (incomplete):  0
CYCLE:   1992000052 WDMA total latency:          0
CYCLE:   1992000052 Utilization ex q:  0
CYCLE:   1992000052 Utilization:  0
CYCLE:   1992000052 Utilization ex q (incomplete):  0
CYCLE:   1994000052 Utilization ld q (incomplete):  0
CYCLE:   1994000052 RDMA bytes rec:          0
CYCLE:   1994000052 Utilization st q:  0
CYCLE:   1994000052 Utilization ld q:  0
CYCLE:   1994000052 Utilization:  0
CYCLE:   1994000052 Utilization ld q:  0
CYCLE:   1994000052 Utilization st q:  0
CYCLE:   1994000052 rdma_total_latency:          0
CYCLE:   1994000052 Utilization st q (incomplete):  0
CYCLE:   1994000052 WDMA bytes sent:          0
CYCLE:   1994000052 Utilization ex q:  0
CYCLE:   1994000052 Utilization ex q (incomplete):  0
CYCLE:   1994000052 Utilization st q (incomplete):  0
CYCLE:   1994000052 Utilization ld q (incomplete):  0
CYCLE:   1994000052 WDMA total latency:          0
CYCLE:   1994000052 Utilization ex q:  0
CYCLE:   1994000052 Utilization:  0
CYCLE:   1994000052 Utilization ex q (incomplete):  0
CYCLE:   1996000052 Utilization ld q (incomplete):  0
CYCLE:   1996000052 RDMA bytes rec:          0
CYCLE:   1996000052 Utilization st q:  0
CYCLE:   1996000052 Utilization ld q:  0
CYCLE:   1996000052 Utilization:  0
CYCLE:   1996000052 Utilization ld q:  0
CYCLE:   1996000052 Utilization st q:  0
CYCLE:   1996000052 rdma_total_latency:          0
CYCLE:   1996000052 Utilization st q (incomplete):  0
CYCLE:   1996000052 WDMA bytes sent:          0
CYCLE:   1996000052 Utilization ex q:  0
CYCLE:   1996000052 Utilization ex q (incomplete):  0
CYCLE:   1996000052 Utilization st q (incomplete):  0
CYCLE:   1996000052 Utilization ld q (incomplete):  0
CYCLE:   1996000052 WDMA total latency:          0
CYCLE:   1996000052 Utilization ex q:  0
CYCLE:   1996000052 Utilization:  0
CYCLE:   1996000052 Utilization ex q (incomplete):  0
CYCLE:   1998000052 Utilization ld q (incomplete):  0
CYCLE:   1998000052 RDMA bytes rec:          0
CYCLE:   1998000052 Utilization st q:  0
CYCLE:   1998000052 Utilization ld q:  0
CYCLE:   1998000052 Utilization:  0
CYCLE:   1998000052 Utilization ld q:  0
CYCLE:   1998000052 Utilization st q:  0
CYCLE:   1998000052 rdma_total_latency:          0
CYCLE:   1998000052 Utilization st q (incomplete):  0
CYCLE:   1998000052 WDMA bytes sent:          0
CYCLE:   1998000052 Utilization ex q:  0
CYCLE:   1998000052 Utilization ex q (incomplete):  0
CYCLE:   1998000052 Utilization st q (incomplete):  0
CYCLE:   1998000052 Utilization ld q (incomplete):  0
CYCLE:   1998000052 WDMA total latency:          0
CYCLE:   1998000052 Utilization ex q:  0
CYCLE:   1998000052 Utilization:  0
CYCLE:   1998000052 Utilization ex q (incomplete):  0
CYCLE:   2000000052 Utilization ld q (incomplete):  0
CYCLE:   2000000052 RDMA bytes rec:          0
CYCLE:   2000000052 Utilization st q:  0
CYCLE:   2000000052 Utilization ld q:  0
CYCLE:   2000000052 Utilization:  0
CYCLE:   2000000052 Utilization ld q:  0
CYCLE:   2000000052 Utilization st q:  0
CYCLE:   2000000052 rdma_total_latency:          0
CYCLE:   2000000052 Utilization st q (incomplete):  0
CYCLE:   2000000052 WDMA bytes sent:          0
CYCLE:   2000000052 Utilization ex q:  0
CYCLE:   2000000052 Utilization ex q (incomplete):  0
CYCLE:   2000000052 Utilization st q (incomplete):  0
CYCLE:   2000000052 Utilization ld q (incomplete):  0
CYCLE:   2000000052 WDMA total latency:          0
CYCLE:   2000000052 Utilization ex q:  0
CYCLE:   2000000052 Utilization:  0
CYCLE:   2000000052 Utilization ex q (incomplete):  0
CYCLE:   2002000052 Utilization ld q (incomplete):  0
CYCLE:   2002000052 RDMA bytes rec:          0
CYCLE:   2002000052 Utilization st q:  0
CYCLE:   2002000052 Utilization ld q:  0
CYCLE:   2002000052 Utilization:  0
CYCLE:   2002000052 Utilization ld q:  0
CYCLE:   2002000052 Utilization st q:  0
CYCLE:   2002000052 rdma_total_latency:          0
CYCLE:   2002000052 Utilization st q (incomplete):  0
CYCLE:   2002000052 WDMA bytes sent:          0
CYCLE:   2002000052 Utilization ex q:  0
CYCLE:   2002000052 Utilization ex q (incomplete):  0
CYCLE:   2002000052 Utilization st q (incomplete):  0
CYCLE:   2002000052 Utilization ld q (incomplete):  0
CYCLE:   2002000052 WDMA total latency:          0
CYCLE:   2002000052 Utilization ex q:  0
CYCLE:   2002000052 Utilization:  0
CYCLE:   2002000052 Utilization ex q (incomplete):  0
CYCLE:   2004000052 Utilization ld q (incomplete):  0
CYCLE:   2004000052 RDMA bytes rec:          0
CYCLE:   2004000052 Utilization st q:  0
CYCLE:   2004000052 Utilization ld q:  0
CYCLE:   2004000052 Utilization:  0
CYCLE:   2004000052 Utilization ld q:  0
CYCLE:   2004000052 Utilization st q:  0
CYCLE:   2004000052 rdma_total_latency:          0
CYCLE:   2004000052 Utilization st q (incomplete):  0
CYCLE:   2004000052 WDMA bytes sent:          0
CYCLE:   2004000052 Utilization ex q:  0
CYCLE:   2004000052 Utilization ex q (incomplete):  0
CYCLE:   2004000052 Utilization st q (incomplete):  0
CYCLE:   2004000052 Utilization ld q (incomplete):  0
CYCLE:   2004000052 WDMA total latency:          0
CYCLE:   2004000052 Utilization ex q:  0
CYCLE:   2004000052 Utilization:  0
CYCLE:   2004000052 Utilization ex q (incomplete):  0
CYCLE:   2006000052 Utilization ld q (incomplete):  0
CYCLE:   2006000052 RDMA bytes rec:          0
CYCLE:   2006000052 Utilization st q:  0
CYCLE:   2006000052 Utilization ld q:  0
CYCLE:   2006000052 Utilization:  0
CYCLE:   2006000052 Utilization ld q:  0
CYCLE:   2006000052 Utilization st q:  0
CYCLE:   2006000052 rdma_total_latency:          0
CYCLE:   2006000052 Utilization st q (incomplete):  0
CYCLE:   2006000052 WDMA bytes sent:          0
CYCLE:   2006000052 Utilization ex q:  0
CYCLE:   2006000052 Utilization ex q (incomplete):  0
CYCLE:   2006000052 Utilization st q (incomplete):  0
CYCLE:   2006000052 Utilization ld q (incomplete):  0
CYCLE:   2006000052 WDMA total latency:          0
CYCLE:   2006000052 Utilization ex q:  0
CYCLE:   2006000052 Utilization:  0
CYCLE:   2006000052 Utilization ex q (incomplete):  0
CYCLE:   2008000052 Utilization ld q (incomplete):  0
CYCLE:   2008000052 RDMA bytes rec:          0
CYCLE:   2008000052 Utilization st q:  0
CYCLE:   2008000052 Utilization ld q:  0
CYCLE:   2008000052 Utilization:  0
CYCLE:   2008000052 Utilization ld q:  0
CYCLE:   2008000052 Utilization st q:  0
CYCLE:   2008000052 rdma_total_latency:          0
CYCLE:   2008000052 Utilization st q (incomplete):  0
CYCLE:   2008000052 WDMA bytes sent:          0
CYCLE:   2008000052 Utilization ex q:  0
CYCLE:   2008000052 Utilization ex q (incomplete):  0
CYCLE:   2008000052 Utilization st q (incomplete):  0
CYCLE:   2008000052 Utilization ld q (incomplete):  0
CYCLE:   2008000052 WDMA total latency:          0
CYCLE:   2008000052 Utilization ex q:  0
CYCLE:   2008000052 Utilization:  0
CYCLE:   2008000052 Utilization ex q (incomplete):  0
CYCLE:   2010000052 Utilization ld q (incomplete):  0
CYCLE:   2010000052 RDMA bytes rec:          0
CYCLE:   2010000052 Utilization st q:  0
CYCLE:   2010000052 Utilization ld q:  0
CYCLE:   2010000052 Utilization:  0
CYCLE:   2010000052 Utilization ld q:  0
CYCLE:   2010000052 Utilization st q:  0
CYCLE:   2010000052 rdma_total_latency:          0
CYCLE:   2010000052 Utilization st q (incomplete):  0
CYCLE:   2010000052 WDMA bytes sent:          0
CYCLE:   2010000052 Utilization ex q:  0
CYCLE:   2010000052 Utilization ex q (incomplete):  0
CYCLE:   2010000052 Utilization st q (incomplete):  0
CYCLE:   2010000052 Utilization ld q (incomplete):  0
CYCLE:   2010000052 WDMA total latency:          0
CYCLE:   2010000052 Utilization ex q:  0
CYCLE:   2010000052 Utilization:  0
CYCLE:   2010000052 Utilization ex q (incomplete):  0
CYCLE:   2012000052 Utilization ld q (incomplete):  0
CYCLE:   2012000052 RDMA bytes rec:          0
CYCLE:   2012000052 Utilization st q:  0
CYCLE:   2012000052 Utilization ld q:  0
CYCLE:   2012000052 Utilization:  0
CYCLE:   2012000052 Utilization ld q:  0
CYCLE:   2012000052 Utilization st q:  0
CYCLE:   2012000052 rdma_total_latency:          0
CYCLE:   2012000052 Utilization st q (incomplete):  0
CYCLE:   2012000052 WDMA bytes sent:          0
CYCLE:   2012000052 Utilization ex q:  0
CYCLE:   2012000052 Utilization ex q (incomplete):  0
CYCLE:   2012000052 Utilization st q (incomplete):  0
CYCLE:   2012000052 Utilization ld q (incomplete):  0
CYCLE:   2012000052 WDMA total latency:          0
CYCLE:   2012000052 Utilization ex q:  0
CYCLE:   2012000052 Utilization:  0
CYCLE:   2012000052 Utilization ex q (incomplete):  0
CYCLE:   2014000052 Utilization ld q (incomplete):  0
CYCLE:   2014000052 RDMA bytes rec:          0
CYCLE:   2014000052 Utilization st q:  0
CYCLE:   2014000052 Utilization ld q:  0
CYCLE:   2014000052 Utilization:  0
CYCLE:   2014000052 Utilization ld q:  0
CYCLE:   2014000052 Utilization st q:  0
CYCLE:   2014000052 rdma_total_latency:          0
CYCLE:   2014000052 Utilization st q (incomplete):  0
CYCLE:   2014000052 WDMA bytes sent:          0
CYCLE:   2014000052 Utilization ex q:  0
CYCLE:   2014000052 Utilization ex q (incomplete):  0
CYCLE:   2014000052 Utilization st q (incomplete):  0
CYCLE:   2014000052 Utilization ld q (incomplete):  0
CYCLE:   2014000052 WDMA total latency:          0
CYCLE:   2014000052 Utilization ex q:  0
CYCLE:   2014000052 Utilization:  0
CYCLE:   2014000052 Utilization ex q (incomplete):  0
CYCLE:   2016000052 Utilization ld q (incomplete):  0
CYCLE:   2016000052 RDMA bytes rec:          0
CYCLE:   2016000052 Utilization st q:  0
CYCLE:   2016000052 Utilization ld q:  0
CYCLE:   2016000052 Utilization:  0
CYCLE:   2016000052 Utilization ld q:  0
CYCLE:   2016000052 Utilization st q:  0
CYCLE:   2016000052 rdma_total_latency:          0
CYCLE:   2016000052 Utilization st q (incomplete):  0
CYCLE:   2016000052 WDMA bytes sent:          0
CYCLE:   2016000052 Utilization ex q:  0
CYCLE:   2016000052 Utilization ex q (incomplete):  0
CYCLE:   2016000052 Utilization st q (incomplete):  0
CYCLE:   2016000052 Utilization ld q (incomplete):  0
CYCLE:   2016000052 WDMA total latency:          0
CYCLE:   2016000052 Utilization ex q:  0
CYCLE:   2016000052 Utilization:  0
CYCLE:   2016000052 Utilization ex q (incomplete):  0
CYCLE:   2018000052 Utilization ld q (incomplete):  0
CYCLE:   2018000052 RDMA bytes rec:          0
CYCLE:   2018000052 Utilization st q:  0
CYCLE:   2018000052 Utilization ld q:  0
CYCLE:   2018000052 Utilization:  0
CYCLE:   2018000052 Utilization ld q:  0
CYCLE:   2018000052 Utilization st q:  0
CYCLE:   2018000052 rdma_total_latency:          0
CYCLE:   2018000052 Utilization st q (incomplete):  0
CYCLE:   2018000052 WDMA bytes sent:          0
CYCLE:   2018000052 Utilization ex q:  0
CYCLE:   2018000052 Utilization ex q (incomplete):  0
CYCLE:   2018000052 Utilization st q (incomplete):  0
CYCLE:   2018000052 Utilization ld q (incomplete):  0
CYCLE:   2018000052 WDMA total latency:          0
CYCLE:   2018000052 Utilization ex q:  0
CYCLE:   2018000052 Utilization:  0
CYCLE:   2018000052 Utilization ex q (incomplete):  0
CYCLE:   2020000052 Utilization ld q (incomplete):  0
CYCLE:   2020000052 RDMA bytes rec:          0
CYCLE:   2020000052 Utilization st q:  0
CYCLE:   2020000052 Utilization ld q:  0
CYCLE:   2020000052 Utilization:  0
CYCLE:   2020000052 Utilization ld q:  0
CYCLE:   2020000052 Utilization st q:  0
CYCLE:   2020000052 rdma_total_latency:          0
CYCLE:   2020000052 Utilization st q (incomplete):  0
CYCLE:   2020000052 WDMA bytes sent:          0
CYCLE:   2020000052 Utilization ex q:  0
CYCLE:   2020000052 Utilization ex q (incomplete):  0
CYCLE:   2020000052 Utilization st q (incomplete):  0
CYCLE:   2020000052 Utilization ld q (incomplete):  0
CYCLE:   2020000052 WDMA total latency:          0
CYCLE:   2020000052 Utilization ex q:  0
CYCLE:   2020000052 Utilization:  0
CYCLE:   2020000052 Utilization ex q (incomplete):  0
CYCLE:   2022000052 Utilization ld q (incomplete):  0
CYCLE:   2022000052 RDMA bytes rec:          0
CYCLE:   2022000052 Utilization st q:  0
CYCLE:   2022000052 Utilization ld q:  0
CYCLE:   2022000052 Utilization:  0
CYCLE:   2022000052 Utilization ld q:  0
CYCLE:   2022000052 Utilization st q:  0
CYCLE:   2022000052 rdma_total_latency:          0
CYCLE:   2022000052 Utilization st q (incomplete):  0
CYCLE:   2022000052 WDMA bytes sent:          0
CYCLE:   2022000052 Utilization ex q:  0
CYCLE:   2022000052 Utilization ex q (incomplete):  0
CYCLE:   2022000052 Utilization st q (incomplete):  0
CYCLE:   2022000052 Utilization ld q (incomplete):  0
CYCLE:   2022000052 WDMA total latency:          0
CYCLE:   2022000052 Utilization ex q:  0
CYCLE:   2022000052 Utilization:  0
CYCLE:   2022000052 Utilization ex q (incomplete):  0
CYCLE:   2024000052 Utilization ld q (incomplete):  0
CYCLE:   2024000052 RDMA bytes rec:          0
CYCLE:   2024000052 Utilization st q:  0
CYCLE:   2024000052 Utilization ld q:  0
CYCLE:   2024000052 Utilization:  0
CYCLE:   2024000052 Utilization ld q:  0
CYCLE:   2024000052 Utilization st q:  0
CYCLE:   2024000052 rdma_total_latency:          0
CYCLE:   2024000052 Utilization st q (incomplete):  0
CYCLE:   2024000052 WDMA bytes sent:          0
CYCLE:   2024000052 Utilization ex q:  0
CYCLE:   2024000052 Utilization ex q (incomplete):  0
CYCLE:   2024000052 Utilization st q (incomplete):  0
CYCLE:   2024000052 Utilization ld q (incomplete):  0
CYCLE:   2024000052 WDMA total latency:          0
CYCLE:   2024000052 Utilization ex q:  0
CYCLE:   2024000052 Utilization:  0
CYCLE:   2024000052 Utilization ex q (incomplete):  0
CYCLE:   2026000052 Utilization ld q (incomplete):  0
CYCLE:   2026000052 RDMA bytes rec:          0
CYCLE:   2026000052 Utilization st q:  0
CYCLE:   2026000052 Utilization ld q:  0
CYCLE:   2026000052 Utilization:  0
CYCLE:   2026000052 Utilization ld q:  0
CYCLE:   2026000052 Utilization st q:  0
CYCLE:   2026000052 rdma_total_latency:          0
CYCLE:   2026000052 Utilization st q (incomplete):  0
CYCLE:   2026000052 WDMA bytes sent:          0
CYCLE:   2026000052 Utilization ex q:  0
CYCLE:   2026000052 Utilization ex q (incomplete):  0
CYCLE:   2026000052 Utilization st q (incomplete):  0
CYCLE:   2026000052 Utilization ld q (incomplete):  0
CYCLE:   2026000052 WDMA total latency:          0
CYCLE:   2026000052 Utilization ex q:  0
CYCLE:   2026000052 Utilization:  0
CYCLE:   2026000052 Utilization ex q (incomplete):  0
CYCLE:   2028000052 Utilization ld q (incomplete):  0
CYCLE:   2028000052 RDMA bytes rec:          0
CYCLE:   2028000052 Utilization st q:  0
CYCLE:   2028000052 Utilization ld q:  0
CYCLE:   2028000052 Utilization:  0
CYCLE:   2028000052 Utilization ld q:  0
CYCLE:   2028000052 Utilization st q:  0
CYCLE:   2028000052 rdma_total_latency:          0
CYCLE:   2028000052 Utilization st q (incomplete):  0
CYCLE:   2028000052 WDMA bytes sent:          0
CYCLE:   2028000052 Utilization ex q:  0
CYCLE:   2028000052 Utilization ex q (incomplete):  0
CYCLE:   2028000052 Utilization st q (incomplete):  0
CYCLE:   2028000052 Utilization ld q (incomplete):  0
CYCLE:   2028000052 WDMA total latency:          0
CYCLE:   2028000052 Utilization ex q:  0
CYCLE:   2028000052 Utilization:  0
CYCLE:   2028000052 Utilization ex q (incomplete):  0
CYCLE:   2030000052 Utilization ld q (incomplete):  0
CYCLE:   2030000052 RDMA bytes rec:          0
CYCLE:   2030000052 Utilization st q:  0
CYCLE:   2030000052 Utilization ld q:  0
CYCLE:   2030000052 Utilization:  0
CYCLE:   2030000052 Utilization ld q:  0
CYCLE:   2030000052 Utilization st q:  0
CYCLE:   2030000052 rdma_total_latency:          0
CYCLE:   2030000052 Utilization st q (incomplete):  0
CYCLE:   2030000052 WDMA bytes sent:          0
CYCLE:   2030000052 Utilization ex q:  0
CYCLE:   2030000052 Utilization ex q (incomplete):  0
CYCLE:   2030000052 Utilization st q (incomplete):  0
CYCLE:   2030000052 Utilization ld q (incomplete):  0
CYCLE:   2030000052 WDMA total latency:          0
CYCLE:   2030000052 Utilization ex q:  0
CYCLE:   2030000052 Utilization:  0
CYCLE:   2030000052 Utilization ex q (incomplete):  0
CYCLE:   2032000052 Utilization ld q (incomplete):  0
CYCLE:   2032000052 RDMA bytes rec:          0
CYCLE:   2032000052 Utilization st q:  0
CYCLE:   2032000052 Utilization ld q:  0
CYCLE:   2032000052 Utilization:  0
CYCLE:   2032000052 Utilization ld q:  0
CYCLE:   2032000052 Utilization st q:  0
CYCLE:   2032000052 rdma_total_latency:          0
CYCLE:   2032000052 Utilization st q (incomplete):  0
CYCLE:   2032000052 WDMA bytes sent:          0
CYCLE:   2032000052 Utilization ex q:  0
CYCLE:   2032000052 Utilization ex q (incomplete):  0
CYCLE:   2032000052 Utilization st q (incomplete):  0
CYCLE:   2032000052 Utilization ld q (incomplete):  0
CYCLE:   2032000052 WDMA total latency:          0
CYCLE:   2032000052 Utilization ex q:  0
CYCLE:   2032000052 Utilization:  0
CYCLE:   2032000052 Utilization ex q (incomplete):  0
CYCLE:   2034000052 Utilization ld q (incomplete):  0
CYCLE:   2034000052 RDMA bytes rec:          0
CYCLE:   2034000052 Utilization st q:  0
CYCLE:   2034000052 Utilization ld q:  0
CYCLE:   2034000052 Utilization:  0
CYCLE:   2034000052 Utilization ld q:  0
CYCLE:   2034000052 Utilization st q:  0
CYCLE:   2034000052 rdma_total_latency:          0
CYCLE:   2034000052 Utilization st q (incomplete):  0
CYCLE:   2034000052 WDMA bytes sent:          0
CYCLE:   2034000052 Utilization ex q:  0
CYCLE:   2034000052 Utilization ex q (incomplete):  0
CYCLE:   2034000052 Utilization st q (incomplete):  0
CYCLE:   2034000052 Utilization ld q (incomplete):  0
CYCLE:   2034000052 WDMA total latency:          0
CYCLE:   2034000052 Utilization ex q:  0
CYCLE:   2034000052 Utilization:  0
CYCLE:   2034000052 Utilization ex q (incomplete):  0
CYCLE:   2036000052 Utilization ld q (incomplete):  0
CYCLE:   2036000052 RDMA bytes rec:          0
CYCLE:   2036000052 Utilization st q:  0
CYCLE:   2036000052 Utilization ld q:  0
CYCLE:   2036000052 Utilization:  0
CYCLE:   2036000052 Utilization ld q:  0
CYCLE:   2036000052 Utilization st q:  0
CYCLE:   2036000052 rdma_total_latency:          0
CYCLE:   2036000052 Utilization st q (incomplete):  0
CYCLE:   2036000052 WDMA bytes sent:          0
CYCLE:   2036000052 Utilization ex q:  0
CYCLE:   2036000052 Utilization ex q (incomplete):  0
CYCLE:   2036000052 Utilization st q (incomplete):  0
CYCLE:   2036000052 Utilization ld q (incomplete):  0
CYCLE:   2036000052 WDMA total latency:          0
CYCLE:   2036000052 Utilization ex q:  0
CYCLE:   2036000052 Utilization:  0
CYCLE:   2036000052 Utilization ex q (incomplete):  0
CYCLE:   2038000052 Utilization ld q (incomplete):  0
CYCLE:   2038000052 RDMA bytes rec:          0
CYCLE:   2038000052 Utilization st q:  0
CYCLE:   2038000052 Utilization ld q:  0
CYCLE:   2038000052 Utilization:  0
CYCLE:   2038000052 Utilization ld q:  0
CYCLE:   2038000052 Utilization st q:  0
CYCLE:   2038000052 rdma_total_latency:          0
CYCLE:   2038000052 Utilization st q (incomplete):  0
CYCLE:   2038000052 WDMA bytes sent:          0
CYCLE:   2038000052 Utilization ex q:  0
CYCLE:   2038000052 Utilization ex q (incomplete):  0
CYCLE:   2038000052 Utilization st q (incomplete):  0
CYCLE:   2038000052 Utilization ld q (incomplete):  0
CYCLE:   2038000052 WDMA total latency:          0
CYCLE:   2038000052 Utilization ex q:  0
CYCLE:   2038000052 Utilization:  0
CYCLE:   2038000052 Utilization ex q (incomplete):  0
CYCLE:   2040000052 Utilization ld q (incomplete):  0
CYCLE:   2040000052 RDMA bytes rec:          0
CYCLE:   2040000052 Utilization st q:  0
CYCLE:   2040000052 Utilization ld q:  0
CYCLE:   2040000052 Utilization:  0
CYCLE:   2040000052 Utilization ld q:  0
CYCLE:   2040000052 Utilization st q:  0
CYCLE:   2040000052 rdma_total_latency:          0
CYCLE:   2040000052 Utilization st q (incomplete):  0
CYCLE:   2040000052 WDMA bytes sent:          0
CYCLE:   2040000052 Utilization ex q:  0
CYCLE:   2040000052 Utilization ex q (incomplete):  0
CYCLE:   2040000052 Utilization st q (incomplete):  0
CYCLE:   2040000052 Utilization ld q (incomplete):  0
CYCLE:   2040000052 WDMA total latency:          0
CYCLE:   2040000052 Utilization ex q:  0
CYCLE:   2040000052 Utilization:  0
CYCLE:   2040000052 Utilization ex q (incomplete):  0
CYCLE:   2042000052 Utilization ld q (incomplete):  0
CYCLE:   2042000052 RDMA bytes rec:          0
CYCLE:   2042000052 Utilization st q:  0
CYCLE:   2042000052 Utilization ld q:  0
CYCLE:   2042000052 Utilization:  0
CYCLE:   2042000052 Utilization ld q:  0
CYCLE:   2042000052 Utilization st q:  0
CYCLE:   2042000052 rdma_total_latency:          0
CYCLE:   2042000052 Utilization st q (incomplete):  0
CYCLE:   2042000052 WDMA bytes sent:          0
CYCLE:   2042000052 Utilization ex q:  0
CYCLE:   2042000052 Utilization ex q (incomplete):  0
CYCLE:   2042000052 Utilization st q (incomplete):  0
CYCLE:   2042000052 Utilization ld q (incomplete):  0
CYCLE:   2042000052 WDMA total latency:          0
CYCLE:   2042000052 Utilization ex q:  0
CYCLE:   2042000052 Utilization:  0
CYCLE:   2042000052 Utilization ex q (incomplete):  0
CYCLE:   2044000052 Utilization ld q (incomplete):  0
CYCLE:   2044000052 RDMA bytes rec:          0
CYCLE:   2044000052 Utilization st q:  0
CYCLE:   2044000052 Utilization ld q:  0
CYCLE:   2044000052 Utilization:  0
CYCLE:   2044000052 Utilization ld q:  0
CYCLE:   2044000052 Utilization st q:  0
CYCLE:   2044000052 rdma_total_latency:          0
CYCLE:   2044000052 Utilization st q (incomplete):  0
CYCLE:   2044000052 WDMA bytes sent:          0
CYCLE:   2044000052 Utilization ex q:  0
CYCLE:   2044000052 Utilization ex q (incomplete):  0
CYCLE:   2044000052 Utilization st q (incomplete):  0
CYCLE:   2044000052 Utilization ld q (incomplete):  0
CYCLE:   2044000052 WDMA total latency:          0
CYCLE:   2044000052 Utilization ex q:  0
CYCLE:   2044000052 Utilization:  0
CYCLE:   2044000052 Utilization ex q (incomplete):  0
CYCLE:   2046000052 Utilization ld q (incomplete):  0
CYCLE:   2046000052 RDMA bytes rec:          0
CYCLE:   2046000052 Utilization st q:  0
CYCLE:   2046000052 Utilization ld q:  0
CYCLE:   2046000052 Utilization:  0
CYCLE:   2046000052 Utilization ld q:  0
CYCLE:   2046000052 Utilization st q:  0
CYCLE:   2046000052 rdma_total_latency:          0
CYCLE:   2046000052 Utilization st q (incomplete):  0
CYCLE:   2046000052 WDMA bytes sent:          0
CYCLE:   2046000052 Utilization ex q:  0
CYCLE:   2046000052 Utilization ex q (incomplete):  0
CYCLE:   2046000052 Utilization st q (incomplete):  0
CYCLE:   2046000052 Utilization ld q (incomplete):  0
CYCLE:   2046000052 WDMA total latency:          0
CYCLE:   2046000052 Utilization ex q:  0
CYCLE:   2046000052 Utilization:  0
CYCLE:   2046000052 Utilization ex q (incomplete):  0
CYCLE:   2048000052 Utilization ld q (incomplete):  0
CYCLE:   2048000052 RDMA bytes rec:          0
CYCLE:   2048000052 Utilization st q:  0
CYCLE:   2048000052 Utilization ld q:  0
CYCLE:   2048000052 Utilization:  0
CYCLE:   2048000052 Utilization ld q:  0
CYCLE:   2048000052 Utilization st q:  0
CYCLE:   2048000052 rdma_total_latency:          0
CYCLE:   2048000052 Utilization st q (incomplete):  0
CYCLE:   2048000052 WDMA bytes sent:          0
CYCLE:   2048000052 Utilization ex q:  0
CYCLE:   2048000052 Utilization ex q (incomplete):  0
CYCLE:   2048000052 Utilization st q (incomplete):  0
CYCLE:   2048000052 Utilization ld q (incomplete):  0
CYCLE:   2048000052 WDMA total latency:          0
CYCLE:   2048000052 Utilization ex q:  0
CYCLE:   2048000052 Utilization:  0
CYCLE:   2048000052 Utilization ex q (incomplete):  0
CYCLE:   2050000052 Utilization ld q (incomplete):  0
CYCLE:   2050000052 RDMA bytes rec:          0
CYCLE:   2050000052 Utilization st q:  0
CYCLE:   2050000052 Utilization ld q:  0
CYCLE:   2050000052 Utilization:  0
CYCLE:   2050000052 Utilization ld q:  0
CYCLE:   2050000052 Utilization st q:  0
CYCLE:   2050000052 rdma_total_latency:          0
CYCLE:   2050000052 Utilization st q (incomplete):  0
CYCLE:   2050000052 WDMA bytes sent:          0
CYCLE:   2050000052 Utilization ex q:  0
CYCLE:   2050000052 Utilization ex q (incomplete):  0
CYCLE:   2050000052 Utilization st q (incomplete):  0
CYCLE:   2050000052 Utilization ld q (incomplete):  0
CYCLE:   2050000052 WDMA total latency:          0
CYCLE:   2050000052 Utilization ex q:  0
CYCLE:   2050000052 Utilization:  0
CYCLE:   2050000052 Utilization ex q (incomplete):  0
CYCLE:   2052000052 Utilization ld q (incomplete):  0
CYCLE:   2052000052 RDMA bytes rec:          0
CYCLE:   2052000052 Utilization st q:  0
CYCLE:   2052000052 Utilization ld q:  0
CYCLE:   2052000052 Utilization:  0
CYCLE:   2052000052 Utilization ld q:  0
CYCLE:   2052000052 Utilization st q:  0
CYCLE:   2052000052 rdma_total_latency:          0
CYCLE:   2052000052 Utilization st q (incomplete):  0
CYCLE:   2052000052 WDMA bytes sent:          0
CYCLE:   2052000052 Utilization ex q:  0
CYCLE:   2052000052 Utilization ex q (incomplete):  0
CYCLE:   2052000052 Utilization st q (incomplete):  0
CYCLE:   2052000052 Utilization ld q (incomplete):  0
CYCLE:   2052000052 WDMA total latency:          0
CYCLE:   2052000052 Utilization ex q:  0
CYCLE:   2052000052 Utilization:  0
CYCLE:   2052000052 Utilization ex q (incomplete):  0
CYCLE:   2054000052 Utilization ld q (incomplete):  0
CYCLE:   2054000052 RDMA bytes rec:          0
CYCLE:   2054000052 Utilization st q:  0
CYCLE:   2054000052 Utilization ld q:  0
CYCLE:   2054000052 Utilization:  0
CYCLE:   2054000052 Utilization ld q:  0
CYCLE:   2054000052 Utilization st q:  0
CYCLE:   2054000052 rdma_total_latency:          0
CYCLE:   2054000052 Utilization st q (incomplete):  0
CYCLE:   2054000052 WDMA bytes sent:          0
CYCLE:   2054000052 Utilization ex q:  0
CYCLE:   2054000052 Utilization ex q (incomplete):  0
CYCLE:   2054000052 Utilization st q (incomplete):  0
CYCLE:   2054000052 Utilization ld q (incomplete):  0
CYCLE:   2054000052 WDMA total latency:          0
CYCLE:   2054000052 Utilization ex q:  0
CYCLE:   2054000052 Utilization:  0
CYCLE:   2054000052 Utilization ex q (incomplete):  0
CYCLE:   2056000052 Utilization ld q (incomplete):  0
CYCLE:   2056000052 RDMA bytes rec:          0
CYCLE:   2056000052 Utilization st q:  0
CYCLE:   2056000052 Utilization ld q:  0
CYCLE:   2056000052 Utilization:  0
CYCLE:   2056000052 Utilization ld q:  0
CYCLE:   2056000052 Utilization st q:  0
CYCLE:   2056000052 rdma_total_latency:          0
CYCLE:   2056000052 Utilization st q (incomplete):  0
CYCLE:   2056000052 WDMA bytes sent:          0
CYCLE:   2056000052 Utilization ex q:  0
CYCLE:   2056000052 Utilization ex q (incomplete):  0
CYCLE:   2056000052 Utilization st q (incomplete):  0
CYCLE:   2056000052 Utilization ld q (incomplete):  0
CYCLE:   2056000052 WDMA total latency:          0
CYCLE:   2056000052 Utilization ex q:  0
CYCLE:   2056000052 Utilization:  0
CYCLE:   2056000052 Utilization ex q (incomplete):  0
CYCLE:   2058000052 Utilization ld q (incomplete):  0
CYCLE:   2058000052 RDMA bytes rec:          0
CYCLE:   2058000052 Utilization st q:  0
CYCLE:   2058000052 Utilization ld q:  0
CYCLE:   2058000052 Utilization:  0
CYCLE:   2058000052 Utilization ld q:  0
CYCLE:   2058000052 Utilization st q:  0
CYCLE:   2058000052 rdma_total_latency:          0
CYCLE:   2058000052 Utilization st q (incomplete):  0
CYCLE:   2058000052 WDMA bytes sent:          0
CYCLE:   2058000052 Utilization ex q:  0
CYCLE:   2058000052 Utilization ex q (incomplete):  0
CYCLE:   2058000052 Utilization st q (incomplete):  0
CYCLE:   2058000052 Utilization ld q (incomplete):  0
CYCLE:   2058000052 WDMA total latency:          0
CYCLE:   2058000052 Utilization ex q:  0
CYCLE:   2058000052 Utilization:  0
CYCLE:   2058000052 Utilization ex q (incomplete):  0
CYCLE:   2060000052 Utilization ld q (incomplete):  0
CYCLE:   2060000052 RDMA bytes rec:          0
CYCLE:   2060000052 Utilization st q:  0
CYCLE:   2060000052 Utilization ld q:  0
CYCLE:   2060000052 Utilization:  0
CYCLE:   2060000052 Utilization ld q:  0
CYCLE:   2060000052 Utilization st q:  0
CYCLE:   2060000052 rdma_total_latency:          0
CYCLE:   2060000052 Utilization st q (incomplete):  0
CYCLE:   2060000052 WDMA bytes sent:          0
CYCLE:   2060000052 Utilization ex q:  0
CYCLE:   2060000052 Utilization ex q (incomplete):  0
CYCLE:   2060000052 Utilization st q (incomplete):  0
CYCLE:   2060000052 Utilization ld q (incomplete):  0
CYCLE:   2060000052 WDMA total latency:          0
CYCLE:   2060000052 Utilization ex q:  0
CYCLE:   2060000052 Utilization:  0
CYCLE:   2060000052 Utilization ex q (incomplete):  0
CYCLE:   2062000052 Utilization ld q (incomplete):  0
CYCLE:   2062000052 RDMA bytes rec:          0
CYCLE:   2062000052 Utilization st q:  0
CYCLE:   2062000052 Utilization ld q:  0
CYCLE:   2062000052 Utilization:  0
CYCLE:   2062000052 Utilization ld q:  0
CYCLE:   2062000052 Utilization st q:  0
CYCLE:   2062000052 rdma_total_latency:          0
CYCLE:   2062000052 Utilization st q (incomplete):  0
CYCLE:   2062000052 WDMA bytes sent:          0
CYCLE:   2062000052 Utilization ex q:  0
CYCLE:   2062000052 Utilization ex q (incomplete):  0
CYCLE:   2062000052 Utilization st q (incomplete):  0
CYCLE:   2062000052 Utilization ld q (incomplete):  0
CYCLE:   2062000052 WDMA total latency:          0
CYCLE:   2062000052 Utilization ex q:  0
CYCLE:   2062000052 Utilization:  0
CYCLE:   2062000052 Utilization ex q (incomplete):  0
CYCLE:   2064000052 Utilization ld q (incomplete):  0
CYCLE:   2064000052 RDMA bytes rec:          0
CYCLE:   2064000052 Utilization st q:  0
CYCLE:   2064000052 Utilization ld q:  0
CYCLE:   2064000052 Utilization:  0
CYCLE:   2064000052 Utilization ld q:  0
CYCLE:   2064000052 Utilization st q:  0
CYCLE:   2064000052 rdma_total_latency:          0
CYCLE:   2064000052 Utilization st q (incomplete):  0
CYCLE:   2064000052 WDMA bytes sent:          0
CYCLE:   2064000052 Utilization ex q:  0
CYCLE:   2064000052 Utilization ex q (incomplete):  0
CYCLE:   2064000052 Utilization st q (incomplete):  0
CYCLE:   2064000052 Utilization ld q (incomplete):  0
CYCLE:   2064000052 WDMA total latency:          0
CYCLE:   2064000052 Utilization ex q:  0
CYCLE:   2064000052 Utilization:  0
CYCLE:   2064000052 Utilization ex q (incomplete):  0
CYCLE:   2066000052 Utilization ld q (incomplete):  0
CYCLE:   2066000052 RDMA bytes rec:          0
CYCLE:   2066000052 Utilization st q:  0
CYCLE:   2066000052 Utilization ld q:  0
CYCLE:   2066000052 Utilization:  0
CYCLE:   2066000052 Utilization ld q:  0
CYCLE:   2066000052 Utilization st q:  0
CYCLE:   2066000052 rdma_total_latency:          0
CYCLE:   2066000052 Utilization st q (incomplete):  0
CYCLE:   2066000052 WDMA bytes sent:          0
CYCLE:   2066000052 Utilization ex q:  0
CYCLE:   2066000052 Utilization ex q (incomplete):  0
CYCLE:   2066000052 Utilization st q (incomplete):  0
CYCLE:   2066000052 Utilization ld q (incomplete):  0
CYCLE:   2066000052 WDMA total latency:          0
CYCLE:   2066000052 Utilization ex q:  0
CYCLE:   2066000052 Utilization:  0
CYCLE:   2066000052 Utilization ex q (incomplete):  0
CYCLE:   2068000052 Utilization ld q (incomplete):  0
CYCLE:   2068000052 RDMA bytes rec:          0
CYCLE:   2068000052 Utilization st q:  0
CYCLE:   2068000052 Utilization ld q:  0
CYCLE:   2068000052 Utilization:  0
CYCLE:   2068000052 Utilization ld q:  0
CYCLE:   2068000052 Utilization st q:  0
CYCLE:   2068000052 rdma_total_latency:          0
CYCLE:   2068000052 Utilization st q (incomplete):  0
CYCLE:   2068000052 WDMA bytes sent:          0
CYCLE:   2068000052 Utilization ex q:  0
CYCLE:   2068000052 Utilization ex q (incomplete):  0
CYCLE:   2068000052 Utilization st q (incomplete):  0
CYCLE:   2068000052 Utilization ld q (incomplete):  0
CYCLE:   2068000052 WDMA total latency:          0
CYCLE:   2068000052 Utilization ex q:  0
CYCLE:   2068000052 Utilization:  0
CYCLE:   2068000052 Utilization ex q (incomplete):  0
CYCLE:   2070000052 Utilization ld q (incomplete):  0
CYCLE:   2070000052 RDMA bytes rec:          0
CYCLE:   2070000052 Utilization st q:  0
CYCLE:   2070000052 Utilization ld q:  0
CYCLE:   2070000052 Utilization:  0
CYCLE:   2070000052 Utilization ld q:  0
CYCLE:   2070000052 Utilization st q:  0
CYCLE:   2070000052 rdma_total_latency:          0
CYCLE:   2070000052 Utilization st q (incomplete):  0
CYCLE:   2070000052 WDMA bytes sent:          0
CYCLE:   2070000052 Utilization ex q:  0
CYCLE:   2070000052 Utilization ex q (incomplete):  0
CYCLE:   2070000052 Utilization st q (incomplete):  0
CYCLE:   2070000052 Utilization ld q (incomplete):  0
CYCLE:   2070000052 WDMA total latency:          0
CYCLE:   2070000052 Utilization ex q:  0
CYCLE:   2070000052 Utilization:  0
CYCLE:   2070000052 Utilization ex q (incomplete):  0
CYCLE:   2072000052 Utilization ld q (incomplete):  0
CYCLE:   2072000052 RDMA bytes rec:          0
CYCLE:   2072000052 Utilization st q:  0
CYCLE:   2072000052 Utilization ld q:  0
CYCLE:   2072000052 Utilization:  0
CYCLE:   2072000052 Utilization ld q:  0
CYCLE:   2072000052 Utilization st q:  0
CYCLE:   2072000052 rdma_total_latency:          0
CYCLE:   2072000052 Utilization st q (incomplete):  0
CYCLE:   2072000052 WDMA bytes sent:          0
CYCLE:   2072000052 Utilization ex q:  0
CYCLE:   2072000052 Utilization ex q (incomplete):  0
CYCLE:   2072000052 Utilization st q (incomplete):  0
CYCLE:   2072000052 Utilization ld q (incomplete):  0
CYCLE:   2072000052 WDMA total latency:          0
CYCLE:   2072000052 Utilization ex q:  0
CYCLE:   2072000052 Utilization:  0
CYCLE:   2072000052 Utilization ex q (incomplete):  0
CYCLE:   2074000052 Utilization ld q (incomplete):  0
CYCLE:   2074000052 RDMA bytes rec:          0
CYCLE:   2074000052 Utilization st q:  0
CYCLE:   2074000052 Utilization ld q:  0
CYCLE:   2074000052 Utilization:  0
CYCLE:   2074000052 Utilization ld q:  0
CYCLE:   2074000052 Utilization st q:  0
CYCLE:   2074000052 rdma_total_latency:          0
CYCLE:   2074000052 Utilization st q (incomplete):  0
CYCLE:   2074000052 WDMA bytes sent:          0
CYCLE:   2074000052 Utilization ex q:  0
CYCLE:   2074000052 Utilization ex q (incomplete):  0
CYCLE:   2074000052 Utilization st q (incomplete):  0
CYCLE:   2074000052 Utilization ld q (incomplete):  0
CYCLE:   2074000052 WDMA total latency:          0
CYCLE:   2074000052 Utilization ex q:  0
CYCLE:   2074000052 Utilization:  0
CYCLE:   2074000052 Utilization ex q (incomplete):  0
CYCLE:   2076000052 Utilization ld q (incomplete):  0
CYCLE:   2076000052 RDMA bytes rec:          0
CYCLE:   2076000052 Utilization st q:  0
CYCLE:   2076000052 Utilization ld q:  0
CYCLE:   2076000052 Utilization:  0
CYCLE:   2076000052 Utilization ld q:  0
CYCLE:   2076000052 Utilization st q:  0
CYCLE:   2076000052 rdma_total_latency:          0
CYCLE:   2076000052 Utilization st q (incomplete):  0
CYCLE:   2076000052 WDMA bytes sent:          0
CYCLE:   2076000052 Utilization ex q:  0
CYCLE:   2076000052 Utilization ex q (incomplete):  0
CYCLE:   2076000052 Utilization st q (incomplete):  0
CYCLE:   2076000052 Utilization ld q (incomplete):  0
CYCLE:   2076000052 WDMA total latency:          0
CYCLE:   2076000052 Utilization ex q:  0
CYCLE:   2076000052 Utilization:  0
CYCLE:   2076000052 Utilization ex q (incomplete):  0
CYCLE:   2078000052 Utilization ld q (incomplete):  0
CYCLE:   2078000052 RDMA bytes rec:          0
CYCLE:   2078000052 Utilization st q:  0
CYCLE:   2078000052 Utilization ld q:  0
CYCLE:   2078000052 Utilization:  0
CYCLE:   2078000052 Utilization ld q:  0
CYCLE:   2078000052 Utilization st q:  0
CYCLE:   2078000052 rdma_total_latency:          0
CYCLE:   2078000052 Utilization st q (incomplete):  0
CYCLE:   2078000052 WDMA bytes sent:          0
CYCLE:   2078000052 Utilization ex q:  0
CYCLE:   2078000052 Utilization ex q (incomplete):  0
CYCLE:   2078000052 Utilization st q (incomplete):  0
CYCLE:   2078000052 Utilization ld q (incomplete):  0
CYCLE:   2078000052 WDMA total latency:          0
CYCLE:   2078000052 Utilization ex q:  0
CYCLE:   2078000052 Utilization:  0
CYCLE:   2078000052 Utilization ex q (incomplete):  0
CYCLE:   2080000052 Utilization ld q (incomplete):  0
CYCLE:   2080000052 RDMA bytes rec:          0
CYCLE:   2080000052 Utilization st q:  0
CYCLE:   2080000052 Utilization ld q:  0
CYCLE:   2080000052 Utilization:  0
CYCLE:   2080000052 Utilization ld q:  0
CYCLE:   2080000052 Utilization st q:  0
CYCLE:   2080000052 rdma_total_latency:          0
CYCLE:   2080000052 Utilization st q (incomplete):  0
CYCLE:   2080000052 WDMA bytes sent:          0
CYCLE:   2080000052 Utilization ex q:  0
CYCLE:   2080000052 Utilization ex q (incomplete):  0
CYCLE:   2080000052 Utilization st q (incomplete):  0
CYCLE:   2080000052 Utilization ld q (incomplete):  0
CYCLE:   2080000052 WDMA total latency:          0
CYCLE:   2080000052 Utilization ex q:  0
CYCLE:   2080000052 Utilization:  0
CYCLE:   2080000052 Utilization ex q (incomplete):  0
CYCLE:   2082000052 Utilization ld q (incomplete):  0
CYCLE:   2082000052 RDMA bytes rec:          0
CYCLE:   2082000052 Utilization st q:  0
CYCLE:   2082000052 Utilization ld q:  0
CYCLE:   2082000052 Utilization:  0
CYCLE:   2082000052 Utilization ld q:  0
CYCLE:   2082000052 Utilization st q:  0
CYCLE:   2082000052 rdma_total_latency:          0
CYCLE:   2082000052 Utilization st q (incomplete):  0
CYCLE:   2082000052 WDMA bytes sent:          0
CYCLE:   2082000052 Utilization ex q:  0
CYCLE:   2082000052 Utilization ex q (incomplete):  0
CYCLE:   2082000052 Utilization st q (incomplete):  0
CYCLE:   2082000052 Utilization ld q (incomplete):  0
CYCLE:   2082000052 WDMA total latency:          0
CYCLE:   2082000052 Utilization ex q:  0
CYCLE:   2082000052 Utilization:  0
CYCLE:   2082000052 Utilization ex q (incomplete):  0
CYCLE:   2084000052 Utilization ld q (incomplete):  0
CYCLE:   2084000052 RDMA bytes rec:          0
CYCLE:   2084000052 Utilization st q:  0
CYCLE:   2084000052 Utilization ld q:  0
CYCLE:   2084000052 Utilization:  0
CYCLE:   2084000052 Utilization ld q:  0
CYCLE:   2084000052 Utilization st q:  0
CYCLE:   2084000052 rdma_total_latency:          0
CYCLE:   2084000052 Utilization st q (incomplete):  0
CYCLE:   2084000052 WDMA bytes sent:          0
CYCLE:   2084000052 Utilization ex q:  0
CYCLE:   2084000052 Utilization ex q (incomplete):  0
CYCLE:   2084000052 Utilization st q (incomplete):  0
CYCLE:   2084000052 Utilization ld q (incomplete):  0
CYCLE:   2084000052 WDMA total latency:          0
CYCLE:   2084000052 Utilization ex q:  0
CYCLE:   2084000052 Utilization:  0
CYCLE:   2084000052 Utilization ex q (incomplete):  0
CYCLE:   2086000052 Utilization ld q (incomplete):  0
CYCLE:   2086000052 RDMA bytes rec:          0
CYCLE:   2086000052 Utilization st q:  0
CYCLE:   2086000052 Utilization ld q:  0
CYCLE:   2086000052 Utilization:  0
CYCLE:   2086000052 Utilization ld q:  0
CYCLE:   2086000052 Utilization st q:  0
CYCLE:   2086000052 rdma_total_latency:          0
CYCLE:   2086000052 Utilization st q (incomplete):  0
CYCLE:   2086000052 WDMA bytes sent:          0
CYCLE:   2086000052 Utilization ex q:  0
CYCLE:   2086000052 Utilization ex q (incomplete):  0
CYCLE:   2086000052 Utilization st q (incomplete):  0
CYCLE:   2086000052 Utilization ld q (incomplete):  0
CYCLE:   2086000052 WDMA total latency:          0
CYCLE:   2086000052 Utilization ex q:  0
CYCLE:   2086000052 Utilization:  0
CYCLE:   2086000052 Utilization ex q (incomplete):  0
CYCLE:   2088000052 Utilization ld q (incomplete):  0
CYCLE:   2088000052 RDMA bytes rec:          0
CYCLE:   2088000052 Utilization st q:  0
CYCLE:   2088000052 Utilization ld q:  0
CYCLE:   2088000052 Utilization:  0
CYCLE:   2088000052 Utilization ld q:  0
CYCLE:   2088000052 Utilization st q:  0
CYCLE:   2088000052 rdma_total_latency:          0
CYCLE:   2088000052 Utilization st q (incomplete):  0
CYCLE:   2088000052 WDMA bytes sent:          0
CYCLE:   2088000052 Utilization ex q:  0
CYCLE:   2088000052 Utilization ex q (incomplete):  0
CYCLE:   2088000052 Utilization st q (incomplete):  0
CYCLE:   2088000052 Utilization ld q (incomplete):  0
CYCLE:   2088000052 WDMA total latency:          0
CYCLE:   2088000052 Utilization ex q:  0
CYCLE:   2088000052 Utilization:  0
CYCLE:   2088000052 Utilization ex q (incomplete):  0
CYCLE:   2090000052 Utilization ld q (incomplete):  0
CYCLE:   2090000052 RDMA bytes rec:          0
CYCLE:   2090000052 Utilization st q:  0
CYCLE:   2090000052 Utilization ld q:  0
CYCLE:   2090000052 Utilization:  0
CYCLE:   2090000052 Utilization ld q:  0
CYCLE:   2090000052 Utilization st q:  0
CYCLE:   2090000052 rdma_total_latency:          0
CYCLE:   2090000052 Utilization st q (incomplete):  0
CYCLE:   2090000052 WDMA bytes sent:          0
CYCLE:   2090000052 Utilization ex q:  0
CYCLE:   2090000052 Utilization ex q (incomplete):  0
CYCLE:   2090000052 Utilization st q (incomplete):  0
CYCLE:   2090000052 Utilization ld q (incomplete):  0
CYCLE:   2090000052 WDMA total latency:          0
CYCLE:   2090000052 Utilization ex q:  0
CYCLE:   2090000052 Utilization:  0
CYCLE:   2090000052 Utilization ex q (incomplete):  0
CYCLE:   2092000052 Utilization ld q (incomplete):  0
CYCLE:   2092000052 RDMA bytes rec:          0
CYCLE:   2092000052 Utilization st q:  0
CYCLE:   2092000052 Utilization ld q:  0
CYCLE:   2092000052 Utilization:  0
CYCLE:   2092000052 Utilization ld q:  0
CYCLE:   2092000052 Utilization st q:  0
CYCLE:   2092000052 rdma_total_latency:          0
CYCLE:   2092000052 Utilization st q (incomplete):  0
CYCLE:   2092000052 WDMA bytes sent:          0
CYCLE:   2092000052 Utilization ex q:  0
CYCLE:   2092000052 Utilization ex q (incomplete):  0
CYCLE:   2092000052 Utilization st q (incomplete):  0
CYCLE:   2092000052 Utilization ld q (incomplete):  0
CYCLE:   2092000052 WDMA total latency:          0
CYCLE:   2092000052 Utilization ex q:  0
CYCLE:   2092000052 Utilization:  0
CYCLE:   2092000052 Utilization ex q (incomplete):  0
CYCLE:   2094000052 Utilization ld q (incomplete):  0
CYCLE:   2094000052 RDMA bytes rec:          0
CYCLE:   2094000052 Utilization st q:  0
CYCLE:   2094000052 Utilization ld q:  0
CYCLE:   2094000052 Utilization:  0
CYCLE:   2094000052 Utilization ld q:  0
CYCLE:   2094000052 Utilization st q:  0
CYCLE:   2094000052 rdma_total_latency:          0
CYCLE:   2094000052 Utilization st q (incomplete):  0
CYCLE:   2094000052 WDMA bytes sent:          0
CYCLE:   2094000052 Utilization ex q:  0
CYCLE:   2094000052 Utilization ex q (incomplete):  0
CYCLE:   2094000052 Utilization st q (incomplete):  0
CYCLE:   2094000052 Utilization ld q (incomplete):  0
CYCLE:   2094000052 WDMA total latency:          0
CYCLE:   2094000052 Utilization ex q:  0
CYCLE:   2094000052 Utilization:  0
CYCLE:   2094000052 Utilization ex q (incomplete):  0
CYCLE:   2096000052 Utilization ld q (incomplete):  0
CYCLE:   2096000052 RDMA bytes rec:          0
CYCLE:   2096000052 Utilization st q:  0
CYCLE:   2096000052 Utilization ld q:  0
CYCLE:   2096000052 Utilization:  0
CYCLE:   2096000052 Utilization ld q:  0
CYCLE:   2096000052 Utilization st q:  0
CYCLE:   2096000052 rdma_total_latency:          0
CYCLE:   2096000052 Utilization st q (incomplete):  0
CYCLE:   2096000052 WDMA bytes sent:          0
CYCLE:   2096000052 Utilization ex q:  0
CYCLE:   2096000052 Utilization ex q (incomplete):  0
CYCLE:   2096000052 Utilization st q (incomplete):  0
CYCLE:   2096000052 Utilization ld q (incomplete):  0
CYCLE:   2096000052 WDMA total latency:          0
CYCLE:   2096000052 Utilization ex q:  0
CYCLE:   2096000052 Utilization:  0
CYCLE:   2096000052 Utilization ex q (incomplete):  0
CYCLE:   2098000052 Utilization ld q (incomplete):  0
CYCLE:   2098000052 RDMA bytes rec:          0
CYCLE:   2098000052 Utilization st q:  0
CYCLE:   2098000052 Utilization ld q:  0
CYCLE:   2098000052 Utilization:  0
CYCLE:   2098000052 Utilization ld q:  0
CYCLE:   2098000052 Utilization st q:  0
CYCLE:   2098000052 rdma_total_latency:          0
CYCLE:   2098000052 Utilization st q (incomplete):  0
CYCLE:   2098000052 WDMA bytes sent:          0
CYCLE:   2098000052 Utilization ex q:  0
CYCLE:   2098000052 Utilization ex q (incomplete):  0
CYCLE:   2098000052 Utilization st q (incomplete):  0
CYCLE:   2098000052 Utilization ld q (incomplete):  0
CYCLE:   2098000052 WDMA total latency:          0
CYCLE:   2098000052 Utilization ex q:  0
CYCLE:   2098000052 Utilization:  0
CYCLE:   2098000052 Utilization ex q (incomplete):  0
CYCLE:   2100000052 Utilization ld q (incomplete):  0
CYCLE:   2100000052 RDMA bytes rec:          0
CYCLE:   2100000052 Utilization st q:  0
CYCLE:   2100000052 Utilization ld q:  0
CYCLE:   2100000052 Utilization:  0
CYCLE:   2100000052 Utilization ld q:  0
CYCLE:   2100000052 Utilization st q:  0
CYCLE:   2100000052 rdma_total_latency:          0
CYCLE:   2100000052 Utilization st q (incomplete):  0
CYCLE:   2100000052 WDMA bytes sent:          0
CYCLE:   2100000052 Utilization ex q:  0
CYCLE:   2100000052 Utilization ex q (incomplete):  0
CYCLE:   2100000052 Utilization st q (incomplete):  0
CYCLE:   2100000052 Utilization ld q (incomplete):  0
CYCLE:   2100000052 WDMA total latency:          0
CYCLE:   2100000052 Utilization ex q:  0
CYCLE:   2100000052 Utilization:  0
CYCLE:   2100000052 Utilization ex q (incomplete):  0
CYCLE:   2102000052 Utilization ld q (incomplete):  0
CYCLE:   2102000052 RDMA bytes rec:          0
CYCLE:   2102000052 Utilization st q:  0
CYCLE:   2102000052 Utilization ld q:  0
CYCLE:   2102000052 Utilization:  0
CYCLE:   2102000052 Utilization ld q:  0
CYCLE:   2102000052 Utilization st q:  0
CYCLE:   2102000052 rdma_total_latency:          0
CYCLE:   2102000052 Utilization st q (incomplete):  0
CYCLE:   2102000052 WDMA bytes sent:          0
CYCLE:   2102000052 Utilization ex q:  0
CYCLE:   2102000052 Utilization ex q (incomplete):  0
CYCLE:   2102000052 Utilization st q (incomplete):  0
CYCLE:   2102000052 Utilization ld q (incomplete):  0
CYCLE:   2102000052 WDMA total latency:          0
CYCLE:   2102000052 Utilization ex q:  0
CYCLE:   2102000052 Utilization:  0
CYCLE:   2102000052 Utilization ex q (incomplete):  0
CYCLE:   2104000052 Utilization ld q (incomplete):  0
CYCLE:   2104000052 RDMA bytes rec:          0
CYCLE:   2104000052 Utilization st q:  0
CYCLE:   2104000052 Utilization ld q:  0
CYCLE:   2104000052 Utilization:  0
CYCLE:   2104000052 Utilization ld q:  0
CYCLE:   2104000052 Utilization st q:  0
CYCLE:   2104000052 rdma_total_latency:          0
CYCLE:   2104000052 Utilization st q (incomplete):  0
CYCLE:   2104000052 WDMA bytes sent:          0
CYCLE:   2104000052 Utilization ex q:  0
CYCLE:   2104000052 Utilization ex q (incomplete):  0
CYCLE:   2104000052 Utilization st q (incomplete):  0
CYCLE:   2104000052 Utilization ld q (incomplete):  0
CYCLE:   2104000052 WDMA total latency:          0
CYCLE:   2104000052 Utilization ex q:  0
CYCLE:   2104000052 Utilization:  0
CYCLE:   2104000052 Utilization ex q (incomplete):  0
CYCLE:   2106000052 Utilization ld q (incomplete):  0
CYCLE:   2106000052 RDMA bytes rec:          0
CYCLE:   2106000052 Utilization st q:  0
CYCLE:   2106000052 Utilization ld q:  0
CYCLE:   2106000052 Utilization:  0
CYCLE:   2106000052 Utilization ld q:  0
CYCLE:   2106000052 Utilization st q:  0
CYCLE:   2106000052 rdma_total_latency:          0
CYCLE:   2106000052 Utilization st q (incomplete):  0
CYCLE:   2106000052 WDMA bytes sent:          0
CYCLE:   2106000052 Utilization ex q:  0
CYCLE:   2106000052 Utilization ex q (incomplete):  0
CYCLE:   2106000052 Utilization st q (incomplete):  0
CYCLE:   2106000052 Utilization ld q (incomplete):  0
CYCLE:   2106000052 WDMA total latency:          0
CYCLE:   2106000052 Utilization ex q:  0
CYCLE:   2106000052 Utilization:  0
CYCLE:   2106000052 Utilization ex q (incomplete):  0
CYCLE:   2108000052 Utilization ld q (incomplete):  0
CYCLE:   2108000052 RDMA bytes rec:          0
CYCLE:   2108000052 Utilization st q:  0
CYCLE:   2108000052 Utilization ld q:  0
CYCLE:   2108000052 Utilization:  0
CYCLE:   2108000052 Utilization ld q:  0
CYCLE:   2108000052 Utilization st q:  0
CYCLE:   2108000052 rdma_total_latency:          0
CYCLE:   2108000052 Utilization st q (incomplete):  0
CYCLE:   2108000052 WDMA bytes sent:          0
CYCLE:   2108000052 Utilization ex q:  0
CYCLE:   2108000052 Utilization ex q (incomplete):  0
CYCLE:   2108000052 Utilization st q (incomplete):  0
CYCLE:   2108000052 Utilization ld q (incomplete):  0
CYCLE:   2108000052 WDMA total latency:          0
CYCLE:   2108000052 Utilization ex q:  0
CYCLE:   2108000052 Utilization:  0
CYCLE:   2108000052 Utilization ex q (incomplete):  0
CYCLE:   2110000052 Utilization ld q (incomplete):  0
CYCLE:   2110000052 RDMA bytes rec:          0
CYCLE:   2110000052 Utilization st q:  0
CYCLE:   2110000052 Utilization ld q:  0
CYCLE:   2110000052 Utilization:  0
CYCLE:   2110000052 Utilization ld q:  0
CYCLE:   2110000052 Utilization st q:  0
CYCLE:   2110000052 rdma_total_latency:          0
CYCLE:   2110000052 Utilization st q (incomplete):  0
CYCLE:   2110000052 WDMA bytes sent:          0
CYCLE:   2110000052 Utilization ex q:  0
CYCLE:   2110000052 Utilization ex q (incomplete):  0
CYCLE:   2110000052 Utilization st q (incomplete):  0
CYCLE:   2110000052 Utilization ld q (incomplete):  0
CYCLE:   2110000052 WDMA total latency:          0
CYCLE:   2110000052 Utilization ex q:  0
CYCLE:   2110000052 Utilization:  0
CYCLE:   2110000052 Utilization ex q (incomplete):  0
CYCLE:   2112000052 Utilization ld q (incomplete):  0
CYCLE:   2112000052 RDMA bytes rec:          0
CYCLE:   2112000052 Utilization st q:  0
CYCLE:   2112000052 Utilization ld q:  0
CYCLE:   2112000052 Utilization:  0
CYCLE:   2112000052 Utilization ld q:  0
CYCLE:   2112000052 Utilization st q:  0
CYCLE:   2112000052 rdma_total_latency:          0
CYCLE:   2112000052 Utilization st q (incomplete):  0
CYCLE:   2112000052 WDMA bytes sent:          0
CYCLE:   2112000052 Utilization ex q:  0
CYCLE:   2112000052 Utilization ex q (incomplete):  0
CYCLE:   2112000052 Utilization st q (incomplete):  0
CYCLE:   2112000052 Utilization ld q (incomplete):  0
CYCLE:   2112000052 WDMA total latency:          0
CYCLE:   2112000052 Utilization ex q:  0
CYCLE:   2112000052 Utilization:  0
CYCLE:   2112000052 Utilization ex q (incomplete):  0
CYCLE:   2114000052 Utilization ld q (incomplete):  0
CYCLE:   2114000052 RDMA bytes rec:          0
CYCLE:   2114000052 Utilization st q:  0
CYCLE:   2114000052 Utilization ld q:  0
CYCLE:   2114000052 Utilization:  0
CYCLE:   2114000052 Utilization ld q:  0
CYCLE:   2114000052 Utilization st q:  0
CYCLE:   2114000052 rdma_total_latency:          0
CYCLE:   2114000052 Utilization st q (incomplete):  0
CYCLE:   2114000052 WDMA bytes sent:          0
CYCLE:   2114000052 Utilization ex q:  0
CYCLE:   2114000052 Utilization ex q (incomplete):  0
CYCLE:   2114000052 Utilization st q (incomplete):  0
CYCLE:   2114000052 Utilization ld q (incomplete):  0
CYCLE:   2114000052 WDMA total latency:          0
CYCLE:   2114000052 Utilization ex q:  0
CYCLE:   2114000052 Utilization:  0
CYCLE:   2114000052 Utilization ex q (incomplete):  0
CYCLE:   2116000052 Utilization ld q (incomplete):  0
CYCLE:   2116000052 RDMA bytes rec:          0
CYCLE:   2116000052 Utilization st q:  0
CYCLE:   2116000052 Utilization ld q:  0
CYCLE:   2116000052 Utilization:  0
CYCLE:   2116000052 Utilization ld q:  0
CYCLE:   2116000052 Utilization st q:  0
CYCLE:   2116000052 rdma_total_latency:          0
CYCLE:   2116000052 Utilization st q (incomplete):  0
CYCLE:   2116000052 WDMA bytes sent:          0
CYCLE:   2116000052 Utilization ex q:  0
CYCLE:   2116000052 Utilization ex q (incomplete):  0
CYCLE:   2116000052 Utilization st q (incomplete):  0
CYCLE:   2116000052 Utilization ld q (incomplete):  0
CYCLE:   2116000052 WDMA total latency:          0
CYCLE:   2116000052 Utilization ex q:  0
CYCLE:   2116000052 Utilization:  0
CYCLE:   2116000052 Utilization ex q (incomplete):  0
CYCLE:   2118000052 Utilization ld q (incomplete):  0
CYCLE:   2118000052 RDMA bytes rec:          0
CYCLE:   2118000052 Utilization st q:  0
CYCLE:   2118000052 Utilization ld q:  0
CYCLE:   2118000052 Utilization:  0
CYCLE:   2118000052 Utilization ld q:  0
CYCLE:   2118000052 Utilization st q:  0
CYCLE:   2118000052 rdma_total_latency:          0
CYCLE:   2118000052 Utilization st q (incomplete):  0
CYCLE:   2118000052 WDMA bytes sent:          0
CYCLE:   2118000052 Utilization ex q:  0
CYCLE:   2118000052 Utilization ex q (incomplete):  0
CYCLE:   2118000052 Utilization st q (incomplete):  0
CYCLE:   2118000052 Utilization ld q (incomplete):  0
CYCLE:   2118000052 WDMA total latency:          0
CYCLE:   2118000052 Utilization ex q:  0
CYCLE:   2118000052 Utilization:  0
CYCLE:   2118000052 Utilization ex q (incomplete):  0
CYCLE:   2120000052 Utilization ld q (incomplete):  0
CYCLE:   2120000052 RDMA bytes rec:          0
CYCLE:   2120000052 Utilization st q:  0
CYCLE:   2120000052 Utilization ld q:  0
CYCLE:   2120000052 Utilization:  0
CYCLE:   2120000052 Utilization ld q:  0
CYCLE:   2120000052 Utilization st q:  0
CYCLE:   2120000052 rdma_total_latency:          0
CYCLE:   2120000052 Utilization st q (incomplete):  0
CYCLE:   2120000052 WDMA bytes sent:          0
CYCLE:   2120000052 Utilization ex q:  0
CYCLE:   2120000052 Utilization ex q (incomplete):  0
CYCLE:   2120000052 Utilization st q (incomplete):  0
CYCLE:   2120000052 Utilization ld q (incomplete):  0
CYCLE:   2120000052 WDMA total latency:          0
CYCLE:   2120000052 Utilization ex q:  0
CYCLE:   2120000052 Utilization:  0
CYCLE:   2120000052 Utilization ex q (incomplete):  0
CYCLE:   2122000052 Utilization ld q (incomplete):  0
CYCLE:   2122000052 RDMA bytes rec:          0
CYCLE:   2122000052 Utilization st q:  0
CYCLE:   2122000052 Utilization ld q:  0
CYCLE:   2122000052 Utilization:  0
CYCLE:   2122000052 Utilization ld q:  0
CYCLE:   2122000052 Utilization st q:  0
CYCLE:   2122000052 rdma_total_latency:          0
CYCLE:   2122000052 Utilization st q (incomplete):  0
CYCLE:   2122000052 WDMA bytes sent:          0
CYCLE:   2122000052 Utilization ex q:  0
CYCLE:   2122000052 Utilization ex q (incomplete):  0
CYCLE:   2122000052 Utilization st q (incomplete):  0
CYCLE:   2122000052 Utilization ld q (incomplete):  0
CYCLE:   2122000052 WDMA total latency:          0
CYCLE:   2122000052 Utilization ex q:  0
CYCLE:   2122000052 Utilization:  0
CYCLE:   2122000052 Utilization ex q (incomplete):  0
CYCLE:   2124000052 Utilization ld q (incomplete):  0
CYCLE:   2124000052 RDMA bytes rec:          0
CYCLE:   2124000052 Utilization st q:  0
CYCLE:   2124000052 Utilization ld q:  0
CYCLE:   2124000052 Utilization:  0
CYCLE:   2124000052 Utilization ld q:  0
CYCLE:   2124000052 Utilization st q:  0
CYCLE:   2124000052 rdma_total_latency:          0
CYCLE:   2124000052 Utilization st q (incomplete):  0
CYCLE:   2124000052 WDMA bytes sent:          0
CYCLE:   2124000052 Utilization ex q:  0
CYCLE:   2124000052 Utilization ex q (incomplete):  0
CYCLE:   2124000052 Utilization st q (incomplete):  0
CYCLE:   2124000052 Utilization ld q (incomplete):  0
CYCLE:   2124000052 WDMA total latency:          0
CYCLE:   2124000052 Utilization ex q:  0
CYCLE:   2124000052 Utilization:  0
CYCLE:   2124000052 Utilization ex q (incomplete):  0
CYCLE:   2126000052 Utilization ld q (incomplete):  0
CYCLE:   2126000052 RDMA bytes rec:          0
CYCLE:   2126000052 Utilization st q:  0
CYCLE:   2126000052 Utilization ld q:  0
CYCLE:   2126000052 Utilization:  0
CYCLE:   2126000052 Utilization ld q:  0
CYCLE:   2126000052 Utilization st q:  0
CYCLE:   2126000052 rdma_total_latency:          0
CYCLE:   2126000052 Utilization st q (incomplete):  0
CYCLE:   2126000052 WDMA bytes sent:          0
CYCLE:   2126000052 Utilization ex q:  0
CYCLE:   2126000052 Utilization ex q (incomplete):  0
CYCLE:   2126000052 Utilization st q (incomplete):  0
CYCLE:   2126000052 Utilization ld q (incomplete):  0
CYCLE:   2126000052 WDMA total latency:          0
CYCLE:   2126000052 Utilization ex q:  0
CYCLE:   2126000052 Utilization:  0
CYCLE:   2126000052 Utilization ex q (incomplete):  0
CYCLE:   2128000052 Utilization ld q (incomplete):  0
CYCLE:   2128000052 RDMA bytes rec:          0
CYCLE:   2128000052 Utilization st q:  0
CYCLE:   2128000052 Utilization ld q:  0
CYCLE:   2128000052 Utilization:  0
CYCLE:   2128000052 Utilization ld q:  0
CYCLE:   2128000052 Utilization st q:  0
CYCLE:   2128000052 rdma_total_latency:          0
CYCLE:   2128000052 Utilization st q (incomplete):  0
CYCLE:   2128000052 WDMA bytes sent:          0
CYCLE:   2128000052 Utilization ex q:  0
CYCLE:   2128000052 Utilization ex q (incomplete):  0
CYCLE:   2128000052 Utilization st q (incomplete):  0
CYCLE:   2128000052 Utilization ld q (incomplete):  0
CYCLE:   2128000052 WDMA total latency:          0
CYCLE:   2128000052 Utilization ex q:  0
CYCLE:   2128000052 Utilization:  0
CYCLE:   2128000052 Utilization ex q (incomplete):  0
CYCLE:   2130000052 Utilization ld q (incomplete):  0
CYCLE:   2130000052 RDMA bytes rec:          0
CYCLE:   2130000052 Utilization st q:  0
CYCLE:   2130000052 Utilization ld q:  0
CYCLE:   2130000052 Utilization:  0
CYCLE:   2130000052 Utilization ld q:  0
CYCLE:   2130000052 Utilization st q:  0
CYCLE:   2130000052 rdma_total_latency:          0
CYCLE:   2130000052 Utilization st q (incomplete):  0
CYCLE:   2130000052 WDMA bytes sent:          0
CYCLE:   2130000052 Utilization ex q:  0
CYCLE:   2130000052 Utilization ex q (incomplete):  0
CYCLE:   2130000052 Utilization st q (incomplete):  0
CYCLE:   2130000052 Utilization ld q (incomplete):  0
CYCLE:   2130000052 WDMA total latency:          0
CYCLE:   2130000052 Utilization ex q:  0
CYCLE:   2130000052 Utilization:  0
CYCLE:   2130000052 Utilization ex q (incomplete):  0
CYCLE:   2132000052 Utilization ld q (incomplete):  0
CYCLE:   2132000052 RDMA bytes rec:          0
CYCLE:   2132000052 Utilization st q:  0
CYCLE:   2132000052 Utilization ld q:  0
CYCLE:   2132000052 Utilization:  0
CYCLE:   2132000052 Utilization ld q:  0
CYCLE:   2132000052 Utilization st q:  0
CYCLE:   2132000052 rdma_total_latency:          0
CYCLE:   2132000052 Utilization st q (incomplete):  0
CYCLE:   2132000052 WDMA bytes sent:          0
CYCLE:   2132000052 Utilization ex q:  0
CYCLE:   2132000052 Utilization ex q (incomplete):  0
CYCLE:   2132000052 Utilization st q (incomplete):  0
CYCLE:   2132000052 Utilization ld q (incomplete):  0
CYCLE:   2132000052 WDMA total latency:          0
CYCLE:   2132000052 Utilization ex q:  0
CYCLE:   2132000052 Utilization:  0
CYCLE:   2132000052 Utilization ex q (incomplete):  0
CYCLE:   2134000052 Utilization ld q (incomplete):  0
CYCLE:   2134000052 RDMA bytes rec:          0
CYCLE:   2134000052 Utilization st q:  0
CYCLE:   2134000052 Utilization ld q:  0
CYCLE:   2134000052 Utilization:  0
CYCLE:   2134000052 Utilization ld q:  0
CYCLE:   2134000052 Utilization st q:  0
CYCLE:   2134000052 rdma_total_latency:          0
CYCLE:   2134000052 Utilization st q (incomplete):  0
CYCLE:   2134000052 WDMA bytes sent:          0
CYCLE:   2134000052 Utilization ex q:  0
CYCLE:   2134000052 Utilization ex q (incomplete):  0
CYCLE:   2134000052 Utilization st q (incomplete):  0
CYCLE:   2134000052 Utilization ld q (incomplete):  0
CYCLE:   2134000052 WDMA total latency:          0
CYCLE:   2134000052 Utilization ex q:  0
CYCLE:   2134000052 Utilization:  0
CYCLE:   2134000052 Utilization ex q (incomplete):  0
CYCLE:   2136000052 Utilization ld q (incomplete):  0
CYCLE:   2136000052 RDMA bytes rec:          0
CYCLE:   2136000052 Utilization st q:  0
CYCLE:   2136000052 Utilization ld q:  0
CYCLE:   2136000052 Utilization:  0
CYCLE:   2136000052 Utilization ld q:  0
CYCLE:   2136000052 Utilization st q:  0
CYCLE:   2136000052 rdma_total_latency:          0
CYCLE:   2136000052 Utilization st q (incomplete):  0
CYCLE:   2136000052 WDMA bytes sent:          0
CYCLE:   2136000052 Utilization ex q:  0
CYCLE:   2136000052 Utilization ex q (incomplete):  0
CYCLE:   2136000052 Utilization st q (incomplete):  0
CYCLE:   2136000052 Utilization ld q (incomplete):  0
CYCLE:   2136000052 WDMA total latency:          0
CYCLE:   2136000052 Utilization ex q:  0
CYCLE:   2136000052 Utilization:  0
CYCLE:   2136000052 Utilization ex q (incomplete):  0
CYCLE:   2138000052 Utilization ld q (incomplete):  0
CYCLE:   2138000052 RDMA bytes rec:          0
CYCLE:   2138000052 Utilization st q:  0
CYCLE:   2138000052 Utilization ld q:  0
CYCLE:   2138000052 Utilization:  0
CYCLE:   2138000052 Utilization ld q:  0
CYCLE:   2138000052 Utilization st q:  0
CYCLE:   2138000052 rdma_total_latency:          0
CYCLE:   2138000052 Utilization st q (incomplete):  0
CYCLE:   2138000052 WDMA bytes sent:          0
CYCLE:   2138000052 Utilization ex q:  0
CYCLE:   2138000052 Utilization ex q (incomplete):  0
CYCLE:   2138000052 Utilization st q (incomplete):  0
CYCLE:   2138000052 Utilization ld q (incomplete):  0
CYCLE:   2138000052 WDMA total latency:          0
CYCLE:   2138000052 Utilization ex q:  0
CYCLE:   2138000052 Utilization:  0
CYCLE:   2138000052 Utilization ex q (incomplete):  0
CYCLE:   2140000052 Utilization ld q (incomplete):  0
CYCLE:   2140000052 RDMA bytes rec:          0
CYCLE:   2140000052 Utilization st q:  0
CYCLE:   2140000052 Utilization ld q:  0
CYCLE:   2140000052 Utilization:  0
CYCLE:   2140000052 Utilization ld q:  0
CYCLE:   2140000052 Utilization st q:  0
CYCLE:   2140000052 rdma_total_latency:          0
CYCLE:   2140000052 Utilization st q (incomplete):  0
CYCLE:   2140000052 WDMA bytes sent:          0
CYCLE:   2140000052 Utilization ex q:  0
CYCLE:   2140000052 Utilization ex q (incomplete):  0
CYCLE:   2140000052 Utilization st q (incomplete):  0
CYCLE:   2140000052 Utilization ld q (incomplete):  0
CYCLE:   2140000052 WDMA total latency:          0
CYCLE:   2140000052 Utilization ex q:  0
CYCLE:   2140000052 Utilization:  0
CYCLE:   2140000052 Utilization ex q (incomplete):  0
CYCLE:   2142000052 Utilization ld q (incomplete):  0
CYCLE:   2142000052 RDMA bytes rec:          0
CYCLE:   2142000052 Utilization st q:  0
CYCLE:   2142000052 Utilization ld q:  0
CYCLE:   2142000052 Utilization:  0
CYCLE:   2142000052 Utilization ld q:  0
CYCLE:   2142000052 Utilization st q:  0
CYCLE:   2142000052 rdma_total_latency:          0
CYCLE:   2142000052 Utilization st q (incomplete):  0
CYCLE:   2142000052 WDMA bytes sent:          0
CYCLE:   2142000052 Utilization ex q:  0
CYCLE:   2142000052 Utilization ex q (incomplete):  0
CYCLE:   2142000052 Utilization st q (incomplete):  0
CYCLE:   2142000052 Utilization ld q (incomplete):  0
CYCLE:   2142000052 WDMA total latency:          0
CYCLE:   2142000052 Utilization ex q:  0
CYCLE:   2142000052 Utilization:  0
CYCLE:   2142000052 Utilization ex q (incomplete):  0
CYCLE:   2144000052 Utilization ld q (incomplete):  0
CYCLE:   2144000052 RDMA bytes rec:          0
CYCLE:   2144000052 Utilization st q:  0
CYCLE:   2144000052 Utilization ld q:  0
CYCLE:   2144000052 Utilization:  0
CYCLE:   2144000052 Utilization ld q:  0
CYCLE:   2144000052 Utilization st q:  0
CYCLE:   2144000052 rdma_total_latency:          0
CYCLE:   2144000052 Utilization st q (incomplete):  0
CYCLE:   2144000052 WDMA bytes sent:          0
CYCLE:   2144000052 Utilization ex q:  0
CYCLE:   2144000052 Utilization ex q (incomplete):  0
CYCLE:   2144000052 Utilization st q (incomplete):  0
CYCLE:   2144000052 Utilization ld q (incomplete):  0
CYCLE:   2144000052 WDMA total latency:          0
CYCLE:   2144000052 Utilization ex q:  0
CYCLE:   2144000052 Utilization:  0
CYCLE:   2144000052 Utilization ex q (incomplete):  0
CYCLE:   2146000052 Utilization ld q (incomplete):  0
CYCLE:   2146000052 RDMA bytes rec:          0
CYCLE:   2146000052 Utilization st q:  0
CYCLE:   2146000052 Utilization ld q:  0
CYCLE:   2146000052 Utilization:  0
CYCLE:   2146000052 Utilization ld q:  0
CYCLE:   2146000052 Utilization st q:  0
CYCLE:   2146000052 rdma_total_latency:          0
CYCLE:   2146000052 Utilization st q (incomplete):  0
CYCLE:   2146000052 WDMA bytes sent:          0
CYCLE:   2146000052 Utilization ex q:  0
CYCLE:   2146000052 Utilization ex q (incomplete):  0
CYCLE:   2146000052 Utilization st q (incomplete):  0
CYCLE:   2146000052 Utilization ld q (incomplete):  0
CYCLE:   2146000052 WDMA total latency:          0
CYCLE:   2146000052 Utilization ex q:  0
CYCLE:   2146000052 Utilization:  0
CYCLE:   2146000052 Utilization ex q (incomplete):  0
CYCLE:   2148000052 Utilization ld q (incomplete):  0
CYCLE:   2148000052 RDMA bytes rec:          0
CYCLE:   2148000052 Utilization st q:  0
CYCLE:   2148000052 Utilization ld q:  0
CYCLE:   2148000052 Utilization:  0
CYCLE:   2148000052 Utilization ld q:  0
CYCLE:   2148000052 Utilization st q:  0
CYCLE:   2148000052 rdma_total_latency:          0
CYCLE:   2148000052 Utilization st q (incomplete):  0
CYCLE:   2148000052 WDMA bytes sent:          0
CYCLE:   2148000052 Utilization ex q:  0
CYCLE:   2148000052 Utilization ex q (incomplete):  0
CYCLE:   2148000052 Utilization st q (incomplete):  0
CYCLE:   2148000052 Utilization ld q (incomplete):  0
CYCLE:   2148000052 WDMA total latency:          0
CYCLE:   2148000052 Utilization ex q:  0
CYCLE:   2148000052 Utilization:  0
CYCLE:   2148000052 Utilization ex q (incomplete):  0
CYCLE:   2150000052 Utilization ld q (incomplete):  0
CYCLE:   2150000052 RDMA bytes rec:          0
CYCLE:   2150000052 Utilization st q:  0
CYCLE:   2150000052 Utilization ld q:  0
CYCLE:   2150000052 Utilization:  0
CYCLE:   2150000052 Utilization ld q:  0
CYCLE:   2150000052 Utilization st q:  0
CYCLE:   2150000052 rdma_total_latency:          0
CYCLE:   2150000052 Utilization st q (incomplete):  0
CYCLE:   2150000052 WDMA bytes sent:          0
CYCLE:   2150000052 Utilization ex q:  0
CYCLE:   2150000052 Utilization ex q (incomplete):  0
CYCLE:   2150000052 Utilization st q (incomplete):  0
CYCLE:   2150000052 Utilization ld q (incomplete):  0
CYCLE:   2150000052 WDMA total latency:          0
CYCLE:   2150000052 Utilization ex q:  0
CYCLE:   2150000052 Utilization:  0
CYCLE:   2150000052 Utilization ex q (incomplete):  0
CYCLE:   2152000052 Utilization ld q (incomplete):  0
CYCLE:   2152000052 RDMA bytes rec:          0
CYCLE:   2152000052 Utilization st q:  0
CYCLE:   2152000052 Utilization ld q:  0
CYCLE:   2152000052 Utilization:  0
CYCLE:   2152000052 Utilization ld q:  0
CYCLE:   2152000052 Utilization st q:  0
CYCLE:   2152000052 rdma_total_latency:          0
CYCLE:   2152000052 Utilization st q (incomplete):  0
CYCLE:   2152000052 WDMA bytes sent:          0
CYCLE:   2152000052 Utilization ex q:  0
CYCLE:   2152000052 Utilization ex q (incomplete):  0
CYCLE:   2152000052 Utilization st q (incomplete):  0
CYCLE:   2152000052 Utilization ld q (incomplete):  0
CYCLE:   2152000052 WDMA total latency:          0
CYCLE:   2152000052 Utilization ex q:  0
CYCLE:   2152000052 Utilization:  0
CYCLE:   2152000052 Utilization ex q (incomplete):  0
CYCLE:   2154000052 Utilization ld q (incomplete):  0
CYCLE:   2154000052 RDMA bytes rec:          0
CYCLE:   2154000052 Utilization st q:  0
CYCLE:   2154000052 Utilization ld q:  0
CYCLE:   2154000052 Utilization:  0
CYCLE:   2154000052 Utilization ld q:  0
CYCLE:   2154000052 Utilization st q:  0
CYCLE:   2154000052 rdma_total_latency:          0
CYCLE:   2154000052 Utilization st q (incomplete):  0
CYCLE:   2154000052 WDMA bytes sent:          0
CYCLE:   2154000052 Utilization ex q:  0
CYCLE:   2154000052 Utilization ex q (incomplete):  0
CYCLE:   2154000052 Utilization st q (incomplete):  0
CYCLE:   2154000052 Utilization ld q (incomplete):  0
CYCLE:   2154000052 WDMA total latency:          0
CYCLE:   2154000052 Utilization ex q:  0
CYCLE:   2154000052 Utilization:  0
CYCLE:   2154000052 Utilization ex q (incomplete):  0
CYCLE:   2156000052 Utilization ld q (incomplete):  0
CYCLE:   2156000052 RDMA bytes rec:          0
CYCLE:   2156000052 Utilization st q:  0
CYCLE:   2156000052 Utilization ld q:  0
CYCLE:   2156000052 Utilization:  0
CYCLE:   2156000052 Utilization ld q:  0
CYCLE:   2156000052 Utilization st q:  0
CYCLE:   2156000052 rdma_total_latency:          0
CYCLE:   2156000052 Utilization st q (incomplete):  0
CYCLE:   2156000052 WDMA bytes sent:          0
CYCLE:   2156000052 Utilization ex q:  0
CYCLE:   2156000052 Utilization ex q (incomplete):  0
CYCLE:   2156000052 Utilization st q (incomplete):  0
CYCLE:   2156000052 Utilization ld q (incomplete):  0
CYCLE:   2156000052 WDMA total latency:          0
CYCLE:   2156000052 Utilization ex q:  0
CYCLE:   2156000052 Utilization:  0
CYCLE:   2156000052 Utilization ex q (incomplete):  0
CYCLE:   2158000052 Utilization ld q (incomplete):  0
CYCLE:   2158000052 RDMA bytes rec:          0
CYCLE:   2158000052 Utilization st q:  0
CYCLE:   2158000052 Utilization ld q:  0
CYCLE:   2158000052 Utilization:  0
CYCLE:   2158000052 Utilization ld q:  0
CYCLE:   2158000052 Utilization st q:  0
CYCLE:   2158000052 rdma_total_latency:          0
CYCLE:   2158000052 Utilization st q (incomplete):  0
CYCLE:   2158000052 WDMA bytes sent:          0
CYCLE:   2158000052 Utilization ex q:  0
CYCLE:   2158000052 Utilization ex q (incomplete):  0
CYCLE:   2158000052 Utilization st q (incomplete):  0
CYCLE:   2158000052 Utilization ld q (incomplete):  0
CYCLE:   2158000052 WDMA total latency:          0
CYCLE:   2158000052 Utilization ex q:  0
CYCLE:   2158000052 Utilization:  0
CYCLE:   2158000052 Utilization ex q (incomplete):  0
CYCLE:   2160000052 Utilization ld q (incomplete):  0
CYCLE:   2160000052 RDMA bytes rec:          0
CYCLE:   2160000052 Utilization st q:  0
CYCLE:   2160000052 Utilization ld q:  0
CYCLE:   2160000052 Utilization:  0
CYCLE:   2160000052 Utilization ld q:  0
CYCLE:   2160000052 Utilization st q:  0
CYCLE:   2160000052 rdma_total_latency:          0
CYCLE:   2160000052 Utilization st q (incomplete):  0
CYCLE:   2160000052 WDMA bytes sent:          0
CYCLE:   2160000052 Utilization ex q:  0
CYCLE:   2160000052 Utilization ex q (incomplete):  0
CYCLE:   2160000052 Utilization st q (incomplete):  0
CYCLE:   2160000052 Utilization ld q (incomplete):  0
CYCLE:   2160000052 WDMA total latency:          0
CYCLE:   2160000052 Utilization ex q:  0
CYCLE:   2160000052 Utilization:  0
CYCLE:   2160000052 Utilization ex q (incomplete):  0
CYCLE:   2162000052 Utilization ld q (incomplete):  0
CYCLE:   2162000052 RDMA bytes rec:          0
CYCLE:   2162000052 Utilization st q:  0
CYCLE:   2162000052 Utilization ld q:  0
CYCLE:   2162000052 Utilization:  0
CYCLE:   2162000052 Utilization ld q:  0
CYCLE:   2162000052 Utilization st q:  0
CYCLE:   2162000052 rdma_total_latency:          0
CYCLE:   2162000052 Utilization st q (incomplete):  0
CYCLE:   2162000052 WDMA bytes sent:          0
CYCLE:   2162000052 Utilization ex q:  0
CYCLE:   2162000052 Utilization ex q (incomplete):  0
CYCLE:   2162000052 Utilization st q (incomplete):  0
CYCLE:   2162000052 Utilization ld q (incomplete):  0
CYCLE:   2162000052 WDMA total latency:          0
CYCLE:   2162000052 Utilization ex q:  0
CYCLE:   2162000052 Utilization:  0
CYCLE:   2162000052 Utilization ex q (incomplete):  0
CYCLE:   2164000052 Utilization ld q (incomplete):  0
CYCLE:   2164000052 RDMA bytes rec:          0
CYCLE:   2164000052 Utilization st q:  0
CYCLE:   2164000052 Utilization ld q:  0
CYCLE:   2164000052 Utilization:  0
CYCLE:   2164000052 Utilization ld q:  0
CYCLE:   2164000052 Utilization st q:  0
CYCLE:   2164000052 rdma_total_latency:          0
CYCLE:   2164000052 Utilization st q (incomplete):  0
CYCLE:   2164000052 WDMA bytes sent:          0
CYCLE:   2164000052 Utilization ex q:  0
CYCLE:   2164000052 Utilization ex q (incomplete):  0
CYCLE:   2164000052 Utilization st q (incomplete):  0
CYCLE:   2164000052 Utilization ld q (incomplete):  0
CYCLE:   2164000052 WDMA total latency:          0
CYCLE:   2164000052 Utilization ex q:  0
CYCLE:   2164000052 Utilization:  0
CYCLE:   2164000052 Utilization ex q (incomplete):  0
CYCLE:   2166000052 Utilization ld q (incomplete):  0
CYCLE:   2166000052 RDMA bytes rec:          0
CYCLE:   2166000052 Utilization st q:  0
CYCLE:   2166000052 Utilization ld q:  0
CYCLE:   2166000052 Utilization:  0
CYCLE:   2166000052 Utilization ld q:  0
CYCLE:   2166000052 Utilization st q:  0
CYCLE:   2166000052 rdma_total_latency:          0
CYCLE:   2166000052 Utilization st q (incomplete):  0
CYCLE:   2166000052 WDMA bytes sent:          0
CYCLE:   2166000052 Utilization ex q:  0
CYCLE:   2166000052 Utilization ex q (incomplete):  0
CYCLE:   2166000052 Utilization st q (incomplete):  0
CYCLE:   2166000052 Utilization ld q (incomplete):  0
CYCLE:   2166000052 WDMA total latency:          0
CYCLE:   2166000052 Utilization ex q:  0
CYCLE:   2166000052 Utilization:  0
CYCLE:   2166000052 Utilization ex q (incomplete):  0
CYCLE:   2168000052 Utilization ld q (incomplete):  0
CYCLE:   2168000052 RDMA bytes rec:          0
CYCLE:   2168000052 Utilization st q:  0
CYCLE:   2168000052 Utilization ld q:  0
CYCLE:   2168000052 Utilization:  0
CYCLE:   2168000052 Utilization ld q:  0
CYCLE:   2168000052 Utilization st q:  0
CYCLE:   2168000052 rdma_total_latency:          0
CYCLE:   2168000052 Utilization st q (incomplete):  0
CYCLE:   2168000052 WDMA bytes sent:          0
CYCLE:   2168000052 Utilization ex q:  0
CYCLE:   2168000052 Utilization ex q (incomplete):  0
CYCLE:   2168000052 Utilization st q (incomplete):  0
CYCLE:   2168000052 Utilization ld q (incomplete):  0
CYCLE:   2168000052 WDMA total latency:          0
CYCLE:   2168000052 Utilization ex q:  0
CYCLE:   2168000052 Utilization:  0
CYCLE:   2168000052 Utilization ex q (incomplete):  0
CYCLE:   2170000052 Utilization ld q (incomplete):  0
CYCLE:   2170000052 RDMA bytes rec:          0
CYCLE:   2170000052 Utilization st q:  0
CYCLE:   2170000052 Utilization ld q:  0
CYCLE:   2170000052 Utilization:  0
CYCLE:   2170000052 Utilization ld q:  0
CYCLE:   2170000052 Utilization st q:  0
CYCLE:   2170000052 rdma_total_latency:          0
CYCLE:   2170000052 Utilization st q (incomplete):  0
CYCLE:   2170000052 WDMA bytes sent:          0
CYCLE:   2170000052 Utilization ex q:  0
CYCLE:   2170000052 Utilization ex q (incomplete):  0
CYCLE:   2170000052 Utilization st q (incomplete):  0
CYCLE:   2170000052 Utilization ld q (incomplete):  0
CYCLE:   2170000052 WDMA total latency:          0
CYCLE:   2170000052 Utilization ex q:  0
CYCLE:   2170000052 Utilization:  0
CYCLE:   2170000052 Utilization ex q (incomplete):  0
CYCLE:   2172000052 Utilization ld q (incomplete):  0
CYCLE:   2172000052 RDMA bytes rec:          0
CYCLE:   2172000052 Utilization st q:  0
CYCLE:   2172000052 Utilization ld q:  0
CYCLE:   2172000052 Utilization:  0
CYCLE:   2172000052 Utilization ld q:  0
CYCLE:   2172000052 Utilization st q:  0
CYCLE:   2172000052 rdma_total_latency:          0
CYCLE:   2172000052 Utilization st q (incomplete):  0
CYCLE:   2172000052 WDMA bytes sent:          0
CYCLE:   2172000052 Utilization ex q:  0
CYCLE:   2172000052 Utilization ex q (incomplete):  0
CYCLE:   2172000052 Utilization st q (incomplete):  0
CYCLE:   2172000052 Utilization ld q (incomplete):  0
CYCLE:   2172000052 WDMA total latency:          0
CYCLE:   2172000052 Utilization ex q:  0
CYCLE:   2172000052 Utilization:  0
CYCLE:   2172000052 Utilization ex q (incomplete):  0
CYCLE:   2174000052 Utilization ld q (incomplete):  0
CYCLE:   2174000052 RDMA bytes rec:          0
CYCLE:   2174000052 Utilization st q:  0
CYCLE:   2174000052 Utilization ld q:  0
CYCLE:   2174000052 Utilization:  0
CYCLE:   2174000052 Utilization ld q:  0
CYCLE:   2174000052 Utilization st q:  0
CYCLE:   2174000052 rdma_total_latency:          0
CYCLE:   2174000052 Utilization st q (incomplete):  0
CYCLE:   2174000052 WDMA bytes sent:          0
CYCLE:   2174000052 Utilization ex q:  0
CYCLE:   2174000052 Utilization ex q (incomplete):  0
CYCLE:   2174000052 Utilization st q (incomplete):  0
CYCLE:   2174000052 Utilization ld q (incomplete):  0
CYCLE:   2174000052 WDMA total latency:          0
CYCLE:   2174000052 Utilization ex q:  0
CYCLE:   2174000052 Utilization:  0
CYCLE:   2174000052 Utilization ex q (incomplete):  0
CYCLE:   2176000052 Utilization ld q (incomplete):  0
CYCLE:   2176000052 RDMA bytes rec:          0
CYCLE:   2176000052 Utilization st q:  0
CYCLE:   2176000052 Utilization ld q:  0
CYCLE:   2176000052 Utilization:  0
CYCLE:   2176000052 Utilization ld q:  0
CYCLE:   2176000052 Utilization st q:  0
CYCLE:   2176000052 rdma_total_latency:          0
CYCLE:   2176000052 Utilization st q (incomplete):  0
CYCLE:   2176000052 WDMA bytes sent:          0
CYCLE:   2176000052 Utilization ex q:  0
CYCLE:   2176000052 Utilization ex q (incomplete):  0
CYCLE:   2176000052 Utilization st q (incomplete):  0
CYCLE:   2176000052 Utilization ld q (incomplete):  0
CYCLE:   2176000052 WDMA total latency:          0
CYCLE:   2176000052 Utilization ex q:  0
CYCLE:   2176000052 Utilization:  0
CYCLE:   2176000052 Utilization ex q (incomplete):  0
CYCLE:   2178000052 Utilization ld q (incomplete):  0
CYCLE:   2178000052 RDMA bytes rec:          0
CYCLE:   2178000052 Utilization st q:  0
CYCLE:   2178000052 Utilization ld q:  0
CYCLE:   2178000052 Utilization:  0
CYCLE:   2178000052 Utilization ld q:  0
CYCLE:   2178000052 Utilization st q:  0
CYCLE:   2178000052 rdma_total_latency:          0
CYCLE:   2178000052 Utilization st q (incomplete):  0
CYCLE:   2178000052 WDMA bytes sent:          0
CYCLE:   2178000052 Utilization ex q:  0
CYCLE:   2178000052 Utilization ex q (incomplete):  0
CYCLE:   2178000052 Utilization st q (incomplete):  0
CYCLE:   2178000052 Utilization ld q (incomplete):  0
CYCLE:   2178000052 WDMA total latency:          0
CYCLE:   2178000052 Utilization ex q:  0
CYCLE:   2178000052 Utilization:  0
CYCLE:   2178000052 Utilization ex q (incomplete):  0
CYCLE:   2180000052 Utilization ld q (incomplete):  0
CYCLE:   2180000052 RDMA bytes rec:          0
CYCLE:   2180000052 Utilization st q:  0
CYCLE:   2180000052 Utilization ld q:  0
CYCLE:   2180000052 Utilization:  0
CYCLE:   2180000052 Utilization ld q:  0
CYCLE:   2180000052 Utilization st q:  0
CYCLE:   2180000052 rdma_total_latency:          0
CYCLE:   2180000052 Utilization st q (incomplete):  0
CYCLE:   2180000052 WDMA bytes sent:          0
CYCLE:   2180000052 Utilization ex q:  0
CYCLE:   2180000052 Utilization ex q (incomplete):  0
CYCLE:   2180000052 Utilization st q (incomplete):  0
CYCLE:   2180000052 Utilization ld q (incomplete):  0
CYCLE:   2180000052 WDMA total latency:          0
CYCLE:   2180000052 Utilization ex q:  0
CYCLE:   2180000052 Utilization:  0
CYCLE:   2180000052 Utilization ex q (incomplete):  0
CYCLE:   2182000052 Utilization ld q (incomplete):  0
CYCLE:   2182000052 RDMA bytes rec:          0
CYCLE:   2182000052 Utilization st q:  0
CYCLE:   2182000052 Utilization ld q:  0
CYCLE:   2182000052 Utilization:  0
CYCLE:   2182000052 Utilization ld q:  0
CYCLE:   2182000052 Utilization st q:  0
CYCLE:   2182000052 rdma_total_latency:          0
CYCLE:   2182000052 Utilization st q (incomplete):  0
CYCLE:   2182000052 WDMA bytes sent:          0
CYCLE:   2182000052 Utilization ex q:  0
CYCLE:   2182000052 Utilization ex q (incomplete):  0
CYCLE:   2182000052 Utilization st q (incomplete):  0
CYCLE:   2182000052 Utilization ld q (incomplete):  0
CYCLE:   2182000052 WDMA total latency:          0
CYCLE:   2182000052 Utilization ex q:  0
CYCLE:   2182000052 Utilization:  0
CYCLE:   2182000052 Utilization ex q (incomplete):  0
CYCLE:   2184000052 Utilization ld q (incomplete):  0
CYCLE:   2184000052 RDMA bytes rec:          0
CYCLE:   2184000052 Utilization st q:  0
CYCLE:   2184000052 Utilization ld q:  0
CYCLE:   2184000052 Utilization:  0
CYCLE:   2184000052 Utilization ld q:  0
CYCLE:   2184000052 Utilization st q:  0
CYCLE:   2184000052 rdma_total_latency:          0
CYCLE:   2184000052 Utilization st q (incomplete):  0
CYCLE:   2184000052 WDMA bytes sent:          0
CYCLE:   2184000052 Utilization ex q:  0
CYCLE:   2184000052 Utilization ex q (incomplete):  0
CYCLE:   2184000052 Utilization st q (incomplete):  0
CYCLE:   2184000052 Utilization ld q (incomplete):  0
CYCLE:   2184000052 WDMA total latency:          0
CYCLE:   2184000052 Utilization ex q:  0
CYCLE:   2184000052 Utilization:  0
CYCLE:   2184000052 Utilization ex q (incomplete):  0
CYCLE:   2186000052 Utilization ld q (incomplete):  0
CYCLE:   2186000052 RDMA bytes rec:          0
CYCLE:   2186000052 Utilization st q:  0
CYCLE:   2186000052 Utilization ld q:  0
CYCLE:   2186000052 Utilization:  0
CYCLE:   2186000052 Utilization ld q:  0
CYCLE:   2186000052 Utilization st q:  0
CYCLE:   2186000052 rdma_total_latency:          0
CYCLE:   2186000052 Utilization st q (incomplete):  0
CYCLE:   2186000052 WDMA bytes sent:          0
CYCLE:   2186000052 Utilization ex q:  0
CYCLE:   2186000052 Utilization ex q (incomplete):  0
CYCLE:   2186000052 Utilization st q (incomplete):  0
CYCLE:   2186000052 Utilization ld q (incomplete):  0
CYCLE:   2186000052 WDMA total latency:          0
CYCLE:   2186000052 Utilization ex q:  0
CYCLE:   2186000052 Utilization:  0
CYCLE:   2186000052 Utilization ex q (incomplete):  0
CYCLE:   2188000052 Utilization ld q (incomplete):  0
CYCLE:   2188000052 RDMA bytes rec:          0
CYCLE:   2188000052 Utilization st q:  0
CYCLE:   2188000052 Utilization ld q:  0
CYCLE:   2188000052 Utilization:  0
CYCLE:   2188000052 Utilization ld q:  0
CYCLE:   2188000052 Utilization st q:  0
CYCLE:   2188000052 rdma_total_latency:          0
CYCLE:   2188000052 Utilization st q (incomplete):  0
CYCLE:   2188000052 WDMA bytes sent:          0
CYCLE:   2188000052 Utilization ex q:  0
CYCLE:   2188000052 Utilization ex q (incomplete):  0
CYCLE:   2188000052 Utilization st q (incomplete):  0
CYCLE:   2188000052 Utilization ld q (incomplete):  0
CYCLE:   2188000052 WDMA total latency:          0
CYCLE:   2188000052 Utilization ex q:  0
CYCLE:   2188000052 Utilization:  0
CYCLE:   2188000052 Utilization ex q (incomplete):  0
CYCLE:   2190000052 Utilization ld q (incomplete):  0
CYCLE:   2190000052 RDMA bytes rec:          0
CYCLE:   2190000052 Utilization st q:  0
CYCLE:   2190000052 Utilization ld q:  0
CYCLE:   2190000052 Utilization:  0
CYCLE:   2190000052 Utilization ld q:  0
CYCLE:   2190000052 Utilization st q:  0
CYCLE:   2190000052 rdma_total_latency:          0
CYCLE:   2190000052 Utilization st q (incomplete):  0
CYCLE:   2190000052 WDMA bytes sent:          0
CYCLE:   2190000052 Utilization ex q:  0
CYCLE:   2190000052 Utilization ex q (incomplete):  0
CYCLE:   2190000052 Utilization st q (incomplete):  0
CYCLE:   2190000052 Utilization ld q (incomplete):  0
CYCLE:   2190000052 WDMA total latency:          0
CYCLE:   2190000052 Utilization ex q:  0
CYCLE:   2190000052 Utilization:  0
CYCLE:   2190000052 Utilization ex q (incomplete):  0
CYCLE:   2192000052 Utilization ld q (incomplete):  0
CYCLE:   2192000052 RDMA bytes rec:          0
CYCLE:   2192000052 Utilization st q:  0
CYCLE:   2192000052 Utilization ld q:  0
CYCLE:   2192000052 Utilization:  0
CYCLE:   2192000052 Utilization ld q:  0
CYCLE:   2192000052 Utilization st q:  0
CYCLE:   2192000052 rdma_total_latency:          0
CYCLE:   2192000052 Utilization st q (incomplete):  0
CYCLE:   2192000052 WDMA bytes sent:          0
CYCLE:   2192000052 Utilization ex q:  0
CYCLE:   2192000052 Utilization ex q (incomplete):  0
CYCLE:   2192000052 Utilization st q (incomplete):  0
CYCLE:   2192000052 Utilization ld q (incomplete):  0
CYCLE:   2192000052 WDMA total latency:          0
CYCLE:   2192000052 Utilization ex q:  0
CYCLE:   2192000052 Utilization:  0
CYCLE:   2192000052 Utilization ex q (incomplete):  0
CYCLE:   2194000052 Utilization ld q (incomplete):  0
CYCLE:   2194000052 RDMA bytes rec:          0
CYCLE:   2194000052 Utilization st q:  0
CYCLE:   2194000052 Utilization ld q:  0
CYCLE:   2194000052 Utilization:  0
CYCLE:   2194000052 Utilization ld q:  0
CYCLE:   2194000052 Utilization st q:  0
CYCLE:   2194000052 rdma_total_latency:          0
CYCLE:   2194000052 Utilization st q (incomplete):  0
CYCLE:   2194000052 WDMA bytes sent:          0
CYCLE:   2194000052 Utilization ex q:  0
CYCLE:   2194000052 Utilization ex q (incomplete):  0
CYCLE:   2194000052 Utilization st q (incomplete):  0
CYCLE:   2194000052 Utilization ld q (incomplete):  0
CYCLE:   2194000052 WDMA total latency:          0
CYCLE:   2194000052 Utilization ex q:  0
CYCLE:   2194000052 Utilization:  0
CYCLE:   2194000052 Utilization ex q (incomplete):  0
CYCLE:   2196000052 Utilization ld q (incomplete):  0
CYCLE:   2196000052 RDMA bytes rec:          0
CYCLE:   2196000052 Utilization st q:  0
CYCLE:   2196000052 Utilization ld q:  0
CYCLE:   2196000052 Utilization:  0
CYCLE:   2196000052 Utilization ld q:  0
CYCLE:   2196000052 Utilization st q:  0
CYCLE:   2196000052 rdma_total_latency:          0
CYCLE:   2196000052 Utilization st q (incomplete):  0
CYCLE:   2196000052 WDMA bytes sent:          0
CYCLE:   2196000052 Utilization ex q:  0
CYCLE:   2196000052 Utilization ex q (incomplete):  0
CYCLE:   2196000052 Utilization st q (incomplete):  0
CYCLE:   2196000052 Utilization ld q (incomplete):  0
CYCLE:   2196000052 WDMA total latency:          0
CYCLE:   2196000052 Utilization ex q:  0
CYCLE:   2196000052 Utilization:  0
CYCLE:   2196000052 Utilization ex q (incomplete):  0
CYCLE:   2198000052 Utilization ld q (incomplete):  0
CYCLE:   2198000052 RDMA bytes rec:          0
CYCLE:   2198000052 Utilization st q:  0
CYCLE:   2198000052 Utilization ld q:  0
CYCLE:   2198000052 Utilization:  0
CYCLE:   2198000052 Utilization ld q:  0
CYCLE:   2198000052 Utilization st q:  0
CYCLE:   2198000052 rdma_total_latency:          0
CYCLE:   2198000052 Utilization st q (incomplete):  0
CYCLE:   2198000052 WDMA bytes sent:          0
CYCLE:   2198000052 Utilization ex q:  0
CYCLE:   2198000052 Utilization ex q (incomplete):  0
CYCLE:   2198000052 Utilization st q (incomplete):  0
CYCLE:   2198000052 Utilization ld q (incomplete):  0
CYCLE:   2198000052 WDMA total latency:          0
CYCLE:   2198000052 Utilization ex q:  0
CYCLE:   2198000052 Utilization:  0
CYCLE:   2198000052 Utilization ex q (incomplete):  0
CYCLE:   2200000052 Utilization ld q (incomplete):  0
CYCLE:   2200000052 RDMA bytes rec:          0
CYCLE:   2200000052 Utilization st q:  0
CYCLE:   2200000052 Utilization ld q:  0
CYCLE:   2200000052 Utilization:  0
CYCLE:   2200000052 Utilization ld q:  0
CYCLE:   2200000052 Utilization st q:  0
CYCLE:   2200000052 rdma_total_latency:          0
CYCLE:   2200000052 Utilization st q (incomplete):  0
CYCLE:   2200000052 WDMA bytes sent:          0
CYCLE:   2200000052 Utilization ex q:  0
CYCLE:   2200000052 Utilization ex q (incomplete):  0
CYCLE:   2200000052 Utilization st q (incomplete):  0
CYCLE:   2200000052 Utilization ld q (incomplete):  0
CYCLE:   2200000052 WDMA total latency:          0
CYCLE:   2200000052 Utilization ex q:  0
CYCLE:   2200000052 Utilization:  0
CYCLE:   2200000052 Utilization ex q (incomplete):  0
CYCLE:   2202000052 Utilization ld q (incomplete):  0
CYCLE:   2202000052 RDMA bytes rec:          0
CYCLE:   2202000052 Utilization st q:  0
CYCLE:   2202000052 Utilization ld q:  0
CYCLE:   2202000052 Utilization:  0
CYCLE:   2202000052 Utilization ld q:  0
CYCLE:   2202000052 Utilization st q:  0
CYCLE:   2202000052 rdma_total_latency:          0
CYCLE:   2202000052 Utilization st q (incomplete):  0
CYCLE:   2202000052 WDMA bytes sent:          0
CYCLE:   2202000052 Utilization ex q:  0
CYCLE:   2202000052 Utilization ex q (incomplete):  0
CYCLE:   2202000052 Utilization st q (incomplete):  0
CYCLE:   2202000052 Utilization ld q (incomplete):  0
CYCLE:   2202000052 WDMA total latency:          0
CYCLE:   2202000052 Utilization ex q:  0
CYCLE:   2202000052 Utilization:  0
CYCLE:   2202000052 Utilization ex q (incomplete):  0
CYCLE:   2204000052 Utilization ld q (incomplete):  0
CYCLE:   2204000052 RDMA bytes rec:          0
CYCLE:   2204000052 Utilization st q:  0
CYCLE:   2204000052 Utilization ld q:  0
CYCLE:   2204000052 Utilization:  0
CYCLE:   2204000052 Utilization ld q:  0
CYCLE:   2204000052 Utilization st q:  0
CYCLE:   2204000052 rdma_total_latency:          0
CYCLE:   2204000052 Utilization st q (incomplete):  0
CYCLE:   2204000052 WDMA bytes sent:          0
CYCLE:   2204000052 Utilization ex q:  0
CYCLE:   2204000052 Utilization ex q (incomplete):  0
CYCLE:   2204000052 Utilization st q (incomplete):  0
CYCLE:   2204000052 Utilization ld q (incomplete):  0
CYCLE:   2204000052 WDMA total latency:          0
CYCLE:   2204000052 Utilization ex q:  0
CYCLE:   2204000052 Utilization:  0
CYCLE:   2204000052 Utilization ex q (incomplete):  0
CYCLE:   2206000052 Utilization ld q (incomplete):  0
CYCLE:   2206000052 RDMA bytes rec:          0
CYCLE:   2206000052 Utilization st q:  0
CYCLE:   2206000052 Utilization ld q:  0
CYCLE:   2206000052 Utilization:  0
CYCLE:   2206000052 Utilization ld q:  0
CYCLE:   2206000052 Utilization st q:  0
CYCLE:   2206000052 rdma_total_latency:          0
CYCLE:   2206000052 Utilization st q (incomplete):  0
CYCLE:   2206000052 WDMA bytes sent:          0
CYCLE:   2206000052 Utilization ex q:  0
CYCLE:   2206000052 Utilization ex q (incomplete):  0
CYCLE:   2206000052 Utilization st q (incomplete):  0
CYCLE:   2206000052 Utilization ld q (incomplete):  0
CYCLE:   2206000052 WDMA total latency:          0
CYCLE:   2206000052 Utilization ex q:  0
CYCLE:   2206000052 Utilization:  0
CYCLE:   2206000052 Utilization ex q (incomplete):  0
CYCLE:   2208000052 Utilization ld q (incomplete):  0
CYCLE:   2208000052 RDMA bytes rec:          0
CYCLE:   2208000052 Utilization st q:  0
CYCLE:   2208000052 Utilization ld q:  0
CYCLE:   2208000052 Utilization:  0
CYCLE:   2208000052 Utilization ld q:  0
CYCLE:   2208000052 Utilization st q:  0
CYCLE:   2208000052 rdma_total_latency:          0
CYCLE:   2208000052 Utilization st q (incomplete):  0
CYCLE:   2208000052 WDMA bytes sent:          0
CYCLE:   2208000052 Utilization ex q:  0
CYCLE:   2208000052 Utilization ex q (incomplete):  0
CYCLE:   2208000052 Utilization st q (incomplete):  0
CYCLE:   2208000052 Utilization ld q (incomplete):  0
CYCLE:   2208000052 WDMA total latency:          0
CYCLE:   2208000052 Utilization ex q:  0
CYCLE:   2208000052 Utilization:  0
CYCLE:   2208000052 Utilization ex q (incomplete):  0
CYCLE:   2210000052 Utilization ld q (incomplete):  0
CYCLE:   2210000052 RDMA bytes rec:          0
CYCLE:   2210000052 Utilization st q:  0
CYCLE:   2210000052 Utilization ld q:  0
CYCLE:   2210000052 Utilization:  0
CYCLE:   2210000052 Utilization ld q:  0
CYCLE:   2210000052 Utilization st q:  0
CYCLE:   2210000052 rdma_total_latency:          0
CYCLE:   2210000052 Utilization st q (incomplete):  0
CYCLE:   2210000052 WDMA bytes sent:          0
CYCLE:   2210000052 Utilization ex q:  0
CYCLE:   2210000052 Utilization ex q (incomplete):  0
CYCLE:   2210000052 Utilization st q (incomplete):  0
CYCLE:   2210000052 Utilization ld q (incomplete):  0
CYCLE:   2210000052 WDMA total latency:          0
CYCLE:   2210000052 Utilization ex q:  0
CYCLE:   2210000052 Utilization:  0
CYCLE:   2210000052 Utilization ex q (incomplete):  0
CYCLE:   2212000052 Utilization ld q (incomplete):  0
CYCLE:   2212000052 RDMA bytes rec:          0
CYCLE:   2212000052 Utilization st q:  0
CYCLE:   2212000052 Utilization ld q:  0
CYCLE:   2212000052 Utilization:  0
CYCLE:   2212000052 Utilization ld q:  0
CYCLE:   2212000052 Utilization st q:  0
CYCLE:   2212000052 rdma_total_latency:          0
CYCLE:   2212000052 Utilization st q (incomplete):  0
CYCLE:   2212000052 WDMA bytes sent:          0
CYCLE:   2212000052 Utilization ex q:  0
CYCLE:   2212000052 Utilization ex q (incomplete):  0
CYCLE:   2212000052 Utilization st q (incomplete):  0
CYCLE:   2212000052 Utilization ld q (incomplete):  0
CYCLE:   2212000052 WDMA total latency:          0
CYCLE:   2212000052 Utilization ex q:  0
CYCLE:   2212000052 Utilization:  0
CYCLE:   2212000052 Utilization ex q (incomplete):  0
CYCLE:   2214000052 Utilization ld q (incomplete):  0
CYCLE:   2214000052 RDMA bytes rec:          0
CYCLE:   2214000052 Utilization st q:  0
CYCLE:   2214000052 Utilization ld q:  0
CYCLE:   2214000052 Utilization:  0
CYCLE:   2214000052 Utilization ld q:  0
CYCLE:   2214000052 Utilization st q:  0
CYCLE:   2214000052 rdma_total_latency:          0
CYCLE:   2214000052 Utilization st q (incomplete):  0
CYCLE:   2214000052 WDMA bytes sent:          0
CYCLE:   2214000052 Utilization ex q:  0
CYCLE:   2214000052 Utilization ex q (incomplete):  0
CYCLE:   2214000052 Utilization st q (incomplete):  0
CYCLE:   2214000052 Utilization ld q (incomplete):  0
CYCLE:   2214000052 WDMA total latency:          0
CYCLE:   2214000052 Utilization ex q:  0
CYCLE:   2214000052 Utilization:  0
CYCLE:   2214000052 Utilization ex q (incomplete):  0
CYCLE:   2216000052 Utilization ld q (incomplete):  0
CYCLE:   2216000052 RDMA bytes rec:          0
CYCLE:   2216000052 Utilization st q:  0
CYCLE:   2216000052 Utilization ld q:  0
CYCLE:   2216000052 Utilization:  0
CYCLE:   2216000052 Utilization ld q:  0
CYCLE:   2216000052 Utilization st q:  0
CYCLE:   2216000052 rdma_total_latency:          0
CYCLE:   2216000052 Utilization st q (incomplete):  0
CYCLE:   2216000052 WDMA bytes sent:          0
CYCLE:   2216000052 Utilization ex q:  0
CYCLE:   2216000052 Utilization ex q (incomplete):  0
CYCLE:   2216000052 Utilization st q (incomplete):  0
CYCLE:   2216000052 Utilization ld q (incomplete):  0
CYCLE:   2216000052 WDMA total latency:          0
CYCLE:   2216000052 Utilization ex q:  0
CYCLE:   2216000052 Utilization:  0
CYCLE:   2216000052 Utilization ex q (incomplete):  0
CYCLE:   2218000052 Utilization ld q (incomplete):  0
CYCLE:   2218000052 RDMA bytes rec:          0
CYCLE:   2218000052 Utilization st q:  0
CYCLE:   2218000052 Utilization ld q:  0
CYCLE:   2218000052 Utilization:  0
CYCLE:   2218000052 Utilization ld q:  0
CYCLE:   2218000052 Utilization st q:  0
CYCLE:   2218000052 rdma_total_latency:          0
CYCLE:   2218000052 Utilization st q (incomplete):  0
CYCLE:   2218000052 WDMA bytes sent:          0
CYCLE:   2218000052 Utilization ex q:  0
CYCLE:   2218000052 Utilization ex q (incomplete):  0
CYCLE:   2218000052 Utilization st q (incomplete):  0
CYCLE:   2218000052 Utilization ld q (incomplete):  0
CYCLE:   2218000052 WDMA total latency:          0
CYCLE:   2218000052 Utilization ex q:  0
CYCLE:   2218000052 Utilization:  0
CYCLE:   2218000052 Utilization ex q (incomplete):  0
CYCLE:   2220000052 Utilization ld q (incomplete):  0
CYCLE:   2220000052 RDMA bytes rec:          0
CYCLE:   2220000052 Utilization st q:  0
CYCLE:   2220000052 Utilization ld q:  0
CYCLE:   2220000052 Utilization:  0
CYCLE:   2220000052 Utilization ld q:  0
CYCLE:   2220000052 Utilization st q:  0
CYCLE:   2220000052 rdma_total_latency:          0
CYCLE:   2220000052 Utilization st q (incomplete):  0
CYCLE:   2220000052 WDMA bytes sent:          0
CYCLE:   2220000052 Utilization ex q:  0
CYCLE:   2220000052 Utilization ex q (incomplete):  0
CYCLE:   2220000052 Utilization st q (incomplete):  0
CYCLE:   2220000052 Utilization ld q (incomplete):  0
CYCLE:   2220000052 WDMA total latency:          0
CYCLE:   2220000052 Utilization ex q:  0
CYCLE:   2220000052 Utilization:  0
CYCLE:   2220000052 Utilization ex q (incomplete):  0
CYCLE:   2222000052 Utilization ld q (incomplete):  0
CYCLE:   2222000052 RDMA bytes rec:          0
CYCLE:   2222000052 Utilization st q:  0
CYCLE:   2222000052 Utilization ld q:  0
CYCLE:   2222000052 Utilization:  0
CYCLE:   2222000052 Utilization ld q:  0
CYCLE:   2222000052 Utilization st q:  0
CYCLE:   2222000052 rdma_total_latency:          0
CYCLE:   2222000052 Utilization st q (incomplete):  0
CYCLE:   2222000052 WDMA bytes sent:          0
CYCLE:   2222000052 Utilization ex q:  0
CYCLE:   2222000052 Utilization ex q (incomplete):  0
CYCLE:   2222000052 Utilization st q (incomplete):  0
CYCLE:   2222000052 Utilization ld q (incomplete):  0
CYCLE:   2222000052 WDMA total latency:          0
CYCLE:   2222000052 Utilization ex q:  0
CYCLE:   2222000052 Utilization:  0
CYCLE:   2222000052 Utilization ex q (incomplete):  0
CYCLE:   2224000052 Utilization ld q (incomplete):  0
CYCLE:   2224000052 RDMA bytes rec:          0
CYCLE:   2224000052 Utilization st q:  0
CYCLE:   2224000052 Utilization ld q:  0
CYCLE:   2224000052 Utilization:  0
CYCLE:   2224000052 Utilization ld q:  0
CYCLE:   2224000052 Utilization st q:  0
CYCLE:   2224000052 rdma_total_latency:          0
CYCLE:   2224000052 Utilization st q (incomplete):  0
CYCLE:   2224000052 WDMA bytes sent:          0
CYCLE:   2224000052 Utilization ex q:  0
CYCLE:   2224000052 Utilization ex q (incomplete):  0
CYCLE:   2224000052 Utilization st q (incomplete):  0
CYCLE:   2224000052 Utilization ld q (incomplete):  0
CYCLE:   2224000052 WDMA total latency:          0
CYCLE:   2224000052 Utilization ex q:  0
CYCLE:   2224000052 Utilization:  0
CYCLE:   2224000052 Utilization ex q (incomplete):  0
CYCLE:   2226000052 Utilization ld q (incomplete):  0
CYCLE:   2226000052 RDMA bytes rec:          0
CYCLE:   2226000052 Utilization st q:  0
CYCLE:   2226000052 Utilization ld q:  0
CYCLE:   2226000052 Utilization:  0
CYCLE:   2226000052 Utilization ld q:  0
CYCLE:   2226000052 Utilization st q:  0
CYCLE:   2226000052 rdma_total_latency:          0
CYCLE:   2226000052 Utilization st q (incomplete):  0
CYCLE:   2226000052 WDMA bytes sent:          0
CYCLE:   2226000052 Utilization ex q:  0
CYCLE:   2226000052 Utilization ex q (incomplete):  0
CYCLE:   2226000052 Utilization st q (incomplete):  0
CYCLE:   2226000052 Utilization ld q (incomplete):  0
CYCLE:   2226000052 WDMA total latency:          0
CYCLE:   2226000052 Utilization ex q:  0
CYCLE:   2226000052 Utilization:  0
CYCLE:   2226000052 Utilization ex q (incomplete):  0
CYCLE:   2228000052 Utilization ld q (incomplete):  0
CYCLE:   2228000052 RDMA bytes rec:          0
CYCLE:   2228000052 Utilization st q:  0
CYCLE:   2228000052 Utilization ld q:  0
CYCLE:   2228000052 Utilization:  0
CYCLE:   2228000052 Utilization ld q:  0
CYCLE:   2228000052 Utilization st q:  0
CYCLE:   2228000052 rdma_total_latency:          0
CYCLE:   2228000052 Utilization st q (incomplete):  0
CYCLE:   2228000052 WDMA bytes sent:          0
CYCLE:   2228000052 Utilization ex q:  0
CYCLE:   2228000052 Utilization ex q (incomplete):  0
CYCLE:   2228000052 Utilization st q (incomplete):  0
CYCLE:   2228000052 Utilization ld q (incomplete):  0
CYCLE:   2228000052 WDMA total latency:          0
CYCLE:   2228000052 Utilization ex q:  0
CYCLE:   2228000052 Utilization:  0
CYCLE:   2228000052 Utilization ex q (incomplete):  0
CYCLE:   2230000052 Utilization ld q (incomplete):  0
CYCLE:   2230000052 RDMA bytes rec:          0
CYCLE:   2230000052 Utilization st q:  0
CYCLE:   2230000052 Utilization ld q:  0
CYCLE:   2230000052 Utilization:  0
CYCLE:   2230000052 Utilization ld q:  0
CYCLE:   2230000052 Utilization st q:  0
CYCLE:   2230000052 rdma_total_latency:          0
CYCLE:   2230000052 Utilization st q (incomplete):  0
CYCLE:   2230000052 WDMA bytes sent:          0
CYCLE:   2230000052 Utilization ex q:  0
CYCLE:   2230000052 Utilization ex q (incomplete):  0
CYCLE:   2230000052 Utilization st q (incomplete):  0
CYCLE:   2230000052 Utilization ld q (incomplete):  0
CYCLE:   2230000052 WDMA total latency:          0
CYCLE:   2230000052 Utilization ex q:  0
CYCLE:   2230000052 Utilization:  0
CYCLE:   2230000052 Utilization ex q (incomplete):  0
CYCLE:   2232000052 Utilization ld q (incomplete):  0
CYCLE:   2232000052 RDMA bytes rec:          0
CYCLE:   2232000052 Utilization st q:  0
CYCLE:   2232000052 Utilization ld q:  0
CYCLE:   2232000052 Utilization:  0
CYCLE:   2232000052 Utilization ld q:  0
CYCLE:   2232000052 Utilization st q:  0
CYCLE:   2232000052 rdma_total_latency:          0
CYCLE:   2232000052 Utilization st q (incomplete):  0
CYCLE:   2232000052 WDMA bytes sent:          0
CYCLE:   2232000052 Utilization ex q:  0
CYCLE:   2232000052 Utilization ex q (incomplete):  0
CYCLE:   2232000052 Utilization st q (incomplete):  0
CYCLE:   2232000052 Utilization ld q (incomplete):  0
CYCLE:   2232000052 WDMA total latency:          0
CYCLE:   2232000052 Utilization ex q:  0
CYCLE:   2232000052 Utilization:  0
CYCLE:   2232000052 Utilization ex q (incomplete):  0
CYCLE:   2234000052 Utilization ld q (incomplete):  0
CYCLE:   2234000052 RDMA bytes rec:          0
CYCLE:   2234000052 Utilization st q:  0
CYCLE:   2234000052 Utilization ld q:  0
CYCLE:   2234000052 Utilization:  0
CYCLE:   2234000052 Utilization ld q:  0
CYCLE:   2234000052 Utilization st q:  0
CYCLE:   2234000052 rdma_total_latency:          0
CYCLE:   2234000052 Utilization st q (incomplete):  0
CYCLE:   2234000052 WDMA bytes sent:          0
CYCLE:   2234000052 Utilization ex q:  0
CYCLE:   2234000052 Utilization ex q (incomplete):  0
CYCLE:   2234000052 Utilization st q (incomplete):  0
CYCLE:   2234000052 Utilization ld q (incomplete):  0
CYCLE:   2234000052 WDMA total latency:          0
CYCLE:   2234000052 Utilization ex q:  0
CYCLE:   2234000052 Utilization:  0
CYCLE:   2234000052 Utilization ex q (incomplete):  0
CYCLE:   2236000052 Utilization ld q (incomplete):  0
CYCLE:   2236000052 RDMA bytes rec:          0
CYCLE:   2236000052 Utilization st q:  0
CYCLE:   2236000052 Utilization ld q:  0
CYCLE:   2236000052 Utilization:  0
CYCLE:   2236000052 Utilization ld q:  0
CYCLE:   2236000052 Utilization st q:  0
CYCLE:   2236000052 rdma_total_latency:          0
CYCLE:   2236000052 Utilization st q (incomplete):  0
CYCLE:   2236000052 WDMA bytes sent:          0
CYCLE:   2236000052 Utilization ex q:  0
CYCLE:   2236000052 Utilization ex q (incomplete):  0
CYCLE:   2236000052 Utilization st q (incomplete):  0
CYCLE:   2236000052 Utilization ld q (incomplete):  0
CYCLE:   2236000052 WDMA total latency:          0
CYCLE:   2236000052 Utilization ex q:  0
CYCLE:   2236000052 Utilization:  0
CYCLE:   2236000052 Utilization ex q (incomplete):  0
CYCLE:   2238000052 Utilization ld q (incomplete):  0
CYCLE:   2238000052 RDMA bytes rec:          0
CYCLE:   2238000052 Utilization st q:  0
CYCLE:   2238000052 Utilization ld q:  0
CYCLE:   2238000052 Utilization:  0
CYCLE:   2238000052 Utilization ld q:  0
CYCLE:   2238000052 Utilization st q:  0
CYCLE:   2238000052 rdma_total_latency:          0
CYCLE:   2238000052 Utilization st q (incomplete):  0
CYCLE:   2238000052 WDMA bytes sent:          0
CYCLE:   2238000052 Utilization ex q:  0
CYCLE:   2238000052 Utilization ex q (incomplete):  0
CYCLE:   2238000052 Utilization st q (incomplete):  0
CYCLE:   2238000052 Utilization ld q (incomplete):  0
CYCLE:   2238000052 WDMA total latency:          0
CYCLE:   2238000052 Utilization ex q:  0
CYCLE:   2238000052 Utilization:  0
CYCLE:   2238000052 Utilization ex q (incomplete):  0
CYCLE:   2240000052 Utilization ld q (incomplete):  0
CYCLE:   2240000052 RDMA bytes rec:          0
CYCLE:   2240000052 Utilization st q:  0
CYCLE:   2240000052 Utilization ld q:  0
CYCLE:   2240000052 Utilization:  0
CYCLE:   2240000052 Utilization ld q:  0
CYCLE:   2240000052 Utilization st q:  0
CYCLE:   2240000052 rdma_total_latency:          0
CYCLE:   2240000052 Utilization st q (incomplete):  0
CYCLE:   2240000052 WDMA bytes sent:          0
CYCLE:   2240000052 Utilization ex q:  0
CYCLE:   2240000052 Utilization ex q (incomplete):  0
CYCLE:   2240000052 Utilization st q (incomplete):  0
CYCLE:   2240000052 Utilization ld q (incomplete):  0
CYCLE:   2240000052 WDMA total latency:          0
CYCLE:   2240000052 Utilization ex q:  0
CYCLE:   2240000052 Utilization:  0
CYCLE:   2240000052 Utilization ex q (incomplete):  0
CYCLE:   2242000052 Utilization ld q (incomplete):  0
CYCLE:   2242000052 RDMA bytes rec:          0
CYCLE:   2242000052 Utilization st q:  0
CYCLE:   2242000052 Utilization ld q:  0
CYCLE:   2242000052 Utilization:  0
CYCLE:   2242000052 Utilization ld q:  0
CYCLE:   2242000052 Utilization st q:  0
CYCLE:   2242000052 rdma_total_latency:          0
CYCLE:   2242000052 Utilization st q (incomplete):  0
CYCLE:   2242000052 WDMA bytes sent:          0
CYCLE:   2242000052 Utilization ex q:  0
CYCLE:   2242000052 Utilization ex q (incomplete):  0
CYCLE:   2242000052 Utilization st q (incomplete):  0
CYCLE:   2242000052 Utilization ld q (incomplete):  0
CYCLE:   2242000052 WDMA total latency:          0
CYCLE:   2242000052 Utilization ex q:  0
CYCLE:   2242000052 Utilization:  0
CYCLE:   2242000052 Utilization ex q (incomplete):  0
CYCLE:   2244000052 Utilization ld q (incomplete):  0
CYCLE:   2244000052 RDMA bytes rec:          0
CYCLE:   2244000052 Utilization st q:  0
CYCLE:   2244000052 Utilization ld q:  0
CYCLE:   2244000052 Utilization:  0
CYCLE:   2244000052 Utilization ld q:  0
CYCLE:   2244000052 Utilization st q:  0
CYCLE:   2244000052 rdma_total_latency:          0
CYCLE:   2244000052 Utilization st q (incomplete):  0
CYCLE:   2244000052 WDMA bytes sent:          0
CYCLE:   2244000052 Utilization ex q:  0
CYCLE:   2244000052 Utilization ex q (incomplete):  0
CYCLE:   2244000052 Utilization st q (incomplete):  0
CYCLE:   2244000052 Utilization ld q (incomplete):  0
CYCLE:   2244000052 WDMA total latency:          0
CYCLE:   2244000052 Utilization ex q:  0
CYCLE:   2244000052 Utilization:  0
CYCLE:   2244000052 Utilization ex q (incomplete):  0
CYCLE:   2246000052 Utilization ld q (incomplete):  0
CYCLE:   2246000052 RDMA bytes rec:          0
CYCLE:   2246000052 Utilization st q:  0
CYCLE:   2246000052 Utilization ld q:  0
CYCLE:   2246000052 Utilization:  0
CYCLE:   2246000052 Utilization ld q:  0
CYCLE:   2246000052 Utilization st q:  0
CYCLE:   2246000052 rdma_total_latency:          0
CYCLE:   2246000052 Utilization st q (incomplete):  0
CYCLE:   2246000052 WDMA bytes sent:          0
CYCLE:   2246000052 Utilization ex q:  0
CYCLE:   2246000052 Utilization ex q (incomplete):  0
CYCLE:   2246000052 Utilization st q (incomplete):  0
CYCLE:   2246000052 Utilization ld q (incomplete):  0
CYCLE:   2246000052 WDMA total latency:          0
CYCLE:   2246000052 Utilization ex q:  0
CYCLE:   2246000052 Utilization:  0
CYCLE:   2246000052 Utilization ex q (incomplete):  0
CYCLE:   2248000052 Utilization ld q (incomplete):  0
CYCLE:   2248000052 RDMA bytes rec:          0
CYCLE:   2248000052 Utilization st q:  0
CYCLE:   2248000052 Utilization ld q:  0
CYCLE:   2248000052 Utilization:  0
CYCLE:   2248000052 Utilization ld q:  0
CYCLE:   2248000052 Utilization st q:  0
CYCLE:   2248000052 rdma_total_latency:          0
CYCLE:   2248000052 Utilization st q (incomplete):  0
CYCLE:   2248000052 WDMA bytes sent:          0
CYCLE:   2248000052 Utilization ex q:  0
CYCLE:   2248000052 Utilization ex q (incomplete):  0
CYCLE:   2248000052 Utilization st q (incomplete):  0
CYCLE:   2248000052 Utilization ld q (incomplete):  0
CYCLE:   2248000052 WDMA total latency:          0
CYCLE:   2248000052 Utilization ex q:  0
CYCLE:   2248000052 Utilization:  0
CYCLE:   2248000052 Utilization ex q (incomplete):  0
CYCLE:   2250000052 Utilization ld q (incomplete):  0
CYCLE:   2250000052 RDMA bytes rec:          0
CYCLE:   2250000052 Utilization st q:  0
CYCLE:   2250000052 Utilization ld q:  0
CYCLE:   2250000052 Utilization:  0
CYCLE:   2250000052 Utilization ld q:  0
CYCLE:   2250000052 Utilization st q:  0
CYCLE:   2250000052 rdma_total_latency:          0
CYCLE:   2250000052 Utilization st q (incomplete):  0
CYCLE:   2250000052 WDMA bytes sent:          0
CYCLE:   2250000052 Utilization ex q:  0
CYCLE:   2250000052 Utilization ex q (incomplete):  0
CYCLE:   2250000052 Utilization st q (incomplete):  0
CYCLE:   2250000052 Utilization ld q (incomplete):  0
CYCLE:   2250000052 WDMA total latency:          0
CYCLE:   2250000052 Utilization ex q:  0
CYCLE:   2250000052 Utilization:  0
CYCLE:   2250000052 Utilization ex q (incomplete):  0
CYCLE:   2252000052 Utilization ld q (incomplete):  0
CYCLE:   2252000052 RDMA bytes rec:          0
CYCLE:   2252000052 Utilization st q:  0
CYCLE:   2252000052 Utilization ld q:  0
CYCLE:   2252000052 Utilization:  0
CYCLE:   2252000052 Utilization ld q:  0
CYCLE:   2252000052 Utilization st q:  0
CYCLE:   2252000052 rdma_total_latency:          0
CYCLE:   2252000052 Utilization st q (incomplete):  0
CYCLE:   2252000052 WDMA bytes sent:          0
CYCLE:   2252000052 Utilization ex q:  0
CYCLE:   2252000052 Utilization ex q (incomplete):  0
CYCLE:   2252000052 Utilization st q (incomplete):  0
CYCLE:   2252000052 Utilization ld q (incomplete):  0
CYCLE:   2252000052 WDMA total latency:          0
CYCLE:   2252000052 Utilization ex q:  0
CYCLE:   2252000052 Utilization:  0
CYCLE:   2252000052 Utilization ex q (incomplete):  0
CYCLE:   2254000052 Utilization ld q (incomplete):  0
CYCLE:   2254000052 RDMA bytes rec:          0
CYCLE:   2254000052 Utilization st q:  0
CYCLE:   2254000052 Utilization ld q:  0
CYCLE:   2254000052 Utilization:  0
CYCLE:   2254000052 Utilization ld q:  0
CYCLE:   2254000052 Utilization st q:  0
CYCLE:   2254000052 rdma_total_latency:          0
CYCLE:   2254000052 Utilization st q (incomplete):  0
CYCLE:   2254000052 WDMA bytes sent:          0
CYCLE:   2254000052 Utilization ex q:  0
CYCLE:   2254000052 Utilization ex q (incomplete):  0
CYCLE:   2254000052 Utilization st q (incomplete):  0
CYCLE:   2254000052 Utilization ld q (incomplete):  0
CYCLE:   2254000052 WDMA total latency:          0
CYCLE:   2254000052 Utilization ex q:  0
CYCLE:   2254000052 Utilization:  0
CYCLE:   2254000052 Utilization ex q (incomplete):  0
CYCLE:   2256000052 Utilization ld q (incomplete):  0
CYCLE:   2256000052 RDMA bytes rec:          0
CYCLE:   2256000052 Utilization st q:  0
CYCLE:   2256000052 Utilization ld q:  0
CYCLE:   2256000052 Utilization:  0
CYCLE:   2256000052 Utilization ld q:  0
CYCLE:   2256000052 Utilization st q:  0
CYCLE:   2256000052 rdma_total_latency:          0
CYCLE:   2256000052 Utilization st q (incomplete):  0
CYCLE:   2256000052 WDMA bytes sent:          0
CYCLE:   2256000052 Utilization ex q:  0
CYCLE:   2256000052 Utilization ex q (incomplete):  0
CYCLE:   2256000052 Utilization st q (incomplete):  0
CYCLE:   2256000052 Utilization ld q (incomplete):  0
CYCLE:   2256000052 WDMA total latency:          0
CYCLE:   2256000052 Utilization ex q:  0
CYCLE:   2256000052 Utilization:  0
CYCLE:   2256000052 Utilization ex q (incomplete):  0
CYCLE:   2258000052 Utilization ld q (incomplete):  0
CYCLE:   2258000052 RDMA bytes rec:          0
CYCLE:   2258000052 Utilization st q:  0
CYCLE:   2258000052 Utilization ld q:  0
CYCLE:   2258000052 Utilization:  0
CYCLE:   2258000052 Utilization ld q:  0
CYCLE:   2258000052 Utilization st q:  0
CYCLE:   2258000052 rdma_total_latency:          0
CYCLE:   2258000052 Utilization st q (incomplete):  0
CYCLE:   2258000052 WDMA bytes sent:          0
CYCLE:   2258000052 Utilization ex q:  0
CYCLE:   2258000052 Utilization ex q (incomplete):  0
CYCLE:   2258000052 Utilization st q (incomplete):  0
CYCLE:   2258000052 Utilization ld q (incomplete):  0
CYCLE:   2258000052 WDMA total latency:          0
CYCLE:   2258000052 Utilization ex q:  0
CYCLE:   2258000052 Utilization:  0
CYCLE:   2258000052 Utilization ex q (incomplete):  0
CYCLE:   2260000052 Utilization ld q (incomplete):  0
CYCLE:   2260000052 RDMA bytes rec:          0
CYCLE:   2260000052 Utilization st q:  0
CYCLE:   2260000052 Utilization ld q:  0
CYCLE:   2260000052 Utilization:  0
CYCLE:   2260000052 Utilization ld q:  0
CYCLE:   2260000052 Utilization st q:  0
CYCLE:   2260000052 rdma_total_latency:          0
CYCLE:   2260000052 Utilization st q (incomplete):  0
CYCLE:   2260000052 WDMA bytes sent:          0
CYCLE:   2260000052 Utilization ex q:  0
CYCLE:   2260000052 Utilization ex q (incomplete):  0
CYCLE:   2260000052 Utilization st q (incomplete):  0
CYCLE:   2260000052 Utilization ld q (incomplete):  0
CYCLE:   2260000052 WDMA total latency:          0
CYCLE:   2260000052 Utilization ex q:  0
CYCLE:   2260000052 Utilization:  0
CYCLE:   2260000052 Utilization ex q (incomplete):  0
CYCLE:   2262000052 Utilization ld q (incomplete):  0
CYCLE:   2262000052 RDMA bytes rec:          0
CYCLE:   2262000052 Utilization st q:  0
CYCLE:   2262000052 Utilization ld q:  0
CYCLE:   2262000052 Utilization:  0
CYCLE:   2262000052 Utilization ld q:  0
CYCLE:   2262000052 Utilization st q:  0
CYCLE:   2262000052 rdma_total_latency:          0
CYCLE:   2262000052 Utilization st q (incomplete):  0
CYCLE:   2262000052 WDMA bytes sent:          0
CYCLE:   2262000052 Utilization ex q:  0
CYCLE:   2262000052 Utilization ex q (incomplete):  0
CYCLE:   2262000052 Utilization st q (incomplete):  0
CYCLE:   2262000052 Utilization ld q (incomplete):  0
CYCLE:   2262000052 WDMA total latency:          0
CYCLE:   2262000052 Utilization ex q:  0
CYCLE:   2262000052 Utilization:  0
CYCLE:   2262000052 Utilization ex q (incomplete):  0
CYCLE:   2264000052 Utilization ld q (incomplete):  0
CYCLE:   2264000052 RDMA bytes rec:          0
CYCLE:   2264000052 Utilization st q:  0
CYCLE:   2264000052 Utilization ld q:  0
CYCLE:   2264000052 Utilization:  0
CYCLE:   2264000052 Utilization ld q:  0
CYCLE:   2264000052 Utilization st q:  0
CYCLE:   2264000052 rdma_total_latency:          0
CYCLE:   2264000052 Utilization st q (incomplete):  0
CYCLE:   2264000052 WDMA bytes sent:          0
CYCLE:   2264000052 Utilization ex q:  0
CYCLE:   2264000052 Utilization ex q (incomplete):  0
CYCLE:   2264000052 Utilization st q (incomplete):  0
CYCLE:   2264000052 Utilization ld q (incomplete):  0
CYCLE:   2264000052 WDMA total latency:          0
CYCLE:   2264000052 Utilization ex q:  0
CYCLE:   2264000052 Utilization:  0
CYCLE:   2264000052 Utilization ex q (incomplete):  0
CYCLE:   2266000052 Utilization ld q (incomplete):  0
CYCLE:   2266000052 RDMA bytes rec:          0
CYCLE:   2266000052 Utilization st q:  0
CYCLE:   2266000052 Utilization ld q:  0
CYCLE:   2266000052 Utilization:  0
CYCLE:   2266000052 Utilization ld q:  0
CYCLE:   2266000052 Utilization st q:  0
CYCLE:   2266000052 rdma_total_latency:          0
CYCLE:   2266000052 Utilization st q (incomplete):  0
CYCLE:   2266000052 WDMA bytes sent:          0
CYCLE:   2266000052 Utilization ex q:  0
CYCLE:   2266000052 Utilization ex q (incomplete):  0
CYCLE:   2266000052 Utilization st q (incomplete):  0
CYCLE:   2266000052 Utilization ld q (incomplete):  0
CYCLE:   2266000052 WDMA total latency:          0
CYCLE:   2266000052 Utilization ex q:  0
CYCLE:   2266000052 Utilization:  0
CYCLE:   2266000052 Utilization ex q (incomplete):  0
CYCLE:   2268000052 Utilization ld q (incomplete):  0
CYCLE:   2268000052 RDMA bytes rec:          0
CYCLE:   2268000052 Utilization st q:  0
CYCLE:   2268000052 Utilization ld q:  0
CYCLE:   2268000052 Utilization:  0
CYCLE:   2268000052 Utilization ld q:  0
CYCLE:   2268000052 Utilization st q:  0
CYCLE:   2268000052 rdma_total_latency:          0
CYCLE:   2268000052 Utilization st q (incomplete):  0
CYCLE:   2268000052 WDMA bytes sent:          0
CYCLE:   2268000052 Utilization ex q:  0
CYCLE:   2268000052 Utilization ex q (incomplete):  0
CYCLE:   2268000052 Utilization st q (incomplete):  0
CYCLE:   2268000052 Utilization ld q (incomplete):  0
CYCLE:   2268000052 WDMA total latency:          0
CYCLE:   2268000052 Utilization ex q:  0
CYCLE:   2268000052 Utilization:  0
CYCLE:   2268000052 Utilization ex q (incomplete):  0
CYCLE:   2270000052 Utilization ld q (incomplete):  0
CYCLE:   2270000052 RDMA bytes rec:          0
CYCLE:   2270000052 Utilization st q:  0
CYCLE:   2270000052 Utilization ld q:  0
CYCLE:   2270000052 Utilization:  0
CYCLE:   2270000052 Utilization ld q:  0
CYCLE:   2270000052 Utilization st q:  0
CYCLE:   2270000052 rdma_total_latency:          0
CYCLE:   2270000052 Utilization st q (incomplete):  0
CYCLE:   2270000052 WDMA bytes sent:          0
CYCLE:   2270000052 Utilization ex q:  0
CYCLE:   2270000052 Utilization ex q (incomplete):  0
CYCLE:   2270000052 Utilization st q (incomplete):  0
CYCLE:   2270000052 Utilization ld q (incomplete):  0
CYCLE:   2270000052 WDMA total latency:          0
CYCLE:   2270000052 Utilization ex q:  0
CYCLE:   2270000052 Utilization:  0
CYCLE:   2270000052 Utilization ex q (incomplete):  0
CYCLE:   2272000052 Utilization ld q (incomplete):  0
CYCLE:   2272000052 RDMA bytes rec:          0
CYCLE:   2272000052 Utilization st q:  0
CYCLE:   2272000052 Utilization ld q:  0
CYCLE:   2272000052 Utilization:  0
CYCLE:   2272000052 Utilization ld q:  0
CYCLE:   2272000052 Utilization st q:  0
CYCLE:   2272000052 rdma_total_latency:          0
CYCLE:   2272000052 Utilization st q (incomplete):  0
CYCLE:   2272000052 WDMA bytes sent:          0
CYCLE:   2272000052 Utilization ex q:  0
CYCLE:   2272000052 Utilization ex q (incomplete):  0
CYCLE:   2272000052 Utilization st q (incomplete):  0
CYCLE:   2272000052 Utilization ld q (incomplete):  0
CYCLE:   2272000052 WDMA total latency:          0
CYCLE:   2272000052 Utilization ex q:  0
CYCLE:   2272000052 Utilization:  0
CYCLE:   2272000052 Utilization ex q (incomplete):  0
CYCLE:   2274000052 Utilization ld q (incomplete):  0
CYCLE:   2274000052 RDMA bytes rec:          0
CYCLE:   2274000052 Utilization st q:  0
CYCLE:   2274000052 Utilization ld q:  0
CYCLE:   2274000052 Utilization:  0
CYCLE:   2274000052 Utilization ld q:  0
CYCLE:   2274000052 Utilization st q:  0
CYCLE:   2274000052 rdma_total_latency:          0
CYCLE:   2274000052 Utilization st q (incomplete):  0
CYCLE:   2274000052 WDMA bytes sent:          0
CYCLE:   2274000052 Utilization ex q:  0
CYCLE:   2274000052 Utilization ex q (incomplete):  0
CYCLE:   2274000052 Utilization st q (incomplete):  0
CYCLE:   2274000052 Utilization ld q (incomplete):  0
CYCLE:   2274000052 WDMA total latency:          0
CYCLE:   2274000052 Utilization ex q:  0
CYCLE:   2274000052 Utilization:  0
CYCLE:   2274000052 Utilization ex q (incomplete):  0
CYCLE:   2276000052 Utilization ld q (incomplete):  0
CYCLE:   2276000052 RDMA bytes rec:          0
CYCLE:   2276000052 Utilization st q:  0
CYCLE:   2276000052 Utilization ld q:  0
CYCLE:   2276000052 Utilization:  0
CYCLE:   2276000052 Utilization ld q:  0
CYCLE:   2276000052 Utilization st q:  0
CYCLE:   2276000052 rdma_total_latency:          0
CYCLE:   2276000052 Utilization st q (incomplete):  0
CYCLE:   2276000052 WDMA bytes sent:          0
CYCLE:   2276000052 Utilization ex q:  0
CYCLE:   2276000052 Utilization ex q (incomplete):  0
CYCLE:   2276000052 Utilization st q (incomplete):  0
CYCLE:   2276000052 Utilization ld q (incomplete):  0
CYCLE:   2276000052 WDMA total latency:          0
CYCLE:   2276000052 Utilization ex q:  0
CYCLE:   2276000052 Utilization:  0
CYCLE:   2276000052 Utilization ex q (incomplete):  0
CYCLE:   2278000052 Utilization ld q (incomplete):  0
CYCLE:   2278000052 RDMA bytes rec:          0
CYCLE:   2278000052 Utilization st q:  0
CYCLE:   2278000052 Utilization ld q:  0
CYCLE:   2278000052 Utilization:  0
CYCLE:   2278000052 Utilization ld q:  0
CYCLE:   2278000052 Utilization st q:  0
CYCLE:   2278000052 rdma_total_latency:          0
CYCLE:   2278000052 Utilization st q (incomplete):  0
CYCLE:   2278000052 WDMA bytes sent:          0
CYCLE:   2278000052 Utilization ex q:  0
CYCLE:   2278000052 Utilization ex q (incomplete):  0
CYCLE:   2278000052 Utilization st q (incomplete):  0
CYCLE:   2278000052 Utilization ld q (incomplete):  0
CYCLE:   2278000052 WDMA total latency:          0
CYCLE:   2278000052 Utilization ex q:  0
CYCLE:   2278000052 Utilization:  0
CYCLE:   2278000052 Utilization ex q (incomplete):  0
CYCLE:   2280000052 Utilization ld q (incomplete):  0
CYCLE:   2280000052 RDMA bytes rec:          0
CYCLE:   2280000052 Utilization st q:  0
CYCLE:   2280000052 Utilization ld q:  0
CYCLE:   2280000052 Utilization:  0
CYCLE:   2280000052 Utilization ld q:  0
CYCLE:   2280000052 Utilization st q:  0
CYCLE:   2280000052 rdma_total_latency:          0
CYCLE:   2280000052 Utilization st q (incomplete):  0
CYCLE:   2280000052 WDMA bytes sent:          0
CYCLE:   2280000052 Utilization ex q:  0
CYCLE:   2280000052 Utilization ex q (incomplete):  0
CYCLE:   2280000052 Utilization st q (incomplete):  0
CYCLE:   2280000052 Utilization ld q (incomplete):  0
CYCLE:   2280000052 WDMA total latency:          0
CYCLE:   2280000052 Utilization ex q:  0
CYCLE:   2280000052 Utilization:  0
CYCLE:   2280000052 Utilization ex q (incomplete):  0
CYCLE:   2282000052 Utilization ld q (incomplete):  0
CYCLE:   2282000052 RDMA bytes rec:          0
CYCLE:   2282000052 Utilization st q:  0
CYCLE:   2282000052 Utilization ld q:  0
CYCLE:   2282000052 Utilization:  0
CYCLE:   2282000052 Utilization ld q:  0
CYCLE:   2282000052 Utilization st q:  0
CYCLE:   2282000052 rdma_total_latency:          0
CYCLE:   2282000052 Utilization st q (incomplete):  0
CYCLE:   2282000052 WDMA bytes sent:          0
CYCLE:   2282000052 Utilization ex q:  0
CYCLE:   2282000052 Utilization ex q (incomplete):  0
CYCLE:   2282000052 Utilization st q (incomplete):  0
CYCLE:   2282000052 Utilization ld q (incomplete):  0
CYCLE:   2282000052 WDMA total latency:          0
CYCLE:   2282000052 Utilization ex q:  0
CYCLE:   2282000052 Utilization:  0
CYCLE:   2282000052 Utilization ex q (incomplete):  0
CYCLE:   2284000052 Utilization ld q (incomplete):  0
CYCLE:   2284000052 RDMA bytes rec:          0
CYCLE:   2284000052 Utilization st q:  0
CYCLE:   2284000052 Utilization ld q:  0
CYCLE:   2284000052 Utilization:  0
CYCLE:   2284000052 Utilization ld q:  0
CYCLE:   2284000052 Utilization st q:  0
CYCLE:   2284000052 rdma_total_latency:          0
CYCLE:   2284000052 Utilization st q (incomplete):  0
CYCLE:   2284000052 WDMA bytes sent:          0
CYCLE:   2284000052 Utilization ex q:  0
CYCLE:   2284000052 Utilization ex q (incomplete):  0
CYCLE:   2284000052 Utilization st q (incomplete):  0
CYCLE:   2284000052 Utilization ld q (incomplete):  0
CYCLE:   2284000052 WDMA total latency:          0
CYCLE:   2284000052 Utilization ex q:  0
CYCLE:   2284000052 Utilization:  0
CYCLE:   2284000052 Utilization ex q (incomplete):  0
CYCLE:   2286000052 Utilization ld q (incomplete):  0
CYCLE:   2286000052 RDMA bytes rec:          0
CYCLE:   2286000052 Utilization st q:  0
CYCLE:   2286000052 Utilization ld q:  0
CYCLE:   2286000052 Utilization:  0
CYCLE:   2286000052 Utilization ld q:  0
CYCLE:   2286000052 Utilization st q:  0
CYCLE:   2286000052 rdma_total_latency:          0
CYCLE:   2286000052 Utilization st q (incomplete):  0
CYCLE:   2286000052 WDMA bytes sent:          0
CYCLE:   2286000052 Utilization ex q:  0
CYCLE:   2286000052 Utilization ex q (incomplete):  0
CYCLE:   2286000052 Utilization st q (incomplete):  0
CYCLE:   2286000052 Utilization ld q (incomplete):  0
CYCLE:   2286000052 WDMA total latency:          0
CYCLE:   2286000052 Utilization ex q:  0
CYCLE:   2286000052 Utilization:  0
CYCLE:   2286000052 Utilization ex q (incomplete):  0
CYCLE:   2288000052 Utilization ld q (incomplete):  0
CYCLE:   2288000052 RDMA bytes rec:          0
CYCLE:   2288000052 Utilization st q:  0
CYCLE:   2288000052 Utilization ld q:  0
CYCLE:   2288000052 Utilization:  0
CYCLE:   2288000052 Utilization ld q:  0
CYCLE:   2288000052 Utilization st q:  0
CYCLE:   2288000052 rdma_total_latency:          0
CYCLE:   2288000052 Utilization st q (incomplete):  0
CYCLE:   2288000052 WDMA bytes sent:          0
CYCLE:   2288000052 Utilization ex q:  0
CYCLE:   2288000052 Utilization ex q (incomplete):  0
CYCLE:   2288000052 Utilization st q (incomplete):  0
CYCLE:   2288000052 Utilization ld q (incomplete):  0
CYCLE:   2288000052 WDMA total latency:          0
CYCLE:   2288000052 Utilization ex q:  0
CYCLE:   2288000052 Utilization:  0
CYCLE:   2288000052 Utilization ex q (incomplete):  0
CYCLE:   2290000052 Utilization ld q (incomplete):  0
CYCLE:   2290000052 RDMA bytes rec:          0
CYCLE:   2290000052 Utilization st q:  0
CYCLE:   2290000052 Utilization ld q:  0
CYCLE:   2290000052 Utilization:  0
CYCLE:   2290000052 Utilization ld q:  0
CYCLE:   2290000052 Utilization st q:  0
CYCLE:   2290000052 rdma_total_latency:          0
CYCLE:   2290000052 Utilization st q (incomplete):  0
CYCLE:   2290000052 WDMA bytes sent:          0
CYCLE:   2290000052 Utilization ex q:  0
CYCLE:   2290000052 Utilization ex q (incomplete):  0
CYCLE:   2290000052 Utilization st q (incomplete):  0
CYCLE:   2290000052 Utilization ld q (incomplete):  0
CYCLE:   2290000052 WDMA total latency:          0
CYCLE:   2290000052 Utilization ex q:  0
CYCLE:   2290000052 Utilization:  0
CYCLE:   2290000052 Utilization ex q (incomplete):  0
CYCLE:   2292000052 Utilization ld q (incomplete):  0
CYCLE:   2292000052 RDMA bytes rec:          0
CYCLE:   2292000052 Utilization st q:  0
CYCLE:   2292000052 Utilization ld q:  0
CYCLE:   2292000052 Utilization:  0
CYCLE:   2292000052 Utilization ld q:  0
CYCLE:   2292000052 Utilization st q:  0
CYCLE:   2292000052 rdma_total_latency:          0
CYCLE:   2292000052 Utilization st q (incomplete):  0
CYCLE:   2292000052 WDMA bytes sent:          0
CYCLE:   2292000052 Utilization ex q:  0
CYCLE:   2292000052 Utilization ex q (incomplete):  0
CYCLE:   2292000052 Utilization st q (incomplete):  0
CYCLE:   2292000052 Utilization ld q (incomplete):  0
CYCLE:   2292000052 WDMA total latency:          0
CYCLE:   2292000052 Utilization ex q:  0
CYCLE:   2292000052 Utilization:  0
CYCLE:   2292000052 Utilization ex q (incomplete):  0
CYCLE:   2294000052 Utilization ld q (incomplete):  0
CYCLE:   2294000052 RDMA bytes rec:          0
CYCLE:   2294000052 Utilization st q:  0
CYCLE:   2294000052 Utilization ld q:  0
CYCLE:   2294000052 Utilization:  0
CYCLE:   2294000052 Utilization ld q:  0
CYCLE:   2294000052 Utilization st q:  0
CYCLE:   2294000052 rdma_total_latency:          0
CYCLE:   2294000052 Utilization st q (incomplete):  0
CYCLE:   2294000052 WDMA bytes sent:          0
CYCLE:   2294000052 Utilization ex q:  0
CYCLE:   2294000052 Utilization ex q (incomplete):  0
CYCLE:   2294000052 Utilization st q (incomplete):  0
CYCLE:   2294000052 Utilization ld q (incomplete):  0
CYCLE:   2294000052 WDMA total latency:          0
CYCLE:   2294000052 Utilization ex q:  0
CYCLE:   2294000052 Utilization:  0
CYCLE:   2294000052 Utilization ex q (incomplete):  0
CYCLE:   2296000052 Utilization ld q (incomplete):  0
CYCLE:   2296000052 RDMA bytes rec:          0
CYCLE:   2296000052 Utilization st q:  0
CYCLE:   2296000052 Utilization ld q:  0
CYCLE:   2296000052 Utilization:  0
CYCLE:   2296000052 Utilization ld q:  0
CYCLE:   2296000052 Utilization st q:  0
CYCLE:   2296000052 rdma_total_latency:          0
CYCLE:   2296000052 Utilization st q (incomplete):  0
CYCLE:   2296000052 WDMA bytes sent:          0
CYCLE:   2296000052 Utilization ex q:  0
CYCLE:   2296000052 Utilization ex q (incomplete):  0
CYCLE:   2296000052 Utilization st q (incomplete):  0
CYCLE:   2296000052 Utilization ld q (incomplete):  0
CYCLE:   2296000052 WDMA total latency:          0
CYCLE:   2296000052 Utilization ex q:  0
CYCLE:   2296000052 Utilization:  0
CYCLE:   2296000052 Utilization ex q (incomplete):  0
CYCLE:   2298000052 Utilization ld q (incomplete):  0
CYCLE:   2298000052 RDMA bytes rec:          0
CYCLE:   2298000052 Utilization st q:  0
CYCLE:   2298000052 Utilization ld q:  0
CYCLE:   2298000052 Utilization:  0
CYCLE:   2298000052 Utilization ld q:  0
CYCLE:   2298000052 Utilization st q:  0
CYCLE:   2298000052 rdma_total_latency:          0
CYCLE:   2298000052 Utilization st q (incomplete):  0
CYCLE:   2298000052 WDMA bytes sent:          0
CYCLE:   2298000052 Utilization ex q:  0
CYCLE:   2298000052 Utilization ex q (incomplete):  0
CYCLE:   2298000052 Utilization st q (incomplete):  0
CYCLE:   2298000052 Utilization ld q (incomplete):  0
CYCLE:   2298000052 WDMA total latency:          0
CYCLE:   2298000052 Utilization ex q:  0
CYCLE:   2298000052 Utilization:  0
CYCLE:   2298000052 Utilization ex q (incomplete):  0
CYCLE:   2300000052 Utilization ld q (incomplete):  0
CYCLE:   2300000052 RDMA bytes rec:          0
CYCLE:   2300000052 Utilization st q:  0
CYCLE:   2300000052 Utilization ld q:  0
CYCLE:   2300000052 Utilization:  0
CYCLE:   2300000052 Utilization ld q:  0
CYCLE:   2300000052 Utilization st q:  0
CYCLE:   2300000052 rdma_total_latency:          0
CYCLE:   2300000052 Utilization st q (incomplete):  0
CYCLE:   2300000052 WDMA bytes sent:          0
CYCLE:   2300000052 Utilization ex q:  0
CYCLE:   2300000052 Utilization ex q (incomplete):  0
CYCLE:   2300000052 Utilization st q (incomplete):  0
CYCLE:   2300000052 Utilization ld q (incomplete):  0
CYCLE:   2300000052 WDMA total latency:          0
CYCLE:   2300000052 Utilization ex q:  0
CYCLE:   2300000052 Utilization:  0
CYCLE:   2300000052 Utilization ex q (incomplete):  0
CYCLE:   2302000052 Utilization ld q (incomplete):  0
CYCLE:   2302000052 RDMA bytes rec:          0
CYCLE:   2302000052 Utilization st q:  0
CYCLE:   2302000052 Utilization ld q:  0
CYCLE:   2302000052 Utilization:  0
CYCLE:   2302000052 Utilization ld q:  0
CYCLE:   2302000052 Utilization st q:  0
CYCLE:   2302000052 rdma_total_latency:          0
CYCLE:   2302000052 Utilization st q (incomplete):  0
CYCLE:   2302000052 WDMA bytes sent:          0
CYCLE:   2302000052 Utilization ex q:  0
CYCLE:   2302000052 Utilization ex q (incomplete):  0
CYCLE:   2302000052 Utilization st q (incomplete):  0
CYCLE:   2302000052 Utilization ld q (incomplete):  0
CYCLE:   2302000052 WDMA total latency:          0
CYCLE:   2302000052 Utilization ex q:  0
CYCLE:   2302000052 Utilization:  0
CYCLE:   2302000052 Utilization ex q (incomplete):  0
CYCLE:   2304000052 Utilization ld q (incomplete):  0
CYCLE:   2304000052 RDMA bytes rec:          0
CYCLE:   2304000052 Utilization st q:  0
CYCLE:   2304000052 Utilization ld q:  0
CYCLE:   2304000052 Utilization:  0
CYCLE:   2304000052 Utilization ld q:  0
CYCLE:   2304000052 Utilization st q:  0
CYCLE:   2304000052 rdma_total_latency:          0
CYCLE:   2304000052 Utilization st q (incomplete):  0
CYCLE:   2304000052 WDMA bytes sent:          0
CYCLE:   2304000052 Utilization ex q:  0
CYCLE:   2304000052 Utilization ex q (incomplete):  0
CYCLE:   2304000052 Utilization st q (incomplete):  0
CYCLE:   2304000052 Utilization ld q (incomplete):  0
CYCLE:   2304000052 WDMA total latency:          0
CYCLE:   2304000052 Utilization ex q:  0
CYCLE:   2304000052 Utilization:  0
CYCLE:   2304000052 Utilization ex q (incomplete):  0
CYCLE:   2306000052 Utilization ld q (incomplete):  0
CYCLE:   2306000052 RDMA bytes rec:          0
CYCLE:   2306000052 Utilization st q:  0
CYCLE:   2306000052 Utilization ld q:  0
CYCLE:   2306000052 Utilization:  0
CYCLE:   2306000052 Utilization ld q:  0
CYCLE:   2306000052 Utilization st q:  0
CYCLE:   2306000052 rdma_total_latency:          0
CYCLE:   2306000052 Utilization st q (incomplete):  0
CYCLE:   2306000052 WDMA bytes sent:          0
CYCLE:   2306000052 Utilization ex q:  0
CYCLE:   2306000052 Utilization ex q (incomplete):  0
CYCLE:   2306000052 Utilization st q (incomplete):  0
CYCLE:   2306000052 Utilization ld q (incomplete):  0
CYCLE:   2306000052 WDMA total latency:          0
CYCLE:   2306000052 Utilization ex q:  0
CYCLE:   2306000052 Utilization:  0
CYCLE:   2306000052 Utilization ex q (incomplete):  0
CYCLE:   2308000052 Utilization ld q (incomplete):  0
CYCLE:   2308000052 RDMA bytes rec:          0
CYCLE:   2308000052 Utilization st q:  0
CYCLE:   2308000052 Utilization ld q:  0
CYCLE:   2308000052 Utilization:  0
CYCLE:   2308000052 Utilization ld q:  0
CYCLE:   2308000052 Utilization st q:  0
CYCLE:   2308000052 rdma_total_latency:          0
CYCLE:   2308000052 Utilization st q (incomplete):  0
CYCLE:   2308000052 WDMA bytes sent:          0
CYCLE:   2308000052 Utilization ex q:  0
CYCLE:   2308000052 Utilization ex q (incomplete):  0
CYCLE:   2308000052 Utilization st q (incomplete):  0
CYCLE:   2308000052 Utilization ld q (incomplete):  0
CYCLE:   2308000052 WDMA total latency:          0
CYCLE:   2308000052 Utilization ex q:  0
CYCLE:   2308000052 Utilization:  0
CYCLE:   2308000052 Utilization ex q (incomplete):  0
CYCLE:   2310000052 Utilization ld q (incomplete):  0
CYCLE:   2310000052 RDMA bytes rec:          0
CYCLE:   2310000052 Utilization st q:  0
CYCLE:   2310000052 Utilization ld q:  0
CYCLE:   2310000052 Utilization:  0
CYCLE:   2310000052 Utilization ld q:  0
CYCLE:   2310000052 Utilization st q:  0
CYCLE:   2310000052 rdma_total_latency:          0
CYCLE:   2310000052 Utilization st q (incomplete):  0
CYCLE:   2310000052 WDMA bytes sent:          0
CYCLE:   2310000052 Utilization ex q:  0
CYCLE:   2310000052 Utilization ex q (incomplete):  0
CYCLE:   2310000052 Utilization st q (incomplete):  0
CYCLE:   2310000052 Utilization ld q (incomplete):  0
CYCLE:   2310000052 WDMA total latency:          0
CYCLE:   2310000052 Utilization ex q:  0
CYCLE:   2310000052 Utilization:  0
CYCLE:   2310000052 Utilization ex q (incomplete):  0
CYCLE:   2312000052 Utilization ld q (incomplete):  0
CYCLE:   2312000052 RDMA bytes rec:          0
CYCLE:   2312000052 Utilization st q:  0
CYCLE:   2312000052 Utilization ld q:  0
CYCLE:   2312000052 Utilization:  0
CYCLE:   2312000052 Utilization ld q:  0
CYCLE:   2312000052 Utilization st q:  0
CYCLE:   2312000052 rdma_total_latency:          0
CYCLE:   2312000052 Utilization st q (incomplete):  0
CYCLE:   2312000052 WDMA bytes sent:          0
CYCLE:   2312000052 Utilization ex q:  0
CYCLE:   2312000052 Utilization ex q (incomplete):  0
CYCLE:   2312000052 Utilization st q (incomplete):  0
CYCLE:   2312000052 Utilization ld q (incomplete):  0
CYCLE:   2312000052 WDMA total latency:          0
CYCLE:   2312000052 Utilization ex q:  0
CYCLE:   2312000052 Utilization:  0
CYCLE:   2312000052 Utilization ex q (incomplete):  0
CYCLE:   2314000052 Utilization ld q (incomplete):  0
CYCLE:   2314000052 RDMA bytes rec:          0
CYCLE:   2314000052 Utilization st q:  0
CYCLE:   2314000052 Utilization ld q:  0
CYCLE:   2314000052 Utilization:  0
CYCLE:   2314000052 Utilization ld q:  0
CYCLE:   2314000052 Utilization st q:  0
CYCLE:   2314000052 rdma_total_latency:          0
CYCLE:   2314000052 Utilization st q (incomplete):  0
CYCLE:   2314000052 WDMA bytes sent:          0
CYCLE:   2314000052 Utilization ex q:  0
CYCLE:   2314000052 Utilization ex q (incomplete):  0
CYCLE:   2314000052 Utilization st q (incomplete):  0
CYCLE:   2314000052 Utilization ld q (incomplete):  0
CYCLE:   2314000052 WDMA total latency:          0
CYCLE:   2314000052 Utilization ex q:  0
CYCLE:   2314000052 Utilization:  0
CYCLE:   2314000052 Utilization ex q (incomplete):  0
CYCLE:   2316000052 Utilization ld q (incomplete):  0
CYCLE:   2316000052 RDMA bytes rec:          0
CYCLE:   2316000052 Utilization st q:  0
CYCLE:   2316000052 Utilization ld q:  0
CYCLE:   2316000052 Utilization:  0
CYCLE:   2316000052 Utilization ld q:  0
CYCLE:   2316000052 Utilization st q:  0
CYCLE:   2316000052 rdma_total_latency:          0
CYCLE:   2316000052 Utilization st q (incomplete):  0
CYCLE:   2316000052 WDMA bytes sent:          0
CYCLE:   2316000052 Utilization ex q:  0
CYCLE:   2316000052 Utilization ex q (incomplete):  0
CYCLE:   2316000052 Utilization st q (incomplete):  0
CYCLE:   2316000052 Utilization ld q (incomplete):  0
CYCLE:   2316000052 WDMA total latency:          0
CYCLE:   2316000052 Utilization ex q:  0
CYCLE:   2316000052 Utilization:  0
CYCLE:   2316000052 Utilization ex q (incomplete):  0
CYCLE:   2318000052 Utilization ld q (incomplete):  0
CYCLE:   2318000052 RDMA bytes rec:          0
CYCLE:   2318000052 Utilization st q:  0
CYCLE:   2318000052 Utilization ld q:  0
CYCLE:   2318000052 Utilization:  0
CYCLE:   2318000052 Utilization ld q:  0
CYCLE:   2318000052 Utilization st q:  0
CYCLE:   2318000052 rdma_total_latency:          0
CYCLE:   2318000052 Utilization st q (incomplete):  0
CYCLE:   2318000052 WDMA bytes sent:          0
CYCLE:   2318000052 Utilization ex q:  0
CYCLE:   2318000052 Utilization ex q (incomplete):  0
CYCLE:   2318000052 Utilization st q (incomplete):  0
CYCLE:   2318000052 Utilization ld q (incomplete):  0
CYCLE:   2318000052 WDMA total latency:          0
CYCLE:   2318000052 Utilization ex q:  0
CYCLE:   2318000052 Utilization:  0
CYCLE:   2318000052 Utilization ex q (incomplete):  0
CYCLE:   2320000052 Utilization ld q (incomplete):  0
CYCLE:   2320000052 RDMA bytes rec:          0
CYCLE:   2320000052 Utilization st q:  0
CYCLE:   2320000052 Utilization ld q:  0
CYCLE:   2320000052 Utilization:  0
CYCLE:   2320000052 Utilization ld q:  0
CYCLE:   2320000052 Utilization st q:  0
CYCLE:   2320000052 rdma_total_latency:          0
CYCLE:   2320000052 Utilization st q (incomplete):  0
CYCLE:   2320000052 WDMA bytes sent:          0
CYCLE:   2320000052 Utilization ex q:  0
CYCLE:   2320000052 Utilization ex q (incomplete):  0
CYCLE:   2320000052 Utilization st q (incomplete):  0
CYCLE:   2320000052 Utilization ld q (incomplete):  0
CYCLE:   2320000052 WDMA total latency:          0
CYCLE:   2320000052 Utilization ex q:  0
CYCLE:   2320000052 Utilization:  0
CYCLE:   2320000052 Utilization ex q (incomplete):  0
CYCLE:   2322000052 Utilization ld q (incomplete):  0
CYCLE:   2322000052 RDMA bytes rec:          0
CYCLE:   2322000052 Utilization st q:  0
CYCLE:   2322000052 Utilization ld q:  0
CYCLE:   2322000052 Utilization:  0
CYCLE:   2322000052 Utilization ld q:  0
CYCLE:   2322000052 Utilization st q:  0
CYCLE:   2322000052 rdma_total_latency:          0
CYCLE:   2322000052 Utilization st q (incomplete):  0
CYCLE:   2322000052 WDMA bytes sent:          0
CYCLE:   2322000052 Utilization ex q:  0
CYCLE:   2322000052 Utilization ex q (incomplete):  0
CYCLE:   2322000052 Utilization st q (incomplete):  0
CYCLE:   2322000052 Utilization ld q (incomplete):  0
CYCLE:   2322000052 WDMA total latency:          0
CYCLE:   2322000052 Utilization ex q:  0
CYCLE:   2322000052 Utilization:  0
CYCLE:   2322000052 Utilization ex q (incomplete):  0
CYCLE:   2324000052 Utilization ld q (incomplete):  0
CYCLE:   2324000052 RDMA bytes rec:          0
CYCLE:   2324000052 Utilization st q:  0
CYCLE:   2324000052 Utilization ld q:  0
CYCLE:   2324000052 Utilization:  0
CYCLE:   2324000052 Utilization ld q:  0
CYCLE:   2324000052 Utilization st q:  0
CYCLE:   2324000052 rdma_total_latency:          0
CYCLE:   2324000052 Utilization st q (incomplete):  0
CYCLE:   2324000052 WDMA bytes sent:          0
CYCLE:   2324000052 Utilization ex q:  0
CYCLE:   2324000052 Utilization ex q (incomplete):  0
CYCLE:   2324000052 Utilization st q (incomplete):  0
CYCLE:   2324000052 Utilization ld q (incomplete):  0
CYCLE:   2324000052 WDMA total latency:          0
CYCLE:   2324000052 Utilization ex q:  0
CYCLE:   2324000052 Utilization:  0
CYCLE:   2324000052 Utilization ex q (incomplete):  0
CYCLE:   2326000052 Utilization ld q (incomplete):  0
CYCLE:   2326000052 RDMA bytes rec:          0
CYCLE:   2326000052 Utilization st q:  0
CYCLE:   2326000052 Utilization ld q:  0
CYCLE:   2326000052 Utilization:  0
CYCLE:   2326000052 Utilization ld q:  0
CYCLE:   2326000052 Utilization st q:  0
CYCLE:   2326000052 rdma_total_latency:          0
CYCLE:   2326000052 Utilization st q (incomplete):  0
CYCLE:   2326000052 WDMA bytes sent:          0
CYCLE:   2326000052 Utilization ex q:  0
CYCLE:   2326000052 Utilization ex q (incomplete):  0
CYCLE:   2326000052 Utilization st q (incomplete):  0
CYCLE:   2326000052 Utilization ld q (incomplete):  0
CYCLE:   2326000052 WDMA total latency:          0
CYCLE:   2326000052 Utilization ex q:  0
CYCLE:   2326000052 Utilization:  0
CYCLE:   2326000052 Utilization ex q (incomplete):  0
CYCLE:   2328000052 Utilization ld q (incomplete):  0
CYCLE:   2328000052 RDMA bytes rec:          0
CYCLE:   2328000052 Utilization st q:  0
CYCLE:   2328000052 Utilization ld q:  0
CYCLE:   2328000052 Utilization:  0
CYCLE:   2328000052 Utilization ld q:  0
CYCLE:   2328000052 Utilization st q:  0
CYCLE:   2328000052 rdma_total_latency:          0
CYCLE:   2328000052 Utilization st q (incomplete):  0
CYCLE:   2328000052 WDMA bytes sent:          0
CYCLE:   2328000052 Utilization ex q:  0
CYCLE:   2328000052 Utilization ex q (incomplete):  0
CYCLE:   2328000052 Utilization st q (incomplete):  0
CYCLE:   2328000052 Utilization ld q (incomplete):  0
CYCLE:   2328000052 WDMA total latency:          0
CYCLE:   2328000052 Utilization ex q:  0
CYCLE:   2328000052 Utilization:  0
CYCLE:   2328000052 Utilization ex q (incomplete):  0
CYCLE:   2330000052 Utilization ld q (incomplete):  0
CYCLE:   2330000052 RDMA bytes rec:          0
CYCLE:   2330000052 Utilization st q:  0
CYCLE:   2330000052 Utilization ld q:  0
CYCLE:   2330000052 Utilization:  0
CYCLE:   2330000052 Utilization ld q:  0
CYCLE:   2330000052 Utilization st q:  0
CYCLE:   2330000052 rdma_total_latency:          0
CYCLE:   2330000052 Utilization st q (incomplete):  0
CYCLE:   2330000052 WDMA bytes sent:          0
CYCLE:   2330000052 Utilization ex q:  0
CYCLE:   2330000052 Utilization ex q (incomplete):  0
CYCLE:   2330000052 Utilization st q (incomplete):  0
CYCLE:   2330000052 Utilization ld q (incomplete):  0
CYCLE:   2330000052 WDMA total latency:          0
CYCLE:   2330000052 Utilization ex q:  0
CYCLE:   2330000052 Utilization:  0
CYCLE:   2330000052 Utilization ex q (incomplete):  0
CYCLE:   2332000052 Utilization ld q (incomplete):  0
CYCLE:   2332000052 RDMA bytes rec:          0
CYCLE:   2332000052 Utilization st q:  0
CYCLE:   2332000052 Utilization ld q:  0
CYCLE:   2332000052 Utilization:  0
CYCLE:   2332000052 Utilization ld q:  0
CYCLE:   2332000052 Utilization st q:  0
CYCLE:   2332000052 rdma_total_latency:          0
CYCLE:   2332000052 Utilization st q (incomplete):  0
CYCLE:   2332000052 WDMA bytes sent:          0
CYCLE:   2332000052 Utilization ex q:  0
CYCLE:   2332000052 Utilization ex q (incomplete):  0
CYCLE:   2332000052 Utilization st q (incomplete):  0
CYCLE:   2332000052 Utilization ld q (incomplete):  0
CYCLE:   2332000052 WDMA total latency:          0
CYCLE:   2332000052 Utilization ex q:  0
CYCLE:   2332000052 Utilization:  0
CYCLE:   2332000052 Utilization ex q (incomplete):  0
CYCLE:   2334000052 Utilization ld q (incomplete):  0
CYCLE:   2334000052 RDMA bytes rec:          0
CYCLE:   2334000052 Utilization st q:  0
CYCLE:   2334000052 Utilization ld q:  0
CYCLE:   2334000052 Utilization:  0
CYCLE:   2334000052 Utilization ld q:  0
CYCLE:   2334000052 Utilization st q:  0
CYCLE:   2334000052 rdma_total_latency:          0
CYCLE:   2334000052 Utilization st q (incomplete):  0
CYCLE:   2334000052 WDMA bytes sent:          0
CYCLE:   2334000052 Utilization ex q:  0
CYCLE:   2334000052 Utilization ex q (incomplete):  0
CYCLE:   2334000052 Utilization st q (incomplete):  0
CYCLE:   2334000052 Utilization ld q (incomplete):  0
CYCLE:   2334000052 WDMA total latency:          0
CYCLE:   2334000052 Utilization ex q:  0
CYCLE:   2334000052 Utilization:  0
CYCLE:   2334000052 Utilization ex q (incomplete):  0
CYCLE:   2336000052 Utilization ld q (incomplete):  0
CYCLE:   2336000052 RDMA bytes rec:          0
CYCLE:   2336000052 Utilization st q:  0
CYCLE:   2336000052 Utilization ld q:  0
CYCLE:   2336000052 Utilization:  0
CYCLE:   2336000052 Utilization ld q:  0
CYCLE:   2336000052 Utilization st q:  0
CYCLE:   2336000052 rdma_total_latency:          0
CYCLE:   2336000052 Utilization st q (incomplete):  0
CYCLE:   2336000052 WDMA bytes sent:          0
CYCLE:   2336000052 Utilization ex q:  0
CYCLE:   2336000052 Utilization ex q (incomplete):  0
CYCLE:   2336000052 Utilization st q (incomplete):  0
CYCLE:   2336000052 Utilization ld q (incomplete):  0
CYCLE:   2336000052 WDMA total latency:          0
CYCLE:   2336000052 Utilization ex q:  0
CYCLE:   2336000052 Utilization:  0
CYCLE:   2336000052 Utilization ex q (incomplete):  0
CYCLE:   2338000052 Utilization ld q (incomplete):  0
CYCLE:   2338000052 RDMA bytes rec:          0
CYCLE:   2338000052 Utilization st q:  0
CYCLE:   2338000052 Utilization ld q:  0
CYCLE:   2338000052 Utilization:  0
CYCLE:   2338000052 Utilization ld q:  0
CYCLE:   2338000052 Utilization st q:  0
CYCLE:   2338000052 rdma_total_latency:          0
CYCLE:   2338000052 Utilization st q (incomplete):  0
CYCLE:   2338000052 WDMA bytes sent:          0
CYCLE:   2338000052 Utilization ex q:  0
CYCLE:   2338000052 Utilization ex q (incomplete):  0
CYCLE:   2338000052 Utilization st q (incomplete):  0
CYCLE:   2338000052 Utilization ld q (incomplete):  0
CYCLE:   2338000052 WDMA total latency:          0
CYCLE:   2338000052 Utilization ex q:  0
CYCLE:   2338000052 Utilization:  0
CYCLE:   2338000052 Utilization ex q (incomplete):  0
CYCLE:   2340000052 Utilization ld q (incomplete):  0
CYCLE:   2340000052 RDMA bytes rec:          0
CYCLE:   2340000052 Utilization st q:  0
CYCLE:   2340000052 Utilization ld q:  0
CYCLE:   2340000052 Utilization:  0
CYCLE:   2340000052 Utilization ld q:  0
CYCLE:   2340000052 Utilization st q:  0
CYCLE:   2340000052 rdma_total_latency:          0
CYCLE:   2340000052 Utilization st q (incomplete):  0
CYCLE:   2340000052 WDMA bytes sent:          0
CYCLE:   2340000052 Utilization ex q:  0
CYCLE:   2340000052 Utilization ex q (incomplete):  0
CYCLE:   2340000052 Utilization st q (incomplete):  0
CYCLE:   2340000052 Utilization ld q (incomplete):  0
CYCLE:   2340000052 WDMA total latency:          0
CYCLE:   2340000052 Utilization ex q:  0
CYCLE:   2340000052 Utilization:  0
CYCLE:   2340000052 Utilization ex q (incomplete):  0
CYCLE:   2342000052 Utilization ld q (incomplete):  0
CYCLE:   2342000052 RDMA bytes rec:          0
CYCLE:   2342000052 Utilization st q:  0
CYCLE:   2342000052 Utilization ld q:  0
CYCLE:   2342000052 Utilization:  0
CYCLE:   2342000052 Utilization ld q:  0
CYCLE:   2342000052 Utilization st q:  0
CYCLE:   2342000052 rdma_total_latency:          0
CYCLE:   2342000052 Utilization st q (incomplete):  0
CYCLE:   2342000052 WDMA bytes sent:          0
CYCLE:   2342000052 Utilization ex q:  0
CYCLE:   2342000052 Utilization ex q (incomplete):  0
CYCLE:   2342000052 Utilization st q (incomplete):  0
CYCLE:   2342000052 Utilization ld q (incomplete):  0
CYCLE:   2342000052 WDMA total latency:          0
CYCLE:   2342000052 Utilization ex q:  0
CYCLE:   2342000052 Utilization:  0
CYCLE:   2342000052 Utilization ex q (incomplete):  0
CYCLE:   2344000052 Utilization ld q (incomplete):  0
CYCLE:   2344000052 RDMA bytes rec:          0
CYCLE:   2344000052 Utilization st q:  0
CYCLE:   2344000052 Utilization ld q:  0
CYCLE:   2344000052 Utilization:  0
CYCLE:   2344000052 Utilization ld q:  0
CYCLE:   2344000052 Utilization st q:  0
CYCLE:   2344000052 rdma_total_latency:          0
CYCLE:   2344000052 Utilization st q (incomplete):  0
CYCLE:   2344000052 WDMA bytes sent:          0
CYCLE:   2344000052 Utilization ex q:  0
CYCLE:   2344000052 Utilization ex q (incomplete):  0
CYCLE:   2344000052 Utilization st q (incomplete):  0
CYCLE:   2344000052 Utilization ld q (incomplete):  0
CYCLE:   2344000052 WDMA total latency:          0
CYCLE:   2344000052 Utilization ex q:  0
CYCLE:   2344000052 Utilization:  0
CYCLE:   2344000052 Utilization ex q (incomplete):  0
CYCLE:   2346000052 Utilization ld q (incomplete):  0
CYCLE:   2346000052 RDMA bytes rec:          0
CYCLE:   2346000052 Utilization st q:  0
CYCLE:   2346000052 Utilization ld q:  0
CYCLE:   2346000052 Utilization:  0
CYCLE:   2346000052 Utilization ld q:  0
CYCLE:   2346000052 Utilization st q:  0
CYCLE:   2346000052 rdma_total_latency:          0
CYCLE:   2346000052 Utilization st q (incomplete):  0
CYCLE:   2346000052 WDMA bytes sent:          0
CYCLE:   2346000052 Utilization ex q:  0
CYCLE:   2346000052 Utilization ex q (incomplete):  0
CYCLE:   2346000052 Utilization st q (incomplete):  0
CYCLE:   2346000052 Utilization ld q (incomplete):  0
CYCLE:   2346000052 WDMA total latency:          0
CYCLE:   2346000052 Utilization ex q:  0
CYCLE:   2346000052 Utilization:  0
CYCLE:   2346000052 Utilization ex q (incomplete):  0
CYCLE:   2348000052 Utilization ld q (incomplete):  0
CYCLE:   2348000052 RDMA bytes rec:          0
CYCLE:   2348000052 Utilization st q:  0
CYCLE:   2348000052 Utilization ld q:  0
CYCLE:   2348000052 Utilization:  0
CYCLE:   2348000052 Utilization ld q:  0
CYCLE:   2348000052 Utilization st q:  0
CYCLE:   2348000052 rdma_total_latency:          0
CYCLE:   2348000052 Utilization st q (incomplete):  0
CYCLE:   2348000052 WDMA bytes sent:          0
CYCLE:   2348000052 Utilization ex q:  0
CYCLE:   2348000052 Utilization ex q (incomplete):  0
CYCLE:   2348000052 Utilization st q (incomplete):  0
CYCLE:   2348000052 Utilization ld q (incomplete):  0
CYCLE:   2348000052 WDMA total latency:          0
CYCLE:   2348000052 Utilization ex q:  0
CYCLE:   2348000052 Utilization:  0
CYCLE:   2348000052 Utilization ex q (incomplete):  0
CYCLE:   2350000052 Utilization ld q (incomplete):  0
CYCLE:   2350000052 RDMA bytes rec:          0
CYCLE:   2350000052 Utilization st q:  0
CYCLE:   2350000052 Utilization ld q:  0
CYCLE:   2350000052 Utilization:  0
CYCLE:   2350000052 Utilization ld q:  0
CYCLE:   2350000052 Utilization st q:  0
CYCLE:   2350000052 rdma_total_latency:          0
CYCLE:   2350000052 Utilization st q (incomplete):  0
CYCLE:   2350000052 WDMA bytes sent:          0
CYCLE:   2350000052 Utilization ex q:  0
CYCLE:   2350000052 Utilization ex q (incomplete):  0
CYCLE:   2350000052 Utilization st q (incomplete):  0
CYCLE:   2350000052 Utilization ld q (incomplete):  0
CYCLE:   2350000052 WDMA total latency:          0
CYCLE:   2350000052 Utilization ex q:  0
CYCLE:   2350000052 Utilization:  0
CYCLE:   2350000052 Utilization ex q (incomplete):  0
CYCLE:   2352000052 Utilization ld q (incomplete):  0
CYCLE:   2352000052 RDMA bytes rec:          0
CYCLE:   2352000052 Utilization st q:  0
CYCLE:   2352000052 Utilization ld q:  0
CYCLE:   2352000052 Utilization:  0
CYCLE:   2352000052 Utilization ld q:  0
CYCLE:   2352000052 Utilization st q:  0
CYCLE:   2352000052 rdma_total_latency:          0
CYCLE:   2352000052 Utilization st q (incomplete):  0
CYCLE:   2352000052 WDMA bytes sent:          0
CYCLE:   2352000052 Utilization ex q:  0
CYCLE:   2352000052 Utilization ex q (incomplete):  0
CYCLE:   2352000052 Utilization st q (incomplete):  0
CYCLE:   2352000052 Utilization ld q (incomplete):  0
CYCLE:   2352000052 WDMA total latency:          0
CYCLE:   2352000052 Utilization ex q:  0
CYCLE:   2352000052 Utilization:  0
CYCLE:   2352000052 Utilization ex q (incomplete):  0
CYCLE:   2354000052 Utilization ld q (incomplete):  0
CYCLE:   2354000052 RDMA bytes rec:          0
CYCLE:   2354000052 Utilization st q:  0
CYCLE:   2354000052 Utilization ld q:  0
CYCLE:   2354000052 Utilization:  0
CYCLE:   2354000052 Utilization ld q:  0
CYCLE:   2354000052 Utilization st q:  0
CYCLE:   2354000052 rdma_total_latency:          0
CYCLE:   2354000052 Utilization st q (incomplete):  0
CYCLE:   2354000052 WDMA bytes sent:          0
CYCLE:   2354000052 Utilization ex q:  0
CYCLE:   2354000052 Utilization ex q (incomplete):  0
CYCLE:   2354000052 Utilization st q (incomplete):  0
CYCLE:   2354000052 Utilization ld q (incomplete):  0
CYCLE:   2354000052 WDMA total latency:          0
CYCLE:   2354000052 Utilization ex q:  0
CYCLE:   2354000052 Utilization:  0
CYCLE:   2354000052 Utilization ex q (incomplete):  0
CYCLE:   2356000052 Utilization ld q (incomplete):  0
CYCLE:   2356000052 RDMA bytes rec:          0
CYCLE:   2356000052 Utilization st q:  0
CYCLE:   2356000052 Utilization ld q:  0
CYCLE:   2356000052 Utilization:  0
CYCLE:   2356000052 Utilization ld q:  0
CYCLE:   2356000052 Utilization st q:  0
CYCLE:   2356000052 rdma_total_latency:          0
CYCLE:   2356000052 Utilization st q (incomplete):  0
CYCLE:   2356000052 WDMA bytes sent:          0
CYCLE:   2356000052 Utilization ex q:  0
CYCLE:   2356000052 Utilization ex q (incomplete):  0
CYCLE:   2356000052 Utilization st q (incomplete):  0
CYCLE:   2356000052 Utilization ld q (incomplete):  0
CYCLE:   2356000052 WDMA total latency:          0
CYCLE:   2356000052 Utilization ex q:  0
CYCLE:   2356000052 Utilization:  0
CYCLE:   2356000052 Utilization ex q (incomplete):  0
CYCLE:   2358000052 Utilization ld q (incomplete):  0
CYCLE:   2358000052 RDMA bytes rec:          0
CYCLE:   2358000052 Utilization st q:  0
CYCLE:   2358000052 Utilization ld q:  0
CYCLE:   2358000052 Utilization:  0
CYCLE:   2358000052 Utilization ld q:  0
CYCLE:   2358000052 Utilization st q:  0
CYCLE:   2358000052 rdma_total_latency:          0
CYCLE:   2358000052 Utilization st q (incomplete):  0
CYCLE:   2358000052 WDMA bytes sent:          0
CYCLE:   2358000052 Utilization ex q:  0
CYCLE:   2358000052 Utilization ex q (incomplete):  0
CYCLE:   2358000052 Utilization st q (incomplete):  0
CYCLE:   2358000052 Utilization ld q (incomplete):  0
CYCLE:   2358000052 WDMA total latency:          0
CYCLE:   2358000052 Utilization ex q:  0
CYCLE:   2358000052 Utilization:  0
CYCLE:   2358000052 Utilization ex q (incomplete):  0
CYCLE:   2360000052 Utilization ld q (incomplete):  0
CYCLE:   2360000052 RDMA bytes rec:          0
CYCLE:   2360000052 Utilization st q:  0
CYCLE:   2360000052 Utilization ld q:  0
CYCLE:   2360000052 Utilization:  0
CYCLE:   2360000052 Utilization ld q:  0
CYCLE:   2360000052 Utilization st q:  0
CYCLE:   2360000052 rdma_total_latency:          0
CYCLE:   2360000052 Utilization st q (incomplete):  0
CYCLE:   2360000052 WDMA bytes sent:          0
CYCLE:   2360000052 Utilization ex q:  0
CYCLE:   2360000052 Utilization ex q (incomplete):  0
CYCLE:   2360000052 Utilization st q (incomplete):  0
CYCLE:   2360000052 Utilization ld q (incomplete):  0
CYCLE:   2360000052 WDMA total latency:          0
CYCLE:   2360000052 Utilization ex q:  0
CYCLE:   2360000052 Utilization:  0
CYCLE:   2360000052 Utilization ex q (incomplete):  0
CYCLE:   2362000052 Utilization ld q (incomplete):  0
CYCLE:   2362000052 RDMA bytes rec:          0
CYCLE:   2362000052 Utilization st q:  0
CYCLE:   2362000052 Utilization ld q:  0
CYCLE:   2362000052 Utilization:  0
CYCLE:   2362000052 Utilization ld q:  0
CYCLE:   2362000052 Utilization st q:  0
CYCLE:   2362000052 rdma_total_latency:          0
CYCLE:   2362000052 Utilization st q (incomplete):  0
CYCLE:   2362000052 WDMA bytes sent:          0
CYCLE:   2362000052 Utilization ex q:  0
CYCLE:   2362000052 Utilization ex q (incomplete):  0
CYCLE:   2362000052 Utilization st q (incomplete):  0
CYCLE:   2362000052 Utilization ld q (incomplete):  0
CYCLE:   2362000052 WDMA total latency:          0
CYCLE:   2362000052 Utilization ex q:  0
CYCLE:   2362000052 Utilization:  0
CYCLE:   2362000052 Utilization ex q (incomplete):  0
CYCLE:   2364000052 Utilization ld q (incomplete):  0
CYCLE:   2364000052 RDMA bytes rec:          0
CYCLE:   2364000052 Utilization st q:  0
CYCLE:   2364000052 Utilization ld q:  0
CYCLE:   2364000052 Utilization:  0
CYCLE:   2364000052 Utilization ld q:  0
CYCLE:   2364000052 Utilization st q:  0
CYCLE:   2364000052 rdma_total_latency:          0
CYCLE:   2364000052 Utilization st q (incomplete):  0
CYCLE:   2364000052 WDMA bytes sent:          0
CYCLE:   2364000052 Utilization ex q:  0
CYCLE:   2364000052 Utilization ex q (incomplete):  0
CYCLE:   2364000052 Utilization st q (incomplete):  0
CYCLE:   2364000052 Utilization ld q (incomplete):  0
CYCLE:   2364000052 WDMA total latency:          0
CYCLE:   2364000052 Utilization ex q:  0
CYCLE:   2364000052 Utilization:  0
CYCLE:   2364000052 Utilization ex q (incomplete):  0
CYCLE:   2366000052 Utilization ld q (incomplete):  0
CYCLE:   2366000052 RDMA bytes rec:          0
CYCLE:   2366000052 Utilization st q:  0
CYCLE:   2366000052 Utilization ld q:  0
CYCLE:   2366000052 Utilization:  0
CYCLE:   2366000052 Utilization ld q:  0
CYCLE:   2366000052 Utilization st q:  0
CYCLE:   2366000052 rdma_total_latency:          0
CYCLE:   2366000052 Utilization st q (incomplete):  0
CYCLE:   2366000052 WDMA bytes sent:          0
CYCLE:   2366000052 Utilization ex q:  0
CYCLE:   2366000052 Utilization ex q (incomplete):  0
CYCLE:   2366000052 Utilization st q (incomplete):  0
CYCLE:   2366000052 Utilization ld q (incomplete):  0
CYCLE:   2366000052 WDMA total latency:          0
CYCLE:   2366000052 Utilization ex q:  0
CYCLE:   2366000052 Utilization:  0
CYCLE:   2366000052 Utilization ex q (incomplete):  0
CYCLE:   2368000052 Utilization ld q (incomplete):  0
CYCLE:   2368000052 RDMA bytes rec:          0
CYCLE:   2368000052 Utilization st q:  0
CYCLE:   2368000052 Utilization ld q:  0
CYCLE:   2368000052 Utilization:  0
CYCLE:   2368000052 Utilization ld q:  0
CYCLE:   2368000052 Utilization st q:  0
CYCLE:   2368000052 rdma_total_latency:          0
CYCLE:   2368000052 Utilization st q (incomplete):  0
CYCLE:   2368000052 WDMA bytes sent:          0
CYCLE:   2368000052 Utilization ex q:  0
CYCLE:   2368000052 Utilization ex q (incomplete):  0
CYCLE:   2368000052 Utilization st q (incomplete):  0
CYCLE:   2368000052 Utilization ld q (incomplete):  0
CYCLE:   2368000052 WDMA total latency:          0
CYCLE:   2368000052 Utilization ex q:  0
CYCLE:   2368000052 Utilization:  0
CYCLE:   2368000052 Utilization ex q (incomplete):  0
CYCLE:   2370000052 Utilization ld q (incomplete):  0
CYCLE:   2370000052 RDMA bytes rec:          0
CYCLE:   2370000052 Utilization st q:  0
CYCLE:   2370000052 Utilization ld q:  0
CYCLE:   2370000052 Utilization:  0
CYCLE:   2370000052 Utilization ld q:  0
CYCLE:   2370000052 Utilization st q:  0
CYCLE:   2370000052 rdma_total_latency:          0
CYCLE:   2370000052 Utilization st q (incomplete):  0
CYCLE:   2370000052 WDMA bytes sent:          0
CYCLE:   2370000052 Utilization ex q:  0
CYCLE:   2370000052 Utilization ex q (incomplete):  0
CYCLE:   2370000052 Utilization st q (incomplete):  0
CYCLE:   2370000052 Utilization ld q (incomplete):  0
CYCLE:   2370000052 WDMA total latency:          0
CYCLE:   2370000052 Utilization ex q:  0
CYCLE:   2370000052 Utilization:  0
CYCLE:   2370000052 Utilization ex q (incomplete):  0
CYCLE:   2372000052 Utilization ld q (incomplete):  0
CYCLE:   2372000052 RDMA bytes rec:          0
CYCLE:   2372000052 Utilization st q:  0
CYCLE:   2372000052 Utilization ld q:  0
CYCLE:   2372000052 Utilization:  0
CYCLE:   2372000052 Utilization ld q:  0
CYCLE:   2372000052 Utilization st q:  0
CYCLE:   2372000052 rdma_total_latency:          0
CYCLE:   2372000052 Utilization st q (incomplete):  0
CYCLE:   2372000052 WDMA bytes sent:          0
CYCLE:   2372000052 Utilization ex q:  0
CYCLE:   2372000052 Utilization ex q (incomplete):  0
CYCLE:   2372000052 Utilization st q (incomplete):  0
CYCLE:   2372000052 Utilization ld q (incomplete):  0
CYCLE:   2372000052 WDMA total latency:          0
CYCLE:   2372000052 Utilization ex q:  0
CYCLE:   2372000052 Utilization:  0
CYCLE:   2372000052 Utilization ex q (incomplete):  0
CYCLE:   2374000052 Utilization ld q (incomplete):  0
CYCLE:   2374000052 RDMA bytes rec:          0
CYCLE:   2374000052 Utilization st q:  0
CYCLE:   2374000052 Utilization ld q:  0
CYCLE:   2374000052 Utilization:  0
CYCLE:   2374000052 Utilization ld q:  0
CYCLE:   2374000052 Utilization st q:  0
CYCLE:   2374000052 rdma_total_latency:          0
CYCLE:   2374000052 Utilization st q (incomplete):  0
CYCLE:   2374000052 WDMA bytes sent:          0
CYCLE:   2374000052 Utilization ex q:  0
CYCLE:   2374000052 Utilization ex q (incomplete):  0
CYCLE:   2374000052 Utilization st q (incomplete):  0
CYCLE:   2374000052 Utilization ld q (incomplete):  0
CYCLE:   2374000052 WDMA total latency:          0
CYCLE:   2374000052 Utilization ex q:  0
CYCLE:   2374000052 Utilization:  0
CYCLE:   2374000052 Utilization ex q (incomplete):  0
CYCLE:   2376000052 Utilization ld q (incomplete):  0
CYCLE:   2376000052 RDMA bytes rec:          0
CYCLE:   2376000052 Utilization st q:  0
CYCLE:   2376000052 Utilization ld q:  0
CYCLE:   2376000052 Utilization:  0
CYCLE:   2376000052 Utilization ld q:  0
CYCLE:   2376000052 Utilization st q:  0
CYCLE:   2376000052 rdma_total_latency:          0
CYCLE:   2376000052 Utilization st q (incomplete):  0
CYCLE:   2376000052 WDMA bytes sent:          0
CYCLE:   2376000052 Utilization ex q:  0
CYCLE:   2376000052 Utilization ex q (incomplete):  0
CYCLE:   2376000052 Utilization st q (incomplete):  0
CYCLE:   2376000052 Utilization ld q (incomplete):  0
CYCLE:   2376000052 WDMA total latency:          0
CYCLE:   2376000052 Utilization ex q:  0
CYCLE:   2376000052 Utilization:  0
CYCLE:   2376000052 Utilization ex q (incomplete):  0
CYCLE:   2378000052 Utilization ld q (incomplete):  0
CYCLE:   2378000052 RDMA bytes rec:          0
CYCLE:   2378000052 Utilization st q:  0
CYCLE:   2378000052 Utilization ld q:  0
CYCLE:   2378000052 Utilization:  0
CYCLE:   2378000052 Utilization ld q:  0
CYCLE:   2378000052 Utilization st q:  0
CYCLE:   2378000052 rdma_total_latency:          0
CYCLE:   2378000052 Utilization st q (incomplete):  0
CYCLE:   2378000052 WDMA bytes sent:          0
CYCLE:   2378000052 Utilization ex q:  0
CYCLE:   2378000052 Utilization ex q (incomplete):  0
CYCLE:   2378000052 Utilization st q (incomplete):  0
CYCLE:   2378000052 Utilization ld q (incomplete):  0
CYCLE:   2378000052 WDMA total latency:          0
CYCLE:   2378000052 Utilization ex q:  0
CYCLE:   2378000052 Utilization:  0
CYCLE:   2378000052 Utilization ex q (incomplete):  0
CYCLE:   2380000052 Utilization ld q (incomplete):  0
CYCLE:   2380000052 RDMA bytes rec:          0
CYCLE:   2380000052 Utilization st q:  0
CYCLE:   2380000052 Utilization ld q:  0
CYCLE:   2380000052 Utilization:  0
CYCLE:   2380000052 Utilization ld q:  0
CYCLE:   2380000052 Utilization st q:  0
CYCLE:   2380000052 rdma_total_latency:          0
CYCLE:   2380000052 Utilization st q (incomplete):  0
CYCLE:   2380000052 WDMA bytes sent:          0
CYCLE:   2380000052 Utilization ex q:  0
CYCLE:   2380000052 Utilization ex q (incomplete):  0
CYCLE:   2380000052 Utilization st q (incomplete):  0
CYCLE:   2380000052 Utilization ld q (incomplete):  0
CYCLE:   2380000052 WDMA total latency:          0
CYCLE:   2380000052 Utilization ex q:  0
CYCLE:   2380000052 Utilization:  0
CYCLE:   2380000052 Utilization ex q (incomplete):  0
CYCLE:   2382000052 Utilization ld q (incomplete):  0
CYCLE:   2382000052 RDMA bytes rec:          0
CYCLE:   2382000052 Utilization st q:  0
CYCLE:   2382000052 Utilization ld q:  0
CYCLE:   2382000052 Utilization:  0
CYCLE:   2382000052 Utilization ld q:  0
CYCLE:   2382000052 Utilization st q:  0
CYCLE:   2382000052 rdma_total_latency:          0
CYCLE:   2382000052 Utilization st q (incomplete):  0
CYCLE:   2382000052 WDMA bytes sent:          0
CYCLE:   2382000052 Utilization ex q:  0
CYCLE:   2382000052 Utilization ex q (incomplete):  0
CYCLE:   2382000052 Utilization st q (incomplete):  0
CYCLE:   2382000052 Utilization ld q (incomplete):  0
CYCLE:   2382000052 WDMA total latency:          0
CYCLE:   2382000052 Utilization ex q:  0
CYCLE:   2382000052 Utilization:  0
CYCLE:   2382000052 Utilization ex q (incomplete):  0
CYCLE:   2384000052 Utilization ld q (incomplete):  0
CYCLE:   2384000052 RDMA bytes rec:          0
CYCLE:   2384000052 Utilization st q:  0
CYCLE:   2384000052 Utilization ld q:  0
CYCLE:   2384000052 Utilization:  0
CYCLE:   2384000052 Utilization ld q:  0
CYCLE:   2384000052 Utilization st q:  0
CYCLE:   2384000052 rdma_total_latency:          0
CYCLE:   2384000052 Utilization st q (incomplete):  0
CYCLE:   2384000052 WDMA bytes sent:          0
CYCLE:   2384000052 Utilization ex q:  0
CYCLE:   2384000052 Utilization ex q (incomplete):  0
CYCLE:   2384000052 Utilization st q (incomplete):  0
CYCLE:   2384000052 Utilization ld q (incomplete):  0
CYCLE:   2384000052 WDMA total latency:          0
CYCLE:   2384000052 Utilization ex q:  0
CYCLE:   2384000052 Utilization:  0
CYCLE:   2384000052 Utilization ex q (incomplete):  0
CYCLE:   2386000052 Utilization ld q (incomplete):  0
CYCLE:   2386000052 RDMA bytes rec:          0
CYCLE:   2386000052 Utilization st q:  0
CYCLE:   2386000052 Utilization ld q:  0
CYCLE:   2386000052 Utilization:  0
CYCLE:   2386000052 Utilization ld q:  0
CYCLE:   2386000052 Utilization st q:  0
CYCLE:   2386000052 rdma_total_latency:          0
CYCLE:   2386000052 Utilization st q (incomplete):  0
CYCLE:   2386000052 WDMA bytes sent:          0
CYCLE:   2386000052 Utilization ex q:  0
CYCLE:   2386000052 Utilization ex q (incomplete):  0
CYCLE:   2386000052 Utilization st q (incomplete):  0
CYCLE:   2386000052 Utilization ld q (incomplete):  0
CYCLE:   2386000052 WDMA total latency:          0
CYCLE:   2386000052 Utilization ex q:  0
CYCLE:   2386000052 Utilization:  0
CYCLE:   2386000052 Utilization ex q (incomplete):  0
CYCLE:   2388000052 Utilization ld q (incomplete):  0
CYCLE:   2388000052 RDMA bytes rec:          0
CYCLE:   2388000052 Utilization st q:  0
CYCLE:   2388000052 Utilization ld q:  0
CYCLE:   2388000052 Utilization:  0
CYCLE:   2388000052 Utilization ld q:  0
CYCLE:   2388000052 Utilization st q:  0
CYCLE:   2388000052 rdma_total_latency:          0
CYCLE:   2388000052 Utilization st q (incomplete):  0
CYCLE:   2388000052 WDMA bytes sent:          0
CYCLE:   2388000052 Utilization ex q:  0
CYCLE:   2388000052 Utilization ex q (incomplete):  0
CYCLE:   2388000052 Utilization st q (incomplete):  0
CYCLE:   2388000052 Utilization ld q (incomplete):  0
CYCLE:   2388000052 WDMA total latency:          0
CYCLE:   2388000052 Utilization ex q:  0
CYCLE:   2388000052 Utilization:  0
CYCLE:   2388000052 Utilization ex q (incomplete):  0
CYCLE:   2390000052 Utilization ld q (incomplete):  0
CYCLE:   2390000052 RDMA bytes rec:          0
CYCLE:   2390000052 Utilization st q:  0
CYCLE:   2390000052 Utilization ld q:  0
CYCLE:   2390000052 Utilization:  0
CYCLE:   2390000052 Utilization ld q:  0
CYCLE:   2390000052 Utilization st q:  0
CYCLE:   2390000052 rdma_total_latency:          0
CYCLE:   2390000052 Utilization st q (incomplete):  0
CYCLE:   2390000052 WDMA bytes sent:          0
CYCLE:   2390000052 Utilization ex q:  0
CYCLE:   2390000052 Utilization ex q (incomplete):  0
CYCLE:   2390000052 Utilization st q (incomplete):  0
CYCLE:   2390000052 Utilization ld q (incomplete):  0
CYCLE:   2390000052 WDMA total latency:          0
CYCLE:   2390000052 Utilization ex q:  0
CYCLE:   2390000052 Utilization:  0
CYCLE:   2390000052 Utilization ex q (incomplete):  0
CYCLE:   2392000052 Utilization ld q (incomplete):  0
CYCLE:   2392000052 RDMA bytes rec:          0
CYCLE:   2392000052 Utilization st q:  0
CYCLE:   2392000052 Utilization ld q:  0
CYCLE:   2392000052 Utilization:  0
CYCLE:   2392000052 Utilization ld q:  0
CYCLE:   2392000052 Utilization st q:  0
CYCLE:   2392000052 rdma_total_latency:          0
CYCLE:   2392000052 Utilization st q (incomplete):  0
CYCLE:   2392000052 WDMA bytes sent:          0
CYCLE:   2392000052 Utilization ex q:  0
CYCLE:   2392000052 Utilization ex q (incomplete):  0
CYCLE:   2392000052 Utilization st q (incomplete):  0
CYCLE:   2392000052 Utilization ld q (incomplete):  0
CYCLE:   2392000052 WDMA total latency:          0
CYCLE:   2392000052 Utilization ex q:  0
CYCLE:   2392000052 Utilization:  0
CYCLE:   2392000052 Utilization ex q (incomplete):  0
CYCLE:   2394000052 Utilization ld q (incomplete):  0
CYCLE:   2394000052 RDMA bytes rec:          0
CYCLE:   2394000052 Utilization st q:  0
CYCLE:   2394000052 Utilization ld q:  0
CYCLE:   2394000052 Utilization:  0
CYCLE:   2394000052 Utilization ld q:  0
CYCLE:   2394000052 Utilization st q:  0
CYCLE:   2394000052 rdma_total_latency:          0
CYCLE:   2394000052 Utilization st q (incomplete):  0
CYCLE:   2394000052 WDMA bytes sent:          0
CYCLE:   2394000052 Utilization ex q:  0
CYCLE:   2394000052 Utilization ex q (incomplete):  0
CYCLE:   2394000052 Utilization st q (incomplete):  0
CYCLE:   2394000052 Utilization ld q (incomplete):  0
CYCLE:   2394000052 WDMA total latency:          0
CYCLE:   2394000052 Utilization ex q:  0
CYCLE:   2394000052 Utilization:  0
CYCLE:   2394000052 Utilization ex q (incomplete):  0
CYCLE:   2396000052 Utilization ld q (incomplete):  0
CYCLE:   2396000052 RDMA bytes rec:          0
CYCLE:   2396000052 Utilization st q:  0
CYCLE:   2396000052 Utilization ld q:  0
CYCLE:   2396000052 Utilization:  0
CYCLE:   2396000052 Utilization ld q:  0
CYCLE:   2396000052 Utilization st q:  0
CYCLE:   2396000052 rdma_total_latency:          0
CYCLE:   2396000052 Utilization st q (incomplete):  0
CYCLE:   2396000052 WDMA bytes sent:          0
CYCLE:   2396000052 Utilization ex q:  0
CYCLE:   2396000052 Utilization ex q (incomplete):  0
CYCLE:   2396000052 Utilization st q (incomplete):  0
CYCLE:   2396000052 Utilization ld q (incomplete):  0
CYCLE:   2396000052 WDMA total latency:          0
CYCLE:   2396000052 Utilization ex q:  0
CYCLE:   2396000052 Utilization:  0
CYCLE:   2396000052 Utilization ex q (incomplete):  0
CYCLE:   2398000052 Utilization ld q (incomplete):  0
CYCLE:   2398000052 RDMA bytes rec:          0
CYCLE:   2398000052 Utilization st q:  0
CYCLE:   2398000052 Utilization ld q:  0
CYCLE:   2398000052 Utilization:  0
CYCLE:   2398000052 Utilization ld q:  0
CYCLE:   2398000052 Utilization st q:  0
CYCLE:   2398000052 rdma_total_latency:          0
CYCLE:   2398000052 Utilization st q (incomplete):  0
CYCLE:   2398000052 WDMA bytes sent:          0
CYCLE:   2398000052 Utilization ex q:  0
CYCLE:   2398000052 Utilization ex q (incomplete):  0
CYCLE:   2398000052 Utilization st q (incomplete):  0
CYCLE:   2398000052 Utilization ld q (incomplete):  0
CYCLE:   2398000052 WDMA total latency:          0
CYCLE:   2398000052 Utilization ex q:  0
CYCLE:   2398000052 Utilization:  0
CYCLE:   2398000052 Utilization ex q (incomplete):  0
CYCLE:   2400000052 Utilization ld q (incomplete):  0
CYCLE:   2400000052 RDMA bytes rec:          0
CYCLE:   2400000052 Utilization st q:  0
CYCLE:   2400000052 Utilization ld q:  0
CYCLE:   2400000052 Utilization:  0
CYCLE:   2400000052 Utilization ld q:  0
CYCLE:   2400000052 Utilization st q:  0
CYCLE:   2400000052 rdma_total_latency:          0
CYCLE:   2400000052 Utilization st q (incomplete):  0
CYCLE:   2400000052 WDMA bytes sent:          0
CYCLE:   2400000052 Utilization ex q:  0
CYCLE:   2400000052 Utilization ex q (incomplete):  0
CYCLE:   2400000052 Utilization st q (incomplete):  0
CYCLE:   2400000052 Utilization ld q (incomplete):  0
CYCLE:   2400000052 WDMA total latency:          0
CYCLE:   2400000052 Utilization ex q:  0
CYCLE:   2400000052 Utilization:  0
CYCLE:   2400000052 Utilization ex q (incomplete):  0
CYCLE:   2402000052 Utilization ld q (incomplete):  0
CYCLE:   2402000052 RDMA bytes rec:          0
CYCLE:   2402000052 Utilization st q:  0
CYCLE:   2402000052 Utilization ld q:  0
CYCLE:   2402000052 Utilization:  0
CYCLE:   2402000052 Utilization ld q:  0
CYCLE:   2402000052 Utilization st q:  0
CYCLE:   2402000052 rdma_total_latency:          0
CYCLE:   2402000052 Utilization st q (incomplete):  0
CYCLE:   2402000052 WDMA bytes sent:          0
CYCLE:   2402000052 Utilization ex q:  0
CYCLE:   2402000052 Utilization ex q (incomplete):  0
CYCLE:   2402000052 Utilization st q (incomplete):  0
CYCLE:   2402000052 Utilization ld q (incomplete):  0
CYCLE:   2402000052 WDMA total latency:          0
CYCLE:   2402000052 Utilization ex q:  0
CYCLE:   2402000052 Utilization:  0
CYCLE:   2402000052 Utilization ex q (incomplete):  0
CYCLE:   2404000052 Utilization ld q (incomplete):  0
CYCLE:   2404000052 RDMA bytes rec:          0
CYCLE:   2404000052 Utilization st q:  0
CYCLE:   2404000052 Utilization ld q:  0
CYCLE:   2404000052 Utilization:  0
CYCLE:   2404000052 Utilization ld q:  0
CYCLE:   2404000052 Utilization st q:  0
CYCLE:   2404000052 rdma_total_latency:          0
CYCLE:   2404000052 Utilization st q (incomplete):  0
CYCLE:   2404000052 WDMA bytes sent:          0
CYCLE:   2404000052 Utilization ex q:  0
CYCLE:   2404000052 Utilization ex q (incomplete):  0
CYCLE:   2404000052 Utilization st q (incomplete):  0
CYCLE:   2404000052 Utilization ld q (incomplete):  0
CYCLE:   2404000052 WDMA total latency:          0
CYCLE:   2404000052 Utilization ex q:  0
CYCLE:   2404000052 Utilization:  0
CYCLE:   2404000052 Utilization ex q (incomplete):  0
CYCLE:   2406000052 Utilization ld q (incomplete):  0
CYCLE:   2406000052 RDMA bytes rec:          0
CYCLE:   2406000052 Utilization st q:  0
CYCLE:   2406000052 Utilization ld q:  0
CYCLE:   2406000052 Utilization:  0
CYCLE:   2406000052 Utilization ld q:  0
CYCLE:   2406000052 Utilization st q:  0
CYCLE:   2406000052 rdma_total_latency:          0
CYCLE:   2406000052 Utilization st q (incomplete):  0
CYCLE:   2406000052 WDMA bytes sent:          0
CYCLE:   2406000052 Utilization ex q:  0
CYCLE:   2406000052 Utilization ex q (incomplete):  0
CYCLE:   2406000052 Utilization st q (incomplete):  0
CYCLE:   2406000052 Utilization ld q (incomplete):  0
CYCLE:   2406000052 WDMA total latency:          0
CYCLE:   2406000052 Utilization ex q:  0
CYCLE:   2406000052 Utilization:  0
CYCLE:   2406000052 Utilization ex q (incomplete):  0
CYCLE:   2408000052 Utilization ld q (incomplete):  0
CYCLE:   2408000052 RDMA bytes rec:          0
CYCLE:   2408000052 Utilization st q:  0
CYCLE:   2408000052 Utilization ld q:  0
CYCLE:   2408000052 Utilization:  0
CYCLE:   2408000052 Utilization ld q:  0
CYCLE:   2408000052 Utilization st q:  0
CYCLE:   2408000052 rdma_total_latency:          0
CYCLE:   2408000052 Utilization st q (incomplete):  0
CYCLE:   2408000052 WDMA bytes sent:          0
CYCLE:   2408000052 Utilization ex q:  0
CYCLE:   2408000052 Utilization ex q (incomplete):  0
CYCLE:   2408000052 Utilization st q (incomplete):  0
CYCLE:   2408000052 Utilization ld q (incomplete):  0
CYCLE:   2408000052 WDMA total latency:          0
CYCLE:   2408000052 Utilization ex q:  0
CYCLE:   2408000052 Utilization:  0
CYCLE:   2408000052 Utilization ex q (incomplete):  0
CYCLE:   2410000052 Utilization ld q (incomplete):  0
CYCLE:   2410000052 RDMA bytes rec:          0
CYCLE:   2410000052 Utilization st q:  0
CYCLE:   2410000052 Utilization ld q:  0
CYCLE:   2410000052 Utilization:  0
CYCLE:   2410000052 Utilization ld q:  0
CYCLE:   2410000052 Utilization st q:  0
CYCLE:   2410000052 rdma_total_latency:          0
CYCLE:   2410000052 Utilization st q (incomplete):  0
CYCLE:   2410000052 WDMA bytes sent:          0
CYCLE:   2410000052 Utilization ex q:  0
CYCLE:   2410000052 Utilization ex q (incomplete):  0
CYCLE:   2410000052 Utilization st q (incomplete):  0
CYCLE:   2410000052 Utilization ld q (incomplete):  0
CYCLE:   2410000052 WDMA total latency:          0
CYCLE:   2410000052 Utilization ex q:  0
CYCLE:   2410000052 Utilization:  0
CYCLE:   2410000052 Utilization ex q (incomplete):  0
CYCLE:   2412000052 Utilization ld q (incomplete):  0
CYCLE:   2412000052 RDMA bytes rec:          0
CYCLE:   2412000052 Utilization st q:  0
CYCLE:   2412000052 Utilization ld q:  0
CYCLE:   2412000052 Utilization:  0
CYCLE:   2412000052 Utilization ld q:  0
CYCLE:   2412000052 Utilization st q:  0
CYCLE:   2412000052 rdma_total_latency:          0
CYCLE:   2412000052 Utilization st q (incomplete):  0
CYCLE:   2412000052 WDMA bytes sent:          0
CYCLE:   2412000052 Utilization ex q:  0
CYCLE:   2412000052 Utilization ex q (incomplete):  0
CYCLE:   2412000052 Utilization st q (incomplete):  0
CYCLE:   2412000052 Utilization ld q (incomplete):  0
CYCLE:   2412000052 WDMA total latency:          0
CYCLE:   2412000052 Utilization ex q:  0
CYCLE:   2412000052 Utilization:  0
CYCLE:   2412000052 Utilization ex q (incomplete):  0
CYCLE:   2414000052 Utilization ld q (incomplete):  0
CYCLE:   2414000052 RDMA bytes rec:          0
CYCLE:   2414000052 Utilization st q:  0
CYCLE:   2414000052 Utilization ld q:  0
CYCLE:   2414000052 Utilization:  0
CYCLE:   2414000052 Utilization ld q:  0
CYCLE:   2414000052 Utilization st q:  0
CYCLE:   2414000052 rdma_total_latency:          0
CYCLE:   2414000052 Utilization st q (incomplete):  0
CYCLE:   2414000052 WDMA bytes sent:          0
CYCLE:   2414000052 Utilization ex q:  0
CYCLE:   2414000052 Utilization ex q (incomplete):  0
CYCLE:   2414000052 Utilization st q (incomplete):  0
CYCLE:   2414000052 Utilization ld q (incomplete):  0
CYCLE:   2414000052 WDMA total latency:          0
CYCLE:   2414000052 Utilization ex q:  0
CYCLE:   2414000052 Utilization:  0
CYCLE:   2414000052 Utilization ex q (incomplete):  0
CYCLE:   2416000052 Utilization ld q (incomplete):  0
CYCLE:   2416000052 RDMA bytes rec:          0
CYCLE:   2416000052 Utilization st q:  0
CYCLE:   2416000052 Utilization ld q:  0
CYCLE:   2416000052 Utilization:  0
CYCLE:   2416000052 Utilization ld q:  0
CYCLE:   2416000052 Utilization st q:  0
CYCLE:   2416000052 rdma_total_latency:          0
CYCLE:   2416000052 Utilization st q (incomplete):  0
CYCLE:   2416000052 WDMA bytes sent:          0
CYCLE:   2416000052 Utilization ex q:  0
CYCLE:   2416000052 Utilization ex q (incomplete):  0
CYCLE:   2416000052 Utilization st q (incomplete):  0
CYCLE:   2416000052 Utilization ld q (incomplete):  0
CYCLE:   2416000052 WDMA total latency:          0
CYCLE:   2416000052 Utilization ex q:  0
CYCLE:   2416000052 Utilization:  0
CYCLE:   2416000052 Utilization ex q (incomplete):  0
CYCLE:   2418000052 Utilization ld q (incomplete):  0
CYCLE:   2418000052 RDMA bytes rec:          0
CYCLE:   2418000052 Utilization st q:  0
CYCLE:   2418000052 Utilization ld q:  0
CYCLE:   2418000052 Utilization:  0
CYCLE:   2418000052 Utilization ld q:  0
CYCLE:   2418000052 Utilization st q:  0
CYCLE:   2418000052 rdma_total_latency:          0
CYCLE:   2418000052 Utilization st q (incomplete):  0
CYCLE:   2418000052 WDMA bytes sent:          0
CYCLE:   2418000052 Utilization ex q:  0
CYCLE:   2418000052 Utilization ex q (incomplete):  0
CYCLE:   2418000052 Utilization st q (incomplete):  0
CYCLE:   2418000052 Utilization ld q (incomplete):  0
CYCLE:   2418000052 WDMA total latency:          0
CYCLE:   2418000052 Utilization ex q:  0
CYCLE:   2418000052 Utilization:  0
CYCLE:   2418000052 Utilization ex q (incomplete):  0
CYCLE:   2420000052 Utilization ld q (incomplete):  0
CYCLE:   2420000052 RDMA bytes rec:          0
CYCLE:   2420000052 Utilization st q:  0
CYCLE:   2420000052 Utilization ld q:  0
CYCLE:   2420000052 Utilization:  0
CYCLE:   2420000052 Utilization ld q:  0
CYCLE:   2420000052 Utilization st q:  0
CYCLE:   2420000052 rdma_total_latency:          0
CYCLE:   2420000052 Utilization st q (incomplete):  0
CYCLE:   2420000052 WDMA bytes sent:          0
CYCLE:   2420000052 Utilization ex q:  0
CYCLE:   2420000052 Utilization ex q (incomplete):  0
CYCLE:   2420000052 Utilization st q (incomplete):  0
CYCLE:   2420000052 Utilization ld q (incomplete):  0
CYCLE:   2420000052 WDMA total latency:          0
CYCLE:   2420000052 Utilization ex q:  0
CYCLE:   2420000052 Utilization:  0
CYCLE:   2420000052 Utilization ex q (incomplete):  0
CYCLE:   2422000052 Utilization ld q (incomplete):  0
CYCLE:   2422000052 RDMA bytes rec:          0
CYCLE:   2422000052 Utilization st q:  0
CYCLE:   2422000052 Utilization ld q:  0
CYCLE:   2422000052 Utilization:  0
CYCLE:   2422000052 Utilization ld q:  0
CYCLE:   2422000052 Utilization st q:  0
CYCLE:   2422000052 rdma_total_latency:          0
CYCLE:   2422000052 Utilization st q (incomplete):  0
CYCLE:   2422000052 WDMA bytes sent:          0
CYCLE:   2422000052 Utilization ex q:  0
CYCLE:   2422000052 Utilization ex q (incomplete):  0
CYCLE:   2422000052 Utilization st q (incomplete):  0
CYCLE:   2422000052 Utilization ld q (incomplete):  0
CYCLE:   2422000052 WDMA total latency:          0
CYCLE:   2422000052 Utilization ex q:  0
CYCLE:   2422000052 Utilization:  0
CYCLE:   2422000052 Utilization ex q (incomplete):  0
CYCLE:   2424000052 Utilization ld q (incomplete):  0
CYCLE:   2424000052 RDMA bytes rec:          0
CYCLE:   2424000052 Utilization st q:  0
CYCLE:   2424000052 Utilization ld q:  0
CYCLE:   2424000052 Utilization:  0
CYCLE:   2424000052 Utilization ld q:  0
CYCLE:   2424000052 Utilization st q:  0
CYCLE:   2424000052 rdma_total_latency:          0
CYCLE:   2424000052 Utilization st q (incomplete):  0
CYCLE:   2424000052 WDMA bytes sent:          0
CYCLE:   2424000052 Utilization ex q:  0
CYCLE:   2424000052 Utilization ex q (incomplete):  0
CYCLE:   2424000052 Utilization st q (incomplete):  0
CYCLE:   2424000052 Utilization ld q (incomplete):  0
CYCLE:   2424000052 WDMA total latency:          0
CYCLE:   2424000052 Utilization ex q:  0
CYCLE:   2424000052 Utilization:  0
CYCLE:   2424000052 Utilization ex q (incomplete):  0
CYCLE:   2426000052 Utilization ld q (incomplete):  0
CYCLE:   2426000052 RDMA bytes rec:          0
CYCLE:   2426000052 Utilization st q:  0
CYCLE:   2426000052 Utilization ld q:  0
CYCLE:   2426000052 Utilization:  0
CYCLE:   2426000052 Utilization ld q:  0
CYCLE:   2426000052 Utilization st q:  0
CYCLE:   2426000052 rdma_total_latency:          0
CYCLE:   2426000052 Utilization st q (incomplete):  0
CYCLE:   2426000052 WDMA bytes sent:          0
CYCLE:   2426000052 Utilization ex q:  0
CYCLE:   2426000052 Utilization ex q (incomplete):  0
CYCLE:   2426000052 Utilization st q (incomplete):  0
CYCLE:   2426000052 Utilization ld q (incomplete):  0
CYCLE:   2426000052 WDMA total latency:          0
CYCLE:   2426000052 Utilization ex q:  0
CYCLE:   2426000052 Utilization:  0
CYCLE:   2426000052 Utilization ex q (incomplete):  0
CYCLE:   2428000052 Utilization ld q (incomplete):  0
CYCLE:   2428000052 RDMA bytes rec:          0
CYCLE:   2428000052 Utilization st q:  0
CYCLE:   2428000052 Utilization ld q:  0
CYCLE:   2428000052 Utilization:  0
CYCLE:   2428000052 Utilization ld q:  0
CYCLE:   2428000052 Utilization st q:  0
CYCLE:   2428000052 rdma_total_latency:          0
CYCLE:   2428000052 Utilization st q (incomplete):  0
CYCLE:   2428000052 WDMA bytes sent:          0
CYCLE:   2428000052 Utilization ex q:  0
CYCLE:   2428000052 Utilization ex q (incomplete):  0
CYCLE:   2428000052 Utilization st q (incomplete):  0
CYCLE:   2428000052 Utilization ld q (incomplete):  0
CYCLE:   2428000052 WDMA total latency:          0
CYCLE:   2428000052 Utilization ex q:  0
CYCLE:   2428000052 Utilization:  0
CYCLE:   2428000052 Utilization ex q (incomplete):  0
CYCLE:   2430000052 Utilization ld q (incomplete):  0
CYCLE:   2430000052 RDMA bytes rec:          0
CYCLE:   2430000052 Utilization st q:  0
CYCLE:   2430000052 Utilization ld q:  0
CYCLE:   2430000052 Utilization:  0
CYCLE:   2430000052 Utilization ld q:  0
CYCLE:   2430000052 Utilization st q:  0
CYCLE:   2430000052 rdma_total_latency:          0
CYCLE:   2430000052 Utilization st q (incomplete):  0
CYCLE:   2430000052 WDMA bytes sent:          0
CYCLE:   2430000052 Utilization ex q:  0
CYCLE:   2430000052 Utilization ex q (incomplete):  0
CYCLE:   2430000052 Utilization st q (incomplete):  0
CYCLE:   2430000052 Utilization ld q (incomplete):  0
CYCLE:   2430000052 WDMA total latency:          0
CYCLE:   2430000052 Utilization ex q:  0
CYCLE:   2430000052 Utilization:  0
CYCLE:   2430000052 Utilization ex q (incomplete):  0
CYCLE:   2432000052 Utilization ld q (incomplete):  0
CYCLE:   2432000052 RDMA bytes rec:          0
CYCLE:   2432000052 Utilization st q:  0
CYCLE:   2432000052 Utilization ld q:  0
CYCLE:   2432000052 Utilization:  0
CYCLE:   2432000052 Utilization ld q:  0
CYCLE:   2432000052 Utilization st q:  0
CYCLE:   2432000052 rdma_total_latency:          0
CYCLE:   2432000052 Utilization st q (incomplete):  0
CYCLE:   2432000052 WDMA bytes sent:          0
CYCLE:   2432000052 Utilization ex q:  0
CYCLE:   2432000052 Utilization ex q (incomplete):  0
CYCLE:   2432000052 Utilization st q (incomplete):  0
CYCLE:   2432000052 Utilization ld q (incomplete):  0
CYCLE:   2432000052 WDMA total latency:          0
CYCLE:   2432000052 Utilization ex q:  0
CYCLE:   2432000052 Utilization:  0
CYCLE:   2432000052 Utilization ex q (incomplete):  0
CYCLE:   2434000052 Utilization ld q (incomplete):  0
CYCLE:   2434000052 RDMA bytes rec:          0
CYCLE:   2434000052 Utilization st q:  0
CYCLE:   2434000052 Utilization ld q:  0
CYCLE:   2434000052 Utilization:  0
CYCLE:   2434000052 Utilization ld q:  0
CYCLE:   2434000052 Utilization st q:  0
CYCLE:   2434000052 rdma_total_latency:          0
CYCLE:   2434000052 Utilization st q (incomplete):  0
CYCLE:   2434000052 WDMA bytes sent:          0
CYCLE:   2434000052 Utilization ex q:  0
CYCLE:   2434000052 Utilization ex q (incomplete):  0
CYCLE:   2434000052 Utilization st q (incomplete):  0
CYCLE:   2434000052 Utilization ld q (incomplete):  0
CYCLE:   2434000052 WDMA total latency:          0
CYCLE:   2434000052 Utilization ex q:  0
CYCLE:   2434000052 Utilization:  0
CYCLE:   2434000052 Utilization ex q (incomplete):  0
CYCLE:   2436000052 Utilization ld q (incomplete):  0
CYCLE:   2436000052 RDMA bytes rec:          0
CYCLE:   2436000052 Utilization st q:  0
CYCLE:   2436000052 Utilization ld q:  0
CYCLE:   2436000052 Utilization:  0
CYCLE:   2436000052 Utilization ld q:  0
CYCLE:   2436000052 Utilization st q:  0
CYCLE:   2436000052 rdma_total_latency:          0
CYCLE:   2436000052 Utilization st q (incomplete):  0
CYCLE:   2436000052 WDMA bytes sent:          0
CYCLE:   2436000052 Utilization ex q:  0
CYCLE:   2436000052 Utilization ex q (incomplete):  0
CYCLE:   2436000052 Utilization st q (incomplete):  0
CYCLE:   2436000052 Utilization ld q (incomplete):  0
CYCLE:   2436000052 WDMA total latency:          0
CYCLE:   2436000052 Utilization ex q:  0
CYCLE:   2436000052 Utilization:  0
CYCLE:   2436000052 Utilization ex q (incomplete):  0
CYCLE:   2438000052 Utilization ld q (incomplete):  0
CYCLE:   2438000052 RDMA bytes rec:          0
CYCLE:   2438000052 Utilization st q:  0
CYCLE:   2438000052 Utilization ld q:  0
CYCLE:   2438000052 Utilization:  0
CYCLE:   2438000052 Utilization ld q:  0
CYCLE:   2438000052 Utilization st q:  0
CYCLE:   2438000052 rdma_total_latency:          0
CYCLE:   2438000052 Utilization st q (incomplete):  0
CYCLE:   2438000052 WDMA bytes sent:          0
CYCLE:   2438000052 Utilization ex q:  0
CYCLE:   2438000052 Utilization ex q (incomplete):  0
CYCLE:   2438000052 Utilization st q (incomplete):  0
CYCLE:   2438000052 Utilization ld q (incomplete):  0
CYCLE:   2438000052 WDMA total latency:          0
CYCLE:   2438000052 Utilization ex q:  0
CYCLE:   2438000052 Utilization:  0
CYCLE:   2438000052 Utilization ex q (incomplete):  0
CYCLE:   2440000052 Utilization ld q (incomplete):  0
CYCLE:   2440000052 RDMA bytes rec:          0
CYCLE:   2440000052 Utilization st q:  0
CYCLE:   2440000052 Utilization ld q:  0
CYCLE:   2440000052 Utilization:  0
CYCLE:   2440000052 Utilization ld q:  0
CYCLE:   2440000052 Utilization st q:  0
CYCLE:   2440000052 rdma_total_latency:          0
CYCLE:   2440000052 Utilization st q (incomplete):  0
CYCLE:   2440000052 WDMA bytes sent:          0
CYCLE:   2440000052 Utilization ex q:  0
CYCLE:   2440000052 Utilization ex q (incomplete):  0
CYCLE:   2440000052 Utilization st q (incomplete):  0
CYCLE:   2440000052 Utilization ld q (incomplete):  0
CYCLE:   2440000052 WDMA total latency:          0
CYCLE:   2440000052 Utilization ex q:  0
CYCLE:   2440000052 Utilization:  0
CYCLE:   2440000052 Utilization ex q (incomplete):  0
CYCLE:   2442000052 Utilization ld q (incomplete):  0
CYCLE:   2442000052 RDMA bytes rec:          0
CYCLE:   2442000052 Utilization st q:  0
CYCLE:   2442000052 Utilization ld q:  0
CYCLE:   2442000052 Utilization:  0
CYCLE:   2442000052 Utilization ld q:  0
CYCLE:   2442000052 Utilization st q:  0
CYCLE:   2442000052 rdma_total_latency:          0
CYCLE:   2442000052 Utilization st q (incomplete):  0
CYCLE:   2442000052 WDMA bytes sent:          0
CYCLE:   2442000052 Utilization ex q:  0
CYCLE:   2442000052 Utilization ex q (incomplete):  0
CYCLE:   2442000052 Utilization st q (incomplete):  0
CYCLE:   2442000052 Utilization ld q (incomplete):  0
CYCLE:   2442000052 WDMA total latency:          0
CYCLE:   2442000052 Utilization ex q:  0
CYCLE:   2442000052 Utilization:  0
CYCLE:   2442000052 Utilization ex q (incomplete):  0
CYCLE:   2444000052 Utilization ld q (incomplete):  0
CYCLE:   2444000052 RDMA bytes rec:          0
CYCLE:   2444000052 Utilization st q:  0
CYCLE:   2444000052 Utilization ld q:  0
CYCLE:   2444000052 Utilization:  0
CYCLE:   2444000052 Utilization ld q:  0
CYCLE:   2444000052 Utilization st q:  0
CYCLE:   2444000052 rdma_total_latency:          0
CYCLE:   2444000052 Utilization st q (incomplete):  0
CYCLE:   2444000052 WDMA bytes sent:          0
CYCLE:   2444000052 Utilization ex q:  0
CYCLE:   2444000052 Utilization ex q (incomplete):  0
CYCLE:   2444000052 Utilization st q (incomplete):  0
CYCLE:   2444000052 Utilization ld q (incomplete):  0
CYCLE:   2444000052 WDMA total latency:          0
CYCLE:   2444000052 Utilization ex q:  0
CYCLE:   2444000052 Utilization:  0
CYCLE:   2444000052 Utilization ex q (incomplete):  0
CYCLE:   2446000052 Utilization ld q (incomplete):  0
CYCLE:   2446000052 RDMA bytes rec:          0
CYCLE:   2446000052 Utilization st q:  0
CYCLE:   2446000052 Utilization ld q:  0
CYCLE:   2446000052 Utilization:  0
CYCLE:   2446000052 Utilization ld q:  0
CYCLE:   2446000052 Utilization st q:  0
CYCLE:   2446000052 rdma_total_latency:          0
CYCLE:   2446000052 Utilization st q (incomplete):  0
CYCLE:   2446000052 WDMA bytes sent:          0
CYCLE:   2446000052 Utilization ex q:  0
CYCLE:   2446000052 Utilization ex q (incomplete):  0
CYCLE:   2446000052 Utilization st q (incomplete):  0
CYCLE:   2446000052 Utilization ld q (incomplete):  0
CYCLE:   2446000052 WDMA total latency:          0
CYCLE:   2446000052 Utilization ex q:  0
CYCLE:   2446000052 Utilization:  0
CYCLE:   2446000052 Utilization ex q (incomplete):  0
CYCLE:   2448000052 Utilization ld q (incomplete):  0
CYCLE:   2448000052 RDMA bytes rec:          0
CYCLE:   2448000052 Utilization st q:  0
CYCLE:   2448000052 Utilization ld q:  0
CYCLE:   2448000052 Utilization:  0
CYCLE:   2448000052 Utilization ld q:  0
CYCLE:   2448000052 Utilization st q:  0
CYCLE:   2448000052 rdma_total_latency:          0
CYCLE:   2448000052 Utilization st q (incomplete):  0
CYCLE:   2448000052 WDMA bytes sent:          0
CYCLE:   2448000052 Utilization ex q:  0
CYCLE:   2448000052 Utilization ex q (incomplete):  0
CYCLE:   2448000052 Utilization st q (incomplete):  0
CYCLE:   2448000052 Utilization ld q (incomplete):  0
CYCLE:   2448000052 WDMA total latency:          0
CYCLE:   2448000052 Utilization ex q:  0
CYCLE:   2448000052 Utilization:  0
CYCLE:   2448000052 Utilization ex q (incomplete):  0
CYCLE:   2450000052 Utilization ld q (incomplete):  0
CYCLE:   2450000052 RDMA bytes rec:          0
CYCLE:   2450000052 Utilization st q:  0
CYCLE:   2450000052 Utilization ld q:  0
CYCLE:   2450000052 Utilization:  0
CYCLE:   2450000052 Utilization ld q:  0
CYCLE:   2450000052 Utilization st q:  0
CYCLE:   2450000052 rdma_total_latency:          0
CYCLE:   2450000052 Utilization st q (incomplete):  0
CYCLE:   2450000052 WDMA bytes sent:          0
CYCLE:   2450000052 Utilization ex q:  0
CYCLE:   2450000052 Utilization ex q (incomplete):  0
CYCLE:   2450000052 Utilization st q (incomplete):  0
CYCLE:   2450000052 Utilization ld q (incomplete):  0
CYCLE:   2450000052 WDMA total latency:          0
CYCLE:   2450000052 Utilization ex q:  0
CYCLE:   2450000052 Utilization:  0
CYCLE:   2450000052 Utilization ex q (incomplete):  0
CYCLE:   2452000052 Utilization ld q (incomplete):  0
CYCLE:   2452000052 RDMA bytes rec:          0
CYCLE:   2452000052 Utilization st q:  0
CYCLE:   2452000052 Utilization ld q:  0
CYCLE:   2452000052 Utilization:  0
CYCLE:   2452000052 Utilization ld q:  0
CYCLE:   2452000052 Utilization st q:  0
CYCLE:   2452000052 rdma_total_latency:          0
CYCLE:   2452000052 Utilization st q (incomplete):  0
CYCLE:   2452000052 WDMA bytes sent:          0
CYCLE:   2452000052 Utilization ex q:  0
CYCLE:   2452000052 Utilization ex q (incomplete):  0
CYCLE:   2452000052 Utilization st q (incomplete):  0
CYCLE:   2452000052 Utilization ld q (incomplete):  0
CYCLE:   2452000052 WDMA total latency:          0
CYCLE:   2452000052 Utilization ex q:  0
CYCLE:   2452000052 Utilization:  0
CYCLE:   2452000052 Utilization ex q (incomplete):  0
CYCLE:   2454000052 Utilization ld q (incomplete):  0
CYCLE:   2454000052 RDMA bytes rec:          0
CYCLE:   2454000052 Utilization st q:  0
CYCLE:   2454000052 Utilization ld q:  0
CYCLE:   2454000052 Utilization:  0
CYCLE:   2454000052 Utilization ld q:  0
CYCLE:   2454000052 Utilization st q:  0
CYCLE:   2454000052 rdma_total_latency:          0
CYCLE:   2454000052 Utilization st q (incomplete):  0
CYCLE:   2454000052 WDMA bytes sent:          0
CYCLE:   2454000052 Utilization ex q:  0
CYCLE:   2454000052 Utilization ex q (incomplete):  0
CYCLE:   2454000052 Utilization st q (incomplete):  0
CYCLE:   2454000052 Utilization ld q (incomplete):  0
CYCLE:   2454000052 WDMA total latency:          0
CYCLE:   2454000052 Utilization ex q:  0
CYCLE:   2454000052 Utilization:  0
CYCLE:   2454000052 Utilization ex q (incomplete):  0
CYCLE:   2456000052 Utilization ld q (incomplete):  0
CYCLE:   2456000052 RDMA bytes rec:          0
CYCLE:   2456000052 Utilization st q:  0
CYCLE:   2456000052 Utilization ld q:  0
CYCLE:   2456000052 Utilization:  0
CYCLE:   2456000052 Utilization ld q:  0
CYCLE:   2456000052 Utilization st q:  0
CYCLE:   2456000052 rdma_total_latency:          0
CYCLE:   2456000052 Utilization st q (incomplete):  0
CYCLE:   2456000052 WDMA bytes sent:          0
CYCLE:   2456000052 Utilization ex q:  0
CYCLE:   2456000052 Utilization ex q (incomplete):  0
CYCLE:   2456000052 Utilization st q (incomplete):  0
CYCLE:   2456000052 Utilization ld q (incomplete):  0
CYCLE:   2456000052 WDMA total latency:          0
CYCLE:   2456000052 Utilization ex q:  0
CYCLE:   2456000052 Utilization:  0
CYCLE:   2456000052 Utilization ex q (incomplete):  0
CYCLE:   2458000052 Utilization ld q (incomplete):  0
CYCLE:   2458000052 RDMA bytes rec:          0
CYCLE:   2458000052 Utilization st q:  0
CYCLE:   2458000052 Utilization ld q:  0
CYCLE:   2458000052 Utilization:  0
CYCLE:   2458000052 Utilization ld q:  0
CYCLE:   2458000052 Utilization st q:  0
CYCLE:   2458000052 rdma_total_latency:          0
CYCLE:   2458000052 Utilization st q (incomplete):  0
CYCLE:   2458000052 WDMA bytes sent:          0
CYCLE:   2458000052 Utilization ex q:  0
CYCLE:   2458000052 Utilization ex q (incomplete):  0
CYCLE:   2458000052 Utilization st q (incomplete):  0
CYCLE:   2458000052 Utilization ld q (incomplete):  0
CYCLE:   2458000052 WDMA total latency:          0
CYCLE:   2458000052 Utilization ex q:  0
CYCLE:   2458000052 Utilization:  0
CYCLE:   2458000052 Utilization ex q (incomplete):  0
CYCLE:   2460000052 Utilization ld q (incomplete):  0
CYCLE:   2460000052 RDMA bytes rec:          0
CYCLE:   2460000052 Utilization st q:  0
CYCLE:   2460000052 Utilization ld q:  0
CYCLE:   2460000052 Utilization:  0
CYCLE:   2460000052 Utilization ld q:  0
CYCLE:   2460000052 Utilization st q:  0
CYCLE:   2460000052 rdma_total_latency:          0
CYCLE:   2460000052 Utilization st q (incomplete):  0
CYCLE:   2460000052 WDMA bytes sent:          0
CYCLE:   2460000052 Utilization ex q:  0
CYCLE:   2460000052 Utilization ex q (incomplete):  0
CYCLE:   2460000052 Utilization st q (incomplete):  0
CYCLE:   2460000052 Utilization ld q (incomplete):  0
CYCLE:   2460000052 WDMA total latency:          0
CYCLE:   2460000052 Utilization ex q:  0
CYCLE:   2460000052 Utilization:  0
CYCLE:   2460000052 Utilization ex q (incomplete):  0
CYCLE:   2462000052 Utilization ld q (incomplete):  0
CYCLE:   2462000052 RDMA bytes rec:          0
CYCLE:   2462000052 Utilization st q:  0
CYCLE:   2462000052 Utilization ld q:  0
CYCLE:   2462000052 Utilization:  0
CYCLE:   2462000052 Utilization ld q:  0
CYCLE:   2462000052 Utilization st q:  0
CYCLE:   2462000052 rdma_total_latency:          0
CYCLE:   2462000052 Utilization st q (incomplete):  0
CYCLE:   2462000052 WDMA bytes sent:          0
CYCLE:   2462000052 Utilization ex q:  0
CYCLE:   2462000052 Utilization ex q (incomplete):  0
CYCLE:   2462000052 Utilization st q (incomplete):  0
CYCLE:   2462000052 Utilization ld q (incomplete):  0
CYCLE:   2462000052 WDMA total latency:          0
CYCLE:   2462000052 Utilization ex q:  0
CYCLE:   2462000052 Utilization:  0
CYCLE:   2462000052 Utilization ex q (incomplete):  0
CYCLE:   2464000052 Utilization ld q (incomplete):  0
CYCLE:   2464000052 RDMA bytes rec:          0
CYCLE:   2464000052 Utilization st q:  0
CYCLE:   2464000052 Utilization ld q:  0
CYCLE:   2464000052 Utilization:  0
CYCLE:   2464000052 Utilization ld q:  0
CYCLE:   2464000052 Utilization st q:  0
CYCLE:   2464000052 rdma_total_latency:          0
CYCLE:   2464000052 Utilization st q (incomplete):  0
CYCLE:   2464000052 WDMA bytes sent:          0
CYCLE:   2464000052 Utilization ex q:  0
CYCLE:   2464000052 Utilization ex q (incomplete):  0
CYCLE:   2464000052 Utilization st q (incomplete):  0
CYCLE:   2464000052 Utilization ld q (incomplete):  0
CYCLE:   2464000052 WDMA total latency:          0
CYCLE:   2464000052 Utilization ex q:  0
CYCLE:   2464000052 Utilization:  0
CYCLE:   2464000052 Utilization ex q (incomplete):  0
CYCLE:   2466000052 Utilization ld q (incomplete):  0
CYCLE:   2466000052 RDMA bytes rec:          0
CYCLE:   2466000052 Utilization st q:  0
CYCLE:   2466000052 Utilization ld q:  0
CYCLE:   2466000052 Utilization:  0
CYCLE:   2466000052 Utilization ld q:  0
CYCLE:   2466000052 Utilization st q:  0
CYCLE:   2466000052 rdma_total_latency:          0
CYCLE:   2466000052 Utilization st q (incomplete):  0
CYCLE:   2466000052 WDMA bytes sent:          0
CYCLE:   2466000052 Utilization ex q:  0
CYCLE:   2466000052 Utilization ex q (incomplete):  0
CYCLE:   2466000052 Utilization st q (incomplete):  0
CYCLE:   2466000052 Utilization ld q (incomplete):  0
CYCLE:   2466000052 WDMA total latency:          0
CYCLE:   2466000052 Utilization ex q:  0
CYCLE:   2466000052 Utilization:  0
CYCLE:   2466000052 Utilization ex q (incomplete):  0
CYCLE:   2468000052 Utilization ld q (incomplete):  0
CYCLE:   2468000052 RDMA bytes rec:          0
CYCLE:   2468000052 Utilization st q:  0
CYCLE:   2468000052 Utilization ld q:  0
CYCLE:   2468000052 Utilization:  0
CYCLE:   2468000052 Utilization ld q:  0
CYCLE:   2468000052 Utilization st q:  0
CYCLE:   2468000052 rdma_total_latency:          0
CYCLE:   2468000052 Utilization st q (incomplete):  0
CYCLE:   2468000052 WDMA bytes sent:          0
CYCLE:   2468000052 Utilization ex q:  0
CYCLE:   2468000052 Utilization ex q (incomplete):  0
CYCLE:   2468000052 Utilization st q (incomplete):  0
CYCLE:   2468000052 Utilization ld q (incomplete):  0
CYCLE:   2468000052 WDMA total latency:          0
CYCLE:   2468000052 Utilization ex q:  0
CYCLE:   2468000052 Utilization:  0
CYCLE:   2468000052 Utilization ex q (incomplete):  0
CYCLE:   2470000052 Utilization ld q (incomplete):  0
CYCLE:   2470000052 RDMA bytes rec:          0
CYCLE:   2470000052 Utilization st q:  0
CYCLE:   2470000052 Utilization ld q:  0
CYCLE:   2470000052 Utilization:  0
CYCLE:   2470000052 Utilization ld q:  0
CYCLE:   2470000052 Utilization st q:  0
CYCLE:   2470000052 rdma_total_latency:          0
CYCLE:   2470000052 Utilization st q (incomplete):  0
CYCLE:   2470000052 WDMA bytes sent:          0
CYCLE:   2470000052 Utilization ex q:  0
CYCLE:   2470000052 Utilization ex q (incomplete):  0
CYCLE:   2470000052 Utilization st q (incomplete):  0
CYCLE:   2470000052 Utilization ld q (incomplete):  0
CYCLE:   2470000052 WDMA total latency:          0
CYCLE:   2470000052 Utilization ex q:  0
CYCLE:   2470000052 Utilization:  0
CYCLE:   2470000052 Utilization ex q (incomplete):  0
CYCLE:   2472000052 Utilization ld q (incomplete):  0
CYCLE:   2472000052 RDMA bytes rec:          0
CYCLE:   2472000052 Utilization st q:  0
CYCLE:   2472000052 Utilization ld q:  0
CYCLE:   2472000052 Utilization:  0
CYCLE:   2472000052 Utilization ld q:  0
CYCLE:   2472000052 Utilization st q:  0
CYCLE:   2472000052 rdma_total_latency:          0
CYCLE:   2472000052 Utilization st q (incomplete):  0
CYCLE:   2472000052 WDMA bytes sent:          0
CYCLE:   2472000052 Utilization ex q:  0
CYCLE:   2472000052 Utilization ex q (incomplete):  0
CYCLE:   2472000052 Utilization st q (incomplete):  0
CYCLE:   2472000052 Utilization ld q (incomplete):  0
CYCLE:   2472000052 WDMA total latency:          0
CYCLE:   2472000052 Utilization ex q:  0
CYCLE:   2472000052 Utilization:  0
CYCLE:   2472000052 Utilization ex q (incomplete):  0
CYCLE:   2474000052 Utilization ld q (incomplete):  0
CYCLE:   2474000052 RDMA bytes rec:          0
CYCLE:   2474000052 Utilization st q:  0
CYCLE:   2474000052 Utilization ld q:  0
CYCLE:   2474000052 Utilization:  0
CYCLE:   2474000052 Utilization ld q:  0
CYCLE:   2474000052 Utilization st q:  0
CYCLE:   2474000052 rdma_total_latency:          0
CYCLE:   2474000052 Utilization st q (incomplete):  0
CYCLE:   2474000052 WDMA bytes sent:          0
CYCLE:   2474000052 Utilization ex q:  0
CYCLE:   2474000052 Utilization ex q (incomplete):  0
CYCLE:   2474000052 Utilization st q (incomplete):  0
CYCLE:   2474000052 Utilization ld q (incomplete):  0
CYCLE:   2474000052 WDMA total latency:          0
CYCLE:   2474000052 Utilization ex q:  0
CYCLE:   2474000052 Utilization:  0
CYCLE:   2474000052 Utilization ex q (incomplete):  0
CYCLE:   2476000052 Utilization ld q (incomplete):  0
CYCLE:   2476000052 RDMA bytes rec:          0
CYCLE:   2476000052 Utilization st q:  0
CYCLE:   2476000052 Utilization ld q:  0
CYCLE:   2476000052 Utilization:  0
CYCLE:   2476000052 Utilization ld q:  0
CYCLE:   2476000052 Utilization st q:  0
CYCLE:   2476000052 rdma_total_latency:          0
CYCLE:   2476000052 Utilization st q (incomplete):  0
CYCLE:   2476000052 WDMA bytes sent:          0
CYCLE:   2476000052 Utilization ex q:  0
CYCLE:   2476000052 Utilization ex q (incomplete):  0
CYCLE:   2476000052 Utilization st q (incomplete):  0
CYCLE:   2476000052 Utilization ld q (incomplete):  0
CYCLE:   2476000052 WDMA total latency:          0
CYCLE:   2476000052 Utilization ex q:  0
CYCLE:   2476000052 Utilization:  0
CYCLE:   2476000052 Utilization ex q (incomplete):  0
CYCLE:   2478000052 Utilization ld q (incomplete):  0
CYCLE:   2478000052 RDMA bytes rec:          0
CYCLE:   2478000052 Utilization st q:  0
CYCLE:   2478000052 Utilization ld q:  0
CYCLE:   2478000052 Utilization:  0
CYCLE:   2478000052 Utilization ld q:  0
CYCLE:   2478000052 Utilization st q:  0
CYCLE:   2478000052 rdma_total_latency:          0
CYCLE:   2478000052 Utilization st q (incomplete):  0
CYCLE:   2478000052 WDMA bytes sent:          0
CYCLE:   2478000052 Utilization ex q:  0
CYCLE:   2478000052 Utilization ex q (incomplete):  0
CYCLE:   2478000052 Utilization st q (incomplete):  0
CYCLE:   2478000052 Utilization ld q (incomplete):  0
CYCLE:   2478000052 WDMA total latency:          0
CYCLE:   2478000052 Utilization ex q:  0
CYCLE:   2478000052 Utilization:  0
CYCLE:   2478000052 Utilization ex q (incomplete):  0
CYCLE:   2480000052 Utilization ld q (incomplete):  0
CYCLE:   2480000052 RDMA bytes rec:          0
CYCLE:   2480000052 Utilization st q:  0
CYCLE:   2480000052 Utilization ld q:  0
CYCLE:   2480000052 Utilization:  0
CYCLE:   2480000052 Utilization ld q:  0
CYCLE:   2480000052 Utilization st q:  0
CYCLE:   2480000052 rdma_total_latency:          0
CYCLE:   2480000052 Utilization st q (incomplete):  0
CYCLE:   2480000052 WDMA bytes sent:          0
CYCLE:   2480000052 Utilization ex q:  0
CYCLE:   2480000052 Utilization ex q (incomplete):  0
CYCLE:   2480000052 Utilization st q (incomplete):  0
CYCLE:   2480000052 Utilization ld q (incomplete):  0
CYCLE:   2480000052 WDMA total latency:          0
CYCLE:   2480000052 Utilization ex q:  0
CYCLE:   2480000052 Utilization:  0
CYCLE:   2480000052 Utilization ex q (incomplete):  0
CYCLE:   2482000052 Utilization ld q (incomplete):  0
CYCLE:   2482000052 RDMA bytes rec:          0
CYCLE:   2482000052 Utilization st q:  0
CYCLE:   2482000052 Utilization ld q:  0
CYCLE:   2482000052 Utilization:  0
CYCLE:   2482000052 Utilization ld q:  0
CYCLE:   2482000052 Utilization st q:  0
CYCLE:   2482000052 rdma_total_latency:          0
CYCLE:   2482000052 Utilization st q (incomplete):  0
CYCLE:   2482000052 WDMA bytes sent:          0
CYCLE:   2482000052 Utilization ex q:  0
CYCLE:   2482000052 Utilization ex q (incomplete):  0
CYCLE:   2482000052 Utilization st q (incomplete):  0
CYCLE:   2482000052 Utilization ld q (incomplete):  0
CYCLE:   2482000052 WDMA total latency:          0
CYCLE:   2482000052 Utilization ex q:  0
CYCLE:   2482000052 Utilization:  0
CYCLE:   2482000052 Utilization ex q (incomplete):  0
CYCLE:   2484000052 Utilization ld q (incomplete):  0
CYCLE:   2484000052 RDMA bytes rec:          0
CYCLE:   2484000052 Utilization st q:  0
CYCLE:   2484000052 Utilization ld q:  0
CYCLE:   2484000052 Utilization:  0
CYCLE:   2484000052 Utilization ld q:  0
CYCLE:   2484000052 Utilization st q:  0
CYCLE:   2484000052 rdma_total_latency:          0
CYCLE:   2484000052 Utilization st q (incomplete):  0
CYCLE:   2484000052 WDMA bytes sent:          0
CYCLE:   2484000052 Utilization ex q:  0
CYCLE:   2484000052 Utilization ex q (incomplete):  0
CYCLE:   2484000052 Utilization st q (incomplete):  0
CYCLE:   2484000052 Utilization ld q (incomplete):  0
CYCLE:   2484000052 WDMA total latency:          0
CYCLE:   2484000052 Utilization ex q:  0
CYCLE:   2484000052 Utilization:  0
CYCLE:   2484000052 Utilization ex q (incomplete):  0
CYCLE:   2486000052 Utilization ld q (incomplete):  0
CYCLE:   2486000052 RDMA bytes rec:          0
CYCLE:   2486000052 Utilization st q:  0
CYCLE:   2486000052 Utilization ld q:  0
CYCLE:   2486000052 Utilization:  0
CYCLE:   2486000052 Utilization ld q:  0
CYCLE:   2486000052 Utilization st q:  0
CYCLE:   2486000052 rdma_total_latency:          0
CYCLE:   2486000052 Utilization st q (incomplete):  0
CYCLE:   2486000052 WDMA bytes sent:          0
CYCLE:   2486000052 Utilization ex q:  0
CYCLE:   2486000052 Utilization ex q (incomplete):  0
CYCLE:   2486000052 Utilization st q (incomplete):  0
CYCLE:   2486000052 Utilization ld q (incomplete):  0
CYCLE:   2486000052 WDMA total latency:          0
CYCLE:   2486000052 Utilization ex q:  0
CYCLE:   2486000052 Utilization:  0
CYCLE:   2486000052 Utilization ex q (incomplete):  0
CYCLE:   2488000052 Utilization ld q (incomplete):  0
CYCLE:   2488000052 RDMA bytes rec:          0
CYCLE:   2488000052 Utilization st q:  0
CYCLE:   2488000052 Utilization ld q:  0
CYCLE:   2488000052 Utilization:  0
CYCLE:   2488000052 Utilization ld q:  0
CYCLE:   2488000052 Utilization st q:  0
CYCLE:   2488000052 rdma_total_latency:          0
CYCLE:   2488000052 Utilization st q (incomplete):  0
CYCLE:   2488000052 WDMA bytes sent:          0
CYCLE:   2488000052 Utilization ex q:  0
CYCLE:   2488000052 Utilization ex q (incomplete):  0
CYCLE:   2488000052 Utilization st q (incomplete):  0
CYCLE:   2488000052 Utilization ld q (incomplete):  0
CYCLE:   2488000052 WDMA total latency:          0
CYCLE:   2488000052 Utilization ex q:  0
CYCLE:   2488000052 Utilization:  0
CYCLE:   2488000052 Utilization ex q (incomplete):  0
CYCLE:   2490000052 Utilization ld q (incomplete):  0
CYCLE:   2490000052 RDMA bytes rec:          0
CYCLE:   2490000052 Utilization st q:  0
CYCLE:   2490000052 Utilization ld q:  0
CYCLE:   2490000052 Utilization:  0
CYCLE:   2490000052 Utilization ld q:  0
CYCLE:   2490000052 Utilization st q:  0
CYCLE:   2490000052 rdma_total_latency:          0
CYCLE:   2490000052 Utilization st q (incomplete):  0
CYCLE:   2490000052 WDMA bytes sent:          0
CYCLE:   2490000052 Utilization ex q:  0
CYCLE:   2490000052 Utilization ex q (incomplete):  0
CYCLE:   2490000052 Utilization st q (incomplete):  0
CYCLE:   2490000052 Utilization ld q (incomplete):  0
CYCLE:   2490000052 WDMA total latency:          0
CYCLE:   2490000052 Utilization ex q:  0
CYCLE:   2490000052 Utilization:  0
CYCLE:   2490000052 Utilization ex q (incomplete):  0
CYCLE:   2492000052 Utilization ld q (incomplete):  0
CYCLE:   2492000052 RDMA bytes rec:          0
CYCLE:   2492000052 Utilization st q:  0
CYCLE:   2492000052 Utilization ld q:  0
CYCLE:   2492000052 Utilization:  0
CYCLE:   2492000052 Utilization ld q:  0
CYCLE:   2492000052 Utilization st q:  0
CYCLE:   2492000052 rdma_total_latency:          0
CYCLE:   2492000052 Utilization st q (incomplete):  0
CYCLE:   2492000052 WDMA bytes sent:          0
CYCLE:   2492000052 Utilization ex q:  0
CYCLE:   2492000052 Utilization ex q (incomplete):  0
CYCLE:   2492000052 Utilization st q (incomplete):  0
CYCLE:   2492000052 Utilization ld q (incomplete):  0
CYCLE:   2492000052 WDMA total latency:          0
CYCLE:   2492000052 Utilization ex q:  0
CYCLE:   2492000052 Utilization:  0
CYCLE:   2492000052 Utilization ex q (incomplete):  0
CYCLE:   2494000052 Utilization ld q (incomplete):  0
CYCLE:   2494000052 RDMA bytes rec:          0
CYCLE:   2494000052 Utilization st q:  0
CYCLE:   2494000052 Utilization ld q:  0
CYCLE:   2494000052 Utilization:  0
CYCLE:   2494000052 Utilization ld q:  0
CYCLE:   2494000052 Utilization st q:  0
CYCLE:   2494000052 rdma_total_latency:          0
CYCLE:   2494000052 Utilization st q (incomplete):  0
CYCLE:   2494000052 WDMA bytes sent:          0
CYCLE:   2494000052 Utilization ex q:  0
CYCLE:   2494000052 Utilization ex q (incomplete):  0
CYCLE:   2494000052 Utilization st q (incomplete):  0
CYCLE:   2494000052 Utilization ld q (incomplete):  0
CYCLE:   2494000052 WDMA total latency:          0
CYCLE:   2494000052 Utilization ex q:  0
CYCLE:   2494000052 Utilization:  0
CYCLE:   2494000052 Utilization ex q (incomplete):  0
CYCLE:   2496000052 Utilization ld q (incomplete):  0
CYCLE:   2496000052 RDMA bytes rec:          0
CYCLE:   2496000052 Utilization st q:  0
CYCLE:   2496000052 Utilization ld q:  0
CYCLE:   2496000052 Utilization:  0
CYCLE:   2496000052 Utilization ld q:  0
CYCLE:   2496000052 Utilization st q:  0
CYCLE:   2496000052 rdma_total_latency:          0
CYCLE:   2496000052 Utilization st q (incomplete):  0
CYCLE:   2496000052 WDMA bytes sent:          0
CYCLE:   2496000052 Utilization ex q:  0
CYCLE:   2496000052 Utilization ex q (incomplete):  0
CYCLE:   2496000052 Utilization st q (incomplete):  0
CYCLE:   2496000052 Utilization ld q (incomplete):  0
CYCLE:   2496000052 WDMA total latency:          0
CYCLE:   2496000052 Utilization ex q:  0
CYCLE:   2496000052 Utilization:  0
CYCLE:   2496000052 Utilization ex q (incomplete):  0
CYCLE:   2498000052 Utilization ld q (incomplete):  0
CYCLE:   2498000052 RDMA bytes rec:          0
CYCLE:   2498000052 Utilization st q:  0
CYCLE:   2498000052 Utilization ld q:  0
CYCLE:   2498000052 Utilization:  0
CYCLE:   2498000052 Utilization ld q:  0
CYCLE:   2498000052 Utilization st q:  0
CYCLE:   2498000052 rdma_total_latency:          0
CYCLE:   2498000052 Utilization st q (incomplete):  0
CYCLE:   2498000052 WDMA bytes sent:          0
CYCLE:   2498000052 Utilization ex q:  0
CYCLE:   2498000052 Utilization ex q (incomplete):  0
CYCLE:   2498000052 Utilization st q (incomplete):  0
CYCLE:   2498000052 Utilization ld q (incomplete):  0
CYCLE:   2498000052 WDMA total latency:          0
CYCLE:   2498000052 Utilization ex q:  0
CYCLE:   2498000052 Utilization:  0
CYCLE:   2498000052 Utilization ex q (incomplete):  0
CYCLE:   2500000052 Utilization ld q (incomplete):  0
CYCLE:   2500000052 RDMA bytes rec:          0
CYCLE:   2500000052 Utilization st q:  0
CYCLE:   2500000052 Utilization ld q:  0
CYCLE:   2500000052 Utilization:  0
CYCLE:   2500000052 Utilization ld q:  0
CYCLE:   2500000052 Utilization st q:  0
CYCLE:   2500000052 rdma_total_latency:          0
CYCLE:   2500000052 Utilization st q (incomplete):  0
CYCLE:   2500000052 WDMA bytes sent:          0
CYCLE:   2500000052 Utilization ex q:  0
CYCLE:   2500000052 Utilization ex q (incomplete):  0
CYCLE:   2500000052 Utilization st q (incomplete):  0
CYCLE:   2500000052 Utilization ld q (incomplete):  0
CYCLE:   2500000052 WDMA total latency:          0
CYCLE:   2500000052 Utilization ex q:  0
CYCLE:   2500000052 Utilization:  0
CYCLE:   2500000052 Utilization ex q (incomplete):  0
CYCLE:   2502000052 Utilization ld q (incomplete):  0
CYCLE:   2502000052 RDMA bytes rec:          0
CYCLE:   2502000052 Utilization st q:  0
CYCLE:   2502000052 Utilization ld q:  0
CYCLE:   2502000052 Utilization:  0
CYCLE:   2502000052 Utilization ld q:  0
CYCLE:   2502000052 Utilization st q:  0
CYCLE:   2502000052 rdma_total_latency:          0
CYCLE:   2502000052 Utilization st q (incomplete):  0
CYCLE:   2502000052 WDMA bytes sent:          0
CYCLE:   2502000052 Utilization ex q:  0
CYCLE:   2502000052 Utilization ex q (incomplete):  0
CYCLE:   2502000052 Utilization st q (incomplete):  0
CYCLE:   2502000052 Utilization ld q (incomplete):  0
CYCLE:   2502000052 WDMA total latency:          0
CYCLE:   2502000052 Utilization ex q:  0
CYCLE:   2502000052 Utilization:  0
CYCLE:   2502000052 Utilization ex q (incomplete):  0
CYCLE:   2504000052 Utilization ld q (incomplete):  0
CYCLE:   2504000052 RDMA bytes rec:          0
CYCLE:   2504000052 Utilization st q:  0
CYCLE:   2504000052 Utilization ld q:  0
CYCLE:   2504000052 Utilization:  0
CYCLE:   2504000052 Utilization ld q:  0
CYCLE:   2504000052 Utilization st q:  0
CYCLE:   2504000052 rdma_total_latency:          0
CYCLE:   2504000052 Utilization st q (incomplete):  0
CYCLE:   2504000052 WDMA bytes sent:          0
CYCLE:   2504000052 Utilization ex q:  0
CYCLE:   2504000052 Utilization ex q (incomplete):  0
CYCLE:   2504000052 Utilization st q (incomplete):  0
CYCLE:   2504000052 Utilization ld q (incomplete):  0
CYCLE:   2504000052 WDMA total latency:          0
CYCLE:   2504000052 Utilization ex q:  0
CYCLE:   2504000052 Utilization:  0
CYCLE:   2504000052 Utilization ex q (incomplete):  0
CYCLE:   2506000052 Utilization ld q (incomplete):  0
CYCLE:   2506000052 RDMA bytes rec:          0
CYCLE:   2506000052 Utilization st q:  0
CYCLE:   2506000052 Utilization ld q:  0
CYCLE:   2506000052 Utilization:  0
CYCLE:   2506000052 Utilization ld q:  0
CYCLE:   2506000052 Utilization st q:  0
CYCLE:   2506000052 rdma_total_latency:          0
CYCLE:   2506000052 Utilization st q (incomplete):  0
CYCLE:   2506000052 WDMA bytes sent:          0
CYCLE:   2506000052 Utilization ex q:  0
CYCLE:   2506000052 Utilization ex q (incomplete):  0
CYCLE:   2506000052 Utilization st q (incomplete):  0
CYCLE:   2506000052 Utilization ld q (incomplete):  0
CYCLE:   2506000052 WDMA total latency:          0
CYCLE:   2506000052 Utilization ex q:  0
CYCLE:   2506000052 Utilization:  0
CYCLE:   2506000052 Utilization ex q (incomplete):  0
CYCLE:   2508000052 Utilization ld q (incomplete):  0
CYCLE:   2508000052 RDMA bytes rec:          0
CYCLE:   2508000052 Utilization st q:  0
CYCLE:   2508000052 Utilization ld q:  0
CYCLE:   2508000052 Utilization:  0
CYCLE:   2508000052 Utilization ld q:  0
CYCLE:   2508000052 Utilization st q:  0
CYCLE:   2508000052 rdma_total_latency:          0
CYCLE:   2508000052 Utilization st q (incomplete):  0
CYCLE:   2508000052 WDMA bytes sent:          0
CYCLE:   2508000052 Utilization ex q:  0
CYCLE:   2508000052 Utilization ex q (incomplete):  0
CYCLE:   2508000052 Utilization st q (incomplete):  0
CYCLE:   2508000052 Utilization ld q (incomplete):  0
CYCLE:   2508000052 WDMA total latency:          0
CYCLE:   2508000052 Utilization ex q:  0
CYCLE:   2508000052 Utilization:  0
CYCLE:   2508000052 Utilization ex q (incomplete):  0
CYCLE:   2510000052 Utilization ld q (incomplete):  0
CYCLE:   2510000052 RDMA bytes rec:          0
CYCLE:   2510000052 Utilization st q:  0
CYCLE:   2510000052 Utilization ld q:  0
CYCLE:   2510000052 Utilization:  0
CYCLE:   2510000052 Utilization ld q:  0
CYCLE:   2510000052 Utilization st q:  0
CYCLE:   2510000052 rdma_total_latency:          0
CYCLE:   2510000052 Utilization st q (incomplete):  0
CYCLE:   2510000052 WDMA bytes sent:          0
CYCLE:   2510000052 Utilization ex q:  0
CYCLE:   2510000052 Utilization ex q (incomplete):  0
CYCLE:   2510000052 Utilization st q (incomplete):  0
CYCLE:   2510000052 Utilization ld q (incomplete):  0
CYCLE:   2510000052 WDMA total latency:          0
CYCLE:   2510000052 Utilization ex q:  0
CYCLE:   2510000052 Utilization:  0
CYCLE:   2510000052 Utilization ex q (incomplete):  0
CYCLE:   2512000052 Utilization ld q (incomplete):  0
CYCLE:   2512000052 RDMA bytes rec:          0
CYCLE:   2512000052 Utilization st q:  0
CYCLE:   2512000052 Utilization ld q:  0
CYCLE:   2512000052 Utilization:  0
CYCLE:   2512000052 Utilization ld q:  0
CYCLE:   2512000052 Utilization st q:  0
CYCLE:   2512000052 rdma_total_latency:          0
CYCLE:   2512000052 Utilization st q (incomplete):  0
CYCLE:   2512000052 WDMA bytes sent:          0
CYCLE:   2512000052 Utilization ex q:  0
CYCLE:   2512000052 Utilization ex q (incomplete):  0
CYCLE:   2512000052 Utilization st q (incomplete):  0
CYCLE:   2512000052 Utilization ld q (incomplete):  0
CYCLE:   2512000052 WDMA total latency:          0
CYCLE:   2512000052 Utilization ex q:  0
CYCLE:   2512000052 Utilization:  0
CYCLE:   2512000052 Utilization ex q (incomplete):  0
CYCLE:   2514000052 Utilization ld q (incomplete):  0
CYCLE:   2514000052 RDMA bytes rec:          0
CYCLE:   2514000052 Utilization st q:  0
CYCLE:   2514000052 Utilization ld q:  0
CYCLE:   2514000052 Utilization:  0
CYCLE:   2514000052 Utilization ld q:  0
CYCLE:   2514000052 Utilization st q:  0
CYCLE:   2514000052 rdma_total_latency:          0
CYCLE:   2514000052 Utilization st q (incomplete):  0
CYCLE:   2514000052 WDMA bytes sent:          0
CYCLE:   2514000052 Utilization ex q:  0
CYCLE:   2514000052 Utilization ex q (incomplete):  0
CYCLE:   2514000052 Utilization st q (incomplete):  0
CYCLE:   2514000052 Utilization ld q (incomplete):  0
CYCLE:   2514000052 WDMA total latency:          0
CYCLE:   2514000052 Utilization ex q:  0
CYCLE:   2514000052 Utilization:  0
CYCLE:   2514000052 Utilization ex q (incomplete):  0
CYCLE:   2516000052 Utilization ld q (incomplete):  0
CYCLE:   2516000052 RDMA bytes rec:          0
CYCLE:   2516000052 Utilization st q:  0
CYCLE:   2516000052 Utilization ld q:  0
CYCLE:   2516000052 Utilization:  0
CYCLE:   2516000052 Utilization ld q:  0
CYCLE:   2516000052 Utilization st q:  0
CYCLE:   2516000052 rdma_total_latency:          0
CYCLE:   2516000052 Utilization st q (incomplete):  0
CYCLE:   2516000052 WDMA bytes sent:          0
CYCLE:   2516000052 Utilization ex q:  0
CYCLE:   2516000052 Utilization ex q (incomplete):  0
CYCLE:   2516000052 Utilization st q (incomplete):  0
CYCLE:   2516000052 Utilization ld q (incomplete):  0
CYCLE:   2516000052 WDMA total latency:          0
CYCLE:   2516000052 Utilization ex q:  0
CYCLE:   2516000052 Utilization:  0
CYCLE:   2516000052 Utilization ex q (incomplete):  0
CYCLE:   2518000052 Utilization ld q (incomplete):  0
CYCLE:   2518000052 RDMA bytes rec:          0
CYCLE:   2518000052 Utilization st q:  0
CYCLE:   2518000052 Utilization ld q:  0
CYCLE:   2518000052 Utilization:  0
CYCLE:   2518000052 Utilization ld q:  0
CYCLE:   2518000052 Utilization st q:  0
CYCLE:   2518000052 rdma_total_latency:          0
CYCLE:   2518000052 Utilization st q (incomplete):  0
CYCLE:   2518000052 WDMA bytes sent:          0
CYCLE:   2518000052 Utilization ex q:  0
CYCLE:   2518000052 Utilization ex q (incomplete):  0
CYCLE:   2518000052 Utilization st q (incomplete):  0
CYCLE:   2518000052 Utilization ld q (incomplete):  0
CYCLE:   2518000052 WDMA total latency:          0
CYCLE:   2518000052 Utilization ex q:  0
CYCLE:   2518000052 Utilization:  0
CYCLE:   2518000052 Utilization ex q (incomplete):  0
CYCLE:   2520000052 Utilization ld q (incomplete):  0
CYCLE:   2520000052 RDMA bytes rec:          0
CYCLE:   2520000052 Utilization st q:  0
CYCLE:   2520000052 Utilization ld q:  0
CYCLE:   2520000052 Utilization:  0
CYCLE:   2520000052 Utilization ld q:  0
CYCLE:   2520000052 Utilization st q:  0
CYCLE:   2520000052 rdma_total_latency:          0
CYCLE:   2520000052 Utilization st q (incomplete):  0
CYCLE:   2520000052 WDMA bytes sent:          0
CYCLE:   2520000052 Utilization ex q:  0
CYCLE:   2520000052 Utilization ex q (incomplete):  0
CYCLE:   2520000052 Utilization st q (incomplete):  0
CYCLE:   2520000052 Utilization ld q (incomplete):  0
CYCLE:   2520000052 WDMA total latency:          0
CYCLE:   2520000052 Utilization ex q:  0
CYCLE:   2520000052 Utilization:  0
CYCLE:   2520000052 Utilization ex q (incomplete):  0
CYCLE:   2522000052 Utilization ld q (incomplete):  0
CYCLE:   2522000052 RDMA bytes rec:          0
CYCLE:   2522000052 Utilization st q:  0
CYCLE:   2522000052 Utilization ld q:  0
CYCLE:   2522000052 Utilization:  0
CYCLE:   2522000052 Utilization ld q:  0
CYCLE:   2522000052 Utilization st q:  0
CYCLE:   2522000052 rdma_total_latency:          0
CYCLE:   2522000052 Utilization st q (incomplete):  0
CYCLE:   2522000052 WDMA bytes sent:          0
CYCLE:   2522000052 Utilization ex q:  0
CYCLE:   2522000052 Utilization ex q (incomplete):  0
CYCLE:   2522000052 Utilization st q (incomplete):  0
CYCLE:   2522000052 Utilization ld q (incomplete):  0
CYCLE:   2522000052 WDMA total latency:          0
CYCLE:   2522000052 Utilization ex q:  0
CYCLE:   2522000052 Utilization:  0
CYCLE:   2522000052 Utilization ex q (incomplete):  0
CYCLE:   2524000052 Utilization ld q (incomplete):  0
CYCLE:   2524000052 RDMA bytes rec:          0
CYCLE:   2524000052 Utilization st q:  0
CYCLE:   2524000052 Utilization ld q:  0
CYCLE:   2524000052 Utilization:  0
CYCLE:   2524000052 Utilization ld q:  0
CYCLE:   2524000052 Utilization st q:  0
CYCLE:   2524000052 rdma_total_latency:          0
CYCLE:   2524000052 Utilization st q (incomplete):  0
CYCLE:   2524000052 WDMA bytes sent:          0
CYCLE:   2524000052 Utilization ex q:  0
CYCLE:   2524000052 Utilization ex q (incomplete):  0
CYCLE:   2524000052 Utilization st q (incomplete):  0
CYCLE:   2524000052 Utilization ld q (incomplete):  0
CYCLE:   2524000052 WDMA total latency:          0
CYCLE:   2524000052 Utilization ex q:  0
CYCLE:   2524000052 Utilization:  0
CYCLE:   2524000052 Utilization ex q (incomplete):  0
CYCLE:   2526000052 Utilization ld q (incomplete):  0
CYCLE:   2526000052 RDMA bytes rec:          0
CYCLE:   2526000052 Utilization st q:  0
CYCLE:   2526000052 Utilization ld q:  0
CYCLE:   2526000052 Utilization:  0
CYCLE:   2526000052 Utilization ld q:  0
CYCLE:   2526000052 Utilization st q:  0
CYCLE:   2526000052 rdma_total_latency:          0
CYCLE:   2526000052 Utilization st q (incomplete):  0
CYCLE:   2526000052 WDMA bytes sent:          0
CYCLE:   2526000052 Utilization ex q:  0
CYCLE:   2526000052 Utilization ex q (incomplete):  0
CYCLE:   2526000052 Utilization st q (incomplete):  0
CYCLE:   2526000052 Utilization ld q (incomplete):  0
CYCLE:   2526000052 WDMA total latency:          0
CYCLE:   2526000052 Utilization ex q:  0
CYCLE:   2526000052 Utilization:  0
CYCLE:   2526000052 Utilization ex q (incomplete):  0
CYCLE:   2528000052 Utilization ld q (incomplete):  0
CYCLE:   2528000052 RDMA bytes rec:          0
CYCLE:   2528000052 Utilization st q:  0
CYCLE:   2528000052 Utilization ld q:  0
CYCLE:   2528000052 Utilization:  0
CYCLE:   2528000052 Utilization ld q:  0
CYCLE:   2528000052 Utilization st q:  0
CYCLE:   2528000052 rdma_total_latency:          0
CYCLE:   2528000052 Utilization st q (incomplete):  0
CYCLE:   2528000052 WDMA bytes sent:          0
CYCLE:   2528000052 Utilization ex q:  0
CYCLE:   2528000052 Utilization ex q (incomplete):  0
CYCLE:   2528000052 Utilization st q (incomplete):  0
CYCLE:   2528000052 Utilization ld q (incomplete):  0
CYCLE:   2528000052 WDMA total latency:          0
CYCLE:   2528000052 Utilization ex q:  0
CYCLE:   2528000052 Utilization:  0
CYCLE:   2528000052 Utilization ex q (incomplete):  0
CYCLE:   2530000052 Utilization ld q (incomplete):  0
CYCLE:   2530000052 RDMA bytes rec:          0
CYCLE:   2530000052 Utilization st q:  0
CYCLE:   2530000052 Utilization ld q:  0
CYCLE:   2530000052 Utilization:  0
CYCLE:   2530000052 Utilization ld q:  0
CYCLE:   2530000052 Utilization st q:  0
CYCLE:   2530000052 rdma_total_latency:          0
CYCLE:   2530000052 Utilization st q (incomplete):  0
CYCLE:   2530000052 WDMA bytes sent:          0
CYCLE:   2530000052 Utilization ex q:  0
CYCLE:   2530000052 Utilization ex q (incomplete):  0
CYCLE:   2530000052 Utilization st q (incomplete):  0
CYCLE:   2530000052 Utilization ld q (incomplete):  0
CYCLE:   2530000052 WDMA total latency:          0
CYCLE:   2530000052 Utilization ex q:  0
CYCLE:   2530000052 Utilization:  0
CYCLE:   2530000052 Utilization ex q (incomplete):  0
CYCLE:   2532000052 Utilization ld q (incomplete):  0
CYCLE:   2532000052 RDMA bytes rec:          0
CYCLE:   2532000052 Utilization st q:  0
CYCLE:   2532000052 Utilization ld q:  0
CYCLE:   2532000052 Utilization:  0
CYCLE:   2532000052 Utilization ld q:  0
CYCLE:   2532000052 Utilization st q:  0
CYCLE:   2532000052 rdma_total_latency:          0
CYCLE:   2532000052 Utilization st q (incomplete):  0
CYCLE:   2532000052 WDMA bytes sent:          0
CYCLE:   2532000052 Utilization ex q:  0
CYCLE:   2532000052 Utilization ex q (incomplete):  0
CYCLE:   2532000052 Utilization st q (incomplete):  0
CYCLE:   2532000052 Utilization ld q (incomplete):  0
CYCLE:   2532000052 WDMA total latency:          0
CYCLE:   2532000052 Utilization ex q:  0
CYCLE:   2532000052 Utilization:  0
CYCLE:   2532000052 Utilization ex q (incomplete):  0
CYCLE:   2534000052 Utilization ld q (incomplete):  0
CYCLE:   2534000052 RDMA bytes rec:          0
CYCLE:   2534000052 Utilization st q:  0
CYCLE:   2534000052 Utilization ld q:  0
CYCLE:   2534000052 Utilization:  0
CYCLE:   2534000052 Utilization ld q:  0
CYCLE:   2534000052 Utilization st q:  0
CYCLE:   2534000052 rdma_total_latency:          0
CYCLE:   2534000052 Utilization st q (incomplete):  0
CYCLE:   2534000052 WDMA bytes sent:          0
CYCLE:   2534000052 Utilization ex q:  0
CYCLE:   2534000052 Utilization ex q (incomplete):  0
CYCLE:   2534000052 Utilization st q (incomplete):  0
CYCLE:   2534000052 Utilization ld q (incomplete):  0
CYCLE:   2534000052 WDMA total latency:          0
CYCLE:   2534000052 Utilization ex q:  0
CYCLE:   2534000052 Utilization:  0
CYCLE:   2534000052 Utilization ex q (incomplete):  0
CYCLE:   2536000052 Utilization ld q (incomplete):  0
CYCLE:   2536000052 RDMA bytes rec:          0
CYCLE:   2536000052 Utilization st q:  0
CYCLE:   2536000052 Utilization ld q:  0
CYCLE:   2536000052 Utilization:  0
CYCLE:   2536000052 Utilization ld q:  0
CYCLE:   2536000052 Utilization st q:  0
CYCLE:   2536000052 rdma_total_latency:          0
CYCLE:   2536000052 Utilization st q (incomplete):  0
CYCLE:   2536000052 WDMA bytes sent:          0
CYCLE:   2536000052 Utilization ex q:  0
CYCLE:   2536000052 Utilization ex q (incomplete):  0
CYCLE:   2536000052 Utilization st q (incomplete):  0
CYCLE:   2536000052 Utilization ld q (incomplete):  0
CYCLE:   2536000052 WDMA total latency:          0
CYCLE:   2536000052 Utilization ex q:  0
CYCLE:   2536000052 Utilization:  0
CYCLE:   2536000052 Utilization ex q (incomplete):  0
CYCLE:   2538000052 Utilization ld q (incomplete):  0
CYCLE:   2538000052 RDMA bytes rec:          0
CYCLE:   2538000052 Utilization st q:  0
CYCLE:   2538000052 Utilization ld q:  0
CYCLE:   2538000052 Utilization:  0
CYCLE:   2538000052 Utilization ld q:  0
CYCLE:   2538000052 Utilization st q:  0
CYCLE:   2538000052 rdma_total_latency:          0
CYCLE:   2538000052 Utilization st q (incomplete):  0
CYCLE:   2538000052 WDMA bytes sent:          0
CYCLE:   2538000052 Utilization ex q:  0
CYCLE:   2538000052 Utilization ex q (incomplete):  0
CYCLE:   2538000052 Utilization st q (incomplete):  0
CYCLE:   2538000052 Utilization ld q (incomplete):  0
CYCLE:   2538000052 WDMA total latency:          0
CYCLE:   2538000052 Utilization ex q:  0
CYCLE:   2538000052 Utilization:  0
CYCLE:   2538000052 Utilization ex q (incomplete):  0
CYCLE:   2540000052 Utilization ld q (incomplete):  0
CYCLE:   2540000052 RDMA bytes rec:          0
CYCLE:   2540000052 Utilization st q:  0
CYCLE:   2540000052 Utilization ld q:  0
CYCLE:   2540000052 Utilization:  0
CYCLE:   2540000052 Utilization ld q:  0
CYCLE:   2540000052 Utilization st q:  0
CYCLE:   2540000052 rdma_total_latency:          0
CYCLE:   2540000052 Utilization st q (incomplete):  0
CYCLE:   2540000052 WDMA bytes sent:          0
CYCLE:   2540000052 Utilization ex q:  0
CYCLE:   2540000052 Utilization ex q (incomplete):  0
CYCLE:   2540000052 Utilization st q (incomplete):  0
CYCLE:   2540000052 Utilization ld q (incomplete):  0
CYCLE:   2540000052 WDMA total latency:          0
CYCLE:   2540000052 Utilization ex q:  0
CYCLE:   2540000052 Utilization:  0
CYCLE:   2540000052 Utilization ex q (incomplete):  0
CYCLE:   2542000052 Utilization ld q (incomplete):  0
CYCLE:   2542000052 RDMA bytes rec:          0
CYCLE:   2542000052 Utilization st q:  0
CYCLE:   2542000052 Utilization ld q:  0
CYCLE:   2542000052 Utilization:  0
CYCLE:   2542000052 Utilization ld q:  0
CYCLE:   2542000052 Utilization st q:  0
CYCLE:   2542000052 rdma_total_latency:          0
CYCLE:   2542000052 Utilization st q (incomplete):  0
CYCLE:   2542000052 WDMA bytes sent:          0
CYCLE:   2542000052 Utilization ex q:  0
CYCLE:   2542000052 Utilization ex q (incomplete):  0
CYCLE:   2542000052 Utilization st q (incomplete):  0
CYCLE:   2542000052 Utilization ld q (incomplete):  0
CYCLE:   2542000052 WDMA total latency:          0
CYCLE:   2542000052 Utilization ex q:  0
CYCLE:   2542000052 Utilization:  0
CYCLE:   2542000052 Utilization ex q (incomplete):  0
CYCLE:   2544000052 Utilization ld q (incomplete):  0
CYCLE:   2544000052 RDMA bytes rec:          0
CYCLE:   2544000052 Utilization st q:  0
CYCLE:   2544000052 Utilization ld q:  0
CYCLE:   2544000052 Utilization:  0
CYCLE:   2544000052 Utilization ld q:  0
CYCLE:   2544000052 Utilization st q:  0
CYCLE:   2544000052 rdma_total_latency:          0
CYCLE:   2544000052 Utilization st q (incomplete):  0
CYCLE:   2544000052 WDMA bytes sent:          0
CYCLE:   2544000052 Utilization ex q:  0
CYCLE:   2544000052 Utilization ex q (incomplete):  0
CYCLE:   2544000052 Utilization st q (incomplete):  0
CYCLE:   2544000052 Utilization ld q (incomplete):  0
CYCLE:   2544000052 WDMA total latency:          0
CYCLE:   2544000052 Utilization ex q:  0
CYCLE:   2544000052 Utilization:  0
CYCLE:   2544000052 Utilization ex q (incomplete):  0
CYCLE:   2546000052 Utilization ld q (incomplete):  0
CYCLE:   2546000052 RDMA bytes rec:          0
CYCLE:   2546000052 Utilization st q:  0
CYCLE:   2546000052 Utilization ld q:  0
CYCLE:   2546000052 Utilization:  0
CYCLE:   2546000052 Utilization ld q:  0
CYCLE:   2546000052 Utilization st q:  0
CYCLE:   2546000052 rdma_total_latency:          0
CYCLE:   2546000052 Utilization st q (incomplete):  0
CYCLE:   2546000052 WDMA bytes sent:          0
CYCLE:   2546000052 Utilization ex q:  0
CYCLE:   2546000052 Utilization ex q (incomplete):  0
CYCLE:   2546000052 Utilization st q (incomplete):  0
CYCLE:   2546000052 Utilization ld q (incomplete):  0
CYCLE:   2546000052 WDMA total latency:          0
CYCLE:   2546000052 Utilization ex q:  0
CYCLE:   2546000052 Utilization:  0
CYCLE:   2546000052 Utilization ex q (incomplete):  0
CYCLE:   2548000052 Utilization ld q (incomplete):  0
CYCLE:   2548000052 RDMA bytes rec:          0
CYCLE:   2548000052 Utilization st q:  0
CYCLE:   2548000052 Utilization ld q:  0
CYCLE:   2548000052 Utilization:  0
CYCLE:   2548000052 Utilization ld q:  0
CYCLE:   2548000052 Utilization st q:  0
CYCLE:   2548000052 rdma_total_latency:          0
CYCLE:   2548000052 Utilization st q (incomplete):  0
CYCLE:   2548000052 WDMA bytes sent:          0
CYCLE:   2548000052 Utilization ex q:  0
CYCLE:   2548000052 Utilization ex q (incomplete):  0
CYCLE:   2548000052 Utilization st q (incomplete):  0
CYCLE:   2548000052 Utilization ld q (incomplete):  0
CYCLE:   2548000052 WDMA total latency:          0
CYCLE:   2548000052 Utilization ex q:  0
CYCLE:   2548000052 Utilization:  0
CYCLE:   2548000052 Utilization ex q (incomplete):  0
CYCLE:   2550000052 Utilization ld q (incomplete):  0
CYCLE:   2550000052 RDMA bytes rec:          0
CYCLE:   2550000052 Utilization st q:  0
CYCLE:   2550000052 Utilization ld q:  0
CYCLE:   2550000052 Utilization:  0
CYCLE:   2550000052 Utilization ld q:  0
CYCLE:   2550000052 Utilization st q:  0
CYCLE:   2550000052 rdma_total_latency:          0
CYCLE:   2550000052 Utilization st q (incomplete):  0
CYCLE:   2550000052 WDMA bytes sent:          0
CYCLE:   2550000052 Utilization ex q:  0
CYCLE:   2550000052 Utilization ex q (incomplete):  0
CYCLE:   2550000052 Utilization st q (incomplete):  0
CYCLE:   2550000052 Utilization ld q (incomplete):  0
CYCLE:   2550000052 WDMA total latency:          0
CYCLE:   2550000052 Utilization ex q:  0
CYCLE:   2550000052 Utilization:  0
CYCLE:   2550000052 Utilization ex q (incomplete):  0
CYCLE:   2552000052 Utilization ld q (incomplete):  0
CYCLE:   2552000052 RDMA bytes rec:          0
CYCLE:   2552000052 Utilization st q:  0
CYCLE:   2552000052 Utilization ld q:  0
CYCLE:   2552000052 Utilization:  0
CYCLE:   2552000052 Utilization ld q:  0
CYCLE:   2552000052 Utilization st q:  0
CYCLE:   2552000052 rdma_total_latency:          0
CYCLE:   2552000052 Utilization st q (incomplete):  0
CYCLE:   2552000052 WDMA bytes sent:          0
CYCLE:   2552000052 Utilization ex q:  0
CYCLE:   2552000052 Utilization ex q (incomplete):  0
CYCLE:   2552000052 Utilization st q (incomplete):  0
CYCLE:   2552000052 Utilization ld q (incomplete):  0
CYCLE:   2552000052 WDMA total latency:          0
CYCLE:   2552000052 Utilization ex q:  0
CYCLE:   2552000052 Utilization:  0
CYCLE:   2552000052 Utilization ex q (incomplete):  0
CYCLE:   2554000052 Utilization ld q (incomplete):  0
CYCLE:   2554000052 RDMA bytes rec:          0
CYCLE:   2554000052 Utilization st q:  0
CYCLE:   2554000052 Utilization ld q:  0
CYCLE:   2554000052 Utilization:  0
CYCLE:   2554000052 Utilization ld q:  0
CYCLE:   2554000052 Utilization st q:  0
CYCLE:   2554000052 rdma_total_latency:          0
CYCLE:   2554000052 Utilization st q (incomplete):  0
CYCLE:   2554000052 WDMA bytes sent:          0
CYCLE:   2554000052 Utilization ex q:  0
CYCLE:   2554000052 Utilization ex q (incomplete):  0
CYCLE:   2554000052 Utilization st q (incomplete):  0
CYCLE:   2554000052 Utilization ld q (incomplete):  0
CYCLE:   2554000052 WDMA total latency:          0
CYCLE:   2554000052 Utilization ex q:  0
CYCLE:   2554000052 Utilization:  0
CYCLE:   2554000052 Utilization ex q (incomplete):  0
CYCLE:   2556000052 Utilization ld q (incomplete):  0
CYCLE:   2556000052 RDMA bytes rec:          0
CYCLE:   2556000052 Utilization st q:  0
CYCLE:   2556000052 Utilization ld q:  0
CYCLE:   2556000052 Utilization:  0
CYCLE:   2556000052 Utilization ld q:  0
CYCLE:   2556000052 Utilization st q:  0
CYCLE:   2556000052 rdma_total_latency:          0
CYCLE:   2556000052 Utilization st q (incomplete):  0
CYCLE:   2556000052 WDMA bytes sent:          0
CYCLE:   2556000052 Utilization ex q:  0
CYCLE:   2556000052 Utilization ex q (incomplete):  0
CYCLE:   2556000052 Utilization st q (incomplete):  0
CYCLE:   2556000052 Utilization ld q (incomplete):  0
CYCLE:   2556000052 WDMA total latency:          0
CYCLE:   2556000052 Utilization ex q:  0
CYCLE:   2556000052 Utilization:  0
CYCLE:   2556000052 Utilization ex q (incomplete):  0
CYCLE:   2558000052 Utilization ld q (incomplete):  0
CYCLE:   2558000052 RDMA bytes rec:          0
CYCLE:   2558000052 Utilization st q:  0
CYCLE:   2558000052 Utilization ld q:  0
CYCLE:   2558000052 Utilization:  0
CYCLE:   2558000052 Utilization ld q:  0
CYCLE:   2558000052 Utilization st q:  0
CYCLE:   2558000052 rdma_total_latency:          0
CYCLE:   2558000052 Utilization st q (incomplete):  0
CYCLE:   2558000052 WDMA bytes sent:          0
CYCLE:   2558000052 Utilization ex q:  0
CYCLE:   2558000052 Utilization ex q (incomplete):  0
CYCLE:   2558000052 Utilization st q (incomplete):  0
CYCLE:   2558000052 Utilization ld q (incomplete):  0
CYCLE:   2558000052 WDMA total latency:          0
CYCLE:   2558000052 Utilization ex q:  0
CYCLE:   2558000052 Utilization:  0
CYCLE:   2558000052 Utilization ex q (incomplete):  0
CYCLE:   2560000052 Utilization ld q (incomplete):  0
CYCLE:   2560000052 RDMA bytes rec:          0
CYCLE:   2560000052 Utilization st q:  0
CYCLE:   2560000052 Utilization ld q:  0
CYCLE:   2560000052 Utilization:  0
CYCLE:   2560000052 Utilization ld q:  0
CYCLE:   2560000052 Utilization st q:  0
CYCLE:   2560000052 rdma_total_latency:          0
CYCLE:   2560000052 Utilization st q (incomplete):  0
CYCLE:   2560000052 WDMA bytes sent:          0
CYCLE:   2560000052 Utilization ex q:  0
CYCLE:   2560000052 Utilization ex q (incomplete):  0
CYCLE:   2560000052 Utilization st q (incomplete):  0
CYCLE:   2560000052 Utilization ld q (incomplete):  0
CYCLE:   2560000052 WDMA total latency:          0
CYCLE:   2560000052 Utilization ex q:  0
CYCLE:   2560000052 Utilization:  0
CYCLE:   2560000052 Utilization ex q (incomplete):  0
CYCLE:   2562000052 Utilization ld q (incomplete):  0
CYCLE:   2562000052 RDMA bytes rec:          0
CYCLE:   2562000052 Utilization st q:  0
CYCLE:   2562000052 Utilization ld q:  0
CYCLE:   2562000052 Utilization:  0
CYCLE:   2562000052 Utilization ld q:  0
CYCLE:   2562000052 Utilization st q:  0
CYCLE:   2562000052 rdma_total_latency:          0
CYCLE:   2562000052 Utilization st q (incomplete):  0
CYCLE:   2562000052 WDMA bytes sent:          0
CYCLE:   2562000052 Utilization ex q:  0
CYCLE:   2562000052 Utilization ex q (incomplete):  0
CYCLE:   2562000052 Utilization st q (incomplete):  0
CYCLE:   2562000052 Utilization ld q (incomplete):  0
CYCLE:   2562000052 WDMA total latency:          0
CYCLE:   2562000052 Utilization ex q:  0
CYCLE:   2562000052 Utilization:  0
CYCLE:   2562000052 Utilization ex q (incomplete):  0
CYCLE:   2564000052 Utilization ld q (incomplete):  0
CYCLE:   2564000052 RDMA bytes rec:          0
CYCLE:   2564000052 Utilization st q:  0
CYCLE:   2564000052 Utilization ld q:  0
CYCLE:   2564000052 Utilization:  0
CYCLE:   2564000052 Utilization ld q:  0
CYCLE:   2564000052 Utilization st q:  0
CYCLE:   2564000052 rdma_total_latency:          0
CYCLE:   2564000052 Utilization st q (incomplete):  0
CYCLE:   2564000052 WDMA bytes sent:          0
CYCLE:   2564000052 Utilization ex q:  0
CYCLE:   2564000052 Utilization ex q (incomplete):  0
CYCLE:   2564000052 Utilization st q (incomplete):  0
CYCLE:   2564000052 Utilization ld q (incomplete):  0
CYCLE:   2564000052 WDMA total latency:          0
CYCLE:   2564000052 Utilization ex q:  0
CYCLE:   2564000052 Utilization:  0
CYCLE:   2564000052 Utilization ex q (incomplete):  0
CYCLE:   2566000052 Utilization ld q (incomplete):  0
CYCLE:   2566000052 RDMA bytes rec:          0
CYCLE:   2566000052 Utilization st q:  0
CYCLE:   2566000052 Utilization ld q:  0
CYCLE:   2566000052 Utilization:  0
CYCLE:   2566000052 Utilization ld q:  0
CYCLE:   2566000052 Utilization st q:  0
CYCLE:   2566000052 rdma_total_latency:          0
CYCLE:   2566000052 Utilization st q (incomplete):  0
CYCLE:   2566000052 WDMA bytes sent:          0
CYCLE:   2566000052 Utilization ex q:  0
CYCLE:   2566000052 Utilization ex q (incomplete):  0
CYCLE:   2566000052 Utilization st q (incomplete):  0
CYCLE:   2566000052 Utilization ld q (incomplete):  0
CYCLE:   2566000052 WDMA total latency:          0
CYCLE:   2566000052 Utilization ex q:  0
CYCLE:   2566000052 Utilization:  0
CYCLE:   2566000052 Utilization ex q (incomplete):  0
CYCLE:   2568000052 Utilization ld q (incomplete):  0
CYCLE:   2568000052 RDMA bytes rec:          0
CYCLE:   2568000052 Utilization st q:  0
CYCLE:   2568000052 Utilization ld q:  0
CYCLE:   2568000052 Utilization:  0
CYCLE:   2568000052 Utilization ld q:  0
CYCLE:   2568000052 Utilization st q:  0
CYCLE:   2568000052 rdma_total_latency:          0
CYCLE:   2568000052 Utilization st q (incomplete):  0
CYCLE:   2568000052 WDMA bytes sent:          0
CYCLE:   2568000052 Utilization ex q:  0
CYCLE:   2568000052 Utilization ex q (incomplete):  0
CYCLE:   2568000052 Utilization st q (incomplete):  0
CYCLE:   2568000052 Utilization ld q (incomplete):  0
CYCLE:   2568000052 WDMA total latency:          0
CYCLE:   2568000052 Utilization ex q:  0
CYCLE:   2568000052 Utilization:  0
CYCLE:   2568000052 Utilization ex q (incomplete):  0
CYCLE:   2570000052 Utilization ld q (incomplete):  0
CYCLE:   2570000052 RDMA bytes rec:          0
CYCLE:   2570000052 Utilization st q:  0
CYCLE:   2570000052 Utilization ld q:  0
CYCLE:   2570000052 Utilization:  0
CYCLE:   2570000052 Utilization ld q:  0
CYCLE:   2570000052 Utilization st q:  0
CYCLE:   2570000052 rdma_total_latency:          0
CYCLE:   2570000052 Utilization st q (incomplete):  0
CYCLE:   2570000052 WDMA bytes sent:          0
CYCLE:   2570000052 Utilization ex q:  0
CYCLE:   2570000052 Utilization ex q (incomplete):  0
CYCLE:   2570000052 Utilization st q (incomplete):  0
CYCLE:   2570000052 Utilization ld q (incomplete):  0
CYCLE:   2570000052 WDMA total latency:          0
CYCLE:   2570000052 Utilization ex q:  0
CYCLE:   2570000052 Utilization:  0
CYCLE:   2570000052 Utilization ex q (incomplete):  0
CYCLE:   2572000052 Utilization ld q (incomplete):  0
CYCLE:   2572000052 RDMA bytes rec:          0
CYCLE:   2572000052 Utilization st q:  0
CYCLE:   2572000052 Utilization ld q:  0
CYCLE:   2572000052 Utilization:  0
CYCLE:   2572000052 Utilization ld q:  0
CYCLE:   2572000052 Utilization st q:  0
CYCLE:   2572000052 rdma_total_latency:          0
CYCLE:   2572000052 Utilization st q (incomplete):  0
CYCLE:   2572000052 WDMA bytes sent:          0
CYCLE:   2572000052 Utilization ex q:  0
CYCLE:   2572000052 Utilization ex q (incomplete):  0
CYCLE:   2572000052 Utilization st q (incomplete):  0
CYCLE:   2572000052 Utilization ld q (incomplete):  0
CYCLE:   2572000052 WDMA total latency:          0
CYCLE:   2572000052 Utilization ex q:  0
CYCLE:   2572000052 Utilization:  0
CYCLE:   2572000052 Utilization ex q (incomplete):  0
CYCLE:   2574000052 Utilization ld q (incomplete):  0
CYCLE:   2574000052 RDMA bytes rec:          0
CYCLE:   2574000052 Utilization st q:  0
CYCLE:   2574000052 Utilization ld q:  0
CYCLE:   2574000052 Utilization:  0
CYCLE:   2574000052 Utilization ld q:  0
CYCLE:   2574000052 Utilization st q:  0
CYCLE:   2574000052 rdma_total_latency:          0
CYCLE:   2574000052 Utilization st q (incomplete):  0
CYCLE:   2574000052 WDMA bytes sent:          0
CYCLE:   2574000052 Utilization ex q:  0
CYCLE:   2574000052 Utilization ex q (incomplete):  0
CYCLE:   2574000052 Utilization st q (incomplete):  0
CYCLE:   2574000052 Utilization ld q (incomplete):  0
CYCLE:   2574000052 WDMA total latency:          0
CYCLE:   2574000052 Utilization ex q:  0
CYCLE:   2574000052 Utilization:  0
CYCLE:   2574000052 Utilization ex q (incomplete):  0
CYCLE:   2576000052 Utilization ld q (incomplete):  0
CYCLE:   2576000052 RDMA bytes rec:          0
CYCLE:   2576000052 Utilization st q:  0
CYCLE:   2576000052 Utilization ld q:  0
CYCLE:   2576000052 Utilization:  0
CYCLE:   2576000052 Utilization ld q:  0
CYCLE:   2576000052 Utilization st q:  0
CYCLE:   2576000052 rdma_total_latency:          0
CYCLE:   2576000052 Utilization st q (incomplete):  0
CYCLE:   2576000052 WDMA bytes sent:          0
CYCLE:   2576000052 Utilization ex q:  0
CYCLE:   2576000052 Utilization ex q (incomplete):  0
CYCLE:   2576000052 Utilization st q (incomplete):  0
CYCLE:   2576000052 Utilization ld q (incomplete):  0
CYCLE:   2576000052 WDMA total latency:          0
CYCLE:   2576000052 Utilization ex q:  0
CYCLE:   2576000052 Utilization:  0
CYCLE:   2576000052 Utilization ex q (incomplete):  0
CYCLE:   2578000052 Utilization ld q (incomplete):  0
CYCLE:   2578000052 RDMA bytes rec:          0
CYCLE:   2578000052 Utilization st q:  0
CYCLE:   2578000052 Utilization ld q:  0
CYCLE:   2578000052 Utilization:  0
CYCLE:   2578000052 Utilization ld q:  0
CYCLE:   2578000052 Utilization st q:  0
CYCLE:   2578000052 rdma_total_latency:          0
CYCLE:   2578000052 Utilization st q (incomplete):  0
CYCLE:   2578000052 WDMA bytes sent:          0
CYCLE:   2578000052 Utilization ex q:  0
CYCLE:   2578000052 Utilization ex q (incomplete):  0
CYCLE:   2578000052 Utilization st q (incomplete):  0
CYCLE:   2578000052 Utilization ld q (incomplete):  0
CYCLE:   2578000052 WDMA total latency:          0
CYCLE:   2578000052 Utilization ex q:  0
CYCLE:   2578000052 Utilization:  0
CYCLE:   2578000052 Utilization ex q (incomplete):  0
CYCLE:   2580000052 Utilization ld q (incomplete):  0
CYCLE:   2580000052 RDMA bytes rec:          0
CYCLE:   2580000052 Utilization st q:  0
CYCLE:   2580000052 Utilization ld q:  0
CYCLE:   2580000052 Utilization:  0
CYCLE:   2580000052 Utilization ld q:  0
CYCLE:   2580000052 Utilization st q:  0
CYCLE:   2580000052 rdma_total_latency:          0
CYCLE:   2580000052 Utilization st q (incomplete):  0
CYCLE:   2580000052 WDMA bytes sent:          0
CYCLE:   2580000052 Utilization ex q:  0
CYCLE:   2580000052 Utilization ex q (incomplete):  0
CYCLE:   2580000052 Utilization st q (incomplete):  0
CYCLE:   2580000052 Utilization ld q (incomplete):  0
CYCLE:   2580000052 WDMA total latency:          0
CYCLE:   2580000052 Utilization ex q:  0
CYCLE:   2580000052 Utilization:  0
CYCLE:   2580000052 Utilization ex q (incomplete):  0
CYCLE:   2582000052 Utilization ld q (incomplete):  0
CYCLE:   2582000052 RDMA bytes rec:          0
CYCLE:   2582000052 Utilization st q:  0
CYCLE:   2582000052 Utilization ld q:  0
CYCLE:   2582000052 Utilization:  0
CYCLE:   2582000052 Utilization ld q:  0
CYCLE:   2582000052 Utilization st q:  0
CYCLE:   2582000052 rdma_total_latency:          0
CYCLE:   2582000052 Utilization st q (incomplete):  0
CYCLE:   2582000052 WDMA bytes sent:          0
CYCLE:   2582000052 Utilization ex q:  0
CYCLE:   2582000052 Utilization ex q (incomplete):  0
CYCLE:   2582000052 Utilization st q (incomplete):  0
CYCLE:   2582000052 Utilization ld q (incomplete):  0
CYCLE:   2582000052 WDMA total latency:          0
CYCLE:   2582000052 Utilization ex q:  0
CYCLE:   2582000052 Utilization:  0
CYCLE:   2582000052 Utilization ex q (incomplete):  0
CYCLE:   2584000052 Utilization ld q (incomplete):  0
CYCLE:   2584000052 RDMA bytes rec:          0
CYCLE:   2584000052 Utilization st q:  0
CYCLE:   2584000052 Utilization ld q:  0
CYCLE:   2584000052 Utilization:  0
CYCLE:   2584000052 Utilization ld q:  0
CYCLE:   2584000052 Utilization st q:  0
CYCLE:   2584000052 rdma_total_latency:          0
CYCLE:   2584000052 Utilization st q (incomplete):  0
CYCLE:   2584000052 WDMA bytes sent:          0
CYCLE:   2584000052 Utilization ex q:  0
CYCLE:   2584000052 Utilization ex q (incomplete):  0
CYCLE:   2584000052 Utilization st q (incomplete):  0
CYCLE:   2584000052 Utilization ld q (incomplete):  0
CYCLE:   2584000052 WDMA total latency:          0
CYCLE:   2584000052 Utilization ex q:  0
CYCLE:   2584000052 Utilization:  0
CYCLE:   2584000052 Utilization ex q (incomplete):  0
CYCLE:   2586000052 Utilization ld q (incomplete):  0
CYCLE:   2586000052 RDMA bytes rec:          0
CYCLE:   2586000052 Utilization st q:  0
CYCLE:   2586000052 Utilization ld q:  0
CYCLE:   2586000052 Utilization:  0
CYCLE:   2586000052 Utilization ld q:  0
CYCLE:   2586000052 Utilization st q:  0
CYCLE:   2586000052 rdma_total_latency:          0
CYCLE:   2586000052 Utilization st q (incomplete):  0
CYCLE:   2586000052 WDMA bytes sent:          0
CYCLE:   2586000052 Utilization ex q:  0
CYCLE:   2586000052 Utilization ex q (incomplete):  0
CYCLE:   2586000052 Utilization st q (incomplete):  0
CYCLE:   2586000052 Utilization ld q (incomplete):  0
CYCLE:   2586000052 WDMA total latency:          0
CYCLE:   2586000052 Utilization ex q:  0
CYCLE:   2586000052 Utilization:  0
CYCLE:   2586000052 Utilization ex q (incomplete):  0
CYCLE:   2588000052 Utilization ld q (incomplete):  0
CYCLE:   2588000052 RDMA bytes rec:          0
CYCLE:   2588000052 Utilization st q:  0
CYCLE:   2588000052 Utilization ld q:  0
CYCLE:   2588000052 Utilization:  0
CYCLE:   2588000052 Utilization ld q:  0
CYCLE:   2588000052 Utilization st q:  0
CYCLE:   2588000052 rdma_total_latency:          0
CYCLE:   2588000052 Utilization st q (incomplete):  0
CYCLE:   2588000052 WDMA bytes sent:          0
CYCLE:   2588000052 Utilization ex q:  0
CYCLE:   2588000052 Utilization ex q (incomplete):  0
CYCLE:   2588000052 Utilization st q (incomplete):  0
CYCLE:   2588000052 Utilization ld q (incomplete):  0
CYCLE:   2588000052 WDMA total latency:          0
CYCLE:   2588000052 Utilization ex q:  0
CYCLE:   2588000052 Utilization:  0
CYCLE:   2588000052 Utilization ex q (incomplete):  0
CYCLE:   2590000052 Utilization ld q (incomplete):  0
CYCLE:   2590000052 RDMA bytes rec:          0
CYCLE:   2590000052 Utilization st q:  0
CYCLE:   2590000052 Utilization ld q:  0
CYCLE:   2590000052 Utilization:  0
CYCLE:   2590000052 Utilization ld q:  0
CYCLE:   2590000052 Utilization st q:  0
CYCLE:   2590000052 rdma_total_latency:          0
CYCLE:   2590000052 Utilization st q (incomplete):  0
CYCLE:   2590000052 WDMA bytes sent:          0
CYCLE:   2590000052 Utilization ex q:  0
CYCLE:   2590000052 Utilization ex q (incomplete):  0
CYCLE:   2590000052 Utilization st q (incomplete):  0
CYCLE:   2590000052 Utilization ld q (incomplete):  0
CYCLE:   2590000052 WDMA total latency:          0
CYCLE:   2590000052 Utilization ex q:  0
CYCLE:   2590000052 Utilization:  0
CYCLE:   2590000052 Utilization ex q (incomplete):  0
CYCLE:   2592000052 Utilization ld q (incomplete):  0
CYCLE:   2592000052 RDMA bytes rec:          0
CYCLE:   2592000052 Utilization st q:  0
CYCLE:   2592000052 Utilization ld q:  0
CYCLE:   2592000052 Utilization:  0
CYCLE:   2592000052 Utilization ld q:  0
CYCLE:   2592000052 Utilization st q:  0
CYCLE:   2592000052 rdma_total_latency:          0
CYCLE:   2592000052 Utilization st q (incomplete):  0
CYCLE:   2592000052 WDMA bytes sent:          0
CYCLE:   2592000052 Utilization ex q:  0
CYCLE:   2592000052 Utilization ex q (incomplete):  0
CYCLE:   2592000052 Utilization st q (incomplete):  0
CYCLE:   2592000052 Utilization ld q (incomplete):  0
CYCLE:   2592000052 WDMA total latency:          0
CYCLE:   2592000052 Utilization ex q:  0
CYCLE:   2592000052 Utilization:  0
CYCLE:   2592000052 Utilization ex q (incomplete):  0
CYCLE:   2594000052 Utilization ld q (incomplete):  0
CYCLE:   2594000052 RDMA bytes rec:          0
CYCLE:   2594000052 Utilization st q:  0
CYCLE:   2594000052 Utilization ld q:  0
CYCLE:   2594000052 Utilization:  0
CYCLE:   2594000052 Utilization ld q:  0
CYCLE:   2594000052 Utilization st q:  0
CYCLE:   2594000052 rdma_total_latency:          0
CYCLE:   2594000052 Utilization st q (incomplete):  0
CYCLE:   2594000052 WDMA bytes sent:          0
CYCLE:   2594000052 Utilization ex q:  0
CYCLE:   2594000052 Utilization ex q (incomplete):  0
CYCLE:   2594000052 Utilization st q (incomplete):  0
CYCLE:   2594000052 Utilization ld q (incomplete):  0
CYCLE:   2594000052 WDMA total latency:          0
CYCLE:   2594000052 Utilization ex q:  0
CYCLE:   2594000052 Utilization:  0
CYCLE:   2594000052 Utilization ex q (incomplete):  0
CYCLE:   2596000052 Utilization ld q (incomplete):  0
CYCLE:   2596000052 RDMA bytes rec:          0
CYCLE:   2596000052 Utilization st q:  0
CYCLE:   2596000052 Utilization ld q:  0
CYCLE:   2596000052 Utilization:  0
CYCLE:   2596000052 Utilization ld q:  0
CYCLE:   2596000052 Utilization st q:  0
CYCLE:   2596000052 rdma_total_latency:          0
CYCLE:   2596000052 Utilization st q (incomplete):  0
CYCLE:   2596000052 WDMA bytes sent:          0
CYCLE:   2596000052 Utilization ex q:  0
CYCLE:   2596000052 Utilization ex q (incomplete):  0
CYCLE:   2596000052 Utilization st q (incomplete):  0
CYCLE:   2596000052 Utilization ld q (incomplete):  0
CYCLE:   2596000052 WDMA total latency:          0
CYCLE:   2596000052 Utilization ex q:  0
CYCLE:   2596000052 Utilization:  0
CYCLE:   2596000052 Utilization ex q (incomplete):  0
CYCLE:   2598000052 Utilization ld q (incomplete):  0
CYCLE:   2598000052 RDMA bytes rec:          0
CYCLE:   2598000052 Utilization st q:  0
CYCLE:   2598000052 Utilization ld q:  0
CYCLE:   2598000052 Utilization:  0
CYCLE:   2598000052 Utilization ld q:  0
CYCLE:   2598000052 Utilization st q:  0
CYCLE:   2598000052 rdma_total_latency:          0
CYCLE:   2598000052 Utilization st q (incomplete):  0
CYCLE:   2598000052 WDMA bytes sent:          0
CYCLE:   2598000052 Utilization ex q:  0
CYCLE:   2598000052 Utilization ex q (incomplete):  0
CYCLE:   2598000052 Utilization st q (incomplete):  0
CYCLE:   2598000052 Utilization ld q (incomplete):  0
CYCLE:   2598000052 WDMA total latency:          0
CYCLE:   2598000052 Utilization ex q:  0
CYCLE:   2598000052 Utilization:  0
CYCLE:   2598000052 Utilization ex q (incomplete):  0
CYCLE:   2600000052 Utilization ld q (incomplete):  0
CYCLE:   2600000052 RDMA bytes rec:          0
CYCLE:   2600000052 Utilization st q:  0
CYCLE:   2600000052 Utilization ld q:  0
CYCLE:   2600000052 Utilization:  0
CYCLE:   2600000052 Utilization ld q:  0
CYCLE:   2600000052 Utilization st q:  0
CYCLE:   2600000052 rdma_total_latency:          0
CYCLE:   2600000052 Utilization st q (incomplete):  0
CYCLE:   2600000052 WDMA bytes sent:          0
CYCLE:   2600000052 Utilization ex q:  0
CYCLE:   2600000052 Utilization ex q (incomplete):  0
CYCLE:   2600000052 Utilization st q (incomplete):  0
CYCLE:   2600000052 Utilization ld q (incomplete):  0
CYCLE:   2600000052 WDMA total latency:          0
CYCLE:   2600000052 Utilization ex q:  0
CYCLE:   2600000052 Utilization:  0
CYCLE:   2600000052 Utilization ex q (incomplete):  0
CYCLE:   2602000052 Utilization ld q (incomplete):  0
CYCLE:   2602000052 RDMA bytes rec:          0
CYCLE:   2602000052 Utilization st q:  0
CYCLE:   2602000052 Utilization ld q:  0
CYCLE:   2602000052 Utilization:  0
CYCLE:   2602000052 Utilization ld q:  0
CYCLE:   2602000052 Utilization st q:  0
CYCLE:   2602000052 rdma_total_latency:          0
CYCLE:   2602000052 Utilization st q (incomplete):  0
CYCLE:   2602000052 WDMA bytes sent:          0
CYCLE:   2602000052 Utilization ex q:  0
CYCLE:   2602000052 Utilization ex q (incomplete):  0
CYCLE:   2602000052 Utilization st q (incomplete):  0
CYCLE:   2602000052 Utilization ld q (incomplete):  0
CYCLE:   2602000052 WDMA total latency:          0
CYCLE:   2602000052 Utilization ex q:  0
CYCLE:   2602000052 Utilization:  0
CYCLE:   2602000052 Utilization ex q (incomplete):  0
CYCLE:   2604000052 Utilization ld q (incomplete):  0
CYCLE:   2604000052 RDMA bytes rec:          0
CYCLE:   2604000052 Utilization st q:  0
CYCLE:   2604000052 Utilization ld q:  0
CYCLE:   2604000052 Utilization:  0
CYCLE:   2604000052 Utilization ld q:  0
CYCLE:   2604000052 Utilization st q:  0
CYCLE:   2604000052 rdma_total_latency:          0
CYCLE:   2604000052 Utilization st q (incomplete):  0
CYCLE:   2604000052 WDMA bytes sent:          0
CYCLE:   2604000052 Utilization ex q:  0
CYCLE:   2604000052 Utilization ex q (incomplete):  0
CYCLE:   2604000052 Utilization st q (incomplete):  0
CYCLE:   2604000052 Utilization ld q (incomplete):  0
CYCLE:   2604000052 WDMA total latency:          0
CYCLE:   2604000052 Utilization ex q:  0
CYCLE:   2604000052 Utilization:  0
CYCLE:   2604000052 Utilization ex q (incomplete):  0
CYCLE:   2606000052 Utilization ld q (incomplete):  0
CYCLE:   2606000052 RDMA bytes rec:          0
CYCLE:   2606000052 Utilization st q:  0
CYCLE:   2606000052 Utilization ld q:  0
CYCLE:   2606000052 Utilization:  0
CYCLE:   2606000052 Utilization ld q:  0
CYCLE:   2606000052 Utilization st q:  0
CYCLE:   2606000052 rdma_total_latency:          0
CYCLE:   2606000052 Utilization st q (incomplete):  0
CYCLE:   2606000052 WDMA bytes sent:          0
CYCLE:   2606000052 Utilization ex q:  0
CYCLE:   2606000052 Utilization ex q (incomplete):  0
CYCLE:   2606000052 Utilization st q (incomplete):  0
CYCLE:   2606000052 Utilization ld q (incomplete):  0
CYCLE:   2606000052 WDMA total latency:          0
CYCLE:   2606000052 Utilization ex q:  0
CYCLE:   2606000052 Utilization:  0
CYCLE:   2606000052 Utilization ex q (incomplete):  0
CYCLE:   2608000052 Utilization ld q (incomplete):  0
CYCLE:   2608000052 RDMA bytes rec:          0
CYCLE:   2608000052 Utilization st q:  0
CYCLE:   2608000052 Utilization ld q:  0
CYCLE:   2608000052 Utilization:  0
CYCLE:   2608000052 Utilization ld q:  0
CYCLE:   2608000052 Utilization st q:  0
CYCLE:   2608000052 rdma_total_latency:          0
CYCLE:   2608000052 Utilization st q (incomplete):  0
CYCLE:   2608000052 WDMA bytes sent:          0
CYCLE:   2608000052 Utilization ex q:  0
CYCLE:   2608000052 Utilization ex q (incomplete):  0
CYCLE:   2608000052 Utilization st q (incomplete):  0
CYCLE:   2608000052 Utilization ld q (incomplete):  0
CYCLE:   2608000052 WDMA total latency:          0
CYCLE:   2608000052 Utilization ex q:  0
CYCLE:   2608000052 Utilization:  0
CYCLE:   2608000052 Utilization ex q (incomplete):  0
CYCLE:   2610000052 Utilization ld q (incomplete):  0
CYCLE:   2610000052 RDMA bytes rec:          0
CYCLE:   2610000052 Utilization st q:  0
CYCLE:   2610000052 Utilization ld q:  0
CYCLE:   2610000052 Utilization:  0
CYCLE:   2610000052 Utilization ld q:  0
CYCLE:   2610000052 Utilization st q:  0
CYCLE:   2610000052 rdma_total_latency:          0
CYCLE:   2610000052 Utilization st q (incomplete):  0
CYCLE:   2610000052 WDMA bytes sent:          0
CYCLE:   2610000052 Utilization ex q:  0
CYCLE:   2610000052 Utilization ex q (incomplete):  0
CYCLE:   2610000052 Utilization st q (incomplete):  0
CYCLE:   2610000052 Utilization ld q (incomplete):  0
CYCLE:   2610000052 WDMA total latency:          0
CYCLE:   2610000052 Utilization ex q:  0
CYCLE:   2610000052 Utilization:  0
CYCLE:   2610000052 Utilization ex q (incomplete):  0
CYCLE:   2612000052 Utilization ld q (incomplete):  0
CYCLE:   2612000052 RDMA bytes rec:          0
CYCLE:   2612000052 Utilization st q:  0
CYCLE:   2612000052 Utilization ld q:  0
CYCLE:   2612000052 Utilization:  0
CYCLE:   2612000052 Utilization ld q:  0
CYCLE:   2612000052 Utilization st q:  0
CYCLE:   2612000052 rdma_total_latency:          0
CYCLE:   2612000052 Utilization st q (incomplete):  0
CYCLE:   2612000052 WDMA bytes sent:          0
CYCLE:   2612000052 Utilization ex q:  0
CYCLE:   2612000052 Utilization ex q (incomplete):  0
CYCLE:   2612000052 Utilization st q (incomplete):  0
CYCLE:   2612000052 Utilization ld q (incomplete):  0
CYCLE:   2612000052 WDMA total latency:          0
CYCLE:   2612000052 Utilization ex q:  0
CYCLE:   2612000052 Utilization:  0
CYCLE:   2612000052 Utilization ex q (incomplete):  0
CYCLE:   2614000052 Utilization ld q (incomplete):  0
CYCLE:   2614000052 RDMA bytes rec:          0
CYCLE:   2614000052 Utilization st q:  0
CYCLE:   2614000052 Utilization ld q:  0
CYCLE:   2614000052 Utilization:  0
CYCLE:   2614000052 Utilization ld q:  0
CYCLE:   2614000052 Utilization st q:  0
CYCLE:   2614000052 rdma_total_latency:          0
CYCLE:   2614000052 Utilization st q (incomplete):  0
CYCLE:   2614000052 WDMA bytes sent:          0
CYCLE:   2614000052 Utilization ex q:  0
CYCLE:   2614000052 Utilization ex q (incomplete):  0
CYCLE:   2614000052 Utilization st q (incomplete):  0
CYCLE:   2614000052 Utilization ld q (incomplete):  0
CYCLE:   2614000052 WDMA total latency:          0
CYCLE:   2614000052 Utilization ex q:  0
CYCLE:   2614000052 Utilization:  0
CYCLE:   2614000052 Utilization ex q (incomplete):  0
CYCLE:   2616000052 Utilization ld q (incomplete):  0
CYCLE:   2616000052 RDMA bytes rec:          0
CYCLE:   2616000052 Utilization st q:  0
CYCLE:   2616000052 Utilization ld q:  0
CYCLE:   2616000052 Utilization:  0
CYCLE:   2616000052 Utilization ld q:  0
CYCLE:   2616000052 Utilization st q:  0
CYCLE:   2616000052 rdma_total_latency:          0
CYCLE:   2616000052 Utilization st q (incomplete):  0
CYCLE:   2616000052 WDMA bytes sent:          0
CYCLE:   2616000052 Utilization ex q:  0
CYCLE:   2616000052 Utilization ex q (incomplete):  0
CYCLE:   2616000052 Utilization st q (incomplete):  0
CYCLE:   2616000052 Utilization ld q (incomplete):  0
CYCLE:   2616000052 WDMA total latency:          0
CYCLE:   2616000052 Utilization ex q:  0
CYCLE:   2616000052 Utilization:  0
CYCLE:   2616000052 Utilization ex q (incomplete):  0
CYCLE:   2618000052 Utilization ld q (incomplete):  0
CYCLE:   2618000052 RDMA bytes rec:          0
CYCLE:   2618000052 Utilization st q:  0
CYCLE:   2618000052 Utilization ld q:  0
CYCLE:   2618000052 Utilization:  0
CYCLE:   2618000052 Utilization ld q:  0
CYCLE:   2618000052 Utilization st q:  0
CYCLE:   2618000052 rdma_total_latency:          0
CYCLE:   2618000052 Utilization st q (incomplete):  0
CYCLE:   2618000052 WDMA bytes sent:          0
CYCLE:   2618000052 Utilization ex q:  0
CYCLE:   2618000052 Utilization ex q (incomplete):  0
CYCLE:   2618000052 Utilization st q (incomplete):  0
CYCLE:   2618000052 Utilization ld q (incomplete):  0
CYCLE:   2618000052 WDMA total latency:          0
CYCLE:   2618000052 Utilization ex q:  0
CYCLE:   2618000052 Utilization:  0
CYCLE:   2618000052 Utilization ex q (incomplete):  0
CYCLE:   2620000052 Utilization ld q (incomplete):  0
CYCLE:   2620000052 RDMA bytes rec:          0
CYCLE:   2620000052 Utilization st q:  0
CYCLE:   2620000052 Utilization ld q:  0
CYCLE:   2620000052 Utilization:  0
CYCLE:   2620000052 Utilization ld q:  0
CYCLE:   2620000052 Utilization st q:  0
CYCLE:   2620000052 rdma_total_latency:          0
CYCLE:   2620000052 Utilization st q (incomplete):  0
CYCLE:   2620000052 WDMA bytes sent:          0
CYCLE:   2620000052 Utilization ex q:  0
CYCLE:   2620000052 Utilization ex q (incomplete):  0
CYCLE:   2620000052 Utilization st q (incomplete):  0
CYCLE:   2620000052 Utilization ld q (incomplete):  0
CYCLE:   2620000052 WDMA total latency:          0
CYCLE:   2620000052 Utilization ex q:  0
CYCLE:   2620000052 Utilization:  0
CYCLE:   2620000052 Utilization ex q (incomplete):  0
CYCLE:   2622000052 Utilization ld q (incomplete):  0
CYCLE:   2622000052 RDMA bytes rec:          0
CYCLE:   2622000052 Utilization st q:  0
CYCLE:   2622000052 Utilization ld q:  0
CYCLE:   2622000052 Utilization:  0
CYCLE:   2622000052 Utilization ld q:  0
CYCLE:   2622000052 Utilization st q:  0
CYCLE:   2622000052 rdma_total_latency:          0
CYCLE:   2622000052 Utilization st q (incomplete):  0
CYCLE:   2622000052 WDMA bytes sent:          0
CYCLE:   2622000052 Utilization ex q:  0
CYCLE:   2622000052 Utilization ex q (incomplete):  0
CYCLE:   2622000052 Utilization st q (incomplete):  0
CYCLE:   2622000052 Utilization ld q (incomplete):  0
CYCLE:   2622000052 WDMA total latency:          0
CYCLE:   2622000052 Utilization ex q:  0
CYCLE:   2622000052 Utilization:  0
CYCLE:   2622000052 Utilization ex q (incomplete):  0
CYCLE:   2624000052 Utilization ld q (incomplete):  0
CYCLE:   2624000052 RDMA bytes rec:          0
CYCLE:   2624000052 Utilization st q:  0
CYCLE:   2624000052 Utilization ld q:  0
CYCLE:   2624000052 Utilization:  0
CYCLE:   2624000052 Utilization ld q:  0
CYCLE:   2624000052 Utilization st q:  0
CYCLE:   2624000052 rdma_total_latency:          0
CYCLE:   2624000052 Utilization st q (incomplete):  0
CYCLE:   2624000052 WDMA bytes sent:          0
CYCLE:   2624000052 Utilization ex q:  0
CYCLE:   2624000052 Utilization ex q (incomplete):  0
CYCLE:   2624000052 Utilization st q (incomplete):  0
CYCLE:   2624000052 Utilization ld q (incomplete):  0
CYCLE:   2624000052 WDMA total latency:          0
CYCLE:   2624000052 Utilization ex q:  0
CYCLE:   2624000052 Utilization:  0
CYCLE:   2624000052 Utilization ex q (incomplete):  0
CYCLE:   2626000052 Utilization ld q (incomplete):  0
CYCLE:   2626000052 RDMA bytes rec:          0
CYCLE:   2626000052 Utilization st q:  0
CYCLE:   2626000052 Utilization ld q:  0
CYCLE:   2626000052 Utilization:  0
CYCLE:   2626000052 Utilization ld q:  0
CYCLE:   2626000052 Utilization st q:  0
CYCLE:   2626000052 rdma_total_latency:          0
CYCLE:   2626000052 Utilization st q (incomplete):  0
CYCLE:   2626000052 WDMA bytes sent:          0
CYCLE:   2626000052 Utilization ex q:  0
CYCLE:   2626000052 Utilization ex q (incomplete):  0
CYCLE:   2626000052 Utilization st q (incomplete):  0
CYCLE:   2626000052 Utilization ld q (incomplete):  0
CYCLE:   2626000052 WDMA total latency:          0
CYCLE:   2626000052 Utilization ex q:  0
CYCLE:   2626000052 Utilization:  0
CYCLE:   2626000052 Utilization ex q (incomplete):  0
CYCLE:   2628000052 Utilization ld q (incomplete):  0
CYCLE:   2628000052 RDMA bytes rec:          0
CYCLE:   2628000052 Utilization st q:  0
CYCLE:   2628000052 Utilization ld q:  0
CYCLE:   2628000052 Utilization:  0
CYCLE:   2628000052 Utilization ld q:  0
CYCLE:   2628000052 Utilization st q:  0
CYCLE:   2628000052 rdma_total_latency:          0
CYCLE:   2628000052 Utilization st q (incomplete):  0
CYCLE:   2628000052 WDMA bytes sent:          0
CYCLE:   2628000052 Utilization ex q:  0
CYCLE:   2628000052 Utilization ex q (incomplete):  0
CYCLE:   2628000052 Utilization st q (incomplete):  0
CYCLE:   2628000052 Utilization ld q (incomplete):  0
CYCLE:   2628000052 WDMA total latency:          0
CYCLE:   2628000052 Utilization ex q:  0
CYCLE:   2628000052 Utilization:  0
CYCLE:   2628000052 Utilization ex q (incomplete):  0
CYCLE:   2630000052 Utilization ld q (incomplete):  0
CYCLE:   2630000052 RDMA bytes rec:          0
CYCLE:   2630000052 Utilization st q:  0
CYCLE:   2630000052 Utilization ld q:  0
CYCLE:   2630000052 Utilization:  0
CYCLE:   2630000052 Utilization ld q:  0
CYCLE:   2630000052 Utilization st q:  0
CYCLE:   2630000052 rdma_total_latency:          0
CYCLE:   2630000052 Utilization st q (incomplete):  0
CYCLE:   2630000052 WDMA bytes sent:          0
CYCLE:   2630000052 Utilization ex q:  0
CYCLE:   2630000052 Utilization ex q (incomplete):  0
CYCLE:   2630000052 Utilization st q (incomplete):  0
CYCLE:   2630000052 Utilization ld q (incomplete):  0
CYCLE:   2630000052 WDMA total latency:          0
CYCLE:   2630000052 Utilization ex q:  0
CYCLE:   2630000052 Utilization:  0
CYCLE:   2630000052 Utilization ex q (incomplete):  0
CYCLE:   2632000052 Utilization ld q (incomplete):  0
CYCLE:   2632000052 RDMA bytes rec:          0
CYCLE:   2632000052 Utilization st q:  0
CYCLE:   2632000052 Utilization ld q:  0
CYCLE:   2632000052 Utilization:  0
CYCLE:   2632000052 Utilization ld q:  0
CYCLE:   2632000052 Utilization st q:  0
CYCLE:   2632000052 rdma_total_latency:          0
CYCLE:   2632000052 Utilization st q (incomplete):  0
CYCLE:   2632000052 WDMA bytes sent:          0
CYCLE:   2632000052 Utilization ex q:  0
CYCLE:   2632000052 Utilization ex q (incomplete):  0
CYCLE:   2632000052 Utilization st q (incomplete):  0
CYCLE:   2632000052 Utilization ld q (incomplete):  0
CYCLE:   2632000052 WDMA total latency:          0
CYCLE:   2632000052 Utilization ex q:  0
CYCLE:   2632000052 Utilization:  0
CYCLE:   2632000052 Utilization ex q (incomplete):  0
CYCLE:   2634000052 Utilization ld q (incomplete):  0
CYCLE:   2634000052 RDMA bytes rec:          0
CYCLE:   2634000052 Utilization st q:  0
CYCLE:   2634000052 Utilization ld q:  0
CYCLE:   2634000052 Utilization:  0
CYCLE:   2634000052 Utilization ld q:  0
CYCLE:   2634000052 Utilization st q:  0
CYCLE:   2634000052 rdma_total_latency:          0
CYCLE:   2634000052 Utilization st q (incomplete):  0
CYCLE:   2634000052 WDMA bytes sent:          0
CYCLE:   2634000052 Utilization ex q:  0
CYCLE:   2634000052 Utilization ex q (incomplete):  0
CYCLE:   2634000052 Utilization st q (incomplete):  0
CYCLE:   2634000052 Utilization ld q (incomplete):  0
CYCLE:   2634000052 WDMA total latency:          0
CYCLE:   2634000052 Utilization ex q:  0
CYCLE:   2634000052 Utilization:  0
CYCLE:   2634000052 Utilization ex q (incomplete):  0
CYCLE:   2636000052 Utilization ld q (incomplete):  0
CYCLE:   2636000052 RDMA bytes rec:          0
CYCLE:   2636000052 Utilization st q:  0
CYCLE:   2636000052 Utilization ld q:  0
CYCLE:   2636000052 Utilization:  0
CYCLE:   2636000052 Utilization ld q:  0
CYCLE:   2636000052 Utilization st q:  0
CYCLE:   2636000052 rdma_total_latency:          0
CYCLE:   2636000052 Utilization st q (incomplete):  0
CYCLE:   2636000052 WDMA bytes sent:          0
CYCLE:   2636000052 Utilization ex q:  0
CYCLE:   2636000052 Utilization ex q (incomplete):  0
CYCLE:   2636000052 Utilization st q (incomplete):  0
CYCLE:   2636000052 Utilization ld q (incomplete):  0
CYCLE:   2636000052 WDMA total latency:          0
CYCLE:   2636000052 Utilization ex q:  0
CYCLE:   2636000052 Utilization:  0
CYCLE:   2636000052 Utilization ex q (incomplete):  0
CYCLE:   2638000052 Utilization ld q (incomplete):  0
CYCLE:   2638000052 RDMA bytes rec:          0
CYCLE:   2638000052 Utilization st q:  0
CYCLE:   2638000052 Utilization ld q:  0
CYCLE:   2638000052 Utilization:  0
CYCLE:   2638000052 Utilization ld q:  0
CYCLE:   2638000052 Utilization st q:  0
CYCLE:   2638000052 rdma_total_latency:          0
CYCLE:   2638000052 Utilization st q (incomplete):  0
CYCLE:   2638000052 WDMA bytes sent:          0
CYCLE:   2638000052 Utilization ex q:  0
CYCLE:   2638000052 Utilization ex q (incomplete):  0
CYCLE:   2638000052 Utilization st q (incomplete):  0
CYCLE:   2638000052 Utilization ld q (incomplete):  0
CYCLE:   2638000052 WDMA total latency:          0
CYCLE:   2638000052 Utilization ex q:  0
CYCLE:   2638000052 Utilization:  0
CYCLE:   2638000052 Utilization ex q (incomplete):  0
CYCLE:   2640000052 Utilization ld q (incomplete):  0
CYCLE:   2640000052 RDMA bytes rec:          0
CYCLE:   2640000052 Utilization st q:  0
CYCLE:   2640000052 Utilization ld q:  0
CYCLE:   2640000052 Utilization:  0
CYCLE:   2640000052 Utilization ld q:  0
CYCLE:   2640000052 Utilization st q:  0
CYCLE:   2640000052 rdma_total_latency:          0
CYCLE:   2640000052 Utilization st q (incomplete):  0
CYCLE:   2640000052 WDMA bytes sent:          0
CYCLE:   2640000052 Utilization ex q:  0
CYCLE:   2640000052 Utilization ex q (incomplete):  0
CYCLE:   2640000052 Utilization st q (incomplete):  0
CYCLE:   2640000052 Utilization ld q (incomplete):  0
CYCLE:   2640000052 WDMA total latency:          0
CYCLE:   2640000052 Utilization ex q:  0
CYCLE:   2640000052 Utilization:  0
CYCLE:   2640000052 Utilization ex q (incomplete):  0
CYCLE:   2642000052 Utilization ld q (incomplete):  0
CYCLE:   2642000052 RDMA bytes rec:          0
CYCLE:   2642000052 Utilization st q:  0
CYCLE:   2642000052 Utilization ld q:  0
CYCLE:   2642000052 Utilization:  0
CYCLE:   2642000052 Utilization ld q:  0
CYCLE:   2642000052 Utilization st q:  0
CYCLE:   2642000052 rdma_total_latency:          0
CYCLE:   2642000052 Utilization st q (incomplete):  0
CYCLE:   2642000052 WDMA bytes sent:          0
CYCLE:   2642000052 Utilization ex q:  0
CYCLE:   2642000052 Utilization ex q (incomplete):  0
CYCLE:   2642000052 Utilization st q (incomplete):  0
CYCLE:   2642000052 Utilization ld q (incomplete):  0
CYCLE:   2642000052 WDMA total latency:          0
CYCLE:   2642000052 Utilization ex q:  0
CYCLE:   2642000052 Utilization:  0
CYCLE:   2642000052 Utilization ex q (incomplete):  0
CYCLE:   2644000052 Utilization ld q (incomplete):  0
CYCLE:   2644000052 RDMA bytes rec:          0
CYCLE:   2644000052 Utilization st q:  0
CYCLE:   2644000052 Utilization ld q:  0
CYCLE:   2644000052 Utilization:  0
CYCLE:   2644000052 Utilization ld q:  0
CYCLE:   2644000052 Utilization st q:  0
CYCLE:   2644000052 rdma_total_latency:          0
CYCLE:   2644000052 Utilization st q (incomplete):  0
CYCLE:   2644000052 WDMA bytes sent:          0
CYCLE:   2644000052 Utilization ex q:  0
CYCLE:   2644000052 Utilization ex q (incomplete):  0
CYCLE:   2644000052 Utilization st q (incomplete):  0
CYCLE:   2644000052 Utilization ld q (incomplete):  0
CYCLE:   2644000052 WDMA total latency:          0
CYCLE:   2644000052 Utilization ex q:  0
CYCLE:   2644000052 Utilization:  0
CYCLE:   2644000052 Utilization ex q (incomplete):  0
CYCLE:   2646000052 Utilization ld q (incomplete):  0
CYCLE:   2646000052 RDMA bytes rec:          0
CYCLE:   2646000052 Utilization st q:  0
CYCLE:   2646000052 Utilization ld q:  0
CYCLE:   2646000052 Utilization:  0
CYCLE:   2646000052 Utilization ld q:  0
CYCLE:   2646000052 Utilization st q:  0
CYCLE:   2646000052 rdma_total_latency:          0
CYCLE:   2646000052 Utilization st q (incomplete):  0
CYCLE:   2646000052 WDMA bytes sent:          0
CYCLE:   2646000052 Utilization ex q:  0
CYCLE:   2646000052 Utilization ex q (incomplete):  0
CYCLE:   2646000052 Utilization st q (incomplete):  0
CYCLE:   2646000052 Utilization ld q (incomplete):  0
CYCLE:   2646000052 WDMA total latency:          0
CYCLE:   2646000052 Utilization ex q:  0
CYCLE:   2646000052 Utilization:  0
CYCLE:   2646000052 Utilization ex q (incomplete):  0
CYCLE:   2648000052 Utilization ld q (incomplete):  0
CYCLE:   2648000052 RDMA bytes rec:          0
CYCLE:   2648000052 Utilization st q:  0
CYCLE:   2648000052 Utilization ld q:  0
CYCLE:   2648000052 Utilization:  0
CYCLE:   2648000052 Utilization ld q:  0
CYCLE:   2648000052 Utilization st q:  0
CYCLE:   2648000052 rdma_total_latency:          0
CYCLE:   2648000052 Utilization st q (incomplete):  0
CYCLE:   2648000052 WDMA bytes sent:          0
CYCLE:   2648000052 Utilization ex q:  0
CYCLE:   2648000052 Utilization ex q (incomplete):  0
CYCLE:   2648000052 Utilization st q (incomplete):  0
CYCLE:   2648000052 Utilization ld q (incomplete):  0
CYCLE:   2648000052 WDMA total latency:          0
CYCLE:   2648000052 Utilization ex q:  0
CYCLE:   2648000052 Utilization:  0
CYCLE:   2648000052 Utilization ex q (incomplete):  0
CYCLE:   2650000052 Utilization ld q (incomplete):  0
CYCLE:   2650000052 RDMA bytes rec:          0
CYCLE:   2650000052 Utilization st q:  0
CYCLE:   2650000052 Utilization ld q:  0
CYCLE:   2650000052 Utilization:  0
CYCLE:   2650000052 Utilization ld q:  0
CYCLE:   2650000052 Utilization st q:  0
CYCLE:   2650000052 rdma_total_latency:          0
CYCLE:   2650000052 Utilization st q (incomplete):  0
CYCLE:   2650000052 WDMA bytes sent:          0
CYCLE:   2650000052 Utilization ex q:  0
CYCLE:   2650000052 Utilization ex q (incomplete):  0
CYCLE:   2650000052 Utilization st q (incomplete):  0
CYCLE:   2650000052 Utilization ld q (incomplete):  0
CYCLE:   2650000052 WDMA total latency:          0
CYCLE:   2650000052 Utilization ex q:  0
CYCLE:   2650000052 Utilization:  0
CYCLE:   2650000052 Utilization ex q (incomplete):  0
CYCLE:   2652000052 Utilization ld q (incomplete):  0
CYCLE:   2652000052 RDMA bytes rec:          0
CYCLE:   2652000052 Utilization st q:  0
CYCLE:   2652000052 Utilization ld q:  0
CYCLE:   2652000052 Utilization:  0
CYCLE:   2652000052 Utilization ld q:  0
CYCLE:   2652000052 Utilization st q:  0
CYCLE:   2652000052 rdma_total_latency:          0
CYCLE:   2652000052 Utilization st q (incomplete):  0
CYCLE:   2652000052 WDMA bytes sent:          0
CYCLE:   2652000052 Utilization ex q:  0
CYCLE:   2652000052 Utilization ex q (incomplete):  0
CYCLE:   2652000052 Utilization st q (incomplete):  0
CYCLE:   2652000052 Utilization ld q (incomplete):  0
CYCLE:   2652000052 WDMA total latency:          0
CYCLE:   2652000052 Utilization ex q:  0
CYCLE:   2652000052 Utilization:  0
CYCLE:   2652000052 Utilization ex q (incomplete):  0
CYCLE:   2654000052 Utilization ld q (incomplete):  0
CYCLE:   2654000052 RDMA bytes rec:          0
CYCLE:   2654000052 Utilization st q:  0
CYCLE:   2654000052 Utilization ld q:  0
CYCLE:   2654000052 Utilization:  0
CYCLE:   2654000052 Utilization ld q:  0
CYCLE:   2654000052 Utilization st q:  0
CYCLE:   2654000052 rdma_total_latency:          0
CYCLE:   2654000052 Utilization st q (incomplete):  0
CYCLE:   2654000052 WDMA bytes sent:          0
CYCLE:   2654000052 Utilization ex q:  0
CYCLE:   2654000052 Utilization ex q (incomplete):  0
CYCLE:   2654000052 Utilization st q (incomplete):  0
CYCLE:   2654000052 Utilization ld q (incomplete):  0
CYCLE:   2654000052 WDMA total latency:          0
CYCLE:   2654000052 Utilization ex q:  0
CYCLE:   2654000052 Utilization:  0
CYCLE:   2654000052 Utilization ex q (incomplete):  0
CYCLE:   2656000052 Utilization ld q (incomplete):  0
CYCLE:   2656000052 RDMA bytes rec:          0
CYCLE:   2656000052 Utilization st q:  0
CYCLE:   2656000052 Utilization ld q:  0
CYCLE:   2656000052 Utilization:  0
CYCLE:   2656000052 Utilization ld q:  0
CYCLE:   2656000052 Utilization st q:  0
CYCLE:   2656000052 rdma_total_latency:          0
CYCLE:   2656000052 Utilization st q (incomplete):  0
CYCLE:   2656000052 WDMA bytes sent:          0
CYCLE:   2656000052 Utilization ex q:  0
CYCLE:   2656000052 Utilization ex q (incomplete):  0
CYCLE:   2656000052 Utilization st q (incomplete):  0
CYCLE:   2656000052 Utilization ld q (incomplete):  0
CYCLE:   2656000052 WDMA total latency:          0
CYCLE:   2656000052 Utilization ex q:  0
CYCLE:   2656000052 Utilization:  0
CYCLE:   2656000052 Utilization ex q (incomplete):  0
CYCLE:   2658000052 Utilization ld q (incomplete):  0
CYCLE:   2658000052 RDMA bytes rec:          0
CYCLE:   2658000052 Utilization st q:  0
CYCLE:   2658000052 Utilization ld q:  0
CYCLE:   2658000052 Utilization:  0
CYCLE:   2658000052 Utilization ld q:  0
CYCLE:   2658000052 Utilization st q:  0
CYCLE:   2658000052 rdma_total_latency:          0
CYCLE:   2658000052 Utilization st q (incomplete):  0
CYCLE:   2658000052 WDMA bytes sent:          0
CYCLE:   2658000052 Utilization ex q:  0
CYCLE:   2658000052 Utilization ex q (incomplete):  0
CYCLE:   2658000052 Utilization st q (incomplete):  0
CYCLE:   2658000052 Utilization ld q (incomplete):  0
CYCLE:   2658000052 WDMA total latency:          0
CYCLE:   2658000052 Utilization ex q:  0
CYCLE:   2658000052 Utilization:  0
CYCLE:   2658000052 Utilization ex q (incomplete):  0
CYCLE:   2660000052 Utilization ld q (incomplete):  0
CYCLE:   2660000052 RDMA bytes rec:          0
CYCLE:   2660000052 Utilization st q:  0
CYCLE:   2660000052 Utilization ld q:  0
CYCLE:   2660000052 Utilization:  0
CYCLE:   2660000052 Utilization ld q:  0
CYCLE:   2660000052 Utilization st q:  0
CYCLE:   2660000052 rdma_total_latency:          0
CYCLE:   2660000052 Utilization st q (incomplete):  0
CYCLE:   2660000052 WDMA bytes sent:          0
CYCLE:   2660000052 Utilization ex q:  0
CYCLE:   2660000052 Utilization ex q (incomplete):  0
CYCLE:   2660000052 Utilization st q (incomplete):  0
CYCLE:   2660000052 Utilization ld q (incomplete):  0
CYCLE:   2660000052 WDMA total latency:          0
CYCLE:   2660000052 Utilization ex q:  0
CYCLE:   2660000052 Utilization:  0
CYCLE:   2660000052 Utilization ex q (incomplete):  0
CYCLE:   2662000052 Utilization ld q (incomplete):  0
CYCLE:   2662000052 RDMA bytes rec:          0
CYCLE:   2662000052 Utilization st q:  0
CYCLE:   2662000052 Utilization ld q:  0
CYCLE:   2662000052 Utilization:  0
CYCLE:   2662000052 Utilization ld q:  0
CYCLE:   2662000052 Utilization st q:  0
CYCLE:   2662000052 rdma_total_latency:          0
CYCLE:   2662000052 Utilization st q (incomplete):  0
CYCLE:   2662000052 WDMA bytes sent:          0
CYCLE:   2662000052 Utilization ex q:  0
CYCLE:   2662000052 Utilization ex q (incomplete):  0
CYCLE:   2662000052 Utilization st q (incomplete):  0
CYCLE:   2662000052 Utilization ld q (incomplete):  0
CYCLE:   2662000052 WDMA total latency:          0
CYCLE:   2662000052 Utilization ex q:  0
CYCLE:   2662000052 Utilization:  0
CYCLE:   2662000052 Utilization ex q (incomplete):  0
CYCLE:   2664000052 Utilization ld q (incomplete):  0
CYCLE:   2664000052 RDMA bytes rec:          0
CYCLE:   2664000052 Utilization st q:  0
CYCLE:   2664000052 Utilization ld q:  0
CYCLE:   2664000052 Utilization:  0
CYCLE:   2664000052 Utilization ld q:  0
CYCLE:   2664000052 Utilization st q:  0
CYCLE:   2664000052 rdma_total_latency:          0
CYCLE:   2664000052 Utilization st q (incomplete):  0
CYCLE:   2664000052 WDMA bytes sent:          0
CYCLE:   2664000052 Utilization ex q:  0
CYCLE:   2664000052 Utilization ex q (incomplete):  0
CYCLE:   2664000052 Utilization st q (incomplete):  0
CYCLE:   2664000052 Utilization ld q (incomplete):  0
CYCLE:   2664000052 WDMA total latency:          0
CYCLE:   2664000052 Utilization ex q:  0
CYCLE:   2664000052 Utilization:  0
CYCLE:   2664000052 Utilization ex q (incomplete):  0
CYCLE:   2666000052 Utilization ld q (incomplete):  0
CYCLE:   2666000052 RDMA bytes rec:          0
CYCLE:   2666000052 Utilization st q:  0
CYCLE:   2666000052 Utilization ld q:  0
CYCLE:   2666000052 Utilization:  0
CYCLE:   2666000052 Utilization ld q:  0
CYCLE:   2666000052 Utilization st q:  0
CYCLE:   2666000052 rdma_total_latency:          0
CYCLE:   2666000052 Utilization st q (incomplete):  0
CYCLE:   2666000052 WDMA bytes sent:          0
CYCLE:   2666000052 Utilization ex q:  0
CYCLE:   2666000052 Utilization ex q (incomplete):  0
CYCLE:   2666000052 Utilization st q (incomplete):  0
CYCLE:   2666000052 Utilization ld q (incomplete):  0
CYCLE:   2666000052 WDMA total latency:          0
CYCLE:   2666000052 Utilization ex q:  0
CYCLE:   2666000052 Utilization:  0
CYCLE:   2666000052 Utilization ex q (incomplete):  0
CYCLE:   2668000052 Utilization ld q (incomplete):  0
CYCLE:   2668000052 RDMA bytes rec:          0
CYCLE:   2668000052 Utilization st q:  0
CYCLE:   2668000052 Utilization ld q:  0
CYCLE:   2668000052 Utilization:  0
CYCLE:   2668000052 Utilization ld q:  0
CYCLE:   2668000052 Utilization st q:  0
CYCLE:   2668000052 rdma_total_latency:          0
CYCLE:   2668000052 Utilization st q (incomplete):  0
CYCLE:   2668000052 WDMA bytes sent:          0
CYCLE:   2668000052 Utilization ex q:  0
CYCLE:   2668000052 Utilization ex q (incomplete):  0
CYCLE:   2668000052 Utilization st q (incomplete):  0
CYCLE:   2668000052 Utilization ld q (incomplete):  0
CYCLE:   2668000052 WDMA total latency:          0
CYCLE:   2668000052 Utilization ex q:  0
CYCLE:   2668000052 Utilization:  0
CYCLE:   2668000052 Utilization ex q (incomplete):  0
CYCLE:   2670000052 Utilization ld q (incomplete):  0
CYCLE:   2670000052 RDMA bytes rec:          0
CYCLE:   2670000052 Utilization st q:  0
CYCLE:   2670000052 Utilization ld q:  0
CYCLE:   2670000052 Utilization:  0
CYCLE:   2670000052 Utilization ld q:  0
CYCLE:   2670000052 Utilization st q:  0
CYCLE:   2670000052 rdma_total_latency:          0
CYCLE:   2670000052 Utilization st q (incomplete):  0
CYCLE:   2670000052 WDMA bytes sent:          0
CYCLE:   2670000052 Utilization ex q:  0
CYCLE:   2670000052 Utilization ex q (incomplete):  0
CYCLE:   2670000052 Utilization st q (incomplete):  0
CYCLE:   2670000052 Utilization ld q (incomplete):  0
CYCLE:   2670000052 WDMA total latency:          0
CYCLE:   2670000052 Utilization ex q:  0
CYCLE:   2670000052 Utilization:  0
CYCLE:   2670000052 Utilization ex q (incomplete):  0
CYCLE:   2672000052 Utilization ld q (incomplete):  0
CYCLE:   2672000052 RDMA bytes rec:          0
CYCLE:   2672000052 Utilization st q:  0
CYCLE:   2672000052 Utilization ld q:  0
CYCLE:   2672000052 Utilization:  0
CYCLE:   2672000052 Utilization ld q:  0
CYCLE:   2672000052 Utilization st q:  0
CYCLE:   2672000052 rdma_total_latency:          0
CYCLE:   2672000052 Utilization st q (incomplete):  0
CYCLE:   2672000052 WDMA bytes sent:          0
CYCLE:   2672000052 Utilization ex q:  0
CYCLE:   2672000052 Utilization ex q (incomplete):  0
CYCLE:   2672000052 Utilization st q (incomplete):  0
CYCLE:   2672000052 Utilization ld q (incomplete):  0
CYCLE:   2672000052 WDMA total latency:          0
CYCLE:   2672000052 Utilization ex q:  0
CYCLE:   2672000052 Utilization:  0
CYCLE:   2672000052 Utilization ex q (incomplete):  0
CYCLE:   2674000052 Utilization ld q (incomplete):  0
CYCLE:   2674000052 RDMA bytes rec:          0
CYCLE:   2674000052 Utilization st q:  0
CYCLE:   2674000052 Utilization ld q:  0
CYCLE:   2674000052 Utilization:  0
CYCLE:   2674000052 Utilization ld q:  0
CYCLE:   2674000052 Utilization st q:  0
CYCLE:   2674000052 rdma_total_latency:          0
CYCLE:   2674000052 Utilization st q (incomplete):  0
CYCLE:   2674000052 WDMA bytes sent:          0
CYCLE:   2674000052 Utilization ex q:  0
CYCLE:   2674000052 Utilization ex q (incomplete):  0
CYCLE:   2674000052 Utilization st q (incomplete):  0
CYCLE:   2674000052 Utilization ld q (incomplete):  0
CYCLE:   2674000052 WDMA total latency:          0
CYCLE:   2674000052 Utilization ex q:  0
CYCLE:   2674000052 Utilization:  0
CYCLE:   2674000052 Utilization ex q (incomplete):  0
CYCLE:   2676000052 Utilization ld q (incomplete):  0
CYCLE:   2676000052 RDMA bytes rec:          0
CYCLE:   2676000052 Utilization st q:  0
CYCLE:   2676000052 Utilization ld q:  0
CYCLE:   2676000052 Utilization:  0
CYCLE:   2676000052 Utilization ld q:  0
CYCLE:   2676000052 Utilization st q:  0
CYCLE:   2676000052 rdma_total_latency:          0
CYCLE:   2676000052 Utilization st q (incomplete):  0
CYCLE:   2676000052 WDMA bytes sent:          0
CYCLE:   2676000052 Utilization ex q:  0
CYCLE:   2676000052 Utilization ex q (incomplete):  0
CYCLE:   2676000052 Utilization st q (incomplete):  0
CYCLE:   2676000052 Utilization ld q (incomplete):  0
CYCLE:   2676000052 WDMA total latency:          0
CYCLE:   2676000052 Utilization ex q:  0
CYCLE:   2676000052 Utilization:  0
CYCLE:   2676000052 Utilization ex q (incomplete):  0
CYCLE:   2678000052 Utilization ld q (incomplete):  0
CYCLE:   2678000052 RDMA bytes rec:          0
CYCLE:   2678000052 Utilization st q:  0
CYCLE:   2678000052 Utilization ld q:  0
CYCLE:   2678000052 Utilization:  0
CYCLE:   2678000052 Utilization ld q:  0
CYCLE:   2678000052 Utilization st q:  0
CYCLE:   2678000052 rdma_total_latency:          0
CYCLE:   2678000052 Utilization st q (incomplete):  0
CYCLE:   2678000052 WDMA bytes sent:          0
CYCLE:   2678000052 Utilization ex q:  0
CYCLE:   2678000052 Utilization ex q (incomplete):  0
CYCLE:   2678000052 Utilization st q (incomplete):  0
CYCLE:   2678000052 Utilization ld q (incomplete):  0
CYCLE:   2678000052 WDMA total latency:          0
CYCLE:   2678000052 Utilization ex q:  0
CYCLE:   2678000052 Utilization:  0
CYCLE:   2678000052 Utilization ex q (incomplete):  0
CYCLE:   2680000052 Utilization ld q (incomplete):  0
CYCLE:   2680000052 RDMA bytes rec:          0
CYCLE:   2680000052 Utilization st q:  0
CYCLE:   2680000052 Utilization ld q:  0
CYCLE:   2680000052 Utilization:  0
CYCLE:   2680000052 Utilization ld q:  0
CYCLE:   2680000052 Utilization st q:  0
CYCLE:   2680000052 rdma_total_latency:          0
CYCLE:   2680000052 Utilization st q (incomplete):  0
CYCLE:   2680000052 WDMA bytes sent:          0
CYCLE:   2680000052 Utilization ex q:  0
CYCLE:   2680000052 Utilization ex q (incomplete):  0
CYCLE:   2680000052 Utilization st q (incomplete):  0
CYCLE:   2680000052 Utilization ld q (incomplete):  0
CYCLE:   2680000052 WDMA total latency:          0
CYCLE:   2680000052 Utilization ex q:  0
CYCLE:   2680000052 Utilization:  0
CYCLE:   2680000052 Utilization ex q (incomplete):  0
CYCLE:   2682000052 Utilization ld q (incomplete):  0
CYCLE:   2682000052 RDMA bytes rec:          0
CYCLE:   2682000052 Utilization st q:  0
CYCLE:   2682000052 Utilization ld q:  0
CYCLE:   2682000052 Utilization:  0
CYCLE:   2682000052 Utilization ld q:  0
CYCLE:   2682000052 Utilization st q:  0
CYCLE:   2682000052 rdma_total_latency:          0
CYCLE:   2682000052 Utilization st q (incomplete):  0
CYCLE:   2682000052 WDMA bytes sent:          0
CYCLE:   2682000052 Utilization ex q:  0
CYCLE:   2682000052 Utilization ex q (incomplete):  0
CYCLE:   2682000052 Utilization st q (incomplete):  0
CYCLE:   2682000052 Utilization ld q (incomplete):  0
CYCLE:   2682000052 WDMA total latency:          0
CYCLE:   2682000052 Utilization ex q:  0
CYCLE:   2682000052 Utilization:  0
CYCLE:   2682000052 Utilization ex q (incomplete):  0
CYCLE:   2684000052 Utilization ld q (incomplete):  0
CYCLE:   2684000052 RDMA bytes rec:          0
CYCLE:   2684000052 Utilization st q:  0
CYCLE:   2684000052 Utilization ld q:  0
CYCLE:   2684000052 Utilization:  0
CYCLE:   2684000052 Utilization ld q:  0
CYCLE:   2684000052 Utilization st q:  0
CYCLE:   2684000052 rdma_total_latency:          0
CYCLE:   2684000052 Utilization st q (incomplete):  0
CYCLE:   2684000052 WDMA bytes sent:          0
CYCLE:   2684000052 Utilization ex q:  0
CYCLE:   2684000052 Utilization ex q (incomplete):  0
CYCLE:   2684000052 Utilization st q (incomplete):  0
CYCLE:   2684000052 Utilization ld q (incomplete):  0
CYCLE:   2684000052 WDMA total latency:          0
CYCLE:   2684000052 Utilization ex q:  0
CYCLE:   2684000052 Utilization:  0
CYCLE:   2684000052 Utilization ex q (incomplete):  0
CYCLE:   2686000052 Utilization ld q (incomplete):  0
CYCLE:   2686000052 RDMA bytes rec:          0
CYCLE:   2686000052 Utilization st q:  0
CYCLE:   2686000052 Utilization ld q:  0
CYCLE:   2686000052 Utilization:  0
CYCLE:   2686000052 Utilization ld q:  0
CYCLE:   2686000052 Utilization st q:  0
CYCLE:   2686000052 rdma_total_latency:          0
CYCLE:   2686000052 Utilization st q (incomplete):  0
CYCLE:   2686000052 WDMA bytes sent:          0
CYCLE:   2686000052 Utilization ex q:  0
CYCLE:   2686000052 Utilization ex q (incomplete):  0
CYCLE:   2686000052 Utilization st q (incomplete):  0
CYCLE:   2686000052 Utilization ld q (incomplete):  0
CYCLE:   2686000052 WDMA total latency:          0
CYCLE:   2686000052 Utilization ex q:  0
CYCLE:   2686000052 Utilization:  0
CYCLE:   2686000052 Utilization ex q (incomplete):  0
CYCLE:   2688000052 Utilization ld q (incomplete):  0
CYCLE:   2688000052 RDMA bytes rec:          0
CYCLE:   2688000052 Utilization st q:  0
CYCLE:   2688000052 Utilization ld q:  0
CYCLE:   2688000052 Utilization:  0
CYCLE:   2688000052 Utilization ld q:  0
CYCLE:   2688000052 Utilization st q:  0
CYCLE:   2688000052 rdma_total_latency:          0
CYCLE:   2688000052 Utilization st q (incomplete):  0
CYCLE:   2688000052 WDMA bytes sent:          0
CYCLE:   2688000052 Utilization ex q:  0
CYCLE:   2688000052 Utilization ex q (incomplete):  0
CYCLE:   2688000052 Utilization st q (incomplete):  0
CYCLE:   2688000052 Utilization ld q (incomplete):  0
CYCLE:   2688000052 WDMA total latency:          0
CYCLE:   2688000052 Utilization ex q:  0
CYCLE:   2688000052 Utilization:  0
CYCLE:   2688000052 Utilization ex q (incomplete):  0
CYCLE:   2690000052 Utilization ld q (incomplete):  0
CYCLE:   2690000052 RDMA bytes rec:          0
CYCLE:   2690000052 Utilization st q:  0
CYCLE:   2690000052 Utilization ld q:  0
CYCLE:   2690000052 Utilization:  0
CYCLE:   2690000052 Utilization ld q:  0
CYCLE:   2690000052 Utilization st q:  0
CYCLE:   2690000052 rdma_total_latency:          0
CYCLE:   2690000052 Utilization st q (incomplete):  0
CYCLE:   2690000052 WDMA bytes sent:          0
CYCLE:   2690000052 Utilization ex q:  0
CYCLE:   2690000052 Utilization ex q (incomplete):  0
CYCLE:   2690000052 Utilization st q (incomplete):  0
CYCLE:   2690000052 Utilization ld q (incomplete):  0
CYCLE:   2690000052 WDMA total latency:          0
CYCLE:   2690000052 Utilization ex q:  0
CYCLE:   2690000052 Utilization:  0
CYCLE:   2690000052 Utilization ex q (incomplete):  0
CYCLE:   2692000052 Utilization ld q (incomplete):  0
CYCLE:   2692000052 RDMA bytes rec:          0
CYCLE:   2692000052 Utilization st q:  0
CYCLE:   2692000052 Utilization ld q:  0
CYCLE:   2692000052 Utilization:  0
CYCLE:   2692000052 Utilization ld q:  0
CYCLE:   2692000052 Utilization st q:  0
CYCLE:   2692000052 rdma_total_latency:          0
CYCLE:   2692000052 Utilization st q (incomplete):  0
CYCLE:   2692000052 WDMA bytes sent:          0
CYCLE:   2692000052 Utilization ex q:  0
CYCLE:   2692000052 Utilization ex q (incomplete):  0
CYCLE:   2692000052 Utilization st q (incomplete):  0
CYCLE:   2692000052 Utilization ld q (incomplete):  0
CYCLE:   2692000052 WDMA total latency:          0
CYCLE:   2692000052 Utilization ex q:  0
CYCLE:   2692000052 Utilization:  0
CYCLE:   2692000052 Utilization ex q (incomplete):  0
CYCLE:   2694000052 Utilization ld q (incomplete):  0
CYCLE:   2694000052 RDMA bytes rec:          0
CYCLE:   2694000052 Utilization st q:  0
CYCLE:   2694000052 Utilization ld q:  0
CYCLE:   2694000052 Utilization:  0
CYCLE:   2694000052 Utilization ld q:  0
CYCLE:   2694000052 Utilization st q:  0
CYCLE:   2694000052 rdma_total_latency:          0
CYCLE:   2694000052 Utilization st q (incomplete):  0
CYCLE:   2694000052 WDMA bytes sent:          0
CYCLE:   2694000052 Utilization ex q:  0
CYCLE:   2694000052 Utilization ex q (incomplete):  0
CYCLE:   2694000052 Utilization st q (incomplete):  0
CYCLE:   2694000052 Utilization ld q (incomplete):  0
CYCLE:   2694000052 WDMA total latency:          0
CYCLE:   2694000052 Utilization ex q:  0
CYCLE:   2694000052 Utilization:  0
CYCLE:   2694000052 Utilization ex q (incomplete):  0
CYCLE:   2696000052 Utilization ld q (incomplete):  0
CYCLE:   2696000052 RDMA bytes rec:          0
CYCLE:   2696000052 Utilization st q:  0
CYCLE:   2696000052 Utilization ld q:  0
CYCLE:   2696000052 Utilization:  0
CYCLE:   2696000052 Utilization ld q:  0
CYCLE:   2696000052 Utilization st q:  0
CYCLE:   2696000052 rdma_total_latency:          0
CYCLE:   2696000052 Utilization st q (incomplete):  0
CYCLE:   2696000052 WDMA bytes sent:          0
CYCLE:   2696000052 Utilization ex q:  0
CYCLE:   2696000052 Utilization ex q (incomplete):  0
CYCLE:   2696000052 Utilization st q (incomplete):  0
CYCLE:   2696000052 Utilization ld q (incomplete):  0
CYCLE:   2696000052 WDMA total latency:          0
CYCLE:   2696000052 Utilization ex q:  0
CYCLE:   2696000052 Utilization:  0
CYCLE:   2696000052 Utilization ex q (incomplete):  0
CYCLE:   2698000052 Utilization ld q (incomplete):  0
CYCLE:   2698000052 RDMA bytes rec:          0
CYCLE:   2698000052 Utilization st q:  0
CYCLE:   2698000052 Utilization ld q:  0
CYCLE:   2698000052 Utilization:  0
CYCLE:   2698000052 Utilization ld q:  0
CYCLE:   2698000052 Utilization st q:  0
CYCLE:   2698000052 rdma_total_latency:          0
CYCLE:   2698000052 Utilization st q (incomplete):  0
CYCLE:   2698000052 WDMA bytes sent:          0
CYCLE:   2698000052 Utilization ex q:  0
CYCLE:   2698000052 Utilization ex q (incomplete):  0
CYCLE:   2698000052 Utilization st q (incomplete):  0
CYCLE:   2698000052 Utilization ld q (incomplete):  0
CYCLE:   2698000052 WDMA total latency:          0
CYCLE:   2698000052 Utilization ex q:  0
CYCLE:   2698000052 Utilization:  0
CYCLE:   2698000052 Utilization ex q (incomplete):  0
CYCLE:   2700000052 Utilization ld q (incomplete):  0
CYCLE:   2700000052 RDMA bytes rec:          0
CYCLE:   2700000052 Utilization st q:  0
CYCLE:   2700000052 Utilization ld q:  0
CYCLE:   2700000052 Utilization:  0
CYCLE:   2700000052 Utilization ld q:  0
CYCLE:   2700000052 Utilization st q:  0
CYCLE:   2700000052 rdma_total_latency:          0
CYCLE:   2700000052 Utilization st q (incomplete):  0
CYCLE:   2700000052 WDMA bytes sent:          0
CYCLE:   2700000052 Utilization ex q:  0
CYCLE:   2700000052 Utilization ex q (incomplete):  0
CYCLE:   2700000052 Utilization st q (incomplete):  0
CYCLE:   2700000052 Utilization ld q (incomplete):  0
CYCLE:   2700000052 WDMA total latency:          0
CYCLE:   2700000052 Utilization ex q:  0
CYCLE:   2700000052 Utilization:  0
CYCLE:   2700000052 Utilization ex q (incomplete):  0
CYCLE:   2702000052 Utilization ld q (incomplete):  0
CYCLE:   2702000052 RDMA bytes rec:          0
CYCLE:   2702000052 Utilization st q:  0
CYCLE:   2702000052 Utilization ld q:  0
CYCLE:   2702000052 Utilization:  0
CYCLE:   2702000052 Utilization ld q:  0
CYCLE:   2702000052 Utilization st q:  0
CYCLE:   2702000052 rdma_total_latency:          0
CYCLE:   2702000052 Utilization st q (incomplete):  0
CYCLE:   2702000052 WDMA bytes sent:          0
CYCLE:   2702000052 Utilization ex q:  0
CYCLE:   2702000052 Utilization ex q (incomplete):  0
CYCLE:   2702000052 Utilization st q (incomplete):  0
CYCLE:   2702000052 Utilization ld q (incomplete):  0
CYCLE:   2702000052 WDMA total latency:          0
CYCLE:   2702000052 Utilization ex q:  0
CYCLE:   2702000052 Utilization:  0
CYCLE:   2702000052 Utilization ex q (incomplete):  0
CYCLE:   2704000052 Utilization ld q (incomplete):  0
CYCLE:   2704000052 RDMA bytes rec:          0
CYCLE:   2704000052 Utilization st q:  0
CYCLE:   2704000052 Utilization ld q:  0
CYCLE:   2704000052 Utilization:  0
CYCLE:   2704000052 Utilization ld q:  0
CYCLE:   2704000052 Utilization st q:  0
CYCLE:   2704000052 rdma_total_latency:          0
CYCLE:   2704000052 Utilization st q (incomplete):  0
CYCLE:   2704000052 WDMA bytes sent:          0
CYCLE:   2704000052 Utilization ex q:  0
CYCLE:   2704000052 Utilization ex q (incomplete):  0
CYCLE:   2704000052 Utilization st q (incomplete):  0
CYCLE:   2704000052 Utilization ld q (incomplete):  0
CYCLE:   2704000052 WDMA total latency:          0
CYCLE:   2704000052 Utilization ex q:  0
CYCLE:   2704000052 Utilization:  0
CYCLE:   2704000052 Utilization ex q (incomplete):  0
CYCLE:   2706000052 Utilization ld q (incomplete):  0
CYCLE:   2706000052 RDMA bytes rec:          0
CYCLE:   2706000052 Utilization st q:  0
CYCLE:   2706000052 Utilization ld q:  0
CYCLE:   2706000052 Utilization:  0
CYCLE:   2706000052 Utilization ld q:  0
CYCLE:   2706000052 Utilization st q:  0
CYCLE:   2706000052 rdma_total_latency:          0
CYCLE:   2706000052 Utilization st q (incomplete):  0
CYCLE:   2706000052 WDMA bytes sent:          0
CYCLE:   2706000052 Utilization ex q:  0
CYCLE:   2706000052 Utilization ex q (incomplete):  0
CYCLE:   2706000052 Utilization st q (incomplete):  0
CYCLE:   2706000052 Utilization ld q (incomplete):  0
CYCLE:   2706000052 WDMA total latency:          0
CYCLE:   2706000052 Utilization ex q:  0
CYCLE:   2706000052 Utilization:  0
CYCLE:   2706000052 Utilization ex q (incomplete):  0
CYCLE:   2708000052 Utilization ld q (incomplete):  0
CYCLE:   2708000052 RDMA bytes rec:          0
CYCLE:   2708000052 Utilization st q:  0
CYCLE:   2708000052 Utilization ld q:  0
CYCLE:   2708000052 Utilization:  0
CYCLE:   2708000052 Utilization ld q:  0
CYCLE:   2708000052 Utilization st q:  0
CYCLE:   2708000052 rdma_total_latency:          0
CYCLE:   2708000052 Utilization st q (incomplete):  0
CYCLE:   2708000052 WDMA bytes sent:          0
CYCLE:   2708000052 Utilization ex q:  0
CYCLE:   2708000052 Utilization ex q (incomplete):  0
CYCLE:   2708000052 Utilization st q (incomplete):  0
CYCLE:   2708000052 Utilization ld q (incomplete):  0
CYCLE:   2708000052 WDMA total latency:          0
CYCLE:   2708000052 Utilization ex q:  0
CYCLE:   2708000052 Utilization:  0
CYCLE:   2708000052 Utilization ex q (incomplete):  0
CYCLE:   2710000052 Utilization ld q (incomplete):  0
CYCLE:   2710000052 RDMA bytes rec:          0
CYCLE:   2710000052 Utilization st q:  0
CYCLE:   2710000052 Utilization ld q:  0
CYCLE:   2710000052 Utilization:  0
CYCLE:   2710000052 Utilization ld q:  0
CYCLE:   2710000052 Utilization st q:  0
CYCLE:   2710000052 rdma_total_latency:          0
CYCLE:   2710000052 Utilization st q (incomplete):  0
CYCLE:   2710000052 WDMA bytes sent:          0
CYCLE:   2710000052 Utilization ex q:  0
CYCLE:   2710000052 Utilization ex q (incomplete):  0
CYCLE:   2710000052 Utilization st q (incomplete):  0
CYCLE:   2710000052 Utilization ld q (incomplete):  0
CYCLE:   2710000052 WDMA total latency:          0
CYCLE:   2710000052 Utilization ex q:  0
CYCLE:   2710000052 Utilization:  0
CYCLE:   2710000052 Utilization ex q (incomplete):  0
CYCLE:   2712000052 Utilization ld q (incomplete):  0
CYCLE:   2712000052 RDMA bytes rec:          0
CYCLE:   2712000052 Utilization st q:  0
CYCLE:   2712000052 Utilization ld q:  0
CYCLE:   2712000052 Utilization:  0
CYCLE:   2712000052 Utilization ld q:  0
CYCLE:   2712000052 Utilization st q:  0
CYCLE:   2712000052 rdma_total_latency:          0
CYCLE:   2712000052 Utilization st q (incomplete):  0
CYCLE:   2712000052 WDMA bytes sent:          0
CYCLE:   2712000052 Utilization ex q:  0
CYCLE:   2712000052 Utilization ex q (incomplete):  0
CYCLE:   2712000052 Utilization st q (incomplete):  0
CYCLE:   2712000052 Utilization ld q (incomplete):  0
CYCLE:   2712000052 WDMA total latency:          0
CYCLE:   2712000052 Utilization ex q:  0
CYCLE:   2712000052 Utilization:  0
CYCLE:   2712000052 Utilization ex q (incomplete):  0
CYCLE:   2714000052 Utilization ld q (incomplete):  0
CYCLE:   2714000052 RDMA bytes rec:          0
CYCLE:   2714000052 Utilization st q:  0
CYCLE:   2714000052 Utilization ld q:  0
CYCLE:   2714000052 Utilization:  0
CYCLE:   2714000052 Utilization ld q:  0
CYCLE:   2714000052 Utilization st q:  0
CYCLE:   2714000052 rdma_total_latency:          0
CYCLE:   2714000052 Utilization st q (incomplete):  0
CYCLE:   2714000052 WDMA bytes sent:          0
CYCLE:   2714000052 Utilization ex q:  0
CYCLE:   2714000052 Utilization ex q (incomplete):  0
CYCLE:   2714000052 Utilization st q (incomplete):  0
CYCLE:   2714000052 Utilization ld q (incomplete):  0
CYCLE:   2714000052 WDMA total latency:          0
CYCLE:   2714000052 Utilization ex q:  0
CYCLE:   2714000052 Utilization:  0
CYCLE:   2714000052 Utilization ex q (incomplete):  0
CYCLE:   2716000052 Utilization ld q (incomplete):  0
CYCLE:   2716000052 RDMA bytes rec:          0
CYCLE:   2716000052 Utilization st q:  0
CYCLE:   2716000052 Utilization ld q:  0
CYCLE:   2716000052 Utilization:  0
CYCLE:   2716000052 Utilization ld q:  0
CYCLE:   2716000052 Utilization st q:  0
CYCLE:   2716000052 rdma_total_latency:          0
CYCLE:   2716000052 Utilization st q (incomplete):  0
CYCLE:   2716000052 WDMA bytes sent:          0
CYCLE:   2716000052 Utilization ex q:  0
CYCLE:   2716000052 Utilization ex q (incomplete):  0
CYCLE:   2716000052 Utilization st q (incomplete):  0
CYCLE:   2716000052 Utilization ld q (incomplete):  0
CYCLE:   2716000052 WDMA total latency:          0
CYCLE:   2716000052 Utilization ex q:  0
CYCLE:   2716000052 Utilization:  0
CYCLE:   2716000052 Utilization ex q (incomplete):  0
CYCLE:   2718000052 Utilization ld q (incomplete):  0
CYCLE:   2718000052 RDMA bytes rec:          0
CYCLE:   2718000052 Utilization st q:  0
CYCLE:   2718000052 Utilization ld q:  0
CYCLE:   2718000052 Utilization:  0
CYCLE:   2718000052 Utilization ld q:  0
CYCLE:   2718000052 Utilization st q:  0
CYCLE:   2718000052 rdma_total_latency:          0
CYCLE:   2718000052 Utilization st q (incomplete):  0
CYCLE:   2718000052 WDMA bytes sent:          0
CYCLE:   2718000052 Utilization ex q:  0
CYCLE:   2718000052 Utilization ex q (incomplete):  0
CYCLE:   2718000052 Utilization st q (incomplete):  0
CYCLE:   2718000052 Utilization ld q (incomplete):  0
CYCLE:   2718000052 WDMA total latency:          0
CYCLE:   2718000052 Utilization ex q:  0
CYCLE:   2718000052 Utilization:  0
CYCLE:   2718000052 Utilization ex q (incomplete):  0
CYCLE:   2720000052 Utilization ld q (incomplete):  0
CYCLE:   2720000052 RDMA bytes rec:          0
CYCLE:   2720000052 Utilization st q:  0
CYCLE:   2720000052 Utilization ld q:  0
CYCLE:   2720000052 Utilization:  0
CYCLE:   2720000052 Utilization ld q:  0
CYCLE:   2720000052 Utilization st q:  0
CYCLE:   2720000052 rdma_total_latency:          0
CYCLE:   2720000052 Utilization st q (incomplete):  0
CYCLE:   2720000052 WDMA bytes sent:          0
CYCLE:   2720000052 Utilization ex q:  0
CYCLE:   2720000052 Utilization ex q (incomplete):  0
CYCLE:   2720000052 Utilization st q (incomplete):  0
CYCLE:   2720000052 Utilization ld q (incomplete):  0
CYCLE:   2720000052 WDMA total latency:          0
CYCLE:   2720000052 Utilization ex q:  0
CYCLE:   2720000052 Utilization:  0
CYCLE:   2720000052 Utilization ex q (incomplete):  0
CYCLE:   2722000052 Utilization ld q (incomplete):  0
CYCLE:   2722000052 RDMA bytes rec:          0
CYCLE:   2722000052 Utilization st q:  0
CYCLE:   2722000052 Utilization ld q:  0
CYCLE:   2722000052 Utilization:  0
CYCLE:   2722000052 Utilization ld q:  0
CYCLE:   2722000052 Utilization st q:  0
CYCLE:   2722000052 rdma_total_latency:          0
CYCLE:   2722000052 Utilization st q (incomplete):  0
CYCLE:   2722000052 WDMA bytes sent:          0
CYCLE:   2722000052 Utilization ex q:  0
CYCLE:   2722000052 Utilization ex q (incomplete):  0
CYCLE:   2722000052 Utilization st q (incomplete):  0
CYCLE:   2722000052 Utilization ld q (incomplete):  0
CYCLE:   2722000052 WDMA total latency:          0
CYCLE:   2722000052 Utilization ex q:  0
CYCLE:   2722000052 Utilization:  0
CYCLE:   2722000052 Utilization ex q (incomplete):  0
CYCLE:   2724000052 Utilization ld q (incomplete):  0
CYCLE:   2724000052 RDMA bytes rec:          0
CYCLE:   2724000052 Utilization st q:  0
CYCLE:   2724000052 Utilization ld q:  0
CYCLE:   2724000052 Utilization:  0
CYCLE:   2724000052 Utilization ld q:  0
CYCLE:   2724000052 Utilization st q:  0
CYCLE:   2724000052 rdma_total_latency:          0
CYCLE:   2724000052 Utilization st q (incomplete):  0
CYCLE:   2724000052 WDMA bytes sent:          0
CYCLE:   2724000052 Utilization ex q:  0
CYCLE:   2724000052 Utilization ex q (incomplete):  0
CYCLE:   2724000052 Utilization st q (incomplete):  0
CYCLE:   2724000052 Utilization ld q (incomplete):  0
CYCLE:   2724000052 WDMA total latency:          0
CYCLE:   2724000052 Utilization ex q:  0
CYCLE:   2724000052 Utilization:  0
CYCLE:   2724000052 Utilization ex q (incomplete):  0
CYCLE:   2726000052 Utilization ld q (incomplete):  0
CYCLE:   2726000052 RDMA bytes rec:          0
CYCLE:   2726000052 Utilization st q:  0
CYCLE:   2726000052 Utilization ld q:  0
CYCLE:   2726000052 Utilization:  0
CYCLE:   2726000052 Utilization ld q:  0
CYCLE:   2726000052 Utilization st q:  0
CYCLE:   2726000052 rdma_total_latency:          0
CYCLE:   2726000052 Utilization st q (incomplete):  0
CYCLE:   2726000052 WDMA bytes sent:          0
CYCLE:   2726000052 Utilization ex q:  0
CYCLE:   2726000052 Utilization ex q (incomplete):  0
CYCLE:   2726000052 Utilization st q (incomplete):  0
CYCLE:   2726000052 Utilization ld q (incomplete):  0
CYCLE:   2726000052 WDMA total latency:          0
CYCLE:   2726000052 Utilization ex q:  0
CYCLE:   2726000052 Utilization:  0
CYCLE:   2726000052 Utilization ex q (incomplete):  0
CYCLE:   2728000052 Utilization ld q (incomplete):  0
CYCLE:   2728000052 RDMA bytes rec:          0
CYCLE:   2728000052 Utilization st q:  0
CYCLE:   2728000052 Utilization ld q:  0
CYCLE:   2728000052 Utilization:  0
CYCLE:   2728000052 Utilization ld q:  0
CYCLE:   2728000052 Utilization st q:  0
CYCLE:   2728000052 rdma_total_latency:          0
CYCLE:   2728000052 Utilization st q (incomplete):  0
CYCLE:   2728000052 WDMA bytes sent:          0
CYCLE:   2728000052 Utilization ex q:  0
CYCLE:   2728000052 Utilization ex q (incomplete):  0
CYCLE:   2728000052 Utilization st q (incomplete):  0
CYCLE:   2728000052 Utilization ld q (incomplete):  0
CYCLE:   2728000052 WDMA total latency:          0
CYCLE:   2728000052 Utilization ex q:  0
CYCLE:   2728000052 Utilization:  0
CYCLE:   2728000052 Utilization ex q (incomplete):  0
CYCLE:   2730000052 Utilization ld q (incomplete):  0
CYCLE:   2730000052 RDMA bytes rec:          0
CYCLE:   2730000052 Utilization st q:  0
CYCLE:   2730000052 Utilization ld q:  0
CYCLE:   2730000052 Utilization:  0
CYCLE:   2730000052 Utilization ld q:  0
CYCLE:   2730000052 Utilization st q:  0
CYCLE:   2730000052 rdma_total_latency:          0
CYCLE:   2730000052 Utilization st q (incomplete):  0
CYCLE:   2730000052 WDMA bytes sent:          0
CYCLE:   2730000052 Utilization ex q:  0
CYCLE:   2730000052 Utilization ex q (incomplete):  0
CYCLE:   2730000052 Utilization st q (incomplete):  0
CYCLE:   2730000052 Utilization ld q (incomplete):  0
CYCLE:   2730000052 WDMA total latency:          0
CYCLE:   2730000052 Utilization ex q:  0
CYCLE:   2730000052 Utilization:  0
CYCLE:   2730000052 Utilization ex q (incomplete):  0
CYCLE:   2732000052 Utilization ld q (incomplete):  0
CYCLE:   2732000052 RDMA bytes rec:          0
CYCLE:   2732000052 Utilization st q:  0
CYCLE:   2732000052 Utilization ld q:  0
CYCLE:   2732000052 Utilization:  0
CYCLE:   2732000052 Utilization ld q:  0
CYCLE:   2732000052 Utilization st q:  0
CYCLE:   2732000052 rdma_total_latency:          0
CYCLE:   2732000052 Utilization st q (incomplete):  0
CYCLE:   2732000052 WDMA bytes sent:          0
CYCLE:   2732000052 Utilization ex q:  0
CYCLE:   2732000052 Utilization ex q (incomplete):  0
CYCLE:   2732000052 Utilization st q (incomplete):  0
CYCLE:   2732000052 Utilization ld q (incomplete):  0
CYCLE:   2732000052 WDMA total latency:          0
CYCLE:   2732000052 Utilization ex q:  0
CYCLE:   2732000052 Utilization:  0
CYCLE:   2732000052 Utilization ex q (incomplete):  0
CYCLE:   2734000052 Utilization ld q (incomplete):  0
CYCLE:   2734000052 RDMA bytes rec:          0
CYCLE:   2734000052 Utilization st q:  0
CYCLE:   2734000052 Utilization ld q:  0
CYCLE:   2734000052 Utilization:  0
CYCLE:   2734000052 Utilization ld q:  0
CYCLE:   2734000052 Utilization st q:  0
CYCLE:   2734000052 rdma_total_latency:          0
CYCLE:   2734000052 Utilization st q (incomplete):  0
CYCLE:   2734000052 WDMA bytes sent:          0
CYCLE:   2734000052 Utilization ex q:  0
CYCLE:   2734000052 Utilization ex q (incomplete):  0
CYCLE:   2734000052 Utilization st q (incomplete):  0
CYCLE:   2734000052 Utilization ld q (incomplete):  0
CYCLE:   2734000052 WDMA total latency:          0
CYCLE:   2734000052 Utilization ex q:  0
CYCLE:   2734000052 Utilization:  0
CYCLE:   2734000052 Utilization ex q (incomplete):  0
CYCLE:   2736000052 Utilization ld q (incomplete):  0
CYCLE:   2736000052 RDMA bytes rec:          0
CYCLE:   2736000052 Utilization st q:  0
CYCLE:   2736000052 Utilization ld q:  0
CYCLE:   2736000052 Utilization:  0
CYCLE:   2736000052 Utilization ld q:  0
CYCLE:   2736000052 Utilization st q:  0
CYCLE:   2736000052 rdma_total_latency:          0
CYCLE:   2736000052 Utilization st q (incomplete):  0
CYCLE:   2736000052 WDMA bytes sent:          0
CYCLE:   2736000052 Utilization ex q:  0
CYCLE:   2736000052 Utilization ex q (incomplete):  0
CYCLE:   2736000052 Utilization st q (incomplete):  0
CYCLE:   2736000052 Utilization ld q (incomplete):  0
CYCLE:   2736000052 WDMA total latency:          0
CYCLE:   2736000052 Utilization ex q:  0
CYCLE:   2736000052 Utilization:  0
CYCLE:   2736000052 Utilization ex q (incomplete):  0
CYCLE:   2738000052 Utilization ld q (incomplete):  0
CYCLE:   2738000052 RDMA bytes rec:          0
CYCLE:   2738000052 Utilization st q:  0
CYCLE:   2738000052 Utilization ld q:  0
CYCLE:   2738000052 Utilization:  0
CYCLE:   2738000052 Utilization ld q:  0
CYCLE:   2738000052 Utilization st q:  0
CYCLE:   2738000052 rdma_total_latency:          0
CYCLE:   2738000052 Utilization st q (incomplete):  0
CYCLE:   2738000052 WDMA bytes sent:          0
CYCLE:   2738000052 Utilization ex q:  0
CYCLE:   2738000052 Utilization ex q (incomplete):  0
CYCLE:   2738000052 Utilization st q (incomplete):  0
CYCLE:   2738000052 Utilization ld q (incomplete):  0
CYCLE:   2738000052 WDMA total latency:          0
CYCLE:   2738000052 Utilization ex q:  0
CYCLE:   2738000052 Utilization:  0
CYCLE:   2738000052 Utilization ex q (incomplete):  0
CYCLE:   2740000052 Utilization ld q (incomplete):  0
CYCLE:   2740000052 RDMA bytes rec:          0
CYCLE:   2740000052 Utilization st q:  0
CYCLE:   2740000052 Utilization ld q:  0
CYCLE:   2740000052 Utilization:  0
CYCLE:   2740000052 Utilization ld q:  0
CYCLE:   2740000052 Utilization st q:  0
CYCLE:   2740000052 rdma_total_latency:          0
CYCLE:   2740000052 Utilization st q (incomplete):  0
CYCLE:   2740000052 WDMA bytes sent:          0
CYCLE:   2740000052 Utilization ex q:  0
CYCLE:   2740000052 Utilization ex q (incomplete):  0
CYCLE:   2740000052 Utilization st q (incomplete):  0
CYCLE:   2740000052 Utilization ld q (incomplete):  0
CYCLE:   2740000052 WDMA total latency:          0
CYCLE:   2740000052 Utilization ex q:  0
CYCLE:   2740000052 Utilization:  0
CYCLE:   2740000052 Utilization ex q (incomplete):  0
CYCLE:   2742000052 Utilization ld q (incomplete):  0
CYCLE:   2742000052 RDMA bytes rec:          0
CYCLE:   2742000052 Utilization st q:  0
CYCLE:   2742000052 Utilization ld q:  0
CYCLE:   2742000052 Utilization:  0
CYCLE:   2742000052 Utilization ld q:  0
CYCLE:   2742000052 Utilization st q:  0
CYCLE:   2742000052 rdma_total_latency:          0
CYCLE:   2742000052 Utilization st q (incomplete):  0
CYCLE:   2742000052 WDMA bytes sent:          0
CYCLE:   2742000052 Utilization ex q:  0
CYCLE:   2742000052 Utilization ex q (incomplete):  0
CYCLE:   2742000052 Utilization st q (incomplete):  0
CYCLE:   2742000052 Utilization ld q (incomplete):  0
CYCLE:   2742000052 WDMA total latency:          0
CYCLE:   2742000052 Utilization ex q:  0
CYCLE:   2742000052 Utilization:  0
CYCLE:   2742000052 Utilization ex q (incomplete):  0
CYCLE:   2744000052 Utilization ld q (incomplete):  0
CYCLE:   2744000052 RDMA bytes rec:          0
CYCLE:   2744000052 Utilization st q:  0
CYCLE:   2744000052 Utilization ld q:  0
CYCLE:   2744000052 Utilization:  0
CYCLE:   2744000052 Utilization ld q:  0
CYCLE:   2744000052 Utilization st q:  0
CYCLE:   2744000052 rdma_total_latency:          0
CYCLE:   2744000052 Utilization st q (incomplete):  0
CYCLE:   2744000052 WDMA bytes sent:          0
CYCLE:   2744000052 Utilization ex q:  0
CYCLE:   2744000052 Utilization ex q (incomplete):  0
CYCLE:   2744000052 Utilization st q (incomplete):  0
CYCLE:   2744000052 Utilization ld q (incomplete):  0
CYCLE:   2744000052 WDMA total latency:          0
CYCLE:   2744000052 Utilization ex q:  0
CYCLE:   2744000052 Utilization:  0
CYCLE:   2744000052 Utilization ex q (incomplete):  0
CYCLE:   2746000052 Utilization ld q (incomplete):  0
CYCLE:   2746000052 RDMA bytes rec:          0
CYCLE:   2746000052 Utilization st q:  0
CYCLE:   2746000052 Utilization ld q:  0
CYCLE:   2746000052 Utilization:  0
CYCLE:   2746000052 Utilization ld q:  0
CYCLE:   2746000052 Utilization st q:  0
CYCLE:   2746000052 rdma_total_latency:          0
CYCLE:   2746000052 Utilization st q (incomplete):  0
CYCLE:   2746000052 WDMA bytes sent:          0
CYCLE:   2746000052 Utilization ex q:  0
CYCLE:   2746000052 Utilization ex q (incomplete):  0
CYCLE:   2746000052 Utilization st q (incomplete):  0
CYCLE:   2746000052 Utilization ld q (incomplete):  0
CYCLE:   2746000052 WDMA total latency:          0
CYCLE:   2746000052 Utilization ex q:  0
CYCLE:   2746000052 Utilization:  0
CYCLE:   2746000052 Utilization ex q (incomplete):  0
CYCLE:   2748000052 Utilization ld q (incomplete):  0
CYCLE:   2748000052 RDMA bytes rec:          0
CYCLE:   2748000052 Utilization st q:  0
CYCLE:   2748000052 Utilization ld q:  0
CYCLE:   2748000052 Utilization:  0
CYCLE:   2748000052 Utilization ld q:  0
CYCLE:   2748000052 Utilization st q:  0
CYCLE:   2748000052 rdma_total_latency:          0
CYCLE:   2748000052 Utilization st q (incomplete):  0
CYCLE:   2748000052 WDMA bytes sent:          0
CYCLE:   2748000052 Utilization ex q:  0
CYCLE:   2748000052 Utilization ex q (incomplete):  0
CYCLE:   2748000052 Utilization st q (incomplete):  0
CYCLE:   2748000052 Utilization ld q (incomplete):  0
CYCLE:   2748000052 WDMA total latency:          0
CYCLE:   2748000052 Utilization ex q:  0
CYCLE:   2748000052 Utilization:  0
CYCLE:   2748000052 Utilization ex q (incomplete):  0
CYCLE:   2750000052 Utilization ld q (incomplete):  0
CYCLE:   2750000052 RDMA bytes rec:          0
CYCLE:   2750000052 Utilization st q:  0
CYCLE:   2750000052 Utilization ld q:  0
CYCLE:   2750000052 Utilization:  0
CYCLE:   2750000052 Utilization ld q:  0
CYCLE:   2750000052 Utilization st q:  0
CYCLE:   2750000052 rdma_total_latency:          0
CYCLE:   2750000052 Utilization st q (incomplete):  0
CYCLE:   2750000052 WDMA bytes sent:          0
CYCLE:   2750000052 Utilization ex q:  0
CYCLE:   2750000052 Utilization ex q (incomplete):  0
CYCLE:   2750000052 Utilization st q (incomplete):  0
CYCLE:   2750000052 Utilization ld q (incomplete):  0
CYCLE:   2750000052 WDMA total latency:          0
CYCLE:   2750000052 Utilization ex q:  0
CYCLE:   2750000052 Utilization:  0
CYCLE:   2750000052 Utilization ex q (incomplete):  0
CYCLE:   2752000052 Utilization ld q (incomplete):  0
CYCLE:   2752000052 RDMA bytes rec:          0
CYCLE:   2752000052 Utilization st q:  0
CYCLE:   2752000052 Utilization ld q:  0
CYCLE:   2752000052 Utilization:  0
CYCLE:   2752000052 Utilization ld q:  0
CYCLE:   2752000052 Utilization st q:  0
CYCLE:   2752000052 rdma_total_latency:          0
CYCLE:   2752000052 Utilization st q (incomplete):  0
CYCLE:   2752000052 WDMA bytes sent:          0
CYCLE:   2752000052 Utilization ex q:  0
CYCLE:   2752000052 Utilization ex q (incomplete):  0
CYCLE:   2752000052 Utilization st q (incomplete):  0
CYCLE:   2752000052 Utilization ld q (incomplete):  0
CYCLE:   2752000052 WDMA total latency:          0
CYCLE:   2752000052 Utilization ex q:  0
CYCLE:   2752000052 Utilization:  0
CYCLE:   2752000052 Utilization ex q (incomplete):  0
CYCLE:   2754000052 Utilization ld q (incomplete):  0
CYCLE:   2754000052 RDMA bytes rec:          0
CYCLE:   2754000052 Utilization st q:  0
CYCLE:   2754000052 Utilization ld q:  0
CYCLE:   2754000052 Utilization:  0
CYCLE:   2754000052 Utilization ld q:  0
CYCLE:   2754000052 Utilization st q:  0
CYCLE:   2754000052 rdma_total_latency:          0
CYCLE:   2754000052 Utilization st q (incomplete):  0
CYCLE:   2754000052 WDMA bytes sent:          0
CYCLE:   2754000052 Utilization ex q:  0
CYCLE:   2754000052 Utilization ex q (incomplete):  0
CYCLE:   2754000052 Utilization st q (incomplete):  0
CYCLE:   2754000052 Utilization ld q (incomplete):  0
CYCLE:   2754000052 WDMA total latency:          0
CYCLE:   2754000052 Utilization ex q:  0
CYCLE:   2754000052 Utilization:  0
CYCLE:   2754000052 Utilization ex q (incomplete):  0
CYCLE:   2756000052 Utilization ld q (incomplete):  0
CYCLE:   2756000052 RDMA bytes rec:          0
CYCLE:   2756000052 Utilization st q:  0
CYCLE:   2756000052 Utilization ld q:  0
CYCLE:   2756000052 Utilization:  0
CYCLE:   2756000052 Utilization ld q:  0
CYCLE:   2756000052 Utilization st q:  0
CYCLE:   2756000052 rdma_total_latency:          0
CYCLE:   2756000052 Utilization st q (incomplete):  0
CYCLE:   2756000052 WDMA bytes sent:          0
CYCLE:   2756000052 Utilization ex q:  0
CYCLE:   2756000052 Utilization ex q (incomplete):  0
CYCLE:   2756000052 Utilization st q (incomplete):  0
CYCLE:   2756000052 Utilization ld q (incomplete):  0
CYCLE:   2756000052 WDMA total latency:          0
CYCLE:   2756000052 Utilization ex q:  0
CYCLE:   2756000052 Utilization:  0
CYCLE:   2756000052 Utilization ex q (incomplete):  0
CYCLE:   2758000052 Utilization ld q (incomplete):  0
CYCLE:   2758000052 RDMA bytes rec:          0
CYCLE:   2758000052 Utilization st q:  0
CYCLE:   2758000052 Utilization ld q:  0
CYCLE:   2758000052 Utilization:  0
CYCLE:   2758000052 Utilization ld q:  0
CYCLE:   2758000052 Utilization st q:  0
CYCLE:   2758000052 rdma_total_latency:          0
CYCLE:   2758000052 Utilization st q (incomplete):  0
CYCLE:   2758000052 WDMA bytes sent:          0
CYCLE:   2758000052 Utilization ex q:  0
CYCLE:   2758000052 Utilization ex q (incomplete):  0
CYCLE:   2758000052 Utilization st q (incomplete):  0
CYCLE:   2758000052 Utilization ld q (incomplete):  0
CYCLE:   2758000052 WDMA total latency:          0
CYCLE:   2758000052 Utilization ex q:  0
CYCLE:   2758000052 Utilization:  0
CYCLE:   2758000052 Utilization ex q (incomplete):  0
CYCLE:   2760000052 Utilization ld q (incomplete):  0
CYCLE:   2760000052 RDMA bytes rec:          0
CYCLE:   2760000052 Utilization st q:  0
CYCLE:   2760000052 Utilization ld q:  0
CYCLE:   2760000052 Utilization:  0
CYCLE:   2760000052 Utilization ld q:  0
CYCLE:   2760000052 Utilization st q:  0
CYCLE:   2760000052 rdma_total_latency:          0
CYCLE:   2760000052 Utilization st q (incomplete):  0
CYCLE:   2760000052 WDMA bytes sent:          0
CYCLE:   2760000052 Utilization ex q:  0
CYCLE:   2760000052 Utilization ex q (incomplete):  0
CYCLE:   2760000052 Utilization st q (incomplete):  0
CYCLE:   2760000052 Utilization ld q (incomplete):  0
CYCLE:   2760000052 WDMA total latency:          0
CYCLE:   2760000052 Utilization ex q:  0
CYCLE:   2760000052 Utilization:  0
CYCLE:   2760000052 Utilization ex q (incomplete):  0
CYCLE:   2762000052 Utilization ld q (incomplete):  0
CYCLE:   2762000052 RDMA bytes rec:          0
CYCLE:   2762000052 Utilization st q:  0
CYCLE:   2762000052 Utilization ld q:  0
CYCLE:   2762000052 Utilization:  0
CYCLE:   2762000052 Utilization ld q:  0
CYCLE:   2762000052 Utilization st q:  0
CYCLE:   2762000052 rdma_total_latency:          0
CYCLE:   2762000052 Utilization st q (incomplete):  0
CYCLE:   2762000052 WDMA bytes sent:          0
CYCLE:   2762000052 Utilization ex q:  0
CYCLE:   2762000052 Utilization ex q (incomplete):  0
CYCLE:   2762000052 Utilization st q (incomplete):  0
CYCLE:   2762000052 Utilization ld q (incomplete):  0
CYCLE:   2762000052 WDMA total latency:          0
CYCLE:   2762000052 Utilization ex q:  0
CYCLE:   2762000052 Utilization:  0
CYCLE:   2762000052 Utilization ex q (incomplete):  0
CYCLE:   2764000052 Utilization ld q (incomplete):  0
CYCLE:   2764000052 RDMA bytes rec:          0
CYCLE:   2764000052 Utilization st q:  0
CYCLE:   2764000052 Utilization ld q:  0
CYCLE:   2764000052 Utilization:  0
CYCLE:   2764000052 Utilization ld q:  0
CYCLE:   2764000052 Utilization st q:  0
CYCLE:   2764000052 rdma_total_latency:          0
CYCLE:   2764000052 Utilization st q (incomplete):  0
CYCLE:   2764000052 WDMA bytes sent:          0
CYCLE:   2764000052 Utilization ex q:  0
CYCLE:   2764000052 Utilization ex q (incomplete):  0
CYCLE:   2764000052 Utilization st q (incomplete):  0
CYCLE:   2764000052 Utilization ld q (incomplete):  0
CYCLE:   2764000052 WDMA total latency:          0
CYCLE:   2764000052 Utilization ex q:  0
CYCLE:   2764000052 Utilization:  0
CYCLE:   2764000052 Utilization ex q (incomplete):  0
CYCLE:   2766000052 Utilization ld q (incomplete):  0
CYCLE:   2766000052 RDMA bytes rec:          0
CYCLE:   2766000052 Utilization st q:  0
CYCLE:   2766000052 Utilization ld q:  0
CYCLE:   2766000052 Utilization:  0
CYCLE:   2766000052 Utilization ld q:  0
CYCLE:   2766000052 Utilization st q:  0
CYCLE:   2766000052 rdma_total_latency:          0
CYCLE:   2766000052 Utilization st q (incomplete):  0
CYCLE:   2766000052 WDMA bytes sent:          0
CYCLE:   2766000052 Utilization ex q:  0
CYCLE:   2766000052 Utilization ex q (incomplete):  0
CYCLE:   2766000052 Utilization st q (incomplete):  0
CYCLE:   2766000052 Utilization ld q (incomplete):  0
CYCLE:   2766000052 WDMA total latency:          0
CYCLE:   2766000052 Utilization ex q:  0
CYCLE:   2766000052 Utilization:  0
CYCLE:   2766000052 Utilization ex q (incomplete):  0
CYCLE:   2768000052 Utilization ld q (incomplete):  0
CYCLE:   2768000052 RDMA bytes rec:          0
CYCLE:   2768000052 Utilization st q:  0
CYCLE:   2768000052 Utilization ld q:  0
CYCLE:   2768000052 Utilization:  0
CYCLE:   2768000052 Utilization ld q:  0
CYCLE:   2768000052 Utilization st q:  0
CYCLE:   2768000052 rdma_total_latency:          0
CYCLE:   2768000052 Utilization st q (incomplete):  0
CYCLE:   2768000052 WDMA bytes sent:          0
CYCLE:   2768000052 Utilization ex q:  0
CYCLE:   2768000052 Utilization ex q (incomplete):  0
CYCLE:   2768000052 Utilization st q (incomplete):  0
CYCLE:   2768000052 Utilization ld q (incomplete):  0
CYCLE:   2768000052 WDMA total latency:          0
CYCLE:   2768000052 Utilization ex q:  0
CYCLE:   2768000052 Utilization:  0
CYCLE:   2768000052 Utilization ex q (incomplete):  0
CYCLE:   2770000052 Utilization ld q (incomplete):  0
CYCLE:   2770000052 RDMA bytes rec:          0
CYCLE:   2770000052 Utilization st q:  0
CYCLE:   2770000052 Utilization ld q:  0
CYCLE:   2770000052 Utilization:  0
CYCLE:   2770000052 Utilization ld q:  0
CYCLE:   2770000052 Utilization st q:  0
CYCLE:   2770000052 rdma_total_latency:          0
CYCLE:   2770000052 Utilization st q (incomplete):  0
CYCLE:   2770000052 WDMA bytes sent:          0
CYCLE:   2770000052 Utilization ex q:  0
CYCLE:   2770000052 Utilization ex q (incomplete):  0
CYCLE:   2770000052 Utilization st q (incomplete):  0
CYCLE:   2770000052 Utilization ld q (incomplete):  0
CYCLE:   2770000052 WDMA total latency:          0
CYCLE:   2770000052 Utilization ex q:  0
CYCLE:   2770000052 Utilization:  0
CYCLE:   2770000052 Utilization ex q (incomplete):  0
CYCLE:   2772000052 Utilization ld q (incomplete):  0
CYCLE:   2772000052 RDMA bytes rec:          0
CYCLE:   2772000052 Utilization st q:  0
CYCLE:   2772000052 Utilization ld q:  0
CYCLE:   2772000052 Utilization:  0
CYCLE:   2772000052 Utilization ld q:  0
CYCLE:   2772000052 Utilization st q:  0
CYCLE:   2772000052 rdma_total_latency:          0
CYCLE:   2772000052 Utilization st q (incomplete):  0
CYCLE:   2772000052 WDMA bytes sent:          0
CYCLE:   2772000052 Utilization ex q:  0
CYCLE:   2772000052 Utilization ex q (incomplete):  0
CYCLE:   2772000052 Utilization st q (incomplete):  0
CYCLE:   2772000052 Utilization ld q (incomplete):  0
CYCLE:   2772000052 WDMA total latency:          0
CYCLE:   2772000052 Utilization ex q:  0
CYCLE:   2772000052 Utilization:  0
CYCLE:   2772000052 Utilization ex q (incomplete):  0
CYCLE:   2774000052 Utilization ld q (incomplete):  0
CYCLE:   2774000052 RDMA bytes rec:          0
CYCLE:   2774000052 Utilization st q:  0
CYCLE:   2774000052 Utilization ld q:  0
CYCLE:   2774000052 Utilization:  0
CYCLE:   2774000052 Utilization ld q:  0
CYCLE:   2774000052 Utilization st q:  0
CYCLE:   2774000052 rdma_total_latency:          0
CYCLE:   2774000052 Utilization st q (incomplete):  0
CYCLE:   2774000052 WDMA bytes sent:          0
CYCLE:   2774000052 Utilization ex q:  0
CYCLE:   2774000052 Utilization ex q (incomplete):  0
CYCLE:   2774000052 Utilization st q (incomplete):  0
CYCLE:   2774000052 Utilization ld q (incomplete):  0
CYCLE:   2774000052 WDMA total latency:          0
CYCLE:   2774000052 Utilization ex q:  0
CYCLE:   2774000052 Utilization:  0
CYCLE:   2774000052 Utilization ex q (incomplete):  0
CYCLE:   2776000052 Utilization ld q (incomplete):  0
CYCLE:   2776000052 RDMA bytes rec:          0
CYCLE:   2776000052 Utilization st q:  0
CYCLE:   2776000052 Utilization ld q:  0
CYCLE:   2776000052 Utilization:  0
CYCLE:   2776000052 Utilization ld q:  0
CYCLE:   2776000052 Utilization st q:  0
CYCLE:   2776000052 rdma_total_latency:          0
CYCLE:   2776000052 Utilization st q (incomplete):  0
CYCLE:   2776000052 WDMA bytes sent:          0
CYCLE:   2776000052 Utilization ex q:  0
CYCLE:   2776000052 Utilization ex q (incomplete):  0
CYCLE:   2776000052 Utilization st q (incomplete):  0
CYCLE:   2776000052 Utilization ld q (incomplete):  0
CYCLE:   2776000052 WDMA total latency:          0
CYCLE:   2776000052 Utilization ex q:  0
CYCLE:   2776000052 Utilization:  0
CYCLE:   2776000052 Utilization ex q (incomplete):  0
CYCLE:   2778000052 Utilization ld q (incomplete):  0
CYCLE:   2778000052 RDMA bytes rec:          0
CYCLE:   2778000052 Utilization st q:  0
CYCLE:   2778000052 Utilization ld q:  0
CYCLE:   2778000052 Utilization:  0
CYCLE:   2778000052 Utilization ld q:  0
CYCLE:   2778000052 Utilization st q:  0
CYCLE:   2778000052 rdma_total_latency:          0
CYCLE:   2778000052 Utilization st q (incomplete):  0
CYCLE:   2778000052 WDMA bytes sent:          0
CYCLE:   2778000052 Utilization ex q:  0
CYCLE:   2778000052 Utilization ex q (incomplete):  0
CYCLE:   2778000052 Utilization st q (incomplete):  0
CYCLE:   2778000052 Utilization ld q (incomplete):  0
CYCLE:   2778000052 WDMA total latency:          0
CYCLE:   2778000052 Utilization ex q:  0
CYCLE:   2778000052 Utilization:  0
CYCLE:   2778000052 Utilization ex q (incomplete):  0
CYCLE:   2780000052 Utilization ld q (incomplete):  0
CYCLE:   2780000052 RDMA bytes rec:          0
CYCLE:   2780000052 Utilization st q:  0
CYCLE:   2780000052 Utilization ld q:  0
CYCLE:   2780000052 Utilization:  0
CYCLE:   2780000052 Utilization ld q:  0
CYCLE:   2780000052 Utilization st q:  0
CYCLE:   2780000052 rdma_total_latency:          0
CYCLE:   2780000052 Utilization st q (incomplete):  0
CYCLE:   2780000052 WDMA bytes sent:          0
CYCLE:   2780000052 Utilization ex q:  0
CYCLE:   2780000052 Utilization ex q (incomplete):  0
CYCLE:   2780000052 Utilization st q (incomplete):  0
CYCLE:   2780000052 Utilization ld q (incomplete):  0
CYCLE:   2780000052 WDMA total latency:          0
CYCLE:   2780000052 Utilization ex q:  0
CYCLE:   2780000052 Utilization:  0
CYCLE:   2780000052 Utilization ex q (incomplete):  0
CYCLE:   2782000052 Utilization ld q (incomplete):  0
CYCLE:   2782000052 RDMA bytes rec:          0
CYCLE:   2782000052 Utilization st q:  0
CYCLE:   2782000052 Utilization ld q:  0
CYCLE:   2782000052 Utilization:  0
CYCLE:   2782000052 Utilization ld q:  0
CYCLE:   2782000052 Utilization st q:  0
CYCLE:   2782000052 rdma_total_latency:          0
CYCLE:   2782000052 Utilization st q (incomplete):  0
CYCLE:   2782000052 WDMA bytes sent:          0
CYCLE:   2782000052 Utilization ex q:  0
CYCLE:   2782000052 Utilization ex q (incomplete):  0
CYCLE:   2782000052 Utilization st q (incomplete):  0
CYCLE:   2782000052 Utilization ld q (incomplete):  0
CYCLE:   2782000052 WDMA total latency:          0
CYCLE:   2782000052 Utilization ex q:  0
CYCLE:   2782000052 Utilization:  0
CYCLE:   2782000052 Utilization ex q (incomplete):  0
CYCLE:   2784000052 Utilization ld q (incomplete):  0
CYCLE:   2784000052 RDMA bytes rec:          0
CYCLE:   2784000052 Utilization st q:  0
CYCLE:   2784000052 Utilization ld q:  0
CYCLE:   2784000052 Utilization:  0
CYCLE:   2784000052 Utilization ld q:  0
CYCLE:   2784000052 Utilization st q:  0
CYCLE:   2784000052 rdma_total_latency:          0
CYCLE:   2784000052 Utilization st q (incomplete):  0
CYCLE:   2784000052 WDMA bytes sent:          0
CYCLE:   2784000052 Utilization ex q:  0
CYCLE:   2784000052 Utilization ex q (incomplete):  0
CYCLE:   2784000052 Utilization st q (incomplete):  0
CYCLE:   2784000052 Utilization ld q (incomplete):  0
CYCLE:   2784000052 WDMA total latency:          0
CYCLE:   2784000052 Utilization ex q:  0
CYCLE:   2784000052 Utilization:  0
CYCLE:   2784000052 Utilization ex q (incomplete):  0
CYCLE:   2786000052 Utilization ld q (incomplete):  0
CYCLE:   2786000052 RDMA bytes rec:          0
CYCLE:   2786000052 Utilization st q:  0
CYCLE:   2786000052 Utilization ld q:  0
CYCLE:   2786000052 Utilization:  0
CYCLE:   2786000052 Utilization ld q:  0
CYCLE:   2786000052 Utilization st q:  0
CYCLE:   2786000052 rdma_total_latency:          0
CYCLE:   2786000052 Utilization st q (incomplete):  0
CYCLE:   2786000052 WDMA bytes sent:          0
CYCLE:   2786000052 Utilization ex q:  0
CYCLE:   2786000052 Utilization ex q (incomplete):  0
CYCLE:   2786000052 Utilization st q (incomplete):  0
CYCLE:   2786000052 Utilization ld q (incomplete):  0
CYCLE:   2786000052 WDMA total latency:          0
CYCLE:   2786000052 Utilization ex q:  0
CYCLE:   2786000052 Utilization:  0
CYCLE:   2786000052 Utilization ex q (incomplete):  0
CYCLE:   2788000052 Utilization ld q (incomplete):  0
CYCLE:   2788000052 RDMA bytes rec:          0
CYCLE:   2788000052 Utilization st q:  0
CYCLE:   2788000052 Utilization ld q:  0
CYCLE:   2788000052 Utilization:  0
CYCLE:   2788000052 Utilization ld q:  0
CYCLE:   2788000052 Utilization st q:  0
CYCLE:   2788000052 rdma_total_latency:          0
CYCLE:   2788000052 Utilization st q (incomplete):  0
CYCLE:   2788000052 WDMA bytes sent:          0
CYCLE:   2788000052 Utilization ex q:  0
CYCLE:   2788000052 Utilization ex q (incomplete):  0
CYCLE:   2788000052 Utilization st q (incomplete):  0
CYCLE:   2788000052 Utilization ld q (incomplete):  0
CYCLE:   2788000052 WDMA total latency:          0
CYCLE:   2788000052 Utilization ex q:  0
CYCLE:   2788000052 Utilization:  0
CYCLE:   2788000052 Utilization ex q (incomplete):  0
CYCLE:   2790000052 Utilization ld q (incomplete):  0
CYCLE:   2790000052 RDMA bytes rec:          0
CYCLE:   2790000052 Utilization st q:  0
CYCLE:   2790000052 Utilization ld q:  0
CYCLE:   2790000052 Utilization:  0
CYCLE:   2790000052 Utilization ld q:  0
CYCLE:   2790000052 Utilization st q:  0
CYCLE:   2790000052 rdma_total_latency:          0
CYCLE:   2790000052 Utilization st q (incomplete):  0
CYCLE:   2790000052 WDMA bytes sent:          0
CYCLE:   2790000052 Utilization ex q:  0
CYCLE:   2790000052 Utilization ex q (incomplete):  0
CYCLE:   2790000052 Utilization st q (incomplete):  0
CYCLE:   2790000052 Utilization ld q (incomplete):  0
CYCLE:   2790000052 WDMA total latency:          0
CYCLE:   2790000052 Utilization ex q:  0
CYCLE:   2790000052 Utilization:  0
CYCLE:   2790000052 Utilization ex q (incomplete):  0
CYCLE:   2792000052 Utilization ld q (incomplete):  0
CYCLE:   2792000052 RDMA bytes rec:          0
CYCLE:   2792000052 Utilization st q:  0
CYCLE:   2792000052 Utilization ld q:  0
CYCLE:   2792000052 Utilization:  0
CYCLE:   2792000052 Utilization ld q:  0
CYCLE:   2792000052 Utilization st q:  0
CYCLE:   2792000052 rdma_total_latency:          0
CYCLE:   2792000052 Utilization st q (incomplete):  0
CYCLE:   2792000052 WDMA bytes sent:          0
CYCLE:   2792000052 Utilization ex q:  0
CYCLE:   2792000052 Utilization ex q (incomplete):  0
CYCLE:   2792000052 Utilization st q (incomplete):  0
CYCLE:   2792000052 Utilization ld q (incomplete):  0
CYCLE:   2792000052 WDMA total latency:          0
CYCLE:   2792000052 Utilization ex q:  0
CYCLE:   2792000052 Utilization:  0
CYCLE:   2792000052 Utilization ex q (incomplete):  0
CYCLE:   2794000052 Utilization ld q (incomplete):  0
CYCLE:   2794000052 RDMA bytes rec:          0
CYCLE:   2794000052 Utilization st q:  0
CYCLE:   2794000052 Utilization ld q:  0
CYCLE:   2794000052 Utilization:  0
CYCLE:   2794000052 Utilization ld q:  0
CYCLE:   2794000052 Utilization st q:  0
CYCLE:   2794000052 rdma_total_latency:          0
CYCLE:   2794000052 Utilization st q (incomplete):  0
CYCLE:   2794000052 WDMA bytes sent:          0
CYCLE:   2794000052 Utilization ex q:  0
CYCLE:   2794000052 Utilization ex q (incomplete):  0
CYCLE:   2794000052 Utilization st q (incomplete):  0
CYCLE:   2794000052 Utilization ld q (incomplete):  0
CYCLE:   2794000052 WDMA total latency:          0
CYCLE:   2794000052 Utilization ex q:  0
CYCLE:   2794000052 Utilization:  0
CYCLE:   2794000052 Utilization ex q (incomplete):  0
CYCLE:   2796000052 Utilization ld q (incomplete):  0
CYCLE:   2796000052 RDMA bytes rec:          0
CYCLE:   2796000052 Utilization st q:  0
CYCLE:   2796000052 Utilization ld q:  0
CYCLE:   2796000052 Utilization:  0
CYCLE:   2796000052 Utilization ld q:  0
CYCLE:   2796000052 Utilization st q:  0
CYCLE:   2796000052 rdma_total_latency:          0
CYCLE:   2796000052 Utilization st q (incomplete):  0
CYCLE:   2796000052 WDMA bytes sent:          0
CYCLE:   2796000052 Utilization ex q:  0
CYCLE:   2796000052 Utilization ex q (incomplete):  0
CYCLE:   2796000052 Utilization st q (incomplete):  0
CYCLE:   2796000052 Utilization ld q (incomplete):  0
CYCLE:   2796000052 WDMA total latency:          0
CYCLE:   2796000052 Utilization ex q:  0
CYCLE:   2796000052 Utilization:  0
CYCLE:   2796000052 Utilization ex q (incomplete):  0
CYCLE:   2798000052 Utilization ld q (incomplete):  0
CYCLE:   2798000052 RDMA bytes rec:          0
CYCLE:   2798000052 Utilization st q:  0
CYCLE:   2798000052 Utilization ld q:  0
CYCLE:   2798000052 Utilization:  0
CYCLE:   2798000052 Utilization ld q:  0
CYCLE:   2798000052 Utilization st q:  0
CYCLE:   2798000052 rdma_total_latency:          0
CYCLE:   2798000052 Utilization st q (incomplete):  0
CYCLE:   2798000052 WDMA bytes sent:          0
CYCLE:   2798000052 Utilization ex q:  0
CYCLE:   2798000052 Utilization ex q (incomplete):  0
CYCLE:   2798000052 Utilization st q (incomplete):  0
CYCLE:   2798000052 Utilization ld q (incomplete):  0
CYCLE:   2798000052 WDMA total latency:          0
CYCLE:   2798000052 Utilization ex q:  0
CYCLE:   2798000052 Utilization:  0
CYCLE:   2798000052 Utilization ex q (incomplete):  0
CYCLE:   2800000052 Utilization ld q (incomplete):  0
CYCLE:   2800000052 RDMA bytes rec:          0
CYCLE:   2800000052 Utilization st q:  0
CYCLE:   2800000052 Utilization ld q:  0
CYCLE:   2800000052 Utilization:  0
CYCLE:   2800000052 Utilization ld q:  0
CYCLE:   2800000052 Utilization st q:  0
CYCLE:   2800000052 rdma_total_latency:          0
CYCLE:   2800000052 Utilization st q (incomplete):  0
CYCLE:   2800000052 WDMA bytes sent:          0
CYCLE:   2800000052 Utilization ex q:  0
CYCLE:   2800000052 Utilization ex q (incomplete):  0
CYCLE:   2800000052 Utilization st q (incomplete):  0
CYCLE:   2800000052 Utilization ld q (incomplete):  0
CYCLE:   2800000052 WDMA total latency:          0
CYCLE:   2800000052 Utilization ex q:  0
CYCLE:   2800000052 Utilization:  0
CYCLE:   2800000052 Utilization ex q (incomplete):  0
CYCLE:   2802000052 Utilization ld q (incomplete):  0
CYCLE:   2802000052 RDMA bytes rec:          0
CYCLE:   2802000052 Utilization st q:  0
CYCLE:   2802000052 Utilization ld q:  0
CYCLE:   2802000052 Utilization:  0
CYCLE:   2802000052 Utilization ld q:  0
CYCLE:   2802000052 Utilization st q:  0
CYCLE:   2802000052 rdma_total_latency:          0
CYCLE:   2802000052 Utilization st q (incomplete):  0
CYCLE:   2802000052 WDMA bytes sent:          0
CYCLE:   2802000052 Utilization ex q:  0
CYCLE:   2802000052 Utilization ex q (incomplete):  0
CYCLE:   2802000052 Utilization st q (incomplete):  0
CYCLE:   2802000052 Utilization ld q (incomplete):  0
CYCLE:   2802000052 WDMA total latency:          0
CYCLE:   2802000052 Utilization ex q:  0
CYCLE:   2802000052 Utilization:  0
CYCLE:   2802000052 Utilization ex q (incomplete):  0
CYCLE:   2804000052 Utilization ld q (incomplete):  0
CYCLE:   2804000052 RDMA bytes rec:          0
CYCLE:   2804000052 Utilization st q:  0
CYCLE:   2804000052 Utilization ld q:  0
CYCLE:   2804000052 Utilization:  0
CYCLE:   2804000052 Utilization ld q:  0
CYCLE:   2804000052 Utilization st q:  0
CYCLE:   2804000052 rdma_total_latency:          0
CYCLE:   2804000052 Utilization st q (incomplete):  0
CYCLE:   2804000052 WDMA bytes sent:          0
CYCLE:   2804000052 Utilization ex q:  0
CYCLE:   2804000052 Utilization ex q (incomplete):  0
CYCLE:   2804000052 Utilization st q (incomplete):  0
CYCLE:   2804000052 Utilization ld q (incomplete):  0
CYCLE:   2804000052 WDMA total latency:          0
CYCLE:   2804000052 Utilization ex q:  0
CYCLE:   2804000052 Utilization:  0
CYCLE:   2804000052 Utilization ex q (incomplete):  0
CYCLE:   2806000052 Utilization ld q (incomplete):  0
CYCLE:   2806000052 RDMA bytes rec:          0
CYCLE:   2806000052 Utilization st q:  0
CYCLE:   2806000052 Utilization ld q:  0
CYCLE:   2806000052 Utilization:  0
CYCLE:   2806000052 Utilization ld q:  0
CYCLE:   2806000052 Utilization st q:  0
CYCLE:   2806000052 rdma_total_latency:          0
CYCLE:   2806000052 Utilization st q (incomplete):  0
CYCLE:   2806000052 WDMA bytes sent:          0
CYCLE:   2806000052 Utilization ex q:  0
CYCLE:   2806000052 Utilization ex q (incomplete):  0
CYCLE:   2806000052 Utilization st q (incomplete):  0
CYCLE:   2806000052 Utilization ld q (incomplete):  0
CYCLE:   2806000052 WDMA total latency:          0
CYCLE:   2806000052 Utilization ex q:  0
CYCLE:   2806000052 Utilization:  0
CYCLE:   2806000052 Utilization ex q (incomplete):  0
CYCLE:   2808000052 Utilization ld q (incomplete):  0
CYCLE:   2808000052 RDMA bytes rec:          0
CYCLE:   2808000052 Utilization st q:  0
CYCLE:   2808000052 Utilization ld q:  0
CYCLE:   2808000052 Utilization:  0
CYCLE:   2808000052 Utilization ld q:  0
CYCLE:   2808000052 Utilization st q:  0
CYCLE:   2808000052 rdma_total_latency:          0
CYCLE:   2808000052 Utilization st q (incomplete):  0
CYCLE:   2808000052 WDMA bytes sent:          0
CYCLE:   2808000052 Utilization ex q:  0
CYCLE:   2808000052 Utilization ex q (incomplete):  0
CYCLE:   2808000052 Utilization st q (incomplete):  0
CYCLE:   2808000052 Utilization ld q (incomplete):  0
CYCLE:   2808000052 WDMA total latency:          0
CYCLE:   2808000052 Utilization ex q:  0
CYCLE:   2808000052 Utilization:  0
CYCLE:   2808000052 Utilization ex q (incomplete):  0
CYCLE:   2810000052 Utilization ld q (incomplete):  0
CYCLE:   2810000052 RDMA bytes rec:          0
CYCLE:   2810000052 Utilization st q:  0
CYCLE:   2810000052 Utilization ld q:  0
CYCLE:   2810000052 Utilization:  0
CYCLE:   2810000052 Utilization ld q:  0
CYCLE:   2810000052 Utilization st q:  0
CYCLE:   2810000052 rdma_total_latency:          0
CYCLE:   2810000052 Utilization st q (incomplete):  0
CYCLE:   2810000052 WDMA bytes sent:          0
CYCLE:   2810000052 Utilization ex q:  0
CYCLE:   2810000052 Utilization ex q (incomplete):  0
CYCLE:   2810000052 Utilization st q (incomplete):  0
CYCLE:   2810000052 Utilization ld q (incomplete):  0
CYCLE:   2810000052 WDMA total latency:          0
CYCLE:   2810000052 Utilization ex q:  0
CYCLE:   2810000052 Utilization:  0
CYCLE:   2810000052 Utilization ex q (incomplete):  0
CYCLE:   2812000052 Utilization ld q (incomplete):  0
CYCLE:   2812000052 RDMA bytes rec:          0
CYCLE:   2812000052 Utilization st q:  0
CYCLE:   2812000052 Utilization ld q:  0
CYCLE:   2812000052 Utilization:  0
CYCLE:   2812000052 Utilization ld q:  0
CYCLE:   2812000052 Utilization st q:  0
CYCLE:   2812000052 rdma_total_latency:          0
CYCLE:   2812000052 Utilization st q (incomplete):  0
CYCLE:   2812000052 WDMA bytes sent:          0
CYCLE:   2812000052 Utilization ex q:  0
CYCLE:   2812000052 Utilization ex q (incomplete):  0
CYCLE:   2812000052 Utilization st q (incomplete):  0
CYCLE:   2812000052 Utilization ld q (incomplete):  0
CYCLE:   2812000052 WDMA total latency:          0
CYCLE:   2812000052 Utilization ex q:  0
CYCLE:   2812000052 Utilization:  0
CYCLE:   2812000052 Utilization ex q (incomplete):  0
CYCLE:   2814000052 Utilization ld q (incomplete):  0
CYCLE:   2814000052 RDMA bytes rec:          0
CYCLE:   2814000052 Utilization st q:  0
CYCLE:   2814000052 Utilization ld q:  0
CYCLE:   2814000052 Utilization:  0
CYCLE:   2814000052 Utilization ld q:  0
CYCLE:   2814000052 Utilization st q:  0
CYCLE:   2814000052 rdma_total_latency:          0
CYCLE:   2814000052 Utilization st q (incomplete):  0
CYCLE:   2814000052 WDMA bytes sent:          0
CYCLE:   2814000052 Utilization ex q:  0
CYCLE:   2814000052 Utilization ex q (incomplete):  0
CYCLE:   2814000052 Utilization st q (incomplete):  0
CYCLE:   2814000052 Utilization ld q (incomplete):  0
CYCLE:   2814000052 WDMA total latency:          0
CYCLE:   2814000052 Utilization ex q:  0
CYCLE:   2814000052 Utilization:  0
CYCLE:   2814000052 Utilization ex q (incomplete):  0
CYCLE:   2816000052 Utilization ld q (incomplete):  0
CYCLE:   2816000052 RDMA bytes rec:          0
CYCLE:   2816000052 Utilization st q:  0
CYCLE:   2816000052 Utilization ld q:  0
CYCLE:   2816000052 Utilization:  0
CYCLE:   2816000052 Utilization ld q:  0
CYCLE:   2816000052 Utilization st q:  0
CYCLE:   2816000052 rdma_total_latency:          0
CYCLE:   2816000052 Utilization st q (incomplete):  0
CYCLE:   2816000052 WDMA bytes sent:          0
CYCLE:   2816000052 Utilization ex q:  0
CYCLE:   2816000052 Utilization ex q (incomplete):  0
CYCLE:   2816000052 Utilization st q (incomplete):  0
CYCLE:   2816000052 Utilization ld q (incomplete):  0
CYCLE:   2816000052 WDMA total latency:          0
CYCLE:   2816000052 Utilization ex q:  0
CYCLE:   2816000052 Utilization:  0
CYCLE:   2816000052 Utilization ex q (incomplete):  0
CYCLE:   2818000052 Utilization ld q (incomplete):  0
CYCLE:   2818000052 RDMA bytes rec:          0
CYCLE:   2818000052 Utilization st q:  0
CYCLE:   2818000052 Utilization ld q:  0
CYCLE:   2818000052 Utilization:  0
CYCLE:   2818000052 Utilization ld q:  0
CYCLE:   2818000052 Utilization st q:  0
CYCLE:   2818000052 rdma_total_latency:          0
CYCLE:   2818000052 Utilization st q (incomplete):  0
CYCLE:   2818000052 WDMA bytes sent:          0
CYCLE:   2818000052 Utilization ex q:  0
CYCLE:   2818000052 Utilization ex q (incomplete):  0
CYCLE:   2818000052 Utilization st q (incomplete):  0
CYCLE:   2818000052 Utilization ld q (incomplete):  0
CYCLE:   2818000052 WDMA total latency:          0
CYCLE:   2818000052 Utilization ex q:  0
CYCLE:   2818000052 Utilization:  0
CYCLE:   2818000052 Utilization ex q (incomplete):  0
CYCLE:   2820000052 Utilization ld q (incomplete):  0
CYCLE:   2820000052 RDMA bytes rec:          0
CYCLE:   2820000052 Utilization st q:  0
CYCLE:   2820000052 Utilization ld q:  0
CYCLE:   2820000052 Utilization:  0
CYCLE:   2820000052 Utilization ld q:  0
CYCLE:   2820000052 Utilization st q:  0
CYCLE:   2820000052 rdma_total_latency:          0
CYCLE:   2820000052 Utilization st q (incomplete):  0
CYCLE:   2820000052 WDMA bytes sent:          0
CYCLE:   2820000052 Utilization ex q:  0
CYCLE:   2820000052 Utilization ex q (incomplete):  0
CYCLE:   2820000052 Utilization st q (incomplete):  0
CYCLE:   2820000052 Utilization ld q (incomplete):  0
CYCLE:   2820000052 WDMA total latency:          0
CYCLE:   2820000052 Utilization ex q:  0
CYCLE:   2820000052 Utilization:  0
CYCLE:   2820000052 Utilization ex q (incomplete):  0
CYCLE:   2822000052 Utilization ld q (incomplete):  0
CYCLE:   2822000052 RDMA bytes rec:          0
CYCLE:   2822000052 Utilization st q:  0
CYCLE:   2822000052 Utilization ld q:  0
CYCLE:   2822000052 Utilization:  0
CYCLE:   2822000052 Utilization ld q:  0
CYCLE:   2822000052 Utilization st q:  0
CYCLE:   2822000052 rdma_total_latency:          0
CYCLE:   2822000052 Utilization st q (incomplete):  0
CYCLE:   2822000052 WDMA bytes sent:          0
CYCLE:   2822000052 Utilization ex q:  0
CYCLE:   2822000052 Utilization ex q (incomplete):  0
CYCLE:   2822000052 Utilization st q (incomplete):  0
CYCLE:   2822000052 Utilization ld q (incomplete):  0
CYCLE:   2822000052 WDMA total latency:          0
CYCLE:   2822000052 Utilization ex q:  0
CYCLE:   2822000052 Utilization:  0
CYCLE:   2822000052 Utilization ex q (incomplete):  0
CYCLE:   2824000052 Utilization ld q (incomplete):  0
CYCLE:   2824000052 RDMA bytes rec:          0
CYCLE:   2824000052 Utilization st q:  0
CYCLE:   2824000052 Utilization ld q:  0
CYCLE:   2824000052 Utilization:  0
CYCLE:   2824000052 Utilization ld q:  0
CYCLE:   2824000052 Utilization st q:  0
CYCLE:   2824000052 rdma_total_latency:          0
CYCLE:   2824000052 Utilization st q (incomplete):  0
CYCLE:   2824000052 WDMA bytes sent:          0
CYCLE:   2824000052 Utilization ex q:  0
CYCLE:   2824000052 Utilization ex q (incomplete):  0
CYCLE:   2824000052 Utilization st q (incomplete):  0
CYCLE:   2824000052 Utilization ld q (incomplete):  0
CYCLE:   2824000052 WDMA total latency:          0
CYCLE:   2824000052 Utilization ex q:  0
CYCLE:   2824000052 Utilization:  0
CYCLE:   2824000052 Utilization ex q (incomplete):  0
CYCLE:   2826000052 Utilization ld q (incomplete):  0
CYCLE:   2826000052 RDMA bytes rec:          0
CYCLE:   2826000052 Utilization st q:  0
CYCLE:   2826000052 Utilization ld q:  0
CYCLE:   2826000052 Utilization:  0
CYCLE:   2826000052 Utilization ld q:  0
CYCLE:   2826000052 Utilization st q:  0
CYCLE:   2826000052 rdma_total_latency:          0
CYCLE:   2826000052 Utilization st q (incomplete):  0
CYCLE:   2826000052 WDMA bytes sent:          0
CYCLE:   2826000052 Utilization ex q:  0
CYCLE:   2826000052 Utilization ex q (incomplete):  0
CYCLE:   2826000052 Utilization st q (incomplete):  0
CYCLE:   2826000052 Utilization ld q (incomplete):  0
CYCLE:   2826000052 WDMA total latency:          0
CYCLE:   2826000052 Utilization ex q:  0
CYCLE:   2826000052 Utilization:  0
CYCLE:   2826000052 Utilization ex q (incomplete):  0
CYCLE:   2828000052 Utilization ld q (incomplete):  0
CYCLE:   2828000052 RDMA bytes rec:          0
CYCLE:   2828000052 Utilization st q:  0
CYCLE:   2828000052 Utilization ld q:  0
CYCLE:   2828000052 Utilization:  0
CYCLE:   2828000052 Utilization ld q:  0
CYCLE:   2828000052 Utilization st q:  0
CYCLE:   2828000052 rdma_total_latency:          0
CYCLE:   2828000052 Utilization st q (incomplete):  0
CYCLE:   2828000052 WDMA bytes sent:          0
CYCLE:   2828000052 Utilization ex q:  0
CYCLE:   2828000052 Utilization ex q (incomplete):  0
CYCLE:   2828000052 Utilization st q (incomplete):  0
CYCLE:   2828000052 Utilization ld q (incomplete):  0
CYCLE:   2828000052 WDMA total latency:          0
CYCLE:   2828000052 Utilization ex q:  0
CYCLE:   2828000052 Utilization:  0
CYCLE:   2828000052 Utilization ex q (incomplete):  0
CYCLE:   2830000052 Utilization ld q (incomplete):  0
CYCLE:   2830000052 RDMA bytes rec:          0
CYCLE:   2830000052 Utilization st q:  0
CYCLE:   2830000052 Utilization ld q:  0
CYCLE:   2830000052 Utilization:  0
CYCLE:   2830000052 Utilization ld q:  0
CYCLE:   2830000052 Utilization st q:  0
CYCLE:   2830000052 rdma_total_latency:          0
CYCLE:   2830000052 Utilization st q (incomplete):  0
CYCLE:   2830000052 WDMA bytes sent:          0
CYCLE:   2830000052 Utilization ex q:  0
CYCLE:   2830000052 Utilization ex q (incomplete):  0
CYCLE:   2830000052 Utilization st q (incomplete):  0
CYCLE:   2830000052 Utilization ld q (incomplete):  0
CYCLE:   2830000052 WDMA total latency:          0
CYCLE:   2830000052 Utilization ex q:  0
CYCLE:   2830000052 Utilization:  0
CYCLE:   2830000052 Utilization ex q (incomplete):  0
CYCLE:   2832000052 Utilization ld q (incomplete):  0
CYCLE:   2832000052 RDMA bytes rec:          0
CYCLE:   2832000052 Utilization st q:  0
CYCLE:   2832000052 Utilization ld q:  0
CYCLE:   2832000052 Utilization:  0
CYCLE:   2832000052 Utilization ld q:  0
CYCLE:   2832000052 Utilization st q:  0
CYCLE:   2832000052 rdma_total_latency:          0
CYCLE:   2832000052 Utilization st q (incomplete):  0
CYCLE:   2832000052 WDMA bytes sent:          0
CYCLE:   2832000052 Utilization ex q:  0
CYCLE:   2832000052 Utilization ex q (incomplete):  0
CYCLE:   2832000052 Utilization st q (incomplete):  0
CYCLE:   2832000052 Utilization ld q (incomplete):  0
CYCLE:   2832000052 WDMA total latency:          0
CYCLE:   2832000052 Utilization ex q:  0
CYCLE:   2832000052 Utilization:  0
CYCLE:   2832000052 Utilization ex q (incomplete):  0
CYCLE:   2834000052 Utilization ld q (incomplete):  0
CYCLE:   2834000052 RDMA bytes rec:          0
CYCLE:   2834000052 Utilization st q:  0
CYCLE:   2834000052 Utilization ld q:  0
CYCLE:   2834000052 Utilization:  0
CYCLE:   2834000052 Utilization ld q:  0
CYCLE:   2834000052 Utilization st q:  0
CYCLE:   2834000052 rdma_total_latency:          0
CYCLE:   2834000052 Utilization st q (incomplete):  0
CYCLE:   2834000052 WDMA bytes sent:          0
CYCLE:   2834000052 Utilization ex q:  0
CYCLE:   2834000052 Utilization ex q (incomplete):  0
CYCLE:   2834000052 Utilization st q (incomplete):  0
CYCLE:   2834000052 Utilization ld q (incomplete):  0
CYCLE:   2834000052 WDMA total latency:          0
CYCLE:   2834000052 Utilization ex q:  0
CYCLE:   2834000052 Utilization:  0
CYCLE:   2834000052 Utilization ex q (incomplete):  0
CYCLE:   2836000052 Utilization ld q (incomplete):  0
CYCLE:   2836000052 RDMA bytes rec:          0
CYCLE:   2836000052 Utilization st q:  0
CYCLE:   2836000052 Utilization ld q:  0
CYCLE:   2836000052 Utilization:  0
CYCLE:   2836000052 Utilization ld q:  0
CYCLE:   2836000052 Utilization st q:  0
CYCLE:   2836000052 rdma_total_latency:          0
CYCLE:   2836000052 Utilization st q (incomplete):  0
CYCLE:   2836000052 WDMA bytes sent:          0
CYCLE:   2836000052 Utilization ex q:  0
CYCLE:   2836000052 Utilization ex q (incomplete):  0
CYCLE:   2836000052 Utilization st q (incomplete):  0
CYCLE:   2836000052 Utilization ld q (incomplete):  0
CYCLE:   2836000052 WDMA total latency:          0
CYCLE:   2836000052 Utilization ex q:  0
CYCLE:   2836000052 Utilization:  0
CYCLE:   2836000052 Utilization ex q (incomplete):  0
CYCLE:   2838000052 Utilization ld q (incomplete):  0
CYCLE:   2838000052 RDMA bytes rec:          0
CYCLE:   2838000052 Utilization st q:  0
CYCLE:   2838000052 Utilization ld q:  0
CYCLE:   2838000052 Utilization:  0
CYCLE:   2838000052 Utilization ld q:  0
CYCLE:   2838000052 Utilization st q:  0
CYCLE:   2838000052 rdma_total_latency:          0
CYCLE:   2838000052 Utilization st q (incomplete):  0
CYCLE:   2838000052 WDMA bytes sent:          0
CYCLE:   2838000052 Utilization ex q:  0
CYCLE:   2838000052 Utilization ex q (incomplete):  0
CYCLE:   2838000052 Utilization st q (incomplete):  0
CYCLE:   2838000052 Utilization ld q (incomplete):  0
CYCLE:   2838000052 WDMA total latency:          0
CYCLE:   2838000052 Utilization ex q:  0
CYCLE:   2838000052 Utilization:  0
CYCLE:   2838000052 Utilization ex q (incomplete):  0
CYCLE:   2840000052 Utilization ld q (incomplete):  0
CYCLE:   2840000052 RDMA bytes rec:          0
CYCLE:   2840000052 Utilization st q:  0
CYCLE:   2840000052 Utilization ld q:  0
CYCLE:   2840000052 Utilization:  0
CYCLE:   2840000052 Utilization ld q:  0
CYCLE:   2840000052 Utilization st q:  0
CYCLE:   2840000052 rdma_total_latency:          0
CYCLE:   2840000052 Utilization st q (incomplete):  0
CYCLE:   2840000052 WDMA bytes sent:          0
CYCLE:   2840000052 Utilization ex q:  0
CYCLE:   2840000052 Utilization ex q (incomplete):  0
CYCLE:   2840000052 Utilization st q (incomplete):  0
CYCLE:   2840000052 Utilization ld q (incomplete):  0
CYCLE:   2840000052 WDMA total latency:          0
CYCLE:   2840000052 Utilization ex q:  0
CYCLE:   2840000052 Utilization:  0
CYCLE:   2840000052 Utilization ex q (incomplete):  0
CYCLE:   2842000052 Utilization ld q (incomplete):  0
CYCLE:   2842000052 RDMA bytes rec:          0
CYCLE:   2842000052 Utilization st q:  0
CYCLE:   2842000052 Utilization ld q:  0
CYCLE:   2842000052 Utilization:  0
CYCLE:   2842000052 Utilization ld q:  0
CYCLE:   2842000052 Utilization st q:  0
CYCLE:   2842000052 rdma_total_latency:          0
CYCLE:   2842000052 Utilization st q (incomplete):  0
CYCLE:   2842000052 WDMA bytes sent:          0
CYCLE:   2842000052 Utilization ex q:  0
CYCLE:   2842000052 Utilization ex q (incomplete):  0
CYCLE:   2842000052 Utilization st q (incomplete):  0
CYCLE:   2842000052 Utilization ld q (incomplete):  0
CYCLE:   2842000052 WDMA total latency:          0
CYCLE:   2842000052 Utilization ex q:  0
CYCLE:   2842000052 Utilization:  0
CYCLE:   2842000052 Utilization ex q (incomplete):  0
CYCLE:   2844000052 Utilization ld q (incomplete):  0
CYCLE:   2844000052 RDMA bytes rec:          0
CYCLE:   2844000052 Utilization st q:  0
CYCLE:   2844000052 Utilization ld q:  0
CYCLE:   2844000052 Utilization:  0
CYCLE:   2844000052 Utilization ld q:  0
CYCLE:   2844000052 Utilization st q:  0
CYCLE:   2844000052 rdma_total_latency:          0
CYCLE:   2844000052 Utilization st q (incomplete):  0
CYCLE:   2844000052 WDMA bytes sent:          0
CYCLE:   2844000052 Utilization ex q:  0
CYCLE:   2844000052 Utilization ex q (incomplete):  0
CYCLE:   2844000052 Utilization st q (incomplete):  0
CYCLE:   2844000052 Utilization ld q (incomplete):  0
CYCLE:   2844000052 WDMA total latency:          0
CYCLE:   2844000052 Utilization ex q:  0
CYCLE:   2844000052 Utilization:  0
CYCLE:   2844000052 Utilization ex q (incomplete):  0
CYCLE:   2846000052 Utilization ld q (incomplete):  0
CYCLE:   2846000052 RDMA bytes rec:          0
CYCLE:   2846000052 Utilization st q:  0
CYCLE:   2846000052 Utilization ld q:  0
CYCLE:   2846000052 Utilization:  0
CYCLE:   2846000052 Utilization ld q:  0
CYCLE:   2846000052 Utilization st q:  0
CYCLE:   2846000052 rdma_total_latency:          0
CYCLE:   2846000052 Utilization st q (incomplete):  0
CYCLE:   2846000052 WDMA bytes sent:          0
CYCLE:   2846000052 Utilization ex q:  0
CYCLE:   2846000052 Utilization ex q (incomplete):  0
CYCLE:   2846000052 Utilization st q (incomplete):  0
CYCLE:   2846000052 Utilization ld q (incomplete):  0
CYCLE:   2846000052 WDMA total latency:          0
CYCLE:   2846000052 Utilization ex q:  0
CYCLE:   2846000052 Utilization:  0
CYCLE:   2846000052 Utilization ex q (incomplete):  0
CYCLE:   2848000052 Utilization ld q (incomplete):  0
CYCLE:   2848000052 RDMA bytes rec:          0
CYCLE:   2848000052 Utilization st q:  0
CYCLE:   2848000052 Utilization ld q:  0
CYCLE:   2848000052 Utilization:  0
CYCLE:   2848000052 Utilization ld q:  0
CYCLE:   2848000052 Utilization st q:  0
CYCLE:   2848000052 rdma_total_latency:          0
CYCLE:   2848000052 Utilization st q (incomplete):  0
CYCLE:   2848000052 WDMA bytes sent:          0
CYCLE:   2848000052 Utilization ex q:  0
CYCLE:   2848000052 Utilization ex q (incomplete):  0
CYCLE:   2848000052 Utilization st q (incomplete):  0
CYCLE:   2848000052 Utilization ld q (incomplete):  0
CYCLE:   2848000052 WDMA total latency:          0
CYCLE:   2848000052 Utilization ex q:  0
CYCLE:   2848000052 Utilization:  0
CYCLE:   2848000052 Utilization ex q (incomplete):  0
CYCLE:   2850000052 Utilization ld q (incomplete):  0
CYCLE:   2850000052 RDMA bytes rec:          0
CYCLE:   2850000052 Utilization st q:  0
CYCLE:   2850000052 Utilization ld q:  0
CYCLE:   2850000052 Utilization:  0
CYCLE:   2850000052 Utilization ld q:  0
CYCLE:   2850000052 Utilization st q:  0
CYCLE:   2850000052 rdma_total_latency:          0
CYCLE:   2850000052 Utilization st q (incomplete):  0
CYCLE:   2850000052 WDMA bytes sent:          0
CYCLE:   2850000052 Utilization ex q:  0
CYCLE:   2850000052 Utilization ex q (incomplete):  0
CYCLE:   2850000052 Utilization st q (incomplete):  0
CYCLE:   2850000052 Utilization ld q (incomplete):  0
CYCLE:   2850000052 WDMA total latency:          0
CYCLE:   2850000052 Utilization ex q:  0
CYCLE:   2850000052 Utilization:  0
CYCLE:   2850000052 Utilization ex q (incomplete):  0
CYCLE:   2852000052 Utilization ld q (incomplete):  0
CYCLE:   2852000052 RDMA bytes rec:          0
CYCLE:   2852000052 Utilization st q:  0
CYCLE:   2852000052 Utilization ld q:  0
CYCLE:   2852000052 Utilization:  0
CYCLE:   2852000052 Utilization ld q:  0
CYCLE:   2852000052 Utilization st q:  0
CYCLE:   2852000052 rdma_total_latency:          0
CYCLE:   2852000052 Utilization st q (incomplete):  0
CYCLE:   2852000052 WDMA bytes sent:          0
CYCLE:   2852000052 Utilization ex q:  0
CYCLE:   2852000052 Utilization ex q (incomplete):  0
CYCLE:   2852000052 Utilization st q (incomplete):  0
CYCLE:   2852000052 Utilization ld q (incomplete):  0
CYCLE:   2852000052 WDMA total latency:          0
CYCLE:   2852000052 Utilization ex q:  0
CYCLE:   2852000052 Utilization:  0
CYCLE:   2852000052 Utilization ex q (incomplete):  0
CYCLE:   2854000052 Utilization ld q (incomplete):  0
CYCLE:   2854000052 RDMA bytes rec:          0
CYCLE:   2854000052 Utilization st q:  0
CYCLE:   2854000052 Utilization ld q:  0
CYCLE:   2854000052 Utilization:  0
CYCLE:   2854000052 Utilization ld q:  0
CYCLE:   2854000052 Utilization st q:  0
CYCLE:   2854000052 rdma_total_latency:          0
CYCLE:   2854000052 Utilization st q (incomplete):  0
CYCLE:   2854000052 WDMA bytes sent:          0
CYCLE:   2854000052 Utilization ex q:  0
CYCLE:   2854000052 Utilization ex q (incomplete):  0
CYCLE:   2854000052 Utilization st q (incomplete):  0
CYCLE:   2854000052 Utilization ld q (incomplete):  0
CYCLE:   2854000052 WDMA total latency:          0
CYCLE:   2854000052 Utilization ex q:  0
CYCLE:   2854000052 Utilization:  0
CYCLE:   2854000052 Utilization ex q (incomplete):  0
CYCLE:   2856000052 Utilization ld q (incomplete):  0
CYCLE:   2856000052 RDMA bytes rec:          0
CYCLE:   2856000052 Utilization st q:  0
CYCLE:   2856000052 Utilization ld q:  0
CYCLE:   2856000052 Utilization:  0
CYCLE:   2856000052 Utilization ld q:  0
CYCLE:   2856000052 Utilization st q:  0
CYCLE:   2856000052 rdma_total_latency:          0
CYCLE:   2856000052 Utilization st q (incomplete):  0
CYCLE:   2856000052 WDMA bytes sent:          0
CYCLE:   2856000052 Utilization ex q:  0
CYCLE:   2856000052 Utilization ex q (incomplete):  0
CYCLE:   2856000052 Utilization st q (incomplete):  0
CYCLE:   2856000052 Utilization ld q (incomplete):  0
CYCLE:   2856000052 WDMA total latency:          0
CYCLE:   2856000052 Utilization ex q:  0
CYCLE:   2856000052 Utilization:  0
CYCLE:   2856000052 Utilization ex q (incomplete):  0
CYCLE:   2858000052 Utilization ld q (incomplete):  0
CYCLE:   2858000052 RDMA bytes rec:          0
CYCLE:   2858000052 Utilization st q:  0
CYCLE:   2858000052 Utilization ld q:  0
CYCLE:   2858000052 Utilization:  0
CYCLE:   2858000052 Utilization ld q:  0
CYCLE:   2858000052 Utilization st q:  0
CYCLE:   2858000052 rdma_total_latency:          0
CYCLE:   2858000052 Utilization st q (incomplete):  0
CYCLE:   2858000052 WDMA bytes sent:          0
CYCLE:   2858000052 Utilization ex q:  0
CYCLE:   2858000052 Utilization ex q (incomplete):  0
CYCLE:   2858000052 Utilization st q (incomplete):  0
CYCLE:   2858000052 Utilization ld q (incomplete):  0
CYCLE:   2858000052 WDMA total latency:          0
CYCLE:   2858000052 Utilization ex q:  0
CYCLE:   2858000052 Utilization:  0
CYCLE:   2858000052 Utilization ex q (incomplete):  0
CYCLE:   2860000052 Utilization ld q (incomplete):  0
CYCLE:   2860000052 RDMA bytes rec:          0
CYCLE:   2860000052 Utilization st q:  0
CYCLE:   2860000052 Utilization ld q:  0
CYCLE:   2860000052 Utilization:  0
CYCLE:   2860000052 Utilization ld q:  0
CYCLE:   2860000052 Utilization st q:  0
CYCLE:   2860000052 rdma_total_latency:          0
CYCLE:   2860000052 Utilization st q (incomplete):  0
CYCLE:   2860000052 WDMA bytes sent:          0
CYCLE:   2860000052 Utilization ex q:  0
CYCLE:   2860000052 Utilization ex q (incomplete):  0
CYCLE:   2860000052 Utilization st q (incomplete):  0
CYCLE:   2860000052 Utilization ld q (incomplete):  0
CYCLE:   2860000052 WDMA total latency:          0
CYCLE:   2860000052 Utilization ex q:  0
CYCLE:   2860000052 Utilization:  0
CYCLE:   2860000052 Utilization ex q (incomplete):  0
CYCLE:   2862000052 Utilization ld q (incomplete):  0
CYCLE:   2862000052 RDMA bytes rec:          0
CYCLE:   2862000052 Utilization st q:  0
CYCLE:   2862000052 Utilization ld q:  0
CYCLE:   2862000052 Utilization:  0
CYCLE:   2862000052 Utilization ld q:  0
CYCLE:   2862000052 Utilization st q:  0
CYCLE:   2862000052 rdma_total_latency:          0
CYCLE:   2862000052 Utilization st q (incomplete):  0
CYCLE:   2862000052 WDMA bytes sent:          0
CYCLE:   2862000052 Utilization ex q:  0
CYCLE:   2862000052 Utilization ex q (incomplete):  0
CYCLE:   2862000052 Utilization st q (incomplete):  0
CYCLE:   2862000052 Utilization ld q (incomplete):  0
CYCLE:   2862000052 WDMA total latency:          0
CYCLE:   2862000052 Utilization ex q:  0
CYCLE:   2862000052 Utilization:  0
CYCLE:   2862000052 Utilization ex q (incomplete):  0
CYCLE:   2864000052 Utilization ld q (incomplete):  0
CYCLE:   2864000052 RDMA bytes rec:          0
CYCLE:   2864000052 Utilization st q:  0
CYCLE:   2864000052 Utilization ld q:  0
CYCLE:   2864000052 Utilization:  0
CYCLE:   2864000052 Utilization ld q:  0
CYCLE:   2864000052 Utilization st q:  0
CYCLE:   2864000052 rdma_total_latency:          0
CYCLE:   2864000052 Utilization st q (incomplete):  0
CYCLE:   2864000052 WDMA bytes sent:          0
CYCLE:   2864000052 Utilization ex q:  0
CYCLE:   2864000052 Utilization ex q (incomplete):  0
CYCLE:   2864000052 Utilization st q (incomplete):  0
CYCLE:   2864000052 Utilization ld q (incomplete):  0
CYCLE:   2864000052 WDMA total latency:          0
CYCLE:   2864000052 Utilization ex q:  0
CYCLE:   2864000052 Utilization:  0
CYCLE:   2864000052 Utilization ex q (incomplete):  0
CYCLE:   2866000052 Utilization ld q (incomplete):  0
CYCLE:   2866000052 RDMA bytes rec:          0
CYCLE:   2866000052 Utilization st q:  0
CYCLE:   2866000052 Utilization ld q:  0
CYCLE:   2866000052 Utilization:  0
CYCLE:   2866000052 Utilization ld q:  0
CYCLE:   2866000052 Utilization st q:  0
CYCLE:   2866000052 rdma_total_latency:          0
CYCLE:   2866000052 Utilization st q (incomplete):  0
CYCLE:   2866000052 WDMA bytes sent:          0
CYCLE:   2866000052 Utilization ex q:  0
CYCLE:   2866000052 Utilization ex q (incomplete):  0
CYCLE:   2866000052 Utilization st q (incomplete):  0
CYCLE:   2866000052 Utilization ld q (incomplete):  0
CYCLE:   2866000052 WDMA total latency:          0
CYCLE:   2866000052 Utilization ex q:  0
CYCLE:   2866000052 Utilization:  0
CYCLE:   2866000052 Utilization ex q (incomplete):  0
CYCLE:   2868000052 Utilization ld q (incomplete):  0
CYCLE:   2868000052 RDMA bytes rec:          0
CYCLE:   2868000052 Utilization st q:  0
CYCLE:   2868000052 Utilization ld q:  0
CYCLE:   2868000052 Utilization:  0
CYCLE:   2868000052 Utilization ld q:  0
CYCLE:   2868000052 Utilization st q:  0
CYCLE:   2868000052 rdma_total_latency:          0
CYCLE:   2868000052 Utilization st q (incomplete):  0
CYCLE:   2868000052 WDMA bytes sent:          0
CYCLE:   2868000052 Utilization ex q:  0
CYCLE:   2868000052 Utilization ex q (incomplete):  0
CYCLE:   2868000052 Utilization st q (incomplete):  0
CYCLE:   2868000052 Utilization ld q (incomplete):  0
CYCLE:   2868000052 WDMA total latency:          0
CYCLE:   2868000052 Utilization ex q:  0
CYCLE:   2868000052 Utilization:  0
CYCLE:   2868000052 Utilization ex q (incomplete):  0
CYCLE:   2870000052 Utilization ld q (incomplete):  0
CYCLE:   2870000052 RDMA bytes rec:          0
CYCLE:   2870000052 Utilization st q:  0
CYCLE:   2870000052 Utilization ld q:  0
CYCLE:   2870000052 Utilization:  0
CYCLE:   2870000052 Utilization ld q:  0
CYCLE:   2870000052 Utilization st q:  0
CYCLE:   2870000052 rdma_total_latency:          0
CYCLE:   2870000052 Utilization st q (incomplete):  0
CYCLE:   2870000052 WDMA bytes sent:          0
CYCLE:   2870000052 Utilization ex q:  0
CYCLE:   2870000052 Utilization ex q (incomplete):  0
CYCLE:   2870000052 Utilization st q (incomplete):  0
CYCLE:   2870000052 Utilization ld q (incomplete):  0
CYCLE:   2870000052 WDMA total latency:          0
CYCLE:   2870000052 Utilization ex q:  0
CYCLE:   2870000052 Utilization:  0
CYCLE:   2870000052 Utilization ex q (incomplete):  0
CYCLE:   2872000052 Utilization ld q (incomplete):  0
CYCLE:   2872000052 RDMA bytes rec:          0
CYCLE:   2872000052 Utilization st q:  0
CYCLE:   2872000052 Utilization ld q:  0
CYCLE:   2872000052 Utilization:  0
CYCLE:   2872000052 Utilization ld q:  0
CYCLE:   2872000052 Utilization st q:  0
CYCLE:   2872000052 rdma_total_latency:          0
CYCLE:   2872000052 Utilization st q (incomplete):  0
CYCLE:   2872000052 WDMA bytes sent:          0
CYCLE:   2872000052 Utilization ex q:  0
CYCLE:   2872000052 Utilization ex q (incomplete):  0
CYCLE:   2872000052 Utilization st q (incomplete):  0
CYCLE:   2872000052 Utilization ld q (incomplete):  0
CYCLE:   2872000052 WDMA total latency:          0
CYCLE:   2872000052 Utilization ex q:  0
CYCLE:   2872000052 Utilization:  0
CYCLE:   2872000052 Utilization ex q (incomplete):  0
CYCLE:   2874000052 Utilization ld q (incomplete):  0
CYCLE:   2874000052 RDMA bytes rec:          0
CYCLE:   2874000052 Utilization st q:  0
CYCLE:   2874000052 Utilization ld q:  0
CYCLE:   2874000052 Utilization:  0
CYCLE:   2874000052 Utilization ld q:  0
CYCLE:   2874000052 Utilization st q:  0
CYCLE:   2874000052 rdma_total_latency:          0
CYCLE:   2874000052 Utilization st q (incomplete):  0
CYCLE:   2874000052 WDMA bytes sent:          0
CYCLE:   2874000052 Utilization ex q:  0
CYCLE:   2874000052 Utilization ex q (incomplete):  0
CYCLE:   2874000052 Utilization st q (incomplete):  0
CYCLE:   2874000052 Utilization ld q (incomplete):  0
CYCLE:   2874000052 WDMA total latency:          0
CYCLE:   2874000052 Utilization ex q:  0
CYCLE:   2874000052 Utilization:  0
CYCLE:   2874000052 Utilization ex q (incomplete):  0
CYCLE:   2876000052 Utilization ld q (incomplete):  0
CYCLE:   2876000052 RDMA bytes rec:          0
CYCLE:   2876000052 Utilization st q:  0
CYCLE:   2876000052 Utilization ld q:  0
CYCLE:   2876000052 Utilization:  0
CYCLE:   2876000052 Utilization ld q:  0
CYCLE:   2876000052 Utilization st q:  0
CYCLE:   2876000052 rdma_total_latency:          0
CYCLE:   2876000052 Utilization st q (incomplete):  0
CYCLE:   2876000052 WDMA bytes sent:          0
CYCLE:   2876000052 Utilization ex q:  0
CYCLE:   2876000052 Utilization ex q (incomplete):  0
CYCLE:   2876000052 Utilization st q (incomplete):  0
CYCLE:   2876000052 Utilization ld q (incomplete):  0
CYCLE:   2876000052 WDMA total latency:          0
CYCLE:   2876000052 Utilization ex q:  0
CYCLE:   2876000052 Utilization:  0
CYCLE:   2876000052 Utilization ex q (incomplete):  0
CYCLE:   2878000052 Utilization ld q (incomplete):  0
CYCLE:   2878000052 RDMA bytes rec:          0
CYCLE:   2878000052 Utilization st q:  0
CYCLE:   2878000052 Utilization ld q:  0
CYCLE:   2878000052 Utilization:  0
CYCLE:   2878000052 Utilization ld q:  0
CYCLE:   2878000052 Utilization st q:  0
CYCLE:   2878000052 rdma_total_latency:          0
CYCLE:   2878000052 Utilization st q (incomplete):  0
CYCLE:   2878000052 WDMA bytes sent:          0
CYCLE:   2878000052 Utilization ex q:  0
CYCLE:   2878000052 Utilization ex q (incomplete):  0
CYCLE:   2878000052 Utilization st q (incomplete):  0
CYCLE:   2878000052 Utilization ld q (incomplete):  0
CYCLE:   2878000052 WDMA total latency:          0
CYCLE:   2878000052 Utilization ex q:  0
CYCLE:   2878000052 Utilization:  0
CYCLE:   2878000052 Utilization ex q (incomplete):  0
CYCLE:   2880000052 Utilization ld q (incomplete):  0
CYCLE:   2880000052 RDMA bytes rec:          0
CYCLE:   2880000052 Utilization st q:  0
CYCLE:   2880000052 Utilization ld q:  0
CYCLE:   2880000052 Utilization:  0
CYCLE:   2880000052 Utilization ld q:  0
CYCLE:   2880000052 Utilization st q:  0
CYCLE:   2880000052 rdma_total_latency:          0
CYCLE:   2880000052 Utilization st q (incomplete):  0
CYCLE:   2880000052 WDMA bytes sent:          0
CYCLE:   2880000052 Utilization ex q:  0
CYCLE:   2880000052 Utilization ex q (incomplete):  0
CYCLE:   2880000052 Utilization st q (incomplete):  0
CYCLE:   2880000052 Utilization ld q (incomplete):  0
CYCLE:   2880000052 WDMA total latency:          0
CYCLE:   2880000052 Utilization ex q:  0
CYCLE:   2880000052 Utilization:  0
CYCLE:   2880000052 Utilization ex q (incomplete):  0
CYCLE:   2882000052 Utilization ld q (incomplete):  0
CYCLE:   2882000052 RDMA bytes rec:          0
CYCLE:   2882000052 Utilization st q:  0
CYCLE:   2882000052 Utilization ld q:  0
CYCLE:   2882000052 Utilization:  0
CYCLE:   2882000052 Utilization ld q:  0
CYCLE:   2882000052 Utilization st q:  0
CYCLE:   2882000052 rdma_total_latency:          0
CYCLE:   2882000052 Utilization st q (incomplete):  0
CYCLE:   2882000052 WDMA bytes sent:          0
CYCLE:   2882000052 Utilization ex q:  0
CYCLE:   2882000052 Utilization ex q (incomplete):  0
CYCLE:   2882000052 Utilization st q (incomplete):  0
CYCLE:   2882000052 Utilization ld q (incomplete):  0
CYCLE:   2882000052 WDMA total latency:          0
CYCLE:   2882000052 Utilization ex q:  0
CYCLE:   2882000052 Utilization:  0
CYCLE:   2882000052 Utilization ex q (incomplete):  0
CYCLE:   2884000052 Utilization ld q (incomplete):  0
CYCLE:   2884000052 RDMA bytes rec:          0
CYCLE:   2884000052 Utilization st q:  0
CYCLE:   2884000052 Utilization ld q:  0
CYCLE:   2884000052 Utilization:  0
CYCLE:   2884000052 Utilization ld q:  0
CYCLE:   2884000052 Utilization st q:  0
CYCLE:   2884000052 rdma_total_latency:          0
CYCLE:   2884000052 Utilization st q (incomplete):  0
CYCLE:   2884000052 WDMA bytes sent:          0
CYCLE:   2884000052 Utilization ex q:  0
CYCLE:   2884000052 Utilization ex q (incomplete):  0
CYCLE:   2884000052 Utilization st q (incomplete):  0
CYCLE:   2884000052 Utilization ld q (incomplete):  0
CYCLE:   2884000052 WDMA total latency:          0
CYCLE:   2884000052 Utilization ex q:  0
CYCLE:   2884000052 Utilization:  0
CYCLE:   2884000052 Utilization ex q (incomplete):  0
CYCLE:   2886000052 Utilization ld q (incomplete):  0
CYCLE:   2886000052 RDMA bytes rec:          0
CYCLE:   2886000052 Utilization st q:  0
CYCLE:   2886000052 Utilization ld q:  0
CYCLE:   2886000052 Utilization:  0
CYCLE:   2886000052 Utilization ld q:  0
CYCLE:   2886000052 Utilization st q:  0
CYCLE:   2886000052 rdma_total_latency:          0
CYCLE:   2886000052 Utilization st q (incomplete):  0
CYCLE:   2886000052 WDMA bytes sent:          0
CYCLE:   2886000052 Utilization ex q:  0
CYCLE:   2886000052 Utilization ex q (incomplete):  0
CYCLE:   2886000052 Utilization st q (incomplete):  0
CYCLE:   2886000052 Utilization ld q (incomplete):  0
CYCLE:   2886000052 WDMA total latency:          0
CYCLE:   2886000052 Utilization ex q:  0
CYCLE:   2886000052 Utilization:  0
CYCLE:   2886000052 Utilization ex q (incomplete):  0
CYCLE:   2888000052 Utilization ld q (incomplete):  0
CYCLE:   2888000052 RDMA bytes rec:          0
CYCLE:   2888000052 Utilization st q:  0
CYCLE:   2888000052 Utilization ld q:  0
CYCLE:   2888000052 Utilization:  0
CYCLE:   2888000052 Utilization ld q:  0
CYCLE:   2888000052 Utilization st q:  0
CYCLE:   2888000052 rdma_total_latency:          0
CYCLE:   2888000052 Utilization st q (incomplete):  0
CYCLE:   2888000052 WDMA bytes sent:          0
CYCLE:   2888000052 Utilization ex q:  0
CYCLE:   2888000052 Utilization ex q (incomplete):  0
CYCLE:   2888000052 Utilization st q (incomplete):  0
CYCLE:   2888000052 Utilization ld q (incomplete):  0
CYCLE:   2888000052 WDMA total latency:          0
CYCLE:   2888000052 Utilization ex q:  0
CYCLE:   2888000052 Utilization:  0
CYCLE:   2888000052 Utilization ex q (incomplete):  0
CYCLE:   2890000052 Utilization ld q (incomplete):  0
CYCLE:   2890000052 RDMA bytes rec:          0
CYCLE:   2890000052 Utilization st q:  0
CYCLE:   2890000052 Utilization ld q:  0
CYCLE:   2890000052 Utilization:  0
CYCLE:   2890000052 Utilization ld q:  0
CYCLE:   2890000052 Utilization st q:  0
CYCLE:   2890000052 rdma_total_latency:          0
CYCLE:   2890000052 Utilization st q (incomplete):  0
CYCLE:   2890000052 WDMA bytes sent:          0
CYCLE:   2890000052 Utilization ex q:  0
CYCLE:   2890000052 Utilization ex q (incomplete):  0
CYCLE:   2890000052 Utilization st q (incomplete):  0
CYCLE:   2890000052 Utilization ld q (incomplete):  0
CYCLE:   2890000052 WDMA total latency:          0
CYCLE:   2890000052 Utilization ex q:  0
CYCLE:   2890000052 Utilization:  0
CYCLE:   2890000052 Utilization ex q (incomplete):  0
CYCLE:   2892000052 Utilization ld q (incomplete):  0
CYCLE:   2892000052 RDMA bytes rec:          0
CYCLE:   2892000052 Utilization st q:  0
CYCLE:   2892000052 Utilization ld q:  0
CYCLE:   2892000052 Utilization:  0
CYCLE:   2892000052 Utilization ld q:  0
CYCLE:   2892000052 Utilization st q:  0
CYCLE:   2892000052 rdma_total_latency:          0
CYCLE:   2892000052 Utilization st q (incomplete):  0
CYCLE:   2892000052 WDMA bytes sent:          0
CYCLE:   2892000052 Utilization ex q:  0
CYCLE:   2892000052 Utilization ex q (incomplete):  0
CYCLE:   2892000052 Utilization st q (incomplete):  0
CYCLE:   2892000052 Utilization ld q (incomplete):  0
CYCLE:   2892000052 WDMA total latency:          0
CYCLE:   2892000052 Utilization ex q:  0
CYCLE:   2892000052 Utilization:  0
CYCLE:   2892000052 Utilization ex q (incomplete):  0
CYCLE:   2894000052 Utilization ld q (incomplete):  0
CYCLE:   2894000052 RDMA bytes rec:          0
CYCLE:   2894000052 Utilization st q:  0
CYCLE:   2894000052 Utilization ld q:  0
CYCLE:   2894000052 Utilization:  0
CYCLE:   2894000052 Utilization ld q:  0
CYCLE:   2894000052 Utilization st q:  0
CYCLE:   2894000052 rdma_total_latency:          0
CYCLE:   2894000052 Utilization st q (incomplete):  0
CYCLE:   2894000052 WDMA bytes sent:          0
CYCLE:   2894000052 Utilization ex q:  0
CYCLE:   2894000052 Utilization ex q (incomplete):  0
CYCLE:   2894000052 Utilization st q (incomplete):  0
CYCLE:   2894000052 Utilization ld q (incomplete):  0
CYCLE:   2894000052 WDMA total latency:          0
CYCLE:   2894000052 Utilization ex q:  0
CYCLE:   2894000052 Utilization:  0
CYCLE:   2894000052 Utilization ex q (incomplete):  0
CYCLE:   2896000052 Utilization ld q (incomplete):  0
CYCLE:   2896000052 RDMA bytes rec:          0
CYCLE:   2896000052 Utilization st q:  0
CYCLE:   2896000052 Utilization ld q:  0
CYCLE:   2896000052 Utilization:  0
CYCLE:   2896000052 Utilization ld q:  0
CYCLE:   2896000052 Utilization st q:  0
CYCLE:   2896000052 rdma_total_latency:          0
CYCLE:   2896000052 Utilization st q (incomplete):  0
CYCLE:   2896000052 WDMA bytes sent:          0
CYCLE:   2896000052 Utilization ex q:  0
CYCLE:   2896000052 Utilization ex q (incomplete):  0
CYCLE:   2896000052 Utilization st q (incomplete):  0
CYCLE:   2896000052 Utilization ld q (incomplete):  0
CYCLE:   2896000052 WDMA total latency:          0
CYCLE:   2896000052 Utilization ex q:  0
CYCLE:   2896000052 Utilization:  0
CYCLE:   2896000052 Utilization ex q (incomplete):  0
CYCLE:   2898000052 Utilization ld q (incomplete):  0
CYCLE:   2898000052 RDMA bytes rec:          0
CYCLE:   2898000052 Utilization st q:  0
CYCLE:   2898000052 Utilization ld q:  0
CYCLE:   2898000052 Utilization:  0
CYCLE:   2898000052 Utilization ld q:  0
CYCLE:   2898000052 Utilization st q:  0
CYCLE:   2898000052 rdma_total_latency:          0
CYCLE:   2898000052 Utilization st q (incomplete):  0
CYCLE:   2898000052 WDMA bytes sent:          0
CYCLE:   2898000052 Utilization ex q:  0
CYCLE:   2898000052 Utilization ex q (incomplete):  0
CYCLE:   2898000052 Utilization st q (incomplete):  0
CYCLE:   2898000052 Utilization ld q (incomplete):  0
CYCLE:   2898000052 WDMA total latency:          0
CYCLE:   2898000052 Utilization ex q:  0
CYCLE:   2898000052 Utilization:  0
CYCLE:   2898000052 Utilization ex q (incomplete):  0
CYCLE:   2900000052 Utilization ld q (incomplete):  0
CYCLE:   2900000052 RDMA bytes rec:          0
CYCLE:   2900000052 Utilization st q:  0
CYCLE:   2900000052 Utilization ld q:  0
CYCLE:   2900000052 Utilization:  0
CYCLE:   2900000052 Utilization ld q:  0
CYCLE:   2900000052 Utilization st q:  0
CYCLE:   2900000052 rdma_total_latency:          0
CYCLE:   2900000052 Utilization st q (incomplete):  0
CYCLE:   2900000052 WDMA bytes sent:          0
CYCLE:   2900000052 Utilization ex q:  0
CYCLE:   2900000052 Utilization ex q (incomplete):  0
CYCLE:   2900000052 Utilization st q (incomplete):  0
CYCLE:   2900000052 Utilization ld q (incomplete):  0
CYCLE:   2900000052 WDMA total latency:          0
CYCLE:   2900000052 Utilization ex q:  0
CYCLE:   2900000052 Utilization:  0
CYCLE:   2900000052 Utilization ex q (incomplete):  0
CYCLE:   2902000052 Utilization ld q (incomplete):  0
CYCLE:   2902000052 RDMA bytes rec:          0
CYCLE:   2902000052 Utilization st q:  0
CYCLE:   2902000052 Utilization ld q:  0
CYCLE:   2902000052 Utilization:  0
CYCLE:   2902000052 Utilization ld q:  0
CYCLE:   2902000052 Utilization st q:  0
CYCLE:   2902000052 rdma_total_latency:          0
CYCLE:   2902000052 Utilization st q (incomplete):  0
CYCLE:   2902000052 WDMA bytes sent:          0
CYCLE:   2902000052 Utilization ex q:  0
CYCLE:   2902000052 Utilization ex q (incomplete):  0
CYCLE:   2902000052 Utilization st q (incomplete):  0
CYCLE:   2902000052 Utilization ld q (incomplete):  0
CYCLE:   2902000052 WDMA total latency:          0
CYCLE:   2902000052 Utilization ex q:  0
CYCLE:   2902000052 Utilization:  0
CYCLE:   2902000052 Utilization ex q (incomplete):  0
CYCLE:   2904000052 Utilization ld q (incomplete):  0
CYCLE:   2904000052 RDMA bytes rec:          0
CYCLE:   2904000052 Utilization st q:  0
CYCLE:   2904000052 Utilization ld q:  0
CYCLE:   2904000052 Utilization:  0
CYCLE:   2904000052 Utilization ld q:  0
CYCLE:   2904000052 Utilization st q:  0
CYCLE:   2904000052 rdma_total_latency:          0
CYCLE:   2904000052 Utilization st q (incomplete):  0
CYCLE:   2904000052 WDMA bytes sent:          0
CYCLE:   2904000052 Utilization ex q:  0
CYCLE:   2904000052 Utilization ex q (incomplete):  0
CYCLE:   2904000052 Utilization st q (incomplete):  0
CYCLE:   2904000052 Utilization ld q (incomplete):  0
CYCLE:   2904000052 WDMA total latency:          0
CYCLE:   2904000052 Utilization ex q:  0
CYCLE:   2904000052 Utilization:  0
CYCLE:   2904000052 Utilization ex q (incomplete):  0
CYCLE:   2906000052 Utilization ld q (incomplete):  0
CYCLE:   2906000052 RDMA bytes rec:          0
CYCLE:   2906000052 Utilization st q:  0
CYCLE:   2906000052 Utilization ld q:  0
CYCLE:   2906000052 Utilization:  0
CYCLE:   2906000052 Utilization ld q:  0
CYCLE:   2906000052 Utilization st q:  0
CYCLE:   2906000052 rdma_total_latency:          0
CYCLE:   2906000052 Utilization st q (incomplete):  0
CYCLE:   2906000052 WDMA bytes sent:          0
CYCLE:   2906000052 Utilization ex q:  0
CYCLE:   2906000052 Utilization ex q (incomplete):  0
CYCLE:   2906000052 Utilization st q (incomplete):  0
CYCLE:   2906000052 Utilization ld q (incomplete):  0
CYCLE:   2906000052 WDMA total latency:          0
CYCLE:   2906000052 Utilization ex q:  0
CYCLE:   2906000052 Utilization:  0
CYCLE:   2906000052 Utilization ex q (incomplete):  0
CYCLE:   2908000052 Utilization ld q (incomplete):  0
CYCLE:   2908000052 RDMA bytes rec:          0
CYCLE:   2908000052 Utilization st q:  0
CYCLE:   2908000052 Utilization ld q:  0
CYCLE:   2908000052 Utilization:  0
CYCLE:   2908000052 Utilization ld q:  0
CYCLE:   2908000052 Utilization st q:  0
CYCLE:   2908000052 rdma_total_latency:          0
CYCLE:   2908000052 Utilization st q (incomplete):  0
CYCLE:   2908000052 WDMA bytes sent:          0
CYCLE:   2908000052 Utilization ex q:  0
CYCLE:   2908000052 Utilization ex q (incomplete):  0
CYCLE:   2908000052 Utilization st q (incomplete):  0
CYCLE:   2908000052 Utilization ld q (incomplete):  0
CYCLE:   2908000052 WDMA total latency:          0
CYCLE:   2908000052 Utilization ex q:  0
CYCLE:   2908000052 Utilization:  0
CYCLE:   2908000052 Utilization ex q (incomplete):  0
CYCLE:   2910000052 Utilization ld q (incomplete):  0
CYCLE:   2910000052 RDMA bytes rec:          0
CYCLE:   2910000052 Utilization st q:  0
CYCLE:   2910000052 Utilization ld q:  0
CYCLE:   2910000052 Utilization:  0
CYCLE:   2910000052 Utilization ld q:  0
CYCLE:   2910000052 Utilization st q:  0
CYCLE:   2910000052 rdma_total_latency:          0
CYCLE:   2910000052 Utilization st q (incomplete):  0
CYCLE:   2910000052 WDMA bytes sent:          0
CYCLE:   2910000052 Utilization ex q:  0
CYCLE:   2910000052 Utilization ex q (incomplete):  0
CYCLE:   2910000052 Utilization st q (incomplete):  0
CYCLE:   2910000052 Utilization ld q (incomplete):  0
CYCLE:   2910000052 WDMA total latency:          0
CYCLE:   2910000052 Utilization ex q:  0
CYCLE:   2910000052 Utilization:  0
CYCLE:   2910000052 Utilization ex q (incomplete):  0
CYCLE:   2912000052 Utilization ld q (incomplete):  0
CYCLE:   2912000052 RDMA bytes rec:          0
CYCLE:   2912000052 Utilization st q:  0
CYCLE:   2912000052 Utilization ld q:  0
CYCLE:   2912000052 Utilization:  0
CYCLE:   2912000052 Utilization ld q:  0
CYCLE:   2912000052 Utilization st q:  0
CYCLE:   2912000052 rdma_total_latency:          0
CYCLE:   2912000052 Utilization st q (incomplete):  0
CYCLE:   2912000052 WDMA bytes sent:          0
CYCLE:   2912000052 Utilization ex q:  0
CYCLE:   2912000052 Utilization ex q (incomplete):  0
CYCLE:   2912000052 Utilization st q (incomplete):  0
CYCLE:   2912000052 Utilization ld q (incomplete):  0
CYCLE:   2912000052 WDMA total latency:          0
CYCLE:   2912000052 Utilization ex q:  0
CYCLE:   2912000052 Utilization:  0
CYCLE:   2912000052 Utilization ex q (incomplete):  0
CYCLE:   2914000052 Utilization ld q (incomplete):  0
CYCLE:   2914000052 RDMA bytes rec:          0
CYCLE:   2914000052 Utilization st q:  0
CYCLE:   2914000052 Utilization ld q:  0
CYCLE:   2914000052 Utilization:  0
CYCLE:   2914000052 Utilization ld q:  0
CYCLE:   2914000052 Utilization st q:  0
CYCLE:   2914000052 rdma_total_latency:          0
CYCLE:   2914000052 Utilization st q (incomplete):  0
CYCLE:   2914000052 WDMA bytes sent:          0
CYCLE:   2914000052 Utilization ex q:  0
CYCLE:   2914000052 Utilization ex q (incomplete):  0
CYCLE:   2914000052 Utilization st q (incomplete):  0
CYCLE:   2914000052 Utilization ld q (incomplete):  0
CYCLE:   2914000052 WDMA total latency:          0
CYCLE:   2914000052 Utilization ex q:  0
CYCLE:   2914000052 Utilization:  0
CYCLE:   2914000052 Utilization ex q (incomplete):  0
CYCLE:   2916000052 Utilization ld q (incomplete):  0
CYCLE:   2916000052 RDMA bytes rec:          0
CYCLE:   2916000052 Utilization st q:  0
CYCLE:   2916000052 Utilization ld q:  0
CYCLE:   2916000052 Utilization:  0
CYCLE:   2916000052 Utilization ld q:  0
CYCLE:   2916000052 Utilization st q:  0
CYCLE:   2916000052 rdma_total_latency:          0
CYCLE:   2916000052 Utilization st q (incomplete):  0
CYCLE:   2916000052 WDMA bytes sent:          0
CYCLE:   2916000052 Utilization ex q:  0
CYCLE:   2916000052 Utilization ex q (incomplete):  0
CYCLE:   2916000052 Utilization st q (incomplete):  0
CYCLE:   2916000052 Utilization ld q (incomplete):  0
CYCLE:   2916000052 WDMA total latency:          0
CYCLE:   2916000052 Utilization ex q:  0
CYCLE:   2916000052 Utilization:  0
CYCLE:   2916000052 Utilization ex q (incomplete):  0
CYCLE:   2918000052 Utilization ld q (incomplete):  0
CYCLE:   2918000052 RDMA bytes rec:          0
CYCLE:   2918000052 Utilization st q:  0
CYCLE:   2918000052 Utilization ld q:  0
CYCLE:   2918000052 Utilization:  0
CYCLE:   2918000052 Utilization ld q:  0
CYCLE:   2918000052 Utilization st q:  0
CYCLE:   2918000052 rdma_total_latency:          0
CYCLE:   2918000052 Utilization st q (incomplete):  0
CYCLE:   2918000052 WDMA bytes sent:          0
CYCLE:   2918000052 Utilization ex q:  0
CYCLE:   2918000052 Utilization ex q (incomplete):  0
CYCLE:   2918000052 Utilization st q (incomplete):  0
CYCLE:   2918000052 Utilization ld q (incomplete):  0
CYCLE:   2918000052 WDMA total latency:          0
CYCLE:   2918000052 Utilization ex q:  0
CYCLE:   2918000052 Utilization:  0
CYCLE:   2918000052 Utilization ex q (incomplete):  0
CYCLE:   2920000052 Utilization ld q (incomplete):  0
CYCLE:   2920000052 RDMA bytes rec:          0
CYCLE:   2920000052 Utilization st q:  0
CYCLE:   2920000052 Utilization ld q:  0
CYCLE:   2920000052 Utilization:  0
CYCLE:   2920000052 Utilization ld q:  0
CYCLE:   2920000052 Utilization st q:  0
CYCLE:   2920000052 rdma_total_latency:          0
CYCLE:   2920000052 Utilization st q (incomplete):  0
CYCLE:   2920000052 WDMA bytes sent:          0
CYCLE:   2920000052 Utilization ex q:  0
CYCLE:   2920000052 Utilization ex q (incomplete):  0
CYCLE:   2920000052 Utilization st q (incomplete):  0
CYCLE:   2920000052 Utilization ld q (incomplete):  0
CYCLE:   2920000052 WDMA total latency:          0
CYCLE:   2920000052 Utilization ex q:  0
CYCLE:   2920000052 Utilization:  0
CYCLE:   2920000052 Utilization ex q (incomplete):  0
CYCLE:   2922000052 Utilization ld q (incomplete):  0
CYCLE:   2922000052 RDMA bytes rec:          0
CYCLE:   2922000052 Utilization st q:  0
CYCLE:   2922000052 Utilization ld q:  0
CYCLE:   2922000052 Utilization:  0
CYCLE:   2922000052 Utilization ld q:  0
CYCLE:   2922000052 Utilization st q:  0
CYCLE:   2922000052 rdma_total_latency:          0
CYCLE:   2922000052 Utilization st q (incomplete):  0
CYCLE:   2922000052 WDMA bytes sent:          0
CYCLE:   2922000052 Utilization ex q:  0
CYCLE:   2922000052 Utilization ex q (incomplete):  0
CYCLE:   2922000052 Utilization st q (incomplete):  0
CYCLE:   2922000052 Utilization ld q (incomplete):  0
CYCLE:   2922000052 WDMA total latency:          0
CYCLE:   2922000052 Utilization ex q:  0
CYCLE:   2922000052 Utilization:  0
CYCLE:   2922000052 Utilization ex q (incomplete):  0
CYCLE:   2924000052 Utilization ld q (incomplete):  0
CYCLE:   2924000052 RDMA bytes rec:          0
CYCLE:   2924000052 Utilization st q:  0
CYCLE:   2924000052 Utilization ld q:  0
CYCLE:   2924000052 Utilization:  0
CYCLE:   2924000052 Utilization ld q:  0
CYCLE:   2924000052 Utilization st q:  0
CYCLE:   2924000052 rdma_total_latency:          0
CYCLE:   2924000052 Utilization st q (incomplete):  0
CYCLE:   2924000052 WDMA bytes sent:          0
CYCLE:   2924000052 Utilization ex q:  0
CYCLE:   2924000052 Utilization ex q (incomplete):  0
CYCLE:   2924000052 Utilization st q (incomplete):  0
CYCLE:   2924000052 Utilization ld q (incomplete):  0
CYCLE:   2924000052 WDMA total latency:          0
CYCLE:   2924000052 Utilization ex q:  0
CYCLE:   2924000052 Utilization:  0
CYCLE:   2924000052 Utilization ex q (incomplete):  0
CYCLE:   2926000052 Utilization ld q (incomplete):  0
CYCLE:   2926000052 RDMA bytes rec:          0
CYCLE:   2926000052 Utilization st q:  0
CYCLE:   2926000052 Utilization ld q:  0
CYCLE:   2926000052 Utilization:  0
CYCLE:   2926000052 Utilization ld q:  0
CYCLE:   2926000052 Utilization st q:  0
CYCLE:   2926000052 rdma_total_latency:          0
CYCLE:   2926000052 Utilization st q (incomplete):  0
CYCLE:   2926000052 WDMA bytes sent:          0
CYCLE:   2926000052 Utilization ex q:  0
CYCLE:   2926000052 Utilization ex q (incomplete):  0
CYCLE:   2926000052 Utilization st q (incomplete):  0
CYCLE:   2926000052 Utilization ld q (incomplete):  0
CYCLE:   2926000052 WDMA total latency:          0
CYCLE:   2926000052 Utilization ex q:  0
CYCLE:   2926000052 Utilization:  0
CYCLE:   2926000052 Utilization ex q (incomplete):  0
CYCLE:   2928000052 Utilization ld q (incomplete):  0
CYCLE:   2928000052 RDMA bytes rec:          0
CYCLE:   2928000052 Utilization st q:  0
CYCLE:   2928000052 Utilization ld q:  0
CYCLE:   2928000052 Utilization:  0
CYCLE:   2928000052 Utilization ld q:  0
CYCLE:   2928000052 Utilization st q:  0
CYCLE:   2928000052 rdma_total_latency:          0
CYCLE:   2928000052 Utilization st q (incomplete):  0
CYCLE:   2928000052 WDMA bytes sent:          0
CYCLE:   2928000052 Utilization ex q:  0
CYCLE:   2928000052 Utilization ex q (incomplete):  0
CYCLE:   2928000052 Utilization st q (incomplete):  0
CYCLE:   2928000052 Utilization ld q (incomplete):  0
CYCLE:   2928000052 WDMA total latency:          0
CYCLE:   2928000052 Utilization ex q:  0
CYCLE:   2928000052 Utilization:  0
CYCLE:   2928000052 Utilization ex q (incomplete):  0
CYCLE:   2930000052 Utilization ld q (incomplete):  0
CYCLE:   2930000052 RDMA bytes rec:          0
CYCLE:   2930000052 Utilization st q:  0
CYCLE:   2930000052 Utilization ld q:  0
CYCLE:   2930000052 Utilization:  0
CYCLE:   2930000052 Utilization ld q:  0
CYCLE:   2930000052 Utilization st q:  0
CYCLE:   2930000052 rdma_total_latency:          0
CYCLE:   2930000052 Utilization st q (incomplete):  0
CYCLE:   2930000052 WDMA bytes sent:          0
CYCLE:   2930000052 Utilization ex q:  0
CYCLE:   2930000052 Utilization ex q (incomplete):  0
CYCLE:   2930000052 Utilization st q (incomplete):  0
CYCLE:   2930000052 Utilization ld q (incomplete):  0
CYCLE:   2930000052 WDMA total latency:          0
CYCLE:   2930000052 Utilization ex q:  0
CYCLE:   2930000052 Utilization:  0
CYCLE:   2930000052 Utilization ex q (incomplete):  0
CYCLE:   2932000052 Utilization ld q (incomplete):  0
CYCLE:   2932000052 RDMA bytes rec:          0
CYCLE:   2932000052 Utilization st q:  0
CYCLE:   2932000052 Utilization ld q:  0
CYCLE:   2932000052 Utilization:  0
CYCLE:   2932000052 Utilization ld q:  0
CYCLE:   2932000052 Utilization st q:  0
CYCLE:   2932000052 rdma_total_latency:          0
CYCLE:   2932000052 Utilization st q (incomplete):  0
CYCLE:   2932000052 WDMA bytes sent:          0
CYCLE:   2932000052 Utilization ex q:  0
CYCLE:   2932000052 Utilization ex q (incomplete):  0
CYCLE:   2932000052 Utilization st q (incomplete):  0
CYCLE:   2932000052 Utilization ld q (incomplete):  0
CYCLE:   2932000052 WDMA total latency:          0
CYCLE:   2932000052 Utilization ex q:  0
CYCLE:   2932000052 Utilization:  0
CYCLE:   2932000052 Utilization ex q (incomplete):  0
CYCLE:   2934000052 Utilization ld q (incomplete):  0
CYCLE:   2934000052 RDMA bytes rec:          0
CYCLE:   2934000052 Utilization st q:  0
CYCLE:   2934000052 Utilization ld q:  0
CYCLE:   2934000052 Utilization:  0
CYCLE:   2934000052 Utilization ld q:  0
CYCLE:   2934000052 Utilization st q:  0
CYCLE:   2934000052 rdma_total_latency:          0
CYCLE:   2934000052 Utilization st q (incomplete):  0
CYCLE:   2934000052 WDMA bytes sent:          0
CYCLE:   2934000052 Utilization ex q:  0
CYCLE:   2934000052 Utilization ex q (incomplete):  0
CYCLE:   2934000052 Utilization st q (incomplete):  0
CYCLE:   2934000052 Utilization ld q (incomplete):  0
CYCLE:   2934000052 WDMA total latency:          0
CYCLE:   2934000052 Utilization ex q:  0
CYCLE:   2934000052 Utilization:  0
CYCLE:   2934000052 Utilization ex q (incomplete):  0
CYCLE:   2936000052 Utilization ld q (incomplete):  0
CYCLE:   2936000052 RDMA bytes rec:          0
CYCLE:   2936000052 Utilization st q:  0
CYCLE:   2936000052 Utilization ld q:  0
CYCLE:   2936000052 Utilization:  0
CYCLE:   2936000052 Utilization ld q:  0
CYCLE:   2936000052 Utilization st q:  0
CYCLE:   2936000052 rdma_total_latency:          0
CYCLE:   2936000052 Utilization st q (incomplete):  0
CYCLE:   2936000052 WDMA bytes sent:          0
CYCLE:   2936000052 Utilization ex q:  0
CYCLE:   2936000052 Utilization ex q (incomplete):  0
CYCLE:   2936000052 Utilization st q (incomplete):  0
CYCLE:   2936000052 Utilization ld q (incomplete):  0
CYCLE:   2936000052 WDMA total latency:          0
CYCLE:   2936000052 Utilization ex q:  0
CYCLE:   2936000052 Utilization:  0
CYCLE:   2936000052 Utilization ex q (incomplete):  0
CYCLE:   2938000052 Utilization ld q (incomplete):  0
CYCLE:   2938000052 RDMA bytes rec:          0
CYCLE:   2938000052 Utilization st q:  0
CYCLE:   2938000052 Utilization ld q:  0
CYCLE:   2938000052 Utilization:  0
CYCLE:   2938000052 Utilization ld q:  0
CYCLE:   2938000052 Utilization st q:  0
CYCLE:   2938000052 rdma_total_latency:          0
CYCLE:   2938000052 Utilization st q (incomplete):  0
CYCLE:   2938000052 WDMA bytes sent:          0
CYCLE:   2938000052 Utilization ex q:  0
CYCLE:   2938000052 Utilization ex q (incomplete):  0
CYCLE:   2938000052 Utilization st q (incomplete):  0
CYCLE:   2938000052 Utilization ld q (incomplete):  0
CYCLE:   2938000052 WDMA total latency:          0
CYCLE:   2938000052 Utilization ex q:  0
CYCLE:   2938000052 Utilization:  0
CYCLE:   2938000052 Utilization ex q (incomplete):  0
CYCLE:   2940000052 Utilization ld q (incomplete):  0
CYCLE:   2940000052 RDMA bytes rec:          0
CYCLE:   2940000052 Utilization st q:  0
CYCLE:   2940000052 Utilization ld q:  0
CYCLE:   2940000052 Utilization:  0
CYCLE:   2940000052 Utilization ld q:  0
CYCLE:   2940000052 Utilization st q:  0
CYCLE:   2940000052 rdma_total_latency:          0
CYCLE:   2940000052 Utilization st q (incomplete):  0
CYCLE:   2940000052 WDMA bytes sent:          0
CYCLE:   2940000052 Utilization ex q:  0
CYCLE:   2940000052 Utilization ex q (incomplete):  0
CYCLE:   2940000052 Utilization st q (incomplete):  0
CYCLE:   2940000052 Utilization ld q (incomplete):  0
CYCLE:   2940000052 WDMA total latency:          0
CYCLE:   2940000052 Utilization ex q:  0
CYCLE:   2940000052 Utilization:  0
CYCLE:   2940000052 Utilization ex q (incomplete):  0
CYCLE:   2942000052 Utilization ld q (incomplete):  0
CYCLE:   2942000052 RDMA bytes rec:          0
CYCLE:   2942000052 Utilization st q:  0
CYCLE:   2942000052 Utilization ld q:  0
CYCLE:   2942000052 Utilization:  0
CYCLE:   2942000052 Utilization ld q:  0
CYCLE:   2942000052 Utilization st q:  0
CYCLE:   2942000052 rdma_total_latency:          0
CYCLE:   2942000052 Utilization st q (incomplete):  0
CYCLE:   2942000052 WDMA bytes sent:          0
CYCLE:   2942000052 Utilization ex q:  0
CYCLE:   2942000052 Utilization ex q (incomplete):  0
CYCLE:   2942000052 Utilization st q (incomplete):  0
CYCLE:   2942000052 Utilization ld q (incomplete):  0
CYCLE:   2942000052 WDMA total latency:          0
CYCLE:   2942000052 Utilization ex q:  0
CYCLE:   2942000052 Utilization:  0
CYCLE:   2942000052 Utilization ex q (incomplete):  0
CYCLE:   2944000052 Utilization ld q (incomplete):  0
CYCLE:   2944000052 RDMA bytes rec:          0
CYCLE:   2944000052 Utilization st q:  0
CYCLE:   2944000052 Utilization ld q:  0
CYCLE:   2944000052 Utilization:  0
CYCLE:   2944000052 Utilization ld q:  0
CYCLE:   2944000052 Utilization st q:  0
CYCLE:   2944000052 rdma_total_latency:          0
CYCLE:   2944000052 Utilization st q (incomplete):  0
CYCLE:   2944000052 WDMA bytes sent:          0
CYCLE:   2944000052 Utilization ex q:  0
CYCLE:   2944000052 Utilization ex q (incomplete):  0
CYCLE:   2944000052 Utilization st q (incomplete):  0
CYCLE:   2944000052 Utilization ld q (incomplete):  0
CYCLE:   2944000052 WDMA total latency:          0
CYCLE:   2944000052 Utilization ex q:  0
CYCLE:   2944000052 Utilization:  0
CYCLE:   2944000052 Utilization ex q (incomplete):  0
CYCLE:   2946000052 Utilization ld q (incomplete):  0
CYCLE:   2946000052 RDMA bytes rec:          0
CYCLE:   2946000052 Utilization st q:  0
CYCLE:   2946000052 Utilization ld q:  0
CYCLE:   2946000052 Utilization:  0
CYCLE:   2946000052 Utilization ld q:  0
CYCLE:   2946000052 Utilization st q:  0
CYCLE:   2946000052 rdma_total_latency:          0
CYCLE:   2946000052 Utilization st q (incomplete):  0
CYCLE:   2946000052 WDMA bytes sent:          0
CYCLE:   2946000052 Utilization ex q:  0
CYCLE:   2946000052 Utilization ex q (incomplete):  0
CYCLE:   2946000052 Utilization st q (incomplete):  0
CYCLE:   2946000052 Utilization ld q (incomplete):  0
CYCLE:   2946000052 WDMA total latency:          0
CYCLE:   2946000052 Utilization ex q:  0
CYCLE:   2946000052 Utilization:  0
CYCLE:   2946000052 Utilization ex q (incomplete):  0
CYCLE:   2948000052 Utilization ld q (incomplete):  0
CYCLE:   2948000052 RDMA bytes rec:          0
CYCLE:   2948000052 Utilization st q:  0
CYCLE:   2948000052 Utilization ld q:  0
CYCLE:   2948000052 Utilization:  0
CYCLE:   2948000052 Utilization ld q:  0
CYCLE:   2948000052 Utilization st q:  0
CYCLE:   2948000052 rdma_total_latency:          0
CYCLE:   2948000052 Utilization st q (incomplete):  0
CYCLE:   2948000052 WDMA bytes sent:          0
CYCLE:   2948000052 Utilization ex q:  0
CYCLE:   2948000052 Utilization ex q (incomplete):  0
CYCLE:   2948000052 Utilization st q (incomplete):  0
CYCLE:   2948000052 Utilization ld q (incomplete):  0
CYCLE:   2948000052 WDMA total latency:          0
CYCLE:   2948000052 Utilization ex q:  0
CYCLE:   2948000052 Utilization:  0
CYCLE:   2948000052 Utilization ex q (incomplete):  0
CYCLE:   2950000052 Utilization ld q (incomplete):  0
CYCLE:   2950000052 RDMA bytes rec:          0
CYCLE:   2950000052 Utilization st q:  0
CYCLE:   2950000052 Utilization ld q:  0
CYCLE:   2950000052 Utilization:  0
CYCLE:   2950000052 Utilization ld q:  0
CYCLE:   2950000052 Utilization st q:  0
CYCLE:   2950000052 rdma_total_latency:          0
CYCLE:   2950000052 Utilization st q (incomplete):  0
CYCLE:   2950000052 WDMA bytes sent:          0
CYCLE:   2950000052 Utilization ex q:  0
CYCLE:   2950000052 Utilization ex q (incomplete):  0
CYCLE:   2950000052 Utilization st q (incomplete):  0
CYCLE:   2950000052 Utilization ld q (incomplete):  0
CYCLE:   2950000052 WDMA total latency:          0
CYCLE:   2950000052 Utilization ex q:  0
CYCLE:   2950000052 Utilization:  0
CYCLE:   2950000052 Utilization ex q (incomplete):  0
CYCLE:   2952000052 Utilization ld q (incomplete):  0
CYCLE:   2952000052 RDMA bytes rec:          0
CYCLE:   2952000052 Utilization st q:  0
CYCLE:   2952000052 Utilization ld q:  0
CYCLE:   2952000052 Utilization:  0
CYCLE:   2952000052 Utilization ld q:  0
CYCLE:   2952000052 Utilization st q:  0
CYCLE:   2952000052 rdma_total_latency:          0
CYCLE:   2952000052 Utilization st q (incomplete):  0
CYCLE:   2952000052 WDMA bytes sent:          0
CYCLE:   2952000052 Utilization ex q:  0
CYCLE:   2952000052 Utilization ex q (incomplete):  0
CYCLE:   2952000052 Utilization st q (incomplete):  0
CYCLE:   2952000052 Utilization ld q (incomplete):  0
CYCLE:   2952000052 WDMA total latency:          0
CYCLE:   2952000052 Utilization ex q:  0
CYCLE:   2952000052 Utilization:  0
CYCLE:   2952000052 Utilization ex q (incomplete):  0
CYCLE:   2954000052 Utilization ld q (incomplete):  0
CYCLE:   2954000052 RDMA bytes rec:          0
CYCLE:   2954000052 Utilization st q:  0
CYCLE:   2954000052 Utilization ld q:  0
CYCLE:   2954000052 Utilization:  0
CYCLE:   2954000052 Utilization ld q:  0
CYCLE:   2954000052 Utilization st q:  0
CYCLE:   2954000052 rdma_total_latency:          0
CYCLE:   2954000052 Utilization st q (incomplete):  0
CYCLE:   2954000052 WDMA bytes sent:          0
CYCLE:   2954000052 Utilization ex q:  0
CYCLE:   2954000052 Utilization ex q (incomplete):  0
CYCLE:   2954000052 Utilization st q (incomplete):  0
CYCLE:   2954000052 Utilization ld q (incomplete):  0
CYCLE:   2954000052 WDMA total latency:          0
CYCLE:   2954000052 Utilization ex q:  0
CYCLE:   2954000052 Utilization:  0
CYCLE:   2954000052 Utilization ex q (incomplete):  0
CYCLE:   2956000052 Utilization ld q (incomplete):  0
CYCLE:   2956000052 RDMA bytes rec:          0
CYCLE:   2956000052 Utilization st q:  0
CYCLE:   2956000052 Utilization ld q:  0
CYCLE:   2956000052 Utilization:  0
CYCLE:   2956000052 Utilization ld q:  0
CYCLE:   2956000052 Utilization st q:  0
CYCLE:   2956000052 rdma_total_latency:          0
CYCLE:   2956000052 Utilization st q (incomplete):  0
CYCLE:   2956000052 WDMA bytes sent:          0
CYCLE:   2956000052 Utilization ex q:  0
CYCLE:   2956000052 Utilization ex q (incomplete):  0
CYCLE:   2956000052 Utilization st q (incomplete):  0
CYCLE:   2956000052 Utilization ld q (incomplete):  0
CYCLE:   2956000052 WDMA total latency:          0
CYCLE:   2956000052 Utilization ex q:  0
CYCLE:   2956000052 Utilization:  0
CYCLE:   2956000052 Utilization ex q (incomplete):  0
CYCLE:   2958000052 Utilization ld q (incomplete):  0
CYCLE:   2958000052 RDMA bytes rec:          0
CYCLE:   2958000052 Utilization st q:  0
CYCLE:   2958000052 Utilization ld q:  0
CYCLE:   2958000052 Utilization:  0
CYCLE:   2958000052 Utilization ld q:  0
CYCLE:   2958000052 Utilization st q:  0
CYCLE:   2958000052 rdma_total_latency:          0
CYCLE:   2958000052 Utilization st q (incomplete):  0
CYCLE:   2958000052 WDMA bytes sent:          0
CYCLE:   2958000052 Utilization ex q:  0
CYCLE:   2958000052 Utilization ex q (incomplete):  0
CYCLE:   2958000052 Utilization st q (incomplete):  0
CYCLE:   2958000052 Utilization ld q (incomplete):  0
CYCLE:   2958000052 WDMA total latency:          0
CYCLE:   2958000052 Utilization ex q:  0
CYCLE:   2958000052 Utilization:  0
CYCLE:   2958000052 Utilization ex q (incomplete):  0
CYCLE:   2960000052 Utilization ld q (incomplete):  0
CYCLE:   2960000052 RDMA bytes rec:          0
CYCLE:   2960000052 Utilization st q:  0
CYCLE:   2960000052 Utilization ld q:  0
CYCLE:   2960000052 Utilization:  0
CYCLE:   2960000052 Utilization ld q:  0
CYCLE:   2960000052 Utilization st q:  0
CYCLE:   2960000052 rdma_total_latency:          0
CYCLE:   2960000052 Utilization st q (incomplete):  0
CYCLE:   2960000052 WDMA bytes sent:          0
CYCLE:   2960000052 Utilization ex q:  0
CYCLE:   2960000052 Utilization ex q (incomplete):  0
CYCLE:   2960000052 Utilization st q (incomplete):  0
CYCLE:   2960000052 Utilization ld q (incomplete):  0
CYCLE:   2960000052 WDMA total latency:          0
CYCLE:   2960000052 Utilization ex q:  0
CYCLE:   2960000052 Utilization:  0
CYCLE:   2960000052 Utilization ex q (incomplete):  0
CYCLE:   2962000052 Utilization ld q (incomplete):  0
CYCLE:   2962000052 RDMA bytes rec:          0
CYCLE:   2962000052 Utilization st q:  0
CYCLE:   2962000052 Utilization ld q:  0
CYCLE:   2962000052 Utilization:  0
CYCLE:   2962000052 Utilization ld q:  0
CYCLE:   2962000052 Utilization st q:  0
CYCLE:   2962000052 rdma_total_latency:          0
CYCLE:   2962000052 Utilization st q (incomplete):  0
CYCLE:   2962000052 WDMA bytes sent:          0
CYCLE:   2962000052 Utilization ex q:  0
CYCLE:   2962000052 Utilization ex q (incomplete):  0
CYCLE:   2962000052 Utilization st q (incomplete):  0
CYCLE:   2962000052 Utilization ld q (incomplete):  0
CYCLE:   2962000052 WDMA total latency:          0
CYCLE:   2962000052 Utilization ex q:  0
CYCLE:   2962000052 Utilization:  0
CYCLE:   2962000052 Utilization ex q (incomplete):  0
CYCLE:   2964000052 Utilization ld q (incomplete):  0
CYCLE:   2964000052 RDMA bytes rec:          0
CYCLE:   2964000052 Utilization st q:  0
CYCLE:   2964000052 Utilization ld q:  0
CYCLE:   2964000052 Utilization:  0
CYCLE:   2964000052 Utilization ld q:  0
CYCLE:   2964000052 Utilization st q:  0
CYCLE:   2964000052 rdma_total_latency:          0
CYCLE:   2964000052 Utilization st q (incomplete):  0
CYCLE:   2964000052 WDMA bytes sent:          0
CYCLE:   2964000052 Utilization ex q:  0
CYCLE:   2964000052 Utilization ex q (incomplete):  0
CYCLE:   2964000052 Utilization st q (incomplete):  0
CYCLE:   2964000052 Utilization ld q (incomplete):  0
CYCLE:   2964000052 WDMA total latency:          0
CYCLE:   2964000052 Utilization ex q:  0
CYCLE:   2964000052 Utilization:  0
CYCLE:   2964000052 Utilization ex q (incomplete):  0
CYCLE:   2966000052 Utilization ld q (incomplete):  0
CYCLE:   2966000052 RDMA bytes rec:          0
CYCLE:   2966000052 Utilization st q:  0
CYCLE:   2966000052 Utilization ld q:  0
CYCLE:   2966000052 Utilization:  0
CYCLE:   2966000052 Utilization ld q:  0
CYCLE:   2966000052 Utilization st q:  0
CYCLE:   2966000052 rdma_total_latency:          0
CYCLE:   2966000052 Utilization st q (incomplete):  0
CYCLE:   2966000052 WDMA bytes sent:          0
CYCLE:   2966000052 Utilization ex q:  0
CYCLE:   2966000052 Utilization ex q (incomplete):  0
CYCLE:   2966000052 Utilization st q (incomplete):  0
CYCLE:   2966000052 Utilization ld q (incomplete):  0
CYCLE:   2966000052 WDMA total latency:          0
CYCLE:   2966000052 Utilization ex q:  0
CYCLE:   2966000052 Utilization:  0
CYCLE:   2966000052 Utilization ex q (incomplete):  0
CYCLE:   2968000052 Utilization ld q (incomplete):  0
CYCLE:   2968000052 RDMA bytes rec:          0
CYCLE:   2968000052 Utilization st q:  0
CYCLE:   2968000052 Utilization ld q:  0
CYCLE:   2968000052 Utilization:  0
CYCLE:   2968000052 Utilization ld q:  0
CYCLE:   2968000052 Utilization st q:  0
CYCLE:   2968000052 rdma_total_latency:          0
CYCLE:   2968000052 Utilization st q (incomplete):  0
CYCLE:   2968000052 WDMA bytes sent:          0
CYCLE:   2968000052 Utilization ex q:  0
CYCLE:   2968000052 Utilization ex q (incomplete):  0
CYCLE:   2968000052 Utilization st q (incomplete):  0
CYCLE:   2968000052 Utilization ld q (incomplete):  0
CYCLE:   2968000052 WDMA total latency:          0
CYCLE:   2968000052 Utilization ex q:  0
CYCLE:   2968000052 Utilization:  0
CYCLE:   2968000052 Utilization ex q (incomplete):  0
CYCLE:   2970000052 Utilization ld q (incomplete):  0
CYCLE:   2970000052 RDMA bytes rec:          0
CYCLE:   2970000052 Utilization st q:  0
CYCLE:   2970000052 Utilization ld q:  0
CYCLE:   2970000052 Utilization:  0
CYCLE:   2970000052 Utilization ld q:  0
CYCLE:   2970000052 Utilization st q:  0
CYCLE:   2970000052 rdma_total_latency:          0
CYCLE:   2970000052 Utilization st q (incomplete):  0
CYCLE:   2970000052 WDMA bytes sent:          0
CYCLE:   2970000052 Utilization ex q:  0
CYCLE:   2970000052 Utilization ex q (incomplete):  0
CYCLE:   2970000052 Utilization st q (incomplete):  0
CYCLE:   2970000052 Utilization ld q (incomplete):  0
CYCLE:   2970000052 WDMA total latency:          0
CYCLE:   2970000052 Utilization ex q:  0
CYCLE:   2970000052 Utilization:  0
CYCLE:   2970000052 Utilization ex q (incomplete):  0
CYCLE:   2972000052 Utilization ld q (incomplete):  0
CYCLE:   2972000052 RDMA bytes rec:          0
CYCLE:   2972000052 Utilization st q:  0
CYCLE:   2972000052 Utilization ld q:  0
CYCLE:   2972000052 Utilization:  0
CYCLE:   2972000052 Utilization ld q:  0
CYCLE:   2972000052 Utilization st q:  0
CYCLE:   2972000052 rdma_total_latency:          0
CYCLE:   2972000052 Utilization st q (incomplete):  0
CYCLE:   2972000052 WDMA bytes sent:          0
CYCLE:   2972000052 Utilization ex q:  0
CYCLE:   2972000052 Utilization ex q (incomplete):  0
CYCLE:   2972000052 Utilization st q (incomplete):  0
CYCLE:   2972000052 Utilization ld q (incomplete):  0
CYCLE:   2972000052 WDMA total latency:          0
CYCLE:   2972000052 Utilization ex q:  0
CYCLE:   2972000052 Utilization:  0
CYCLE:   2972000052 Utilization ex q (incomplete):  0
CYCLE:   2974000052 Utilization ld q (incomplete):  0
CYCLE:   2974000052 RDMA bytes rec:          0
CYCLE:   2974000052 Utilization st q:  0
CYCLE:   2974000052 Utilization ld q:  0
CYCLE:   2974000052 Utilization:  0
CYCLE:   2974000052 Utilization ld q:  0
CYCLE:   2974000052 Utilization st q:  0
CYCLE:   2974000052 rdma_total_latency:          0
CYCLE:   2974000052 Utilization st q (incomplete):  0
CYCLE:   2974000052 WDMA bytes sent:          0
CYCLE:   2974000052 Utilization ex q:  0
CYCLE:   2974000052 Utilization ex q (incomplete):  0
CYCLE:   2974000052 Utilization st q (incomplete):  0
CYCLE:   2974000052 Utilization ld q (incomplete):  0
CYCLE:   2974000052 WDMA total latency:          0
CYCLE:   2974000052 Utilization ex q:  0
CYCLE:   2974000052 Utilization:  0
CYCLE:   2974000052 Utilization ex q (incomplete):  0
CYCLE:   2976000052 Utilization ld q (incomplete):  0
CYCLE:   2976000052 RDMA bytes rec:          0
CYCLE:   2976000052 Utilization st q:  0
CYCLE:   2976000052 Utilization ld q:  0
CYCLE:   2976000052 Utilization:  0
CYCLE:   2976000052 Utilization ld q:  0
CYCLE:   2976000052 Utilization st q:  0
CYCLE:   2976000052 rdma_total_latency:          0
CYCLE:   2976000052 Utilization st q (incomplete):  0
CYCLE:   2976000052 WDMA bytes sent:          0
CYCLE:   2976000052 Utilization ex q:  0
CYCLE:   2976000052 Utilization ex q (incomplete):  0
CYCLE:   2976000052 Utilization st q (incomplete):  0
CYCLE:   2976000052 Utilization ld q (incomplete):  0
CYCLE:   2976000052 WDMA total latency:          0
CYCLE:   2976000052 Utilization ex q:  0
CYCLE:   2976000052 Utilization:  0
CYCLE:   2976000052 Utilization ex q (incomplete):  0
CYCLE:   2978000052 Utilization ld q (incomplete):  0
CYCLE:   2978000052 RDMA bytes rec:          0
CYCLE:   2978000052 Utilization st q:  0
CYCLE:   2978000052 Utilization ld q:  0
CYCLE:   2978000052 Utilization:  0
CYCLE:   2978000052 Utilization ld q:  0
CYCLE:   2978000052 Utilization st q:  0
CYCLE:   2978000052 rdma_total_latency:          0
CYCLE:   2978000052 Utilization st q (incomplete):  0
CYCLE:   2978000052 WDMA bytes sent:          0
CYCLE:   2978000052 Utilization ex q:  0
CYCLE:   2978000052 Utilization ex q (incomplete):  0
CYCLE:   2978000052 Utilization st q (incomplete):  0
CYCLE:   2978000052 Utilization ld q (incomplete):  0
CYCLE:   2978000052 WDMA total latency:          0
CYCLE:   2978000052 Utilization ex q:  0
CYCLE:   2978000052 Utilization:  0
CYCLE:   2978000052 Utilization ex q (incomplete):  0
CYCLE:   2980000052 Utilization ld q (incomplete):  0
CYCLE:   2980000052 RDMA bytes rec:          0
CYCLE:   2980000052 Utilization st q:  0
CYCLE:   2980000052 Utilization ld q:  0
CYCLE:   2980000052 Utilization:  0
CYCLE:   2980000052 Utilization ld q:  0
CYCLE:   2980000052 Utilization st q:  0
CYCLE:   2980000052 rdma_total_latency:          0
CYCLE:   2980000052 Utilization st q (incomplete):  0
CYCLE:   2980000052 WDMA bytes sent:          0
CYCLE:   2980000052 Utilization ex q:  0
CYCLE:   2980000052 Utilization ex q (incomplete):  0
CYCLE:   2980000052 Utilization st q (incomplete):  0
CYCLE:   2980000052 Utilization ld q (incomplete):  0
CYCLE:   2980000052 WDMA total latency:          0
CYCLE:   2980000052 Utilization ex q:  0
CYCLE:   2980000052 Utilization:  0
CYCLE:   2980000052 Utilization ex q (incomplete):  0
CYCLE:   2982000052 Utilization ld q (incomplete):  0
CYCLE:   2982000052 RDMA bytes rec:          0
CYCLE:   2982000052 Utilization st q:  0
CYCLE:   2982000052 Utilization ld q:  0
CYCLE:   2982000052 Utilization:  0
CYCLE:   2982000052 Utilization ld q:  0
CYCLE:   2982000052 Utilization st q:  0
CYCLE:   2982000052 rdma_total_latency:          0
CYCLE:   2982000052 Utilization st q (incomplete):  0
CYCLE:   2982000052 WDMA bytes sent:          0
CYCLE:   2982000052 Utilization ex q:  0
CYCLE:   2982000052 Utilization ex q (incomplete):  0
CYCLE:   2982000052 Utilization st q (incomplete):  0
CYCLE:   2982000052 Utilization ld q (incomplete):  0
CYCLE:   2982000052 WDMA total latency:          0
CYCLE:   2982000052 Utilization ex q:  0
CYCLE:   2982000052 Utilization:  0
CYCLE:   2982000052 Utilization ex q (incomplete):  0
CYCLE:   2984000052 Utilization ld q (incomplete):  0
CYCLE:   2984000052 RDMA bytes rec:          0
CYCLE:   2984000052 Utilization st q:  0
CYCLE:   2984000052 Utilization ld q:  0
CYCLE:   2984000052 Utilization:  0
CYCLE:   2984000052 Utilization ld q:  0
CYCLE:   2984000052 Utilization st q:  0
CYCLE:   2984000052 rdma_total_latency:          0
CYCLE:   2984000052 Utilization st q (incomplete):  0
CYCLE:   2984000052 WDMA bytes sent:          0
CYCLE:   2984000052 Utilization ex q:  0
CYCLE:   2984000052 Utilization ex q (incomplete):  0
CYCLE:   2984000052 Utilization st q (incomplete):  0
CYCLE:   2984000052 Utilization ld q (incomplete):  0
CYCLE:   2984000052 WDMA total latency:          0
CYCLE:   2984000052 Utilization ex q:  0
CYCLE:   2984000052 Utilization:  0
CYCLE:   2984000052 Utilization ex q (incomplete):  0
CYCLE:   2986000052 Utilization ld q (incomplete):  0
CYCLE:   2986000052 RDMA bytes rec:          0
CYCLE:   2986000052 Utilization st q:  0
CYCLE:   2986000052 Utilization ld q:  0
CYCLE:   2986000052 Utilization:  0
CYCLE:   2986000052 Utilization ld q:  0
CYCLE:   2986000052 Utilization st q:  0
CYCLE:   2986000052 rdma_total_latency:          0
CYCLE:   2986000052 Utilization st q (incomplete):  0
CYCLE:   2986000052 WDMA bytes sent:          0
CYCLE:   2986000052 Utilization ex q:  0
CYCLE:   2986000052 Utilization ex q (incomplete):  0
CYCLE:   2986000052 Utilization st q (incomplete):  0
CYCLE:   2986000052 Utilization ld q (incomplete):  0
CYCLE:   2986000052 WDMA total latency:          0
CYCLE:   2986000052 Utilization ex q:  0
CYCLE:   2986000052 Utilization:  0
CYCLE:   2986000052 Utilization ex q (incomplete):  0
CYCLE:   2988000052 Utilization ld q (incomplete):  0
CYCLE:   2988000052 RDMA bytes rec:          0
CYCLE:   2988000052 Utilization st q:  0
CYCLE:   2988000052 Utilization ld q:  0
CYCLE:   2988000052 Utilization:  0
CYCLE:   2988000052 Utilization ld q:  0
CYCLE:   2988000052 Utilization st q:  0
CYCLE:   2988000052 rdma_total_latency:          0
CYCLE:   2988000052 Utilization st q (incomplete):  0
CYCLE:   2988000052 WDMA bytes sent:          0
CYCLE:   2988000052 Utilization ex q:  0
CYCLE:   2988000052 Utilization ex q (incomplete):  0
CYCLE:   2988000052 Utilization st q (incomplete):  0
CYCLE:   2988000052 Utilization ld q (incomplete):  0
CYCLE:   2988000052 WDMA total latency:          0
CYCLE:   2988000052 Utilization ex q:  0
CYCLE:   2988000052 Utilization:  0
CYCLE:   2988000052 Utilization ex q (incomplete):  0
CYCLE:   2990000052 Utilization ld q (incomplete):  0
CYCLE:   2990000052 RDMA bytes rec:          0
CYCLE:   2990000052 Utilization st q:  0
CYCLE:   2990000052 Utilization ld q:  0
CYCLE:   2990000052 Utilization:  0
CYCLE:   2990000052 Utilization ld q:  0
CYCLE:   2990000052 Utilization st q:  0
CYCLE:   2990000052 rdma_total_latency:          0
CYCLE:   2990000052 Utilization st q (incomplete):  0
CYCLE:   2990000052 WDMA bytes sent:          0
CYCLE:   2990000052 Utilization ex q:  0
CYCLE:   2990000052 Utilization ex q (incomplete):  0
CYCLE:   2990000052 Utilization st q (incomplete):  0
CYCLE:   2990000052 Utilization ld q (incomplete):  0
CYCLE:   2990000052 WDMA total latency:          0
CYCLE:   2990000052 Utilization ex q:  0
CYCLE:   2990000052 Utilization:  0
CYCLE:   2990000052 Utilization ex q (incomplete):  0
CYCLE:   2992000052 Utilization ld q (incomplete):  0
CYCLE:   2992000052 RDMA bytes rec:          0
CYCLE:   2992000052 Utilization st q:  0
CYCLE:   2992000052 Utilization ld q:  0
CYCLE:   2992000052 Utilization:  0
CYCLE:   2992000052 Utilization ld q:  0
CYCLE:   2992000052 Utilization st q:  0
CYCLE:   2992000052 rdma_total_latency:          0
CYCLE:   2992000052 Utilization st q (incomplete):  0
CYCLE:   2992000052 WDMA bytes sent:          0
CYCLE:   2992000052 Utilization ex q:  0
CYCLE:   2992000052 Utilization ex q (incomplete):  0
CYCLE:   2992000052 Utilization st q (incomplete):  0
CYCLE:   2992000052 Utilization ld q (incomplete):  0
CYCLE:   2992000052 WDMA total latency:          0
CYCLE:   2992000052 Utilization ex q:  0
CYCLE:   2992000052 Utilization:  0
CYCLE:   2992000052 Utilization ex q (incomplete):  0
CYCLE:   2994000052 Utilization ld q (incomplete):  0
CYCLE:   2994000052 RDMA bytes rec:          0
CYCLE:   2994000052 Utilization st q:  0
CYCLE:   2994000052 Utilization ld q:  0
CYCLE:   2994000052 Utilization:  0
CYCLE:   2994000052 Utilization ld q:  0
CYCLE:   2994000052 Utilization st q:  0
CYCLE:   2994000052 rdma_total_latency:          0
CYCLE:   2994000052 Utilization st q (incomplete):  0
CYCLE:   2994000052 WDMA bytes sent:          0
CYCLE:   2994000052 Utilization ex q:  0
CYCLE:   2994000052 Utilization ex q (incomplete):  0
CYCLE:   2994000052 Utilization st q (incomplete):  0
CYCLE:   2994000052 Utilization ld q (incomplete):  0
CYCLE:   2994000052 WDMA total latency:          0
CYCLE:   2994000052 Utilization ex q:  0
CYCLE:   2994000052 Utilization:  0
CYCLE:   2994000052 Utilization ex q (incomplete):  0
CYCLE:   2996000052 Utilization ld q (incomplete):  0
CYCLE:   2996000052 RDMA bytes rec:          0
CYCLE:   2996000052 Utilization st q:  0
CYCLE:   2996000052 Utilization ld q:  0
CYCLE:   2996000052 Utilization:  0
CYCLE:   2996000052 Utilization ld q:  0
CYCLE:   2996000052 Utilization st q:  0
CYCLE:   2996000052 rdma_total_latency:          0
CYCLE:   2996000052 Utilization st q (incomplete):  0
CYCLE:   2996000052 WDMA bytes sent:          0
CYCLE:   2996000052 Utilization ex q:  0
CYCLE:   2996000052 Utilization ex q (incomplete):  0
CYCLE:   2996000052 Utilization st q (incomplete):  0
CYCLE:   2996000052 Utilization ld q (incomplete):  0
CYCLE:   2996000052 WDMA total latency:          0
CYCLE:   2996000052 Utilization ex q:  0
CYCLE:   2996000052 Utilization:  0
CYCLE:   2996000052 Utilization ex q (incomplete):  0
CYCLE:   2998000052 Utilization ld q (incomplete):  0
CYCLE:   2998000052 RDMA bytes rec:          0
CYCLE:   2998000052 Utilization st q:  0
CYCLE:   2998000052 Utilization ld q:  0
CYCLE:   2998000052 Utilization:  0
CYCLE:   2998000052 Utilization ld q:  0
CYCLE:   2998000052 Utilization st q:  0
CYCLE:   2998000052 rdma_total_latency:          0
CYCLE:   2998000052 Utilization st q (incomplete):  0
CYCLE:   2998000052 WDMA bytes sent:          0
CYCLE:   2998000052 Utilization ex q:  0
CYCLE:   2998000052 Utilization ex q (incomplete):  0
CYCLE:   2998000052 Utilization st q (incomplete):  0
CYCLE:   2998000052 Utilization ld q (incomplete):  0
CYCLE:   2998000052 WDMA total latency:          0
CYCLE:   2998000052 Utilization ex q:  0
CYCLE:   2998000052 Utilization:  0
CYCLE:   2998000052 Utilization ex q (incomplete):  0
CYCLE:   3000000052 Utilization ld q (incomplete):  0
CYCLE:   3000000052 RDMA bytes rec:          0
CYCLE:   3000000052 Utilization st q:  0
CYCLE:   3000000052 Utilization ld q:  0
CYCLE:   3000000052 Utilization:  0
CYCLE:   3000000052 Utilization ld q:  0
CYCLE:   3000000052 Utilization st q:  0
CYCLE:   3000000052 rdma_total_latency:          0
CYCLE:   3000000052 Utilization st q (incomplete):  0
CYCLE:   3000000052 WDMA bytes sent:          0
CYCLE:   3000000052 Utilization ex q:  0
CYCLE:   3000000052 Utilization ex q (incomplete):  0
CYCLE:   3000000052 Utilization st q (incomplete):  0
CYCLE:   3000000052 Utilization ld q (incomplete):  0
CYCLE:   3000000052 WDMA total latency:          0
CYCLE:   3000000052 Utilization ex q:  0
CYCLE:   3000000052 Utilization:  0
CYCLE:   3000000052 Utilization ex q (incomplete):  0
CYCLE:   3002000052 Utilization ld q (incomplete):  0
CYCLE:   3002000052 RDMA bytes rec:          0
CYCLE:   3002000052 Utilization st q:  0
CYCLE:   3002000052 Utilization ld q:  0
CYCLE:   3002000052 Utilization:  0
CYCLE:   3002000052 Utilization ld q:  0
CYCLE:   3002000052 Utilization st q:  0
CYCLE:   3002000052 rdma_total_latency:          0
CYCLE:   3002000052 Utilization st q (incomplete):  0
CYCLE:   3002000052 WDMA bytes sent:          0
CYCLE:   3002000052 Utilization ex q:  0
CYCLE:   3002000052 Utilization ex q (incomplete):  0
CYCLE:   3002000052 Utilization st q (incomplete):  0
CYCLE:   3002000052 Utilization ld q (incomplete):  0
CYCLE:   3002000052 WDMA total latency:          0
CYCLE:   3002000052 Utilization ex q:  0
CYCLE:   3002000052 Utilization:  0
CYCLE:   3002000052 Utilization ex q (incomplete):  0
CYCLE:   3004000052 Utilization ld q (incomplete):  0
CYCLE:   3004000052 RDMA bytes rec:          0
CYCLE:   3004000052 Utilization st q:  0
CYCLE:   3004000052 Utilization ld q:  0
CYCLE:   3004000052 Utilization:  0
CYCLE:   3004000052 Utilization ld q:  0
CYCLE:   3004000052 Utilization st q:  0
CYCLE:   3004000052 rdma_total_latency:          0
CYCLE:   3004000052 Utilization st q (incomplete):  0
CYCLE:   3004000052 WDMA bytes sent:          0
CYCLE:   3004000052 Utilization ex q:  0
CYCLE:   3004000052 Utilization ex q (incomplete):  0
CYCLE:   3004000052 Utilization st q (incomplete):  0
CYCLE:   3004000052 Utilization ld q (incomplete):  0
CYCLE:   3004000052 WDMA total latency:          0
CYCLE:   3004000052 Utilization ex q:  0
CYCLE:   3004000052 Utilization:  0
CYCLE:   3004000052 Utilization ex q (incomplete):  0
CYCLE:   3006000052 Utilization ld q (incomplete):  0
CYCLE:   3006000052 RDMA bytes rec:          0
CYCLE:   3006000052 Utilization st q:  0
CYCLE:   3006000052 Utilization ld q:  0
CYCLE:   3006000052 Utilization:  0
CYCLE:   3006000052 Utilization ld q:  0
CYCLE:   3006000052 Utilization st q:  0
CYCLE:   3006000052 rdma_total_latency:          0
CYCLE:   3006000052 Utilization st q (incomplete):  0
CYCLE:   3006000052 WDMA bytes sent:          0
CYCLE:   3006000052 Utilization ex q:  0
CYCLE:   3006000052 Utilization ex q (incomplete):  0
CYCLE:   3006000052 Utilization st q (incomplete):  0
CYCLE:   3006000052 Utilization ld q (incomplete):  0
CYCLE:   3006000052 WDMA total latency:          0
CYCLE:   3006000052 Utilization ex q:  0
CYCLE:   3006000052 Utilization:  0
CYCLE:   3006000052 Utilization ex q (incomplete):  0
CYCLE:   3008000052 Utilization ld q (incomplete):  0
CYCLE:   3008000052 RDMA bytes rec:          0
CYCLE:   3008000052 Utilization st q:  0
CYCLE:   3008000052 Utilization ld q:  0
CYCLE:   3008000052 Utilization:  0
CYCLE:   3008000052 Utilization ld q:  0
CYCLE:   3008000052 Utilization st q:  0
CYCLE:   3008000052 rdma_total_latency:          0
CYCLE:   3008000052 Utilization st q (incomplete):  0
CYCLE:   3008000052 WDMA bytes sent:          0
CYCLE:   3008000052 Utilization ex q:  0
CYCLE:   3008000052 Utilization ex q (incomplete):  0
CYCLE:   3008000052 Utilization st q (incomplete):  0
CYCLE:   3008000052 Utilization ld q (incomplete):  0
CYCLE:   3008000052 WDMA total latency:          0
CYCLE:   3008000052 Utilization ex q:  0
CYCLE:   3008000052 Utilization:  0
CYCLE:   3008000052 Utilization ex q (incomplete):  0
CYCLE:   3010000052 Utilization ld q (incomplete):  0
CYCLE:   3010000052 RDMA bytes rec:          0
CYCLE:   3010000052 Utilization st q:  0
CYCLE:   3010000052 Utilization ld q:  0
CYCLE:   3010000052 Utilization:  0
CYCLE:   3010000052 Utilization ld q:  0
CYCLE:   3010000052 Utilization st q:  0
CYCLE:   3010000052 rdma_total_latency:          0
CYCLE:   3010000052 Utilization st q (incomplete):  0
CYCLE:   3010000052 WDMA bytes sent:          0
CYCLE:   3010000052 Utilization ex q:  0
CYCLE:   3010000052 Utilization ex q (incomplete):  0
CYCLE:   3010000052 Utilization st q (incomplete):  0
CYCLE:   3010000052 Utilization ld q (incomplete):  0
CYCLE:   3010000052 WDMA total latency:          0
CYCLE:   3010000052 Utilization ex q:  0
CYCLE:   3010000052 Utilization:  0
CYCLE:   3010000052 Utilization ex q (incomplete):  0
CYCLE:   3012000052 Utilization ld q (incomplete):  0
CYCLE:   3012000052 RDMA bytes rec:          0
CYCLE:   3012000052 Utilization st q:  0
CYCLE:   3012000052 Utilization ld q:  0
CYCLE:   3012000052 Utilization:  0
CYCLE:   3012000052 Utilization ld q:  0
CYCLE:   3012000052 Utilization st q:  0
CYCLE:   3012000052 rdma_total_latency:          0
CYCLE:   3012000052 Utilization st q (incomplete):  0
CYCLE:   3012000052 WDMA bytes sent:          0
CYCLE:   3012000052 Utilization ex q:  0
CYCLE:   3012000052 Utilization ex q (incomplete):  0
CYCLE:   3012000052 Utilization st q (incomplete):  0
CYCLE:   3012000052 Utilization ld q (incomplete):  0
CYCLE:   3012000052 WDMA total latency:          0
CYCLE:   3012000052 Utilization ex q:  0
CYCLE:   3012000052 Utilization:  0
CYCLE:   3012000052 Utilization ex q (incomplete):  0
CYCLE:   3014000052 Utilization ld q (incomplete):  0
CYCLE:   3014000052 RDMA bytes rec:          0
CYCLE:   3014000052 Utilization st q:  0
CYCLE:   3014000052 Utilization ld q:  0
CYCLE:   3014000052 Utilization:  0
CYCLE:   3014000052 Utilization ld q:  0
CYCLE:   3014000052 Utilization st q:  0
CYCLE:   3014000052 rdma_total_latency:          0
CYCLE:   3014000052 Utilization st q (incomplete):  0
CYCLE:   3014000052 WDMA bytes sent:          0
CYCLE:   3014000052 Utilization ex q:  0
CYCLE:   3014000052 Utilization ex q (incomplete):  0
CYCLE:   3014000052 Utilization st q (incomplete):  0
CYCLE:   3014000052 Utilization ld q (incomplete):  0
CYCLE:   3014000052 WDMA total latency:          0
CYCLE:   3014000052 Utilization ex q:  0
CYCLE:   3014000052 Utilization:  0
CYCLE:   3014000052 Utilization ex q (incomplete):  0
CYCLE:   3016000052 Utilization ld q (incomplete):  0
CYCLE:   3016000052 RDMA bytes rec:          0
CYCLE:   3016000052 Utilization st q:  0
CYCLE:   3016000052 Utilization ld q:  0
CYCLE:   3016000052 Utilization:  0
CYCLE:   3016000052 Utilization ld q:  0
CYCLE:   3016000052 Utilization st q:  0
CYCLE:   3016000052 rdma_total_latency:          0
CYCLE:   3016000052 Utilization st q (incomplete):  0
CYCLE:   3016000052 WDMA bytes sent:          0
CYCLE:   3016000052 Utilization ex q:  0
CYCLE:   3016000052 Utilization ex q (incomplete):  0
CYCLE:   3016000052 Utilization st q (incomplete):  0
CYCLE:   3016000052 Utilization ld q (incomplete):  0
CYCLE:   3016000052 WDMA total latency:          0
CYCLE:   3016000052 Utilization ex q:  0
CYCLE:   3016000052 Utilization:  0
CYCLE:   3016000052 Utilization ex q (incomplete):  0
CYCLE:   3018000052 Utilization ld q (incomplete):  0
CYCLE:   3018000052 RDMA bytes rec:          0
CYCLE:   3018000052 Utilization st q:  0
CYCLE:   3018000052 Utilization ld q:  0
CYCLE:   3018000052 Utilization:  0
CYCLE:   3018000052 Utilization ld q:  0
CYCLE:   3018000052 Utilization st q:  0
CYCLE:   3018000052 rdma_total_latency:          0
CYCLE:   3018000052 Utilization st q (incomplete):  0
CYCLE:   3018000052 WDMA bytes sent:          0
CYCLE:   3018000052 Utilization ex q:  0
CYCLE:   3018000052 Utilization ex q (incomplete):  0
CYCLE:   3018000052 Utilization st q (incomplete):  0
CYCLE:   3018000052 Utilization ld q (incomplete):  0
CYCLE:   3018000052 WDMA total latency:          0
CYCLE:   3018000052 Utilization ex q:  0
CYCLE:   3018000052 Utilization:  0
CYCLE:   3018000052 Utilization ex q (incomplete):  0
CYCLE:   3020000052 Utilization ld q (incomplete):  0
CYCLE:   3020000052 RDMA bytes rec:          0
CYCLE:   3020000052 Utilization st q:  0
CYCLE:   3020000052 Utilization ld q:  0
CYCLE:   3020000052 Utilization:  0
CYCLE:   3020000052 Utilization ld q:  0
CYCLE:   3020000052 Utilization st q:  0
CYCLE:   3020000052 rdma_total_latency:          0
CYCLE:   3020000052 Utilization st q (incomplete):  0
CYCLE:   3020000052 WDMA bytes sent:          0
CYCLE:   3020000052 Utilization ex q:  0
CYCLE:   3020000052 Utilization ex q (incomplete):  0
CYCLE:   3020000052 Utilization st q (incomplete):  0
CYCLE:   3020000052 Utilization ld q (incomplete):  0
CYCLE:   3020000052 WDMA total latency:          0
CYCLE:   3020000052 Utilization ex q:  0
CYCLE:   3020000052 Utilization:  0
CYCLE:   3020000052 Utilization ex q (incomplete):  0
CYCLE:   3022000052 Utilization ld q (incomplete):  0
CYCLE:   3022000052 RDMA bytes rec:          0
CYCLE:   3022000052 Utilization st q:  0
CYCLE:   3022000052 Utilization ld q:  0
CYCLE:   3022000052 Utilization:  0
CYCLE:   3022000052 Utilization ld q:  0
CYCLE:   3022000052 Utilization st q:  0
CYCLE:   3022000052 rdma_total_latency:          0
CYCLE:   3022000052 Utilization st q (incomplete):  0
CYCLE:   3022000052 WDMA bytes sent:          0
CYCLE:   3022000052 Utilization ex q:  0
CYCLE:   3022000052 Utilization ex q (incomplete):  0
CYCLE:   3022000052 Utilization st q (incomplete):  0
CYCLE:   3022000052 Utilization ld q (incomplete):  0
CYCLE:   3022000052 WDMA total latency:          0
CYCLE:   3022000052 Utilization ex q:  0
CYCLE:   3022000052 Utilization:  0
CYCLE:   3022000052 Utilization ex q (incomplete):  0
CYCLE:   3024000052 Utilization ld q (incomplete):  0
CYCLE:   3024000052 RDMA bytes rec:          0
CYCLE:   3024000052 Utilization st q:  0
CYCLE:   3024000052 Utilization ld q:  0
CYCLE:   3024000052 Utilization:  0
CYCLE:   3024000052 Utilization ld q:  0
CYCLE:   3024000052 Utilization st q:  0
CYCLE:   3024000052 rdma_total_latency:          0
CYCLE:   3024000052 Utilization st q (incomplete):  0
CYCLE:   3024000052 WDMA bytes sent:          0
CYCLE:   3024000052 Utilization ex q:  0
CYCLE:   3024000052 Utilization ex q (incomplete):  0
CYCLE:   3024000052 Utilization st q (incomplete):  0
CYCLE:   3024000052 Utilization ld q (incomplete):  0
CYCLE:   3024000052 WDMA total latency:          0
CYCLE:   3024000052 Utilization ex q:  0
CYCLE:   3024000052 Utilization:  0
CYCLE:   3024000052 Utilization ex q (incomplete):  0
CYCLE:   3026000052 Utilization ld q (incomplete):  0
CYCLE:   3026000052 RDMA bytes rec:          0
CYCLE:   3026000052 Utilization st q:  0
CYCLE:   3026000052 Utilization ld q:  0
CYCLE:   3026000052 Utilization:  0
CYCLE:   3026000052 Utilization ld q:  0
CYCLE:   3026000052 Utilization st q:  0
CYCLE:   3026000052 rdma_total_latency:          0
CYCLE:   3026000052 Utilization st q (incomplete):  0
CYCLE:   3026000052 WDMA bytes sent:          0
CYCLE:   3026000052 Utilization ex q:  0
CYCLE:   3026000052 Utilization ex q (incomplete):  0
CYCLE:   3026000052 Utilization st q (incomplete):  0
CYCLE:   3026000052 Utilization ld q (incomplete):  0
CYCLE:   3026000052 WDMA total latency:          0
CYCLE:   3026000052 Utilization ex q:  0
CYCLE:   3026000052 Utilization:  0
CYCLE:   3026000052 Utilization ex q (incomplete):  0
CYCLE:   3028000052 Utilization ld q (incomplete):  0
CYCLE:   3028000052 RDMA bytes rec:          0
CYCLE:   3028000052 Utilization st q:  0
CYCLE:   3028000052 Utilization ld q:  0
CYCLE:   3028000052 Utilization:  0
CYCLE:   3028000052 Utilization ld q:  0
CYCLE:   3028000052 Utilization st q:  0
CYCLE:   3028000052 rdma_total_latency:          0
CYCLE:   3028000052 Utilization st q (incomplete):  0
CYCLE:   3028000052 WDMA bytes sent:          0
CYCLE:   3028000052 Utilization ex q:  0
CYCLE:   3028000052 Utilization ex q (incomplete):  0
CYCLE:   3028000052 Utilization st q (incomplete):  0
CYCLE:   3028000052 Utilization ld q (incomplete):  0
CYCLE:   3028000052 WDMA total latency:          0
CYCLE:   3028000052 Utilization ex q:  0
CYCLE:   3028000052 Utilization:  0
CYCLE:   3028000052 Utilization ex q (incomplete):  0
CYCLE:   3030000052 Utilization ld q (incomplete):  0
CYCLE:   3030000052 RDMA bytes rec:          0
CYCLE:   3030000052 Utilization st q:  0
CYCLE:   3030000052 Utilization ld q:  0
CYCLE:   3030000052 Utilization:  0
CYCLE:   3030000052 Utilization ld q:  0
CYCLE:   3030000052 Utilization st q:  0
CYCLE:   3030000052 rdma_total_latency:          0
CYCLE:   3030000052 Utilization st q (incomplete):  0
CYCLE:   3030000052 WDMA bytes sent:          0
CYCLE:   3030000052 Utilization ex q:  0
CYCLE:   3030000052 Utilization ex q (incomplete):  0
CYCLE:   3030000052 Utilization st q (incomplete):  0
CYCLE:   3030000052 Utilization ld q (incomplete):  0
CYCLE:   3030000052 WDMA total latency:          0
CYCLE:   3030000052 Utilization ex q:  0
CYCLE:   3030000052 Utilization:  0
CYCLE:   3030000052 Utilization ex q (incomplete):  0
CYCLE:   3032000052 Utilization ld q (incomplete):  0
CYCLE:   3032000052 RDMA bytes rec:          0
CYCLE:   3032000052 Utilization st q:  0
CYCLE:   3032000052 Utilization ld q:  0
CYCLE:   3032000052 Utilization:  0
CYCLE:   3032000052 Utilization ld q:  0
CYCLE:   3032000052 Utilization st q:  0
CYCLE:   3032000052 rdma_total_latency:          0
CYCLE:   3032000052 Utilization st q (incomplete):  0
CYCLE:   3032000052 WDMA bytes sent:          0
CYCLE:   3032000052 Utilization ex q:  0
CYCLE:   3032000052 Utilization ex q (incomplete):  0
CYCLE:   3032000052 Utilization st q (incomplete):  0
CYCLE:   3032000052 Utilization ld q (incomplete):  0
CYCLE:   3032000052 WDMA total latency:          0
CYCLE:   3032000052 Utilization ex q:  0
CYCLE:   3032000052 Utilization:  0
CYCLE:   3032000052 Utilization ex q (incomplete):  0
CYCLE:   3034000052 Utilization ld q (incomplete):  0
CYCLE:   3034000052 RDMA bytes rec:          0
CYCLE:   3034000052 Utilization st q:  0
CYCLE:   3034000052 Utilization ld q:  0
CYCLE:   3034000052 Utilization:  0
CYCLE:   3034000052 Utilization ld q:  0
CYCLE:   3034000052 Utilization st q:  0
CYCLE:   3034000052 rdma_total_latency:          0
CYCLE:   3034000052 Utilization st q (incomplete):  0
CYCLE:   3034000052 WDMA bytes sent:          0
CYCLE:   3034000052 Utilization ex q:  0
CYCLE:   3034000052 Utilization ex q (incomplete):  0
CYCLE:   3034000052 Utilization st q (incomplete):  0
CYCLE:   3034000052 Utilization ld q (incomplete):  0
CYCLE:   3034000052 WDMA total latency:          0
CYCLE:   3034000052 Utilization ex q:  0
CYCLE:   3034000052 Utilization:  0
CYCLE:   3034000052 Utilization ex q (incomplete):  0
CYCLE:   3036000052 Utilization ld q (incomplete):  0
CYCLE:   3036000052 RDMA bytes rec:          0
CYCLE:   3036000052 Utilization st q:  0
CYCLE:   3036000052 Utilization ld q:  0
CYCLE:   3036000052 Utilization:  0
CYCLE:   3036000052 Utilization ld q:  0
CYCLE:   3036000052 Utilization st q:  0
CYCLE:   3036000052 rdma_total_latency:          0
CYCLE:   3036000052 Utilization st q (incomplete):  0
CYCLE:   3036000052 WDMA bytes sent:          0
CYCLE:   3036000052 Utilization ex q:  0
CYCLE:   3036000052 Utilization ex q (incomplete):  0
CYCLE:   3036000052 Utilization st q (incomplete):  0
CYCLE:   3036000052 Utilization ld q (incomplete):  0
CYCLE:   3036000052 WDMA total latency:          0
CYCLE:   3036000052 Utilization ex q:  0
CYCLE:   3036000052 Utilization:  0
CYCLE:   3036000052 Utilization ex q (incomplete):  0
CYCLE:   3038000052 Utilization ld q (incomplete):  0
CYCLE:   3038000052 RDMA bytes rec:          0
CYCLE:   3038000052 Utilization st q:  0
CYCLE:   3038000052 Utilization ld q:  0
CYCLE:   3038000052 Utilization:  0
CYCLE:   3038000052 Utilization ld q:  0
CYCLE:   3038000052 Utilization st q:  0
CYCLE:   3038000052 rdma_total_latency:          0
CYCLE:   3038000052 Utilization st q (incomplete):  0
CYCLE:   3038000052 WDMA bytes sent:          0
CYCLE:   3038000052 Utilization ex q:  0
CYCLE:   3038000052 Utilization ex q (incomplete):  0
CYCLE:   3038000052 Utilization st q (incomplete):  0
CYCLE:   3038000052 Utilization ld q (incomplete):  0
CYCLE:   3038000052 WDMA total latency:          0
CYCLE:   3038000052 Utilization ex q:  0
CYCLE:   3038000052 Utilization:  0
CYCLE:   3038000052 Utilization ex q (incomplete):  0
CYCLE:   3040000052 Utilization ld q (incomplete):  0
CYCLE:   3040000052 RDMA bytes rec:          0
CYCLE:   3040000052 Utilization st q:  0
CYCLE:   3040000052 Utilization ld q:  0
CYCLE:   3040000052 Utilization:  0
CYCLE:   3040000052 Utilization ld q:  0
CYCLE:   3040000052 Utilization st q:  0
CYCLE:   3040000052 rdma_total_latency:          0
CYCLE:   3040000052 Utilization st q (incomplete):  0
CYCLE:   3040000052 WDMA bytes sent:          0
CYCLE:   3040000052 Utilization ex q:  0
CYCLE:   3040000052 Utilization ex q (incomplete):  0
CYCLE:   3040000052 Utilization st q (incomplete):  0
CYCLE:   3040000052 Utilization ld q (incomplete):  0
CYCLE:   3040000052 WDMA total latency:          0
CYCLE:   3040000052 Utilization ex q:  0
CYCLE:   3040000052 Utilization:  0
CYCLE:   3040000052 Utilization ex q (incomplete):  0
CYCLE:   3042000052 Utilization ld q (incomplete):  0
CYCLE:   3042000052 RDMA bytes rec:          0
CYCLE:   3042000052 Utilization st q:  0
CYCLE:   3042000052 Utilization ld q:  0
CYCLE:   3042000052 Utilization:  0
CYCLE:   3042000052 Utilization ld q:  0
CYCLE:   3042000052 Utilization st q:  0
CYCLE:   3042000052 rdma_total_latency:          0
CYCLE:   3042000052 Utilization st q (incomplete):  0
CYCLE:   3042000052 WDMA bytes sent:          0
CYCLE:   3042000052 Utilization ex q:  0
CYCLE:   3042000052 Utilization ex q (incomplete):  0
CYCLE:   3042000052 Utilization st q (incomplete):  0
CYCLE:   3042000052 Utilization ld q (incomplete):  0
CYCLE:   3042000052 WDMA total latency:          0
CYCLE:   3042000052 Utilization ex q:  0
CYCLE:   3042000052 Utilization:  0
CYCLE:   3042000052 Utilization ex q (incomplete):  0
CYCLE:   3044000052 Utilization ld q (incomplete):  0
CYCLE:   3044000052 RDMA bytes rec:          0
CYCLE:   3044000052 Utilization st q:  0
CYCLE:   3044000052 Utilization ld q:  0
CYCLE:   3044000052 Utilization:  0
CYCLE:   3044000052 Utilization ld q:  0
CYCLE:   3044000052 Utilization st q:  0
CYCLE:   3044000052 rdma_total_latency:          0
CYCLE:   3044000052 Utilization st q (incomplete):  0
CYCLE:   3044000052 WDMA bytes sent:          0
CYCLE:   3044000052 Utilization ex q:  0
CYCLE:   3044000052 Utilization ex q (incomplete):  0
CYCLE:   3044000052 Utilization st q (incomplete):  0
CYCLE:   3044000052 Utilization ld q (incomplete):  0
CYCLE:   3044000052 WDMA total latency:          0
CYCLE:   3044000052 Utilization ex q:  0
CYCLE:   3044000052 Utilization:  0
CYCLE:   3044000052 Utilization ex q (incomplete):  0
CYCLE:   3046000052 Utilization ld q (incomplete):  0
CYCLE:   3046000052 RDMA bytes rec:          0
CYCLE:   3046000052 Utilization st q:  0
CYCLE:   3046000052 Utilization ld q:  0
CYCLE:   3046000052 Utilization:  0
CYCLE:   3046000052 Utilization ld q:  0
CYCLE:   3046000052 Utilization st q:  0
CYCLE:   3046000052 rdma_total_latency:          0
CYCLE:   3046000052 Utilization st q (incomplete):  0
CYCLE:   3046000052 WDMA bytes sent:          0
CYCLE:   3046000052 Utilization ex q:  0
CYCLE:   3046000052 Utilization ex q (incomplete):  0
CYCLE:   3046000052 Utilization st q (incomplete):  0
CYCLE:   3046000052 Utilization ld q (incomplete):  0
CYCLE:   3046000052 WDMA total latency:          0
CYCLE:   3046000052 Utilization ex q:  0
CYCLE:   3046000052 Utilization:  0
CYCLE:   3046000052 Utilization ex q (incomplete):  0
CYCLE:   3048000052 Utilization ld q (incomplete):  0
CYCLE:   3048000052 RDMA bytes rec:          0
CYCLE:   3048000052 Utilization st q:  0
CYCLE:   3048000052 Utilization ld q:  0
CYCLE:   3048000052 Utilization:  0
CYCLE:   3048000052 Utilization ld q:  0
CYCLE:   3048000052 Utilization st q:  0
CYCLE:   3048000052 rdma_total_latency:          0
CYCLE:   3048000052 Utilization st q (incomplete):  0
CYCLE:   3048000052 WDMA bytes sent:          0
CYCLE:   3048000052 Utilization ex q:  0
CYCLE:   3048000052 Utilization ex q (incomplete):  0
CYCLE:   3048000052 Utilization st q (incomplete):  0
CYCLE:   3048000052 Utilization ld q (incomplete):  0
CYCLE:   3048000052 WDMA total latency:          0
CYCLE:   3048000052 Utilization ex q:  0
CYCLE:   3048000052 Utilization:  0
CYCLE:   3048000052 Utilization ex q (incomplete):  0
CYCLE:   3050000052 Utilization ld q (incomplete):  0
CYCLE:   3050000052 RDMA bytes rec:          0
CYCLE:   3050000052 Utilization st q:  0
CYCLE:   3050000052 Utilization ld q:  0
CYCLE:   3050000052 Utilization:  0
CYCLE:   3050000052 Utilization ld q:  0
CYCLE:   3050000052 Utilization st q:  0
CYCLE:   3050000052 rdma_total_latency:          0
CYCLE:   3050000052 Utilization st q (incomplete):  0
CYCLE:   3050000052 WDMA bytes sent:          0
CYCLE:   3050000052 Utilization ex q:  0
CYCLE:   3050000052 Utilization ex q (incomplete):  0
CYCLE:   3050000052 Utilization st q (incomplete):  0
CYCLE:   3050000052 Utilization ld q (incomplete):  0
CYCLE:   3050000052 WDMA total latency:          0
CYCLE:   3050000052 Utilization ex q:  0
CYCLE:   3050000052 Utilization:  0
CYCLE:   3050000052 Utilization ex q (incomplete):  0
CYCLE:   3052000052 Utilization ld q (incomplete):  0
CYCLE:   3052000052 RDMA bytes rec:          0
CYCLE:   3052000052 Utilization st q:  0
CYCLE:   3052000052 Utilization ld q:  0
CYCLE:   3052000052 Utilization:  0
CYCLE:   3052000052 Utilization ld q:  0
CYCLE:   3052000052 Utilization st q:  0
CYCLE:   3052000052 rdma_total_latency:          0
CYCLE:   3052000052 Utilization st q (incomplete):  0
CYCLE:   3052000052 WDMA bytes sent:          0
CYCLE:   3052000052 Utilization ex q:  0
CYCLE:   3052000052 Utilization ex q (incomplete):  0
CYCLE:   3052000052 Utilization st q (incomplete):  0
CYCLE:   3052000052 Utilization ld q (incomplete):  0
CYCLE:   3052000052 WDMA total latency:          0
CYCLE:   3052000052 Utilization ex q:  0
CYCLE:   3052000052 Utilization:  0
CYCLE:   3052000052 Utilization ex q (incomplete):  0
CYCLE:   3054000052 Utilization ld q (incomplete):  0
CYCLE:   3054000052 RDMA bytes rec:          0
CYCLE:   3054000052 Utilization st q:  0
CYCLE:   3054000052 Utilization ld q:  0
CYCLE:   3054000052 Utilization:  0
CYCLE:   3054000052 Utilization ld q:  0
CYCLE:   3054000052 Utilization st q:  0
CYCLE:   3054000052 rdma_total_latency:          0
CYCLE:   3054000052 Utilization st q (incomplete):  0
CYCLE:   3054000052 WDMA bytes sent:          0
CYCLE:   3054000052 Utilization ex q:  0
CYCLE:   3054000052 Utilization ex q (incomplete):  0
CYCLE:   3054000052 Utilization st q (incomplete):  0
CYCLE:   3054000052 Utilization ld q (incomplete):  0
CYCLE:   3054000052 WDMA total latency:          0
CYCLE:   3054000052 Utilization ex q:  0
CYCLE:   3054000052 Utilization:  0
CYCLE:   3054000052 Utilization ex q (incomplete):  0
CYCLE:   3056000052 Utilization ld q (incomplete):  0
CYCLE:   3056000052 RDMA bytes rec:          0
CYCLE:   3056000052 Utilization st q:  0
CYCLE:   3056000052 Utilization ld q:  0
CYCLE:   3056000052 Utilization:  0
CYCLE:   3056000052 Utilization ld q:  0
CYCLE:   3056000052 Utilization st q:  0
CYCLE:   3056000052 rdma_total_latency:          0
CYCLE:   3056000052 Utilization st q (incomplete):  0
CYCLE:   3056000052 WDMA bytes sent:          0
CYCLE:   3056000052 Utilization ex q:  0
CYCLE:   3056000052 Utilization ex q (incomplete):  0
CYCLE:   3056000052 Utilization st q (incomplete):  0
CYCLE:   3056000052 Utilization ld q (incomplete):  0
CYCLE:   3056000052 WDMA total latency:          0
CYCLE:   3056000052 Utilization ex q:  0
CYCLE:   3056000052 Utilization:  0
CYCLE:   3056000052 Utilization ex q (incomplete):  0
CYCLE:   3058000052 Utilization ld q (incomplete):  0
CYCLE:   3058000052 RDMA bytes rec:          0
CYCLE:   3058000052 Utilization st q:  0
CYCLE:   3058000052 Utilization ld q:  0
CYCLE:   3058000052 Utilization:  0
CYCLE:   3058000052 Utilization ld q:  0
CYCLE:   3058000052 Utilization st q:  0
CYCLE:   3058000052 rdma_total_latency:          0
CYCLE:   3058000052 Utilization st q (incomplete):  0
CYCLE:   3058000052 WDMA bytes sent:          0
CYCLE:   3058000052 Utilization ex q:  0
CYCLE:   3058000052 Utilization ex q (incomplete):  0
CYCLE:   3058000052 Utilization st q (incomplete):  0
CYCLE:   3058000052 Utilization ld q (incomplete):  0
CYCLE:   3058000052 WDMA total latency:          0
CYCLE:   3058000052 Utilization ex q:  0
CYCLE:   3058000052 Utilization:  0
CYCLE:   3058000052 Utilization ex q (incomplete):  0
CYCLE:   3060000052 Utilization ld q (incomplete):  0
CYCLE:   3060000052 RDMA bytes rec:          0
CYCLE:   3060000052 Utilization st q:  0
CYCLE:   3060000052 Utilization ld q:  0
CYCLE:   3060000052 Utilization:  0
CYCLE:   3060000052 Utilization ld q:  0
CYCLE:   3060000052 Utilization st q:  0
CYCLE:   3060000052 rdma_total_latency:          0
CYCLE:   3060000052 Utilization st q (incomplete):  0
CYCLE:   3060000052 WDMA bytes sent:          0
CYCLE:   3060000052 Utilization ex q:  0
CYCLE:   3060000052 Utilization ex q (incomplete):  0
CYCLE:   3060000052 Utilization st q (incomplete):  0
CYCLE:   3060000052 Utilization ld q (incomplete):  0
CYCLE:   3060000052 WDMA total latency:          0
CYCLE:   3060000052 Utilization ex q:  0
CYCLE:   3060000052 Utilization:  0
CYCLE:   3060000052 Utilization ex q (incomplete):  0
CYCLE:   3062000052 Utilization ld q (incomplete):  0
CYCLE:   3062000052 RDMA bytes rec:          0
CYCLE:   3062000052 Utilization st q:  0
CYCLE:   3062000052 Utilization ld q:  0
CYCLE:   3062000052 Utilization:  0
CYCLE:   3062000052 Utilization ld q:  0
CYCLE:   3062000052 Utilization st q:  0
CYCLE:   3062000052 rdma_total_latency:          0
CYCLE:   3062000052 Utilization st q (incomplete):  0
CYCLE:   3062000052 WDMA bytes sent:          0
CYCLE:   3062000052 Utilization ex q:  0
CYCLE:   3062000052 Utilization ex q (incomplete):  0
CYCLE:   3062000052 Utilization st q (incomplete):  0
CYCLE:   3062000052 Utilization ld q (incomplete):  0
CYCLE:   3062000052 WDMA total latency:          0
CYCLE:   3062000052 Utilization ex q:  0
CYCLE:   3062000052 Utilization:  0
CYCLE:   3062000052 Utilization ex q (incomplete):  0
CYCLE:   3064000052 Utilization ld q (incomplete):  0
CYCLE:   3064000052 RDMA bytes rec:          0
CYCLE:   3064000052 Utilization st q:  0
CYCLE:   3064000052 Utilization ld q:  0
CYCLE:   3064000052 Utilization:  0
CYCLE:   3064000052 Utilization ld q:  0
CYCLE:   3064000052 Utilization st q:  0
CYCLE:   3064000052 rdma_total_latency:          0
CYCLE:   3064000052 Utilization st q (incomplete):  0
CYCLE:   3064000052 WDMA bytes sent:          0
CYCLE:   3064000052 Utilization ex q:  0
CYCLE:   3064000052 Utilization ex q (incomplete):  0
CYCLE:   3064000052 Utilization st q (incomplete):  0
CYCLE:   3064000052 Utilization ld q (incomplete):  0
CYCLE:   3064000052 WDMA total latency:          0
CYCLE:   3064000052 Utilization ex q:  0
CYCLE:   3064000052 Utilization:  0
CYCLE:   3064000052 Utilization ex q (incomplete):  0
CYCLE:   3066000052 Utilization ld q (incomplete):  0
CYCLE:   3066000052 RDMA bytes rec:          0
CYCLE:   3066000052 Utilization st q:  0
CYCLE:   3066000052 Utilization ld q:  0
CYCLE:   3066000052 Utilization:  0
CYCLE:   3066000052 Utilization ld q:  0
CYCLE:   3066000052 Utilization st q:  0
CYCLE:   3066000052 rdma_total_latency:          0
CYCLE:   3066000052 Utilization st q (incomplete):  0
CYCLE:   3066000052 WDMA bytes sent:          0
CYCLE:   3066000052 Utilization ex q:  0
CYCLE:   3066000052 Utilization ex q (incomplete):  0
CYCLE:   3066000052 Utilization st q (incomplete):  0
CYCLE:   3066000052 Utilization ld q (incomplete):  0
CYCLE:   3066000052 WDMA total latency:          0
CYCLE:   3066000052 Utilization ex q:  0
CYCLE:   3066000052 Utilization:  0
CYCLE:   3066000052 Utilization ex q (incomplete):  0
CYCLE:   3068000052 Utilization ld q (incomplete):  0
CYCLE:   3068000052 RDMA bytes rec:          0
CYCLE:   3068000052 Utilization st q:  0
CYCLE:   3068000052 Utilization ld q:  0
CYCLE:   3068000052 Utilization:  0
CYCLE:   3068000052 Utilization ld q:  0
CYCLE:   3068000052 Utilization st q:  0
CYCLE:   3068000052 rdma_total_latency:          0
CYCLE:   3068000052 Utilization st q (incomplete):  0
CYCLE:   3068000052 WDMA bytes sent:          0
CYCLE:   3068000052 Utilization ex q:  0
CYCLE:   3068000052 Utilization ex q (incomplete):  0
CYCLE:   3068000052 Utilization st q (incomplete):  0
CYCLE:   3068000052 Utilization ld q (incomplete):  0
CYCLE:   3068000052 WDMA total latency:          0
CYCLE:   3068000052 Utilization ex q:  0
CYCLE:   3068000052 Utilization:  0
CYCLE:   3068000052 Utilization ex q (incomplete):  0
CYCLE:   3070000052 Utilization ld q (incomplete):  0
CYCLE:   3070000052 RDMA bytes rec:          0
CYCLE:   3070000052 Utilization st q:  0
CYCLE:   3070000052 Utilization ld q:  0
CYCLE:   3070000052 Utilization:  0
CYCLE:   3070000052 Utilization ld q:  0
CYCLE:   3070000052 Utilization st q:  0
CYCLE:   3070000052 rdma_total_latency:          0
CYCLE:   3070000052 Utilization st q (incomplete):  0
CYCLE:   3070000052 WDMA bytes sent:          0
CYCLE:   3070000052 Utilization ex q:  0
CYCLE:   3070000052 Utilization ex q (incomplete):  0
CYCLE:   3070000052 Utilization st q (incomplete):  0
CYCLE:   3070000052 Utilization ld q (incomplete):  0
CYCLE:   3070000052 WDMA total latency:          0
CYCLE:   3070000052 Utilization ex q:  0
CYCLE:   3070000052 Utilization:  0
CYCLE:   3070000052 Utilization ex q (incomplete):  0
CYCLE:   3072000052 Utilization ld q (incomplete):  0
CYCLE:   3072000052 RDMA bytes rec:          0
CYCLE:   3072000052 Utilization st q:  0
CYCLE:   3072000052 Utilization ld q:  0
CYCLE:   3072000052 Utilization:  0
CYCLE:   3072000052 Utilization ld q:  0
CYCLE:   3072000052 Utilization st q:  0
CYCLE:   3072000052 rdma_total_latency:          0
CYCLE:   3072000052 Utilization st q (incomplete):  0
CYCLE:   3072000052 WDMA bytes sent:          0
CYCLE:   3072000052 Utilization ex q:  0
CYCLE:   3072000052 Utilization ex q (incomplete):  0
CYCLE:   3072000052 Utilization st q (incomplete):  0
CYCLE:   3072000052 Utilization ld q (incomplete):  0
CYCLE:   3072000052 WDMA total latency:          0
CYCLE:   3072000052 Utilization ex q:  0
CYCLE:   3072000052 Utilization:  0
CYCLE:   3072000052 Utilization ex q (incomplete):  0
CYCLE:   3074000052 Utilization ld q (incomplete):  0
CYCLE:   3074000052 RDMA bytes rec:          0
CYCLE:   3074000052 Utilization st q:  0
CYCLE:   3074000052 Utilization ld q:  0
CYCLE:   3074000052 Utilization:  0
CYCLE:   3074000052 Utilization ld q:  0
CYCLE:   3074000052 Utilization st q:  0
CYCLE:   3074000052 rdma_total_latency:          0
CYCLE:   3074000052 Utilization st q (incomplete):  0
CYCLE:   3074000052 WDMA bytes sent:          0
CYCLE:   3074000052 Utilization ex q:  0
CYCLE:   3074000052 Utilization ex q (incomplete):  0
CYCLE:   3074000052 Utilization st q (incomplete):  0
CYCLE:   3074000052 Utilization ld q (incomplete):  0
CYCLE:   3074000052 WDMA total latency:          0
CYCLE:   3074000052 Utilization ex q:  0
CYCLE:   3074000052 Utilization:  0
CYCLE:   3074000052 Utilization ex q (incomplete):  0
CYCLE:   3076000052 Utilization ld q (incomplete):  0
CYCLE:   3076000052 RDMA bytes rec:          0
CYCLE:   3076000052 Utilization st q:  0
CYCLE:   3076000052 Utilization ld q:  0
CYCLE:   3076000052 Utilization:  0
CYCLE:   3076000052 Utilization ld q:  0
CYCLE:   3076000052 Utilization st q:  0
CYCLE:   3076000052 rdma_total_latency:          0
CYCLE:   3076000052 Utilization st q (incomplete):  0
CYCLE:   3076000052 WDMA bytes sent:          0
CYCLE:   3076000052 Utilization ex q:  0
CYCLE:   3076000052 Utilization ex q (incomplete):  0
CYCLE:   3076000052 Utilization st q (incomplete):  0
CYCLE:   3076000052 Utilization ld q (incomplete):  0
CYCLE:   3076000052 WDMA total latency:          0
CYCLE:   3076000052 Utilization ex q:  0
CYCLE:   3076000052 Utilization:  0
CYCLE:   3076000052 Utilization ex q (incomplete):  0
CYCLE:   3078000052 Utilization ld q (incomplete):  0
CYCLE:   3078000052 RDMA bytes rec:          0
CYCLE:   3078000052 Utilization st q:  0
CYCLE:   3078000052 Utilization ld q:  0
CYCLE:   3078000052 Utilization:  0
CYCLE:   3078000052 Utilization ld q:  0
CYCLE:   3078000052 Utilization st q:  0
CYCLE:   3078000052 rdma_total_latency:          0
CYCLE:   3078000052 Utilization st q (incomplete):  0
CYCLE:   3078000052 WDMA bytes sent:          0
CYCLE:   3078000052 Utilization ex q:  0
CYCLE:   3078000052 Utilization ex q (incomplete):  0
CYCLE:   3078000052 Utilization st q (incomplete):  0
CYCLE:   3078000052 Utilization ld q (incomplete):  0
CYCLE:   3078000052 WDMA total latency:          0
CYCLE:   3078000052 Utilization ex q:  0
CYCLE:   3078000052 Utilization:  0
CYCLE:   3078000052 Utilization ex q (incomplete):  0
CYCLE:   3080000052 Utilization ld q (incomplete):  0
CYCLE:   3080000052 RDMA bytes rec:          0
CYCLE:   3080000052 Utilization st q:  0
CYCLE:   3080000052 Utilization ld q:  0
CYCLE:   3080000052 Utilization:  0
CYCLE:   3080000052 Utilization ld q:  0
CYCLE:   3080000052 Utilization st q:  0
CYCLE:   3080000052 rdma_total_latency:          0
CYCLE:   3080000052 Utilization st q (incomplete):  0
CYCLE:   3080000052 WDMA bytes sent:          0
CYCLE:   3080000052 Utilization ex q:  0
CYCLE:   3080000052 Utilization ex q (incomplete):  0
CYCLE:   3080000052 Utilization st q (incomplete):  0
CYCLE:   3080000052 Utilization ld q (incomplete):  0
CYCLE:   3080000052 WDMA total latency:          0
CYCLE:   3080000052 Utilization ex q:  0
CYCLE:   3080000052 Utilization:  0
CYCLE:   3080000052 Utilization ex q (incomplete):  0
CYCLE:   3082000052 Utilization ld q (incomplete):  0
CYCLE:   3082000052 RDMA bytes rec:          0
CYCLE:   3082000052 Utilization st q:  0
CYCLE:   3082000052 Utilization ld q:  0
CYCLE:   3082000052 Utilization:  0
CYCLE:   3082000052 Utilization ld q:  0
CYCLE:   3082000052 Utilization st q:  0
CYCLE:   3082000052 rdma_total_latency:          0
CYCLE:   3082000052 Utilization st q (incomplete):  0
CYCLE:   3082000052 WDMA bytes sent:          0
CYCLE:   3082000052 Utilization ex q:  0
CYCLE:   3082000052 Utilization ex q (incomplete):  0
CYCLE:   3082000052 Utilization st q (incomplete):  0
CYCLE:   3082000052 Utilization ld q (incomplete):  0
CYCLE:   3082000052 WDMA total latency:          0
CYCLE:   3082000052 Utilization ex q:  0
CYCLE:   3082000052 Utilization:  0
CYCLE:   3082000052 Utilization ex q (incomplete):  0
CYCLE:   3084000052 Utilization ld q (incomplete):  0
CYCLE:   3084000052 RDMA bytes rec:          0
CYCLE:   3084000052 Utilization st q:  0
CYCLE:   3084000052 Utilization ld q:  0
CYCLE:   3084000052 Utilization:  0
CYCLE:   3084000052 Utilization ld q:  0
CYCLE:   3084000052 Utilization st q:  0
CYCLE:   3084000052 rdma_total_latency:          0
CYCLE:   3084000052 Utilization st q (incomplete):  0
CYCLE:   3084000052 WDMA bytes sent:          0
CYCLE:   3084000052 Utilization ex q:  0
CYCLE:   3084000052 Utilization ex q (incomplete):  0
CYCLE:   3084000052 Utilization st q (incomplete):  0
CYCLE:   3084000052 Utilization ld q (incomplete):  0
CYCLE:   3084000052 WDMA total latency:          0
CYCLE:   3084000052 Utilization ex q:  0
CYCLE:   3084000052 Utilization:  0
CYCLE:   3084000052 Utilization ex q (incomplete):  0
CYCLE:   3086000052 Utilization ld q (incomplete):  0
CYCLE:   3086000052 RDMA bytes rec:          0
CYCLE:   3086000052 Utilization st q:  0
CYCLE:   3086000052 Utilization ld q:  0
CYCLE:   3086000052 Utilization:  0
CYCLE:   3086000052 Utilization ld q:  0
CYCLE:   3086000052 Utilization st q:  0
CYCLE:   3086000052 rdma_total_latency:          0
CYCLE:   3086000052 Utilization st q (incomplete):  0
CYCLE:   3086000052 WDMA bytes sent:          0
CYCLE:   3086000052 Utilization ex q:  0
CYCLE:   3086000052 Utilization ex q (incomplete):  0
CYCLE:   3086000052 Utilization st q (incomplete):  0
CYCLE:   3086000052 Utilization ld q (incomplete):  0
CYCLE:   3086000052 WDMA total latency:          0
CYCLE:   3086000052 Utilization ex q:  0
CYCLE:   3086000052 Utilization:  0
CYCLE:   3086000052 Utilization ex q (incomplete):  0
CYCLE:   3088000052 Utilization ld q (incomplete):  0
CYCLE:   3088000052 RDMA bytes rec:          0
CYCLE:   3088000052 Utilization st q:  0
CYCLE:   3088000052 Utilization ld q:  0
CYCLE:   3088000052 Utilization:  0
CYCLE:   3088000052 Utilization ld q:  0
CYCLE:   3088000052 Utilization st q:  0
CYCLE:   3088000052 rdma_total_latency:          0
CYCLE:   3088000052 Utilization st q (incomplete):  0
CYCLE:   3088000052 WDMA bytes sent:          0
CYCLE:   3088000052 Utilization ex q:  0
CYCLE:   3088000052 Utilization ex q (incomplete):  0
CYCLE:   3088000052 Utilization st q (incomplete):  0
CYCLE:   3088000052 Utilization ld q (incomplete):  0
CYCLE:   3088000052 WDMA total latency:          0
CYCLE:   3088000052 Utilization ex q:  0
CYCLE:   3088000052 Utilization:  0
CYCLE:   3088000052 Utilization ex q (incomplete):  0
CYCLE:   3090000052 Utilization ld q (incomplete):  0
CYCLE:   3090000052 RDMA bytes rec:          0
CYCLE:   3090000052 Utilization st q:  0
CYCLE:   3090000052 Utilization ld q:  0
CYCLE:   3090000052 Utilization:  0
CYCLE:   3090000052 Utilization ld q:  0
CYCLE:   3090000052 Utilization st q:  0
CYCLE:   3090000052 rdma_total_latency:          0
CYCLE:   3090000052 Utilization st q (incomplete):  0
CYCLE:   3090000052 WDMA bytes sent:          0
CYCLE:   3090000052 Utilization ex q:  0
CYCLE:   3090000052 Utilization ex q (incomplete):  0
CYCLE:   3090000052 Utilization st q (incomplete):  0
CYCLE:   3090000052 Utilization ld q (incomplete):  0
CYCLE:   3090000052 WDMA total latency:          0
CYCLE:   3090000052 Utilization ex q:  0
CYCLE:   3090000052 Utilization:  0
CYCLE:   3090000052 Utilization ex q (incomplete):  0
CYCLE:   3092000052 Utilization ld q (incomplete):  0
CYCLE:   3092000052 RDMA bytes rec:          0
CYCLE:   3092000052 Utilization st q:  0
CYCLE:   3092000052 Utilization ld q:  0
CYCLE:   3092000052 Utilization:  0
CYCLE:   3092000052 Utilization ld q:  0
CYCLE:   3092000052 Utilization st q:  0
CYCLE:   3092000052 rdma_total_latency:          0
CYCLE:   3092000052 Utilization st q (incomplete):  0
CYCLE:   3092000052 WDMA bytes sent:          0
CYCLE:   3092000052 Utilization ex q:  0
CYCLE:   3092000052 Utilization ex q (incomplete):  0
CYCLE:   3092000052 Utilization st q (incomplete):  0
CYCLE:   3092000052 Utilization ld q (incomplete):  0
CYCLE:   3092000052 WDMA total latency:          0
CYCLE:   3092000052 Utilization ex q:  0
CYCLE:   3092000052 Utilization:  0
CYCLE:   3092000052 Utilization ex q (incomplete):  0
CYCLE:   3094000052 Utilization ld q (incomplete):  0
CYCLE:   3094000052 RDMA bytes rec:          0
CYCLE:   3094000052 Utilization st q:  0
CYCLE:   3094000052 Utilization ld q:  0
CYCLE:   3094000052 Utilization:  0
CYCLE:   3094000052 Utilization ld q:  0
CYCLE:   3094000052 Utilization st q:  0
CYCLE:   3094000052 rdma_total_latency:          0
CYCLE:   3094000052 Utilization st q (incomplete):  0
CYCLE:   3094000052 WDMA bytes sent:          0
CYCLE:   3094000052 Utilization ex q:  0
CYCLE:   3094000052 Utilization ex q (incomplete):  0
CYCLE:   3094000052 Utilization st q (incomplete):  0
CYCLE:   3094000052 Utilization ld q (incomplete):  0
CYCLE:   3094000052 WDMA total latency:          0
CYCLE:   3094000052 Utilization ex q:  0
CYCLE:   3094000052 Utilization:  0
CYCLE:   3094000052 Utilization ex q (incomplete):  0
CYCLE:   3096000052 Utilization ld q (incomplete):  0
CYCLE:   3096000052 RDMA bytes rec:          0
CYCLE:   3096000052 Utilization st q:  0
CYCLE:   3096000052 Utilization ld q:  0
CYCLE:   3096000052 Utilization:  0
CYCLE:   3096000052 Utilization ld q:  0
CYCLE:   3096000052 Utilization st q:  0
CYCLE:   3096000052 rdma_total_latency:          0
CYCLE:   3096000052 Utilization st q (incomplete):  0
CYCLE:   3096000052 WDMA bytes sent:          0
CYCLE:   3096000052 Utilization ex q:  0
CYCLE:   3096000052 Utilization ex q (incomplete):  0
CYCLE:   3096000052 Utilization st q (incomplete):  0
CYCLE:   3096000052 Utilization ld q (incomplete):  0
CYCLE:   3096000052 WDMA total latency:          0
CYCLE:   3096000052 Utilization ex q:  0
CYCLE:   3096000052 Utilization:  0
CYCLE:   3096000052 Utilization ex q (incomplete):  0
CYCLE:   3098000052 Utilization ld q (incomplete):  0
CYCLE:   3098000052 RDMA bytes rec:          0
CYCLE:   3098000052 Utilization st q:  0
CYCLE:   3098000052 Utilization ld q:  0
CYCLE:   3098000052 Utilization:  0
CYCLE:   3098000052 Utilization ld q:  0
CYCLE:   3098000052 Utilization st q:  0
CYCLE:   3098000052 rdma_total_latency:          0
CYCLE:   3098000052 Utilization st q (incomplete):  0
CYCLE:   3098000052 WDMA bytes sent:          0
CYCLE:   3098000052 Utilization ex q:  0
CYCLE:   3098000052 Utilization ex q (incomplete):  0
CYCLE:   3098000052 Utilization st q (incomplete):  0
CYCLE:   3098000052 Utilization ld q (incomplete):  0
CYCLE:   3098000052 WDMA total latency:          0
CYCLE:   3098000052 Utilization ex q:  0
CYCLE:   3098000052 Utilization:  0
CYCLE:   3098000052 Utilization ex q (incomplete):  0
CYCLE:   3100000052 Utilization ld q (incomplete):  0
CYCLE:   3100000052 RDMA bytes rec:          0
CYCLE:   3100000052 Utilization st q:  0
CYCLE:   3100000052 Utilization ld q:  0
CYCLE:   3100000052 Utilization:  0
CYCLE:   3100000052 Utilization ld q:  0
CYCLE:   3100000052 Utilization st q:  0
CYCLE:   3100000052 rdma_total_latency:          0
CYCLE:   3100000052 Utilization st q (incomplete):  0
CYCLE:   3100000052 WDMA bytes sent:          0
CYCLE:   3100000052 Utilization ex q:  0
CYCLE:   3100000052 Utilization ex q (incomplete):  0
CYCLE:   3100000052 Utilization st q (incomplete):  0
CYCLE:   3100000052 Utilization ld q (incomplete):  0
CYCLE:   3100000052 WDMA total latency:          0
CYCLE:   3100000052 Utilization ex q:  0
CYCLE:   3100000052 Utilization:  0
CYCLE:   3100000052 Utilization ex q (incomplete):  0
CYCLE:   3102000052 Utilization ld q (incomplete):  0
CYCLE:   3102000052 RDMA bytes rec:          0
CYCLE:   3102000052 Utilization st q:  0
CYCLE:   3102000052 Utilization ld q:  0
CYCLE:   3102000052 Utilization:  0
CYCLE:   3102000052 Utilization ld q:  0
CYCLE:   3102000052 Utilization st q:  0
CYCLE:   3102000052 rdma_total_latency:          0
CYCLE:   3102000052 Utilization st q (incomplete):  0
CYCLE:   3102000052 WDMA bytes sent:          0
CYCLE:   3102000052 Utilization ex q:  0
CYCLE:   3102000052 Utilization ex q (incomplete):  0
CYCLE:   3102000052 Utilization st q (incomplete):  0
CYCLE:   3102000052 Utilization ld q (incomplete):  0
CYCLE:   3102000052 WDMA total latency:          0
CYCLE:   3102000052 Utilization ex q:  0
CYCLE:   3102000052 Utilization:  0
CYCLE:   3102000052 Utilization ex q (incomplete):  0
CYCLE:   3104000052 Utilization ld q (incomplete):  0
CYCLE:   3104000052 RDMA bytes rec:          0
CYCLE:   3104000052 Utilization st q:  0
CYCLE:   3104000052 Utilization ld q:  0
CYCLE:   3104000052 Utilization:  0
CYCLE:   3104000052 Utilization ld q:  0
CYCLE:   3104000052 Utilization st q:  0
CYCLE:   3104000052 rdma_total_latency:          0
CYCLE:   3104000052 Utilization st q (incomplete):  0
CYCLE:   3104000052 WDMA bytes sent:          0
CYCLE:   3104000052 Utilization ex q:  0
CYCLE:   3104000052 Utilization ex q (incomplete):  0
CYCLE:   3104000052 Utilization st q (incomplete):  0
CYCLE:   3104000052 Utilization ld q (incomplete):  0
CYCLE:   3104000052 WDMA total latency:          0
CYCLE:   3104000052 Utilization ex q:  0
CYCLE:   3104000052 Utilization:  0
CYCLE:   3104000052 Utilization ex q (incomplete):  0
CYCLE:   3106000052 Utilization ld q (incomplete):  0
CYCLE:   3106000052 RDMA bytes rec:          0
CYCLE:   3106000052 Utilization st q:  0
CYCLE:   3106000052 Utilization ld q:  0
CYCLE:   3106000052 Utilization:  0
CYCLE:   3106000052 Utilization ld q:  0
CYCLE:   3106000052 Utilization st q:  0
CYCLE:   3106000052 rdma_total_latency:          0
CYCLE:   3106000052 Utilization st q (incomplete):  0
CYCLE:   3106000052 WDMA bytes sent:          0
CYCLE:   3106000052 Utilization ex q:  0
CYCLE:   3106000052 Utilization ex q (incomplete):  0
CYCLE:   3106000052 Utilization st q (incomplete):  0
CYCLE:   3106000052 Utilization ld q (incomplete):  0
CYCLE:   3106000052 WDMA total latency:          0
CYCLE:   3106000052 Utilization ex q:  0
CYCLE:   3106000052 Utilization:  0
CYCLE:   3106000052 Utilization ex q (incomplete):  0
CYCLE:   3108000052 Utilization ld q (incomplete):  0
CYCLE:   3108000052 RDMA bytes rec:          0
CYCLE:   3108000052 Utilization st q:  0
CYCLE:   3108000052 Utilization ld q:  0
CYCLE:   3108000052 Utilization:  0
CYCLE:   3108000052 Utilization ld q:  0
CYCLE:   3108000052 Utilization st q:  0
CYCLE:   3108000052 rdma_total_latency:          0
CYCLE:   3108000052 Utilization st q (incomplete):  0
CYCLE:   3108000052 WDMA bytes sent:          0
CYCLE:   3108000052 Utilization ex q:  0
CYCLE:   3108000052 Utilization ex q (incomplete):  0
CYCLE:   3108000052 Utilization st q (incomplete):  0
CYCLE:   3108000052 Utilization ld q (incomplete):  0
CYCLE:   3108000052 WDMA total latency:          0
CYCLE:   3108000052 Utilization ex q:  0
CYCLE:   3108000052 Utilization:  0
CYCLE:   3108000052 Utilization ex q (incomplete):  0
CYCLE:   3110000052 Utilization ld q (incomplete):  0
CYCLE:   3110000052 RDMA bytes rec:          0
CYCLE:   3110000052 Utilization st q:  0
CYCLE:   3110000052 Utilization ld q:  0
CYCLE:   3110000052 Utilization:  0
CYCLE:   3110000052 Utilization ld q:  0
CYCLE:   3110000052 Utilization st q:  0
CYCLE:   3110000052 rdma_total_latency:          0
CYCLE:   3110000052 Utilization st q (incomplete):  0
CYCLE:   3110000052 WDMA bytes sent:          0
CYCLE:   3110000052 Utilization ex q:  0
CYCLE:   3110000052 Utilization ex q (incomplete):  0
CYCLE:   3110000052 Utilization st q (incomplete):  0
CYCLE:   3110000052 Utilization ld q (incomplete):  0
CYCLE:   3110000052 WDMA total latency:          0
CYCLE:   3110000052 Utilization ex q:  0
CYCLE:   3110000052 Utilization:  0
CYCLE:   3110000052 Utilization ex q (incomplete):  0
CYCLE:   3112000052 Utilization ld q (incomplete):  0
CYCLE:   3112000052 RDMA bytes rec:          0
CYCLE:   3112000052 Utilization st q:  0
CYCLE:   3112000052 Utilization ld q:  0
CYCLE:   3112000052 Utilization:  0
CYCLE:   3112000052 Utilization ld q:  0
CYCLE:   3112000052 Utilization st q:  0
CYCLE:   3112000052 rdma_total_latency:          0
CYCLE:   3112000052 Utilization st q (incomplete):  0
CYCLE:   3112000052 WDMA bytes sent:          0
CYCLE:   3112000052 Utilization ex q:  0
CYCLE:   3112000052 Utilization ex q (incomplete):  0
CYCLE:   3112000052 Utilization st q (incomplete):  0
CYCLE:   3112000052 Utilization ld q (incomplete):  0
CYCLE:   3112000052 WDMA total latency:          0
CYCLE:   3112000052 Utilization ex q:  0
CYCLE:   3112000052 Utilization:  0
CYCLE:   3112000052 Utilization ex q (incomplete):  0
CYCLE:   3114000052 Utilization ld q (incomplete):  0
CYCLE:   3114000052 RDMA bytes rec:          0
CYCLE:   3114000052 Utilization st q:  0
CYCLE:   3114000052 Utilization ld q:  0
CYCLE:   3114000052 Utilization:  0
CYCLE:   3114000052 Utilization ld q:  0
CYCLE:   3114000052 Utilization st q:  0
CYCLE:   3114000052 rdma_total_latency:          0
CYCLE:   3114000052 Utilization st q (incomplete):  0
CYCLE:   3114000052 WDMA bytes sent:          0
CYCLE:   3114000052 Utilization ex q:  0
CYCLE:   3114000052 Utilization ex q (incomplete):  0
CYCLE:   3114000052 Utilization st q (incomplete):  0
CYCLE:   3114000052 Utilization ld q (incomplete):  0
CYCLE:   3114000052 WDMA total latency:          0
CYCLE:   3114000052 Utilization ex q:  0
CYCLE:   3114000052 Utilization:  0
CYCLE:   3114000052 Utilization ex q (incomplete):  0
CYCLE:   3116000052 Utilization ld q (incomplete):  0
CYCLE:   3116000052 RDMA bytes rec:          0
CYCLE:   3116000052 Utilization st q:  0
CYCLE:   3116000052 Utilization ld q:  0
CYCLE:   3116000052 Utilization:  0
CYCLE:   3116000052 Utilization ld q:  0
CYCLE:   3116000052 Utilization st q:  0
CYCLE:   3116000052 rdma_total_latency:          0
CYCLE:   3116000052 Utilization st q (incomplete):  0
CYCLE:   3116000052 WDMA bytes sent:          0
CYCLE:   3116000052 Utilization ex q:  0
CYCLE:   3116000052 Utilization ex q (incomplete):  0
CYCLE:   3116000052 Utilization st q (incomplete):  0
CYCLE:   3116000052 Utilization ld q (incomplete):  0
CYCLE:   3116000052 WDMA total latency:          0
CYCLE:   3116000052 Utilization ex q:  0
CYCLE:   3116000052 Utilization:  0
CYCLE:   3116000052 Utilization ex q (incomplete):  0
CYCLE:   3118000052 Utilization ld q (incomplete):  0
CYCLE:   3118000052 RDMA bytes rec:          0
CYCLE:   3118000052 Utilization st q:  0
CYCLE:   3118000052 Utilization ld q:  0
CYCLE:   3118000052 Utilization:  0
CYCLE:   3118000052 Utilization ld q:  0
CYCLE:   3118000052 Utilization st q:  0
CYCLE:   3118000052 rdma_total_latency:          0
CYCLE:   3118000052 Utilization st q (incomplete):  0
CYCLE:   3118000052 WDMA bytes sent:          0
CYCLE:   3118000052 Utilization ex q:  0
CYCLE:   3118000052 Utilization ex q (incomplete):  0
CYCLE:   3118000052 Utilization st q (incomplete):  0
CYCLE:   3118000052 Utilization ld q (incomplete):  0
CYCLE:   3118000052 WDMA total latency:          0
CYCLE:   3118000052 Utilization ex q:  0
CYCLE:   3118000052 Utilization:  0
CYCLE:   3118000052 Utilization ex q (incomplete):  0
CYCLE:   3120000052 Utilization ld q (incomplete):  0
CYCLE:   3120000052 RDMA bytes rec:          0
CYCLE:   3120000052 Utilization st q:  0
CYCLE:   3120000052 Utilization ld q:  0
CYCLE:   3120000052 Utilization:  0
CYCLE:   3120000052 Utilization ld q:  0
CYCLE:   3120000052 Utilization st q:  0
CYCLE:   3120000052 rdma_total_latency:          0
CYCLE:   3120000052 Utilization st q (incomplete):  0
CYCLE:   3120000052 WDMA bytes sent:          0
CYCLE:   3120000052 Utilization ex q:  0
CYCLE:   3120000052 Utilization ex q (incomplete):  0
CYCLE:   3120000052 Utilization st q (incomplete):  0
CYCLE:   3120000052 Utilization ld q (incomplete):  0
CYCLE:   3120000052 WDMA total latency:          0
CYCLE:   3120000052 Utilization ex q:  0
CYCLE:   3120000052 Utilization:  0
CYCLE:   3120000052 Utilization ex q (incomplete):  0
CYCLE:   3122000052 Utilization ld q (incomplete):  0
CYCLE:   3122000052 RDMA bytes rec:          0
CYCLE:   3122000052 Utilization st q:  0
CYCLE:   3122000052 Utilization ld q:  0
CYCLE:   3122000052 Utilization:  0
CYCLE:   3122000052 Utilization ld q:  0
CYCLE:   3122000052 Utilization st q:  0
CYCLE:   3122000052 rdma_total_latency:          0
CYCLE:   3122000052 Utilization st q (incomplete):  0
CYCLE:   3122000052 WDMA bytes sent:          0
CYCLE:   3122000052 Utilization ex q:  0
CYCLE:   3122000052 Utilization ex q (incomplete):  0
CYCLE:   3122000052 Utilization st q (incomplete):  0
CYCLE:   3122000052 Utilization ld q (incomplete):  0
CYCLE:   3122000052 WDMA total latency:          0
CYCLE:   3122000052 Utilization ex q:  0
CYCLE:   3122000052 Utilization:  0
CYCLE:   3122000052 Utilization ex q (incomplete):  0
CYCLE:   3124000052 Utilization ld q (incomplete):  0
CYCLE:   3124000052 RDMA bytes rec:          0
CYCLE:   3124000052 Utilization st q:  0
CYCLE:   3124000052 Utilization ld q:  0
CYCLE:   3124000052 Utilization:  0
CYCLE:   3124000052 Utilization ld q:  0
CYCLE:   3124000052 Utilization st q:  0
CYCLE:   3124000052 rdma_total_latency:          0
CYCLE:   3124000052 Utilization st q (incomplete):  0
CYCLE:   3124000052 WDMA bytes sent:          0
CYCLE:   3124000052 Utilization ex q:  0
CYCLE:   3124000052 Utilization ex q (incomplete):  0
CYCLE:   3124000052 Utilization st q (incomplete):  0
CYCLE:   3124000052 Utilization ld q (incomplete):  0
CYCLE:   3124000052 WDMA total latency:          0
CYCLE:   3124000052 Utilization ex q:  0
CYCLE:   3124000052 Utilization:  0
CYCLE:   3124000052 Utilization ex q (incomplete):  0
CYCLE:   3126000052 Utilization ld q (incomplete):  0
CYCLE:   3126000052 RDMA bytes rec:          0
CYCLE:   3126000052 Utilization st q:  0
CYCLE:   3126000052 Utilization ld q:  0
CYCLE:   3126000052 Utilization:  0
CYCLE:   3126000052 Utilization ld q:  0
CYCLE:   3126000052 Utilization st q:  0
CYCLE:   3126000052 rdma_total_latency:          0
CYCLE:   3126000052 Utilization st q (incomplete):  0
CYCLE:   3126000052 WDMA bytes sent:          0
CYCLE:   3126000052 Utilization ex q:  0
CYCLE:   3126000052 Utilization ex q (incomplete):  0
CYCLE:   3126000052 Utilization st q (incomplete):  0
CYCLE:   3126000052 Utilization ld q (incomplete):  0
CYCLE:   3126000052 WDMA total latency:          0
CYCLE:   3126000052 Utilization ex q:  0
CYCLE:   3126000052 Utilization:  0
CYCLE:   3126000052 Utilization ex q (incomplete):  0
CYCLE:   3128000052 Utilization ld q (incomplete):  0
CYCLE:   3128000052 RDMA bytes rec:          0
CYCLE:   3128000052 Utilization st q:  0
CYCLE:   3128000052 Utilization ld q:  0
CYCLE:   3128000052 Utilization:  0
CYCLE:   3128000052 Utilization ld q:  0
CYCLE:   3128000052 Utilization st q:  0
CYCLE:   3128000052 rdma_total_latency:          0
CYCLE:   3128000052 Utilization st q (incomplete):  0
CYCLE:   3128000052 WDMA bytes sent:          0
CYCLE:   3128000052 Utilization ex q:  0
CYCLE:   3128000052 Utilization ex q (incomplete):  0
CYCLE:   3128000052 Utilization st q (incomplete):  0
CYCLE:   3128000052 Utilization ld q (incomplete):  0
CYCLE:   3128000052 WDMA total latency:          0
CYCLE:   3128000052 Utilization ex q:  0
CYCLE:   3128000052 Utilization:  0
CYCLE:   3128000052 Utilization ex q (incomplete):  0
CYCLE:   3130000052 Utilization ld q (incomplete):  0
CYCLE:   3130000052 RDMA bytes rec:          0
CYCLE:   3130000052 Utilization st q:  0
CYCLE:   3130000052 Utilization ld q:  0
CYCLE:   3130000052 Utilization:  0
CYCLE:   3130000052 Utilization ld q:  0
CYCLE:   3130000052 Utilization st q:  0
CYCLE:   3130000052 rdma_total_latency:          0
CYCLE:   3130000052 Utilization st q (incomplete):  0
CYCLE:   3130000052 WDMA bytes sent:          0
CYCLE:   3130000052 Utilization ex q:  0
CYCLE:   3130000052 Utilization ex q (incomplete):  0
CYCLE:   3130000052 Utilization st q (incomplete):  0
CYCLE:   3130000052 Utilization ld q (incomplete):  0
CYCLE:   3130000052 WDMA total latency:          0
CYCLE:   3130000052 Utilization ex q:  0
CYCLE:   3130000052 Utilization:  0
CYCLE:   3130000052 Utilization ex q (incomplete):  0
CYCLE:   3132000052 Utilization ld q (incomplete):  0
CYCLE:   3132000052 RDMA bytes rec:          0
CYCLE:   3132000052 Utilization st q:  0
CYCLE:   3132000052 Utilization ld q:  0
CYCLE:   3132000052 Utilization:  0
CYCLE:   3132000052 Utilization ld q:  0
CYCLE:   3132000052 Utilization st q:  0
CYCLE:   3132000052 rdma_total_latency:          0
CYCLE:   3132000052 Utilization st q (incomplete):  0
CYCLE:   3132000052 WDMA bytes sent:          0
CYCLE:   3132000052 Utilization ex q:  0
CYCLE:   3132000052 Utilization ex q (incomplete):  0
CYCLE:   3132000052 Utilization st q (incomplete):  0
CYCLE:   3132000052 Utilization ld q (incomplete):  0
CYCLE:   3132000052 WDMA total latency:          0
CYCLE:   3132000052 Utilization ex q:  0
CYCLE:   3132000052 Utilization:  0
CYCLE:   3132000052 Utilization ex q (incomplete):  0
CYCLE:   3134000052 Utilization ld q (incomplete):  0
CYCLE:   3134000052 RDMA bytes rec:          0
CYCLE:   3134000052 Utilization st q:  0
CYCLE:   3134000052 Utilization ld q:  0
CYCLE:   3134000052 Utilization:  0
CYCLE:   3134000052 Utilization ld q:  0
CYCLE:   3134000052 Utilization st q:  0
CYCLE:   3134000052 rdma_total_latency:          0
CYCLE:   3134000052 Utilization st q (incomplete):  0
CYCLE:   3134000052 WDMA bytes sent:          0
CYCLE:   3134000052 Utilization ex q:  0
CYCLE:   3134000052 Utilization ex q (incomplete):  0
CYCLE:   3134000052 Utilization st q (incomplete):  0
CYCLE:   3134000052 Utilization ld q (incomplete):  0
CYCLE:   3134000052 WDMA total latency:          0
CYCLE:   3134000052 Utilization ex q:  0
CYCLE:   3134000052 Utilization:  0
CYCLE:   3134000052 Utilization ex q (incomplete):  0
CYCLE:   3136000052 Utilization ld q (incomplete):  0
CYCLE:   3136000052 RDMA bytes rec:          0
CYCLE:   3136000052 Utilization st q:  0
CYCLE:   3136000052 Utilization ld q:  0
CYCLE:   3136000052 Utilization:  0
CYCLE:   3136000052 Utilization ld q:  0
CYCLE:   3136000052 Utilization st q:  0
CYCLE:   3136000052 rdma_total_latency:          0
CYCLE:   3136000052 Utilization st q (incomplete):  0
CYCLE:   3136000052 WDMA bytes sent:          0
CYCLE:   3136000052 Utilization ex q:  0
CYCLE:   3136000052 Utilization ex q (incomplete):  0
CYCLE:   3136000052 Utilization st q (incomplete):  0
CYCLE:   3136000052 Utilization ld q (incomplete):  0
CYCLE:   3136000052 WDMA total latency:          0
CYCLE:   3136000052 Utilization ex q:  0
CYCLE:   3136000052 Utilization:  0
CYCLE:   3136000052 Utilization ex q (incomplete):  0
CYCLE:   3138000052 Utilization ld q (incomplete):  0
CYCLE:   3138000052 RDMA bytes rec:          0
CYCLE:   3138000052 Utilization st q:  0
CYCLE:   3138000052 Utilization ld q:  0
CYCLE:   3138000052 Utilization:  0
CYCLE:   3138000052 Utilization ld q:  0
CYCLE:   3138000052 Utilization st q:  0
CYCLE:   3138000052 rdma_total_latency:          0
CYCLE:   3138000052 Utilization st q (incomplete):  0
CYCLE:   3138000052 WDMA bytes sent:          0
CYCLE:   3138000052 Utilization ex q:  0
CYCLE:   3138000052 Utilization ex q (incomplete):  0
CYCLE:   3138000052 Utilization st q (incomplete):  0
CYCLE:   3138000052 Utilization ld q (incomplete):  0
CYCLE:   3138000052 WDMA total latency:          0
CYCLE:   3138000052 Utilization ex q:  0
CYCLE:   3138000052 Utilization:  0
CYCLE:   3138000052 Utilization ex q (incomplete):  0
CYCLE:   3140000052 Utilization ld q (incomplete):  0
CYCLE:   3140000052 RDMA bytes rec:          0
CYCLE:   3140000052 Utilization st q:  0
CYCLE:   3140000052 Utilization ld q:  0
CYCLE:   3140000052 Utilization:  0
CYCLE:   3140000052 Utilization ld q:  0
CYCLE:   3140000052 Utilization st q:  0
CYCLE:   3140000052 rdma_total_latency:          0
CYCLE:   3140000052 Utilization st q (incomplete):  0
CYCLE:   3140000052 WDMA bytes sent:          0
CYCLE:   3140000052 Utilization ex q:  0
CYCLE:   3140000052 Utilization ex q (incomplete):  0
CYCLE:   3140000052 Utilization st q (incomplete):  0
CYCLE:   3140000052 Utilization ld q (incomplete):  0
CYCLE:   3140000052 WDMA total latency:          0
CYCLE:   3140000052 Utilization ex q:  0
CYCLE:   3140000052 Utilization:  0
CYCLE:   3140000052 Utilization ex q (incomplete):  0
CYCLE:   3142000052 Utilization ld q (incomplete):  0
CYCLE:   3142000052 RDMA bytes rec:          0
CYCLE:   3142000052 Utilization st q:  0
CYCLE:   3142000052 Utilization ld q:  0
CYCLE:   3142000052 Utilization:  0
CYCLE:   3142000052 Utilization ld q:  0
CYCLE:   3142000052 Utilization st q:  0
CYCLE:   3142000052 rdma_total_latency:          0
CYCLE:   3142000052 Utilization st q (incomplete):  0
CYCLE:   3142000052 WDMA bytes sent:          0
CYCLE:   3142000052 Utilization ex q:  0
CYCLE:   3142000052 Utilization ex q (incomplete):  0
CYCLE:   3142000052 Utilization st q (incomplete):  0
CYCLE:   3142000052 Utilization ld q (incomplete):  0
CYCLE:   3142000052 WDMA total latency:          0
CYCLE:   3142000052 Utilization ex q:  0
CYCLE:   3142000052 Utilization:  0
CYCLE:   3142000052 Utilization ex q (incomplete):  0
CYCLE:   3144000052 Utilization ld q (incomplete):  0
CYCLE:   3144000052 RDMA bytes rec:          0
CYCLE:   3144000052 Utilization st q:  0
CYCLE:   3144000052 Utilization ld q:  0
CYCLE:   3144000052 Utilization:  0
CYCLE:   3144000052 Utilization ld q:  0
CYCLE:   3144000052 Utilization st q:  0
CYCLE:   3144000052 rdma_total_latency:          0
CYCLE:   3144000052 Utilization st q (incomplete):  0
CYCLE:   3144000052 WDMA bytes sent:          0
CYCLE:   3144000052 Utilization ex q:  0
CYCLE:   3144000052 Utilization ex q (incomplete):  0
CYCLE:   3144000052 Utilization st q (incomplete):  0
CYCLE:   3144000052 Utilization ld q (incomplete):  0
CYCLE:   3144000052 WDMA total latency:          0
CYCLE:   3144000052 Utilization ex q:  0
CYCLE:   3144000052 Utilization:  0
CYCLE:   3144000052 Utilization ex q (incomplete):  0
CYCLE:   3146000052 Utilization ld q (incomplete):  0
CYCLE:   3146000052 RDMA bytes rec:          0
CYCLE:   3146000052 Utilization st q:  0
CYCLE:   3146000052 Utilization ld q:  0
CYCLE:   3146000052 Utilization:  0
CYCLE:   3146000052 Utilization ld q:  0
CYCLE:   3146000052 Utilization st q:  0
CYCLE:   3146000052 rdma_total_latency:          0
CYCLE:   3146000052 Utilization st q (incomplete):  0
CYCLE:   3146000052 WDMA bytes sent:          0
CYCLE:   3146000052 Utilization ex q:  0
CYCLE:   3146000052 Utilization ex q (incomplete):  0
CYCLE:   3146000052 Utilization st q (incomplete):  0
CYCLE:   3146000052 Utilization ld q (incomplete):  0
CYCLE:   3146000052 WDMA total latency:          0
CYCLE:   3146000052 Utilization ex q:  0
CYCLE:   3146000052 Utilization:  0
CYCLE:   3146000052 Utilization ex q (incomplete):  0
CYCLE:   3148000052 Utilization ld q (incomplete):  0
CYCLE:   3148000052 RDMA bytes rec:          0
CYCLE:   3148000052 Utilization st q:  0
CYCLE:   3148000052 Utilization ld q:  0
CYCLE:   3148000052 Utilization:  0
CYCLE:   3148000052 Utilization ld q:  0
CYCLE:   3148000052 Utilization st q:  0
CYCLE:   3148000052 rdma_total_latency:          0
CYCLE:   3148000052 Utilization st q (incomplete):  0
CYCLE:   3148000052 WDMA bytes sent:          0
CYCLE:   3148000052 Utilization ex q:  0
CYCLE:   3148000052 Utilization ex q (incomplete):  0
CYCLE:   3148000052 Utilization st q (incomplete):  0
CYCLE:   3148000052 Utilization ld q (incomplete):  0
CYCLE:   3148000052 WDMA total latency:          0
CYCLE:   3148000052 Utilization ex q:  0
CYCLE:   3148000052 Utilization:  0
CYCLE:   3148000052 Utilization ex q (incomplete):  0
CYCLE:   3150000052 Utilization ld q (incomplete):  0
CYCLE:   3150000052 RDMA bytes rec:          0
CYCLE:   3150000052 Utilization st q:  0
CYCLE:   3150000052 Utilization ld q:  0
CYCLE:   3150000052 Utilization:  0
CYCLE:   3150000052 Utilization ld q:  0
CYCLE:   3150000052 Utilization st q:  0
CYCLE:   3150000052 rdma_total_latency:          0
CYCLE:   3150000052 Utilization st q (incomplete):  0
CYCLE:   3150000052 WDMA bytes sent:          0
CYCLE:   3150000052 Utilization ex q:  0
CYCLE:   3150000052 Utilization ex q (incomplete):  0
CYCLE:   3150000052 Utilization st q (incomplete):  0
CYCLE:   3150000052 Utilization ld q (incomplete):  0
CYCLE:   3150000052 WDMA total latency:          0
CYCLE:   3150000052 Utilization ex q:  0
CYCLE:   3150000052 Utilization:  0
CYCLE:   3150000052 Utilization ex q (incomplete):  0
CYCLE:   3152000052 Utilization ld q (incomplete):  0
CYCLE:   3152000052 RDMA bytes rec:          0
CYCLE:   3152000052 Utilization st q:  0
CYCLE:   3152000052 Utilization ld q:  0
CYCLE:   3152000052 Utilization:  0
CYCLE:   3152000052 Utilization ld q:  0
CYCLE:   3152000052 Utilization st q:  0
CYCLE:   3152000052 rdma_total_latency:          0
CYCLE:   3152000052 Utilization st q (incomplete):  0
CYCLE:   3152000052 WDMA bytes sent:          0
CYCLE:   3152000052 Utilization ex q:  0
CYCLE:   3152000052 Utilization ex q (incomplete):  0
CYCLE:   3152000052 Utilization st q (incomplete):  0
CYCLE:   3152000052 Utilization ld q (incomplete):  0
CYCLE:   3152000052 WDMA total latency:          0
CYCLE:   3152000052 Utilization ex q:  0
CYCLE:   3152000052 Utilization:  0
CYCLE:   3152000052 Utilization ex q (incomplete):  0
CYCLE:   3154000052 Utilization ld q (incomplete):  0
CYCLE:   3154000052 RDMA bytes rec:          0
CYCLE:   3154000052 Utilization st q:  0
CYCLE:   3154000052 Utilization ld q:  0
CYCLE:   3154000052 Utilization:  0
CYCLE:   3154000052 Utilization ld q:  0
CYCLE:   3154000052 Utilization st q:  0
CYCLE:   3154000052 rdma_total_latency:          0
CYCLE:   3154000052 Utilization st q (incomplete):  0
CYCLE:   3154000052 WDMA bytes sent:          0
CYCLE:   3154000052 Utilization ex q:  0
CYCLE:   3154000052 Utilization ex q (incomplete):  0
CYCLE:   3154000052 Utilization st q (incomplete):  0
CYCLE:   3154000052 Utilization ld q (incomplete):  0
CYCLE:   3154000052 WDMA total latency:          0
CYCLE:   3154000052 Utilization ex q:  0
CYCLE:   3154000052 Utilization:  0
CYCLE:   3154000052 Utilization ex q (incomplete):  0
CYCLE:   3156000052 Utilization ld q (incomplete):  0
CYCLE:   3156000052 RDMA bytes rec:          0
CYCLE:   3156000052 Utilization st q:  0
CYCLE:   3156000052 Utilization ld q:  0
CYCLE:   3156000052 Utilization:  0
CYCLE:   3156000052 Utilization ld q:  0
CYCLE:   3156000052 Utilization st q:  0
CYCLE:   3156000052 rdma_total_latency:          0
CYCLE:   3156000052 Utilization st q (incomplete):  0
CYCLE:   3156000052 WDMA bytes sent:          0
CYCLE:   3156000052 Utilization ex q:  0
CYCLE:   3156000052 Utilization ex q (incomplete):  0
CYCLE:   3156000052 Utilization st q (incomplete):  0
CYCLE:   3156000052 Utilization ld q (incomplete):  0
CYCLE:   3156000052 WDMA total latency:          0
CYCLE:   3156000052 Utilization ex q:  0
CYCLE:   3156000052 Utilization:  0
CYCLE:   3156000052 Utilization ex q (incomplete):  0
CYCLE:   3158000052 Utilization ld q (incomplete):  0
CYCLE:   3158000052 RDMA bytes rec:          0
CYCLE:   3158000052 Utilization st q:  0
CYCLE:   3158000052 Utilization ld q:  0
CYCLE:   3158000052 Utilization:  0
CYCLE:   3158000052 Utilization ld q:  0
CYCLE:   3158000052 Utilization st q:  0
CYCLE:   3158000052 rdma_total_latency:          0
CYCLE:   3158000052 Utilization st q (incomplete):  0
CYCLE:   3158000052 WDMA bytes sent:          0
CYCLE:   3158000052 Utilization ex q:  0
CYCLE:   3158000052 Utilization ex q (incomplete):  0
CYCLE:   3158000052 Utilization st q (incomplete):  0
CYCLE:   3158000052 Utilization ld q (incomplete):  0
CYCLE:   3158000052 WDMA total latency:          0
CYCLE:   3158000052 Utilization ex q:  0
CYCLE:   3158000052 Utilization:  0
CYCLE:   3158000052 Utilization ex q (incomplete):  0
CYCLE:   3160000052 Utilization ld q (incomplete):  0
CYCLE:   3160000052 RDMA bytes rec:          0
CYCLE:   3160000052 Utilization st q:  0
CYCLE:   3160000052 Utilization ld q:  0
CYCLE:   3160000052 Utilization:  0
CYCLE:   3160000052 Utilization ld q:  0
CYCLE:   3160000052 Utilization st q:  0
CYCLE:   3160000052 rdma_total_latency:          0
CYCLE:   3160000052 Utilization st q (incomplete):  0
CYCLE:   3160000052 WDMA bytes sent:          0
CYCLE:   3160000052 Utilization ex q:  0
CYCLE:   3160000052 Utilization ex q (incomplete):  0
CYCLE:   3160000052 Utilization st q (incomplete):  0
CYCLE:   3160000052 Utilization ld q (incomplete):  0
CYCLE:   3160000052 WDMA total latency:          0
CYCLE:   3160000052 Utilization ex q:  0
CYCLE:   3160000052 Utilization:  0
CYCLE:   3160000052 Utilization ex q (incomplete):  0
CYCLE:   3162000052 Utilization ld q (incomplete):  0
CYCLE:   3162000052 RDMA bytes rec:          0
CYCLE:   3162000052 Utilization st q:  0
CYCLE:   3162000052 Utilization ld q:  0
CYCLE:   3162000052 Utilization:  0
CYCLE:   3162000052 Utilization ld q:  0
CYCLE:   3162000052 Utilization st q:  0
CYCLE:   3162000052 rdma_total_latency:          0
CYCLE:   3162000052 Utilization st q (incomplete):  0
CYCLE:   3162000052 WDMA bytes sent:          0
CYCLE:   3162000052 Utilization ex q:  0
CYCLE:   3162000052 Utilization ex q (incomplete):  0
CYCLE:   3162000052 Utilization st q (incomplete):  0
CYCLE:   3162000052 Utilization ld q (incomplete):  0
CYCLE:   3162000052 WDMA total latency:          0
CYCLE:   3162000052 Utilization ex q:  0
CYCLE:   3162000052 Utilization:  0
CYCLE:   3162000052 Utilization ex q (incomplete):  0
CYCLE:   3164000052 Utilization ld q (incomplete):  0
CYCLE:   3164000052 RDMA bytes rec:          0
CYCLE:   3164000052 Utilization st q:  0
CYCLE:   3164000052 Utilization ld q:  0
CYCLE:   3164000052 Utilization:  0
CYCLE:   3164000052 Utilization ld q:  0
CYCLE:   3164000052 Utilization st q:  0
CYCLE:   3164000052 rdma_total_latency:          0
CYCLE:   3164000052 Utilization st q (incomplete):  0
CYCLE:   3164000052 WDMA bytes sent:          0
CYCLE:   3164000052 Utilization ex q:  0
CYCLE:   3164000052 Utilization ex q (incomplete):  0
CYCLE:   3164000052 Utilization st q (incomplete):  0
CYCLE:   3164000052 Utilization ld q (incomplete):  0
CYCLE:   3164000052 WDMA total latency:          0
CYCLE:   3164000052 Utilization ex q:  0
CYCLE:   3164000052 Utilization:  0
CYCLE:   3164000052 Utilization ex q (incomplete):  0
CYCLE:   3166000052 Utilization ld q (incomplete):  0
CYCLE:   3166000052 RDMA bytes rec:          0
CYCLE:   3166000052 Utilization st q:  0
CYCLE:   3166000052 Utilization ld q:  0
CYCLE:   3166000052 Utilization:  0
CYCLE:   3166000052 Utilization ld q:  0
CYCLE:   3166000052 Utilization st q:  0
CYCLE:   3166000052 rdma_total_latency:          0
CYCLE:   3166000052 Utilization st q (incomplete):  0
CYCLE:   3166000052 WDMA bytes sent:          0
CYCLE:   3166000052 Utilization ex q:  0
CYCLE:   3166000052 Utilization ex q (incomplete):  0
CYCLE:   3166000052 Utilization st q (incomplete):  0
CYCLE:   3166000052 Utilization ld q (incomplete):  0
CYCLE:   3166000052 WDMA total latency:          0
CYCLE:   3166000052 Utilization ex q:  0
CYCLE:   3166000052 Utilization:  0
CYCLE:   3166000052 Utilization ex q (incomplete):  0
CYCLE:   3168000052 Utilization ld q (incomplete):  0
CYCLE:   3168000052 RDMA bytes rec:          0
CYCLE:   3168000052 Utilization st q:  0
CYCLE:   3168000052 Utilization ld q:  0
CYCLE:   3168000052 Utilization:  0
CYCLE:   3168000052 Utilization ld q:  0
CYCLE:   3168000052 Utilization st q:  0
CYCLE:   3168000052 rdma_total_latency:          0
CYCLE:   3168000052 Utilization st q (incomplete):  0
CYCLE:   3168000052 WDMA bytes sent:          0
CYCLE:   3168000052 Utilization ex q:  0
CYCLE:   3168000052 Utilization ex q (incomplete):  0
CYCLE:   3168000052 Utilization st q (incomplete):  0
CYCLE:   3168000052 Utilization ld q (incomplete):  0
CYCLE:   3168000052 WDMA total latency:          0
CYCLE:   3168000052 Utilization ex q:  0
CYCLE:   3168000052 Utilization:  0
CYCLE:   3168000052 Utilization ex q (incomplete):  0
CYCLE:   3170000052 Utilization ld q (incomplete):  0
CYCLE:   3170000052 RDMA bytes rec:          0
CYCLE:   3170000052 Utilization st q:  0
CYCLE:   3170000052 Utilization ld q:  0
CYCLE:   3170000052 Utilization:  0
CYCLE:   3170000052 Utilization ld q:  0
CYCLE:   3170000052 Utilization st q:  0
CYCLE:   3170000052 rdma_total_latency:          0
CYCLE:   3170000052 Utilization st q (incomplete):  0
CYCLE:   3170000052 WDMA bytes sent:          0
CYCLE:   3170000052 Utilization ex q:  0
CYCLE:   3170000052 Utilization ex q (incomplete):  0
CYCLE:   3170000052 Utilization st q (incomplete):  0
CYCLE:   3170000052 Utilization ld q (incomplete):  0
CYCLE:   3170000052 WDMA total latency:          0
CYCLE:   3170000052 Utilization ex q:  0
CYCLE:   3170000052 Utilization:  0
CYCLE:   3170000052 Utilization ex q (incomplete):  0
CYCLE:   3172000052 Utilization ld q (incomplete):  0
CYCLE:   3172000052 RDMA bytes rec:          0
CYCLE:   3172000052 Utilization st q:  0
CYCLE:   3172000052 Utilization ld q:  0
CYCLE:   3172000052 Utilization:  0
CYCLE:   3172000052 Utilization ld q:  0
CYCLE:   3172000052 Utilization st q:  0
CYCLE:   3172000052 rdma_total_latency:          0
CYCLE:   3172000052 Utilization st q (incomplete):  0
CYCLE:   3172000052 WDMA bytes sent:          0
CYCLE:   3172000052 Utilization ex q:  0
CYCLE:   3172000052 Utilization ex q (incomplete):  0
CYCLE:   3172000052 Utilization st q (incomplete):  0
CYCLE:   3172000052 Utilization ld q (incomplete):  0
CYCLE:   3172000052 WDMA total latency:          0
CYCLE:   3172000052 Utilization ex q:  0
CYCLE:   3172000052 Utilization:  0
CYCLE:   3172000052 Utilization ex q (incomplete):  0
CYCLE:   3174000052 Utilization ld q (incomplete):  0
CYCLE:   3174000052 RDMA bytes rec:          0
CYCLE:   3174000052 Utilization st q:  0
CYCLE:   3174000052 Utilization ld q:  0
CYCLE:   3174000052 Utilization:  0
CYCLE:   3174000052 Utilization ld q:  0
CYCLE:   3174000052 Utilization st q:  0
CYCLE:   3174000052 rdma_total_latency:          0
CYCLE:   3174000052 Utilization st q (incomplete):  0
CYCLE:   3174000052 WDMA bytes sent:          0
CYCLE:   3174000052 Utilization ex q:  0
CYCLE:   3174000052 Utilization ex q (incomplete):  0
CYCLE:   3174000052 Utilization st q (incomplete):  0
CYCLE:   3174000052 Utilization ld q (incomplete):  0
CYCLE:   3174000052 WDMA total latency:          0
CYCLE:   3174000052 Utilization ex q:  0
CYCLE:   3174000052 Utilization:  0
CYCLE:   3174000052 Utilization ex q (incomplete):  0
CYCLE:   3176000052 Utilization ld q (incomplete):  0
CYCLE:   3176000052 RDMA bytes rec:          0
CYCLE:   3176000052 Utilization st q:  0
CYCLE:   3176000052 Utilization ld q:  0
CYCLE:   3176000052 Utilization:  0
CYCLE:   3176000052 Utilization ld q:  0
CYCLE:   3176000052 Utilization st q:  0
CYCLE:   3176000052 rdma_total_latency:          0
CYCLE:   3176000052 Utilization st q (incomplete):  0
CYCLE:   3176000052 WDMA bytes sent:          0
CYCLE:   3176000052 Utilization ex q:  0
CYCLE:   3176000052 Utilization ex q (incomplete):  0
CYCLE:   3176000052 Utilization st q (incomplete):  0
CYCLE:   3176000052 Utilization ld q (incomplete):  0
CYCLE:   3176000052 WDMA total latency:          0
CYCLE:   3176000052 Utilization ex q:  0
CYCLE:   3176000052 Utilization:  0
CYCLE:   3176000052 Utilization ex q (incomplete):  0
CYCLE:   3178000052 Utilization ld q (incomplete):  0
CYCLE:   3178000052 RDMA bytes rec:          0
CYCLE:   3178000052 Utilization st q:  0
CYCLE:   3178000052 Utilization ld q:  0
CYCLE:   3178000052 Utilization:  0
CYCLE:   3178000052 Utilization ld q:  0
CYCLE:   3178000052 Utilization st q:  0
CYCLE:   3178000052 rdma_total_latency:          0
CYCLE:   3178000052 Utilization st q (incomplete):  0
CYCLE:   3178000052 WDMA bytes sent:          0
CYCLE:   3178000052 Utilization ex q:  0
CYCLE:   3178000052 Utilization ex q (incomplete):  0
CYCLE:   3178000052 Utilization st q (incomplete):  0
CYCLE:   3178000052 Utilization ld q (incomplete):  0
CYCLE:   3178000052 WDMA total latency:          0
CYCLE:   3178000052 Utilization ex q:  0
CYCLE:   3178000052 Utilization:  0
CYCLE:   3178000052 Utilization ex q (incomplete):  0
CYCLE:   3180000052 Utilization ld q (incomplete):  0
CYCLE:   3180000052 RDMA bytes rec:          0
CYCLE:   3180000052 Utilization st q:  0
CYCLE:   3180000052 Utilization ld q:  0
CYCLE:   3180000052 Utilization:  0
CYCLE:   3180000052 Utilization ld q:  0
CYCLE:   3180000052 Utilization st q:  0
CYCLE:   3180000052 rdma_total_latency:          0
CYCLE:   3180000052 Utilization st q (incomplete):  0
CYCLE:   3180000052 WDMA bytes sent:          0
CYCLE:   3180000052 Utilization ex q:  0
CYCLE:   3180000052 Utilization ex q (incomplete):  0
CYCLE:   3180000052 Utilization st q (incomplete):  0
CYCLE:   3180000052 Utilization ld q (incomplete):  0
CYCLE:   3180000052 WDMA total latency:          0
CYCLE:   3180000052 Utilization ex q:  0
CYCLE:   3180000052 Utilization:  0
CYCLE:   3180000052 Utilization ex q (incomplete):  0
CYCLE:   3182000052 Utilization ld q (incomplete):  0
CYCLE:   3182000052 RDMA bytes rec:          0
CYCLE:   3182000052 Utilization st q:  0
CYCLE:   3182000052 Utilization ld q:  0
CYCLE:   3182000052 Utilization:  0
CYCLE:   3182000052 Utilization ld q:  0
CYCLE:   3182000052 Utilization st q:  0
CYCLE:   3182000052 rdma_total_latency:          0
CYCLE:   3182000052 Utilization st q (incomplete):  0
CYCLE:   3182000052 WDMA bytes sent:          0
CYCLE:   3182000052 Utilization ex q:  0
CYCLE:   3182000052 Utilization ex q (incomplete):  0
CYCLE:   3182000052 Utilization st q (incomplete):  0
CYCLE:   3182000052 Utilization ld q (incomplete):  0
CYCLE:   3182000052 WDMA total latency:          0
CYCLE:   3182000052 Utilization ex q:  0
CYCLE:   3182000052 Utilization:  0
CYCLE:   3182000052 Utilization ex q (incomplete):  0
CYCLE:   3184000052 Utilization ld q (incomplete):  0
CYCLE:   3184000052 RDMA bytes rec:          0
CYCLE:   3184000052 Utilization st q:  0
CYCLE:   3184000052 Utilization ld q:  0
CYCLE:   3184000052 Utilization:  0
CYCLE:   3184000052 Utilization ld q:  0
CYCLE:   3184000052 Utilization st q:  0
CYCLE:   3184000052 rdma_total_latency:          0
CYCLE:   3184000052 Utilization st q (incomplete):  0
CYCLE:   3184000052 WDMA bytes sent:          0
CYCLE:   3184000052 Utilization ex q:  0
CYCLE:   3184000052 Utilization ex q (incomplete):  0
CYCLE:   3184000052 Utilization st q (incomplete):  0
CYCLE:   3184000052 Utilization ld q (incomplete):  0
CYCLE:   3184000052 WDMA total latency:          0
CYCLE:   3184000052 Utilization ex q:  0
CYCLE:   3184000052 Utilization:  0
CYCLE:   3184000052 Utilization ex q (incomplete):  0
CYCLE:   3186000052 Utilization ld q (incomplete):  0
CYCLE:   3186000052 RDMA bytes rec:          0
CYCLE:   3186000052 Utilization st q:  0
CYCLE:   3186000052 Utilization ld q:  0
CYCLE:   3186000052 Utilization:  0
CYCLE:   3186000052 Utilization ld q:  0
CYCLE:   3186000052 Utilization st q:  0
CYCLE:   3186000052 rdma_total_latency:          0
CYCLE:   3186000052 Utilization st q (incomplete):  0
CYCLE:   3186000052 WDMA bytes sent:          0
CYCLE:   3186000052 Utilization ex q:  0
CYCLE:   3186000052 Utilization ex q (incomplete):  0
CYCLE:   3186000052 Utilization st q (incomplete):  0
CYCLE:   3186000052 Utilization ld q (incomplete):  0
CYCLE:   3186000052 WDMA total latency:          0
CYCLE:   3186000052 Utilization ex q:  0
CYCLE:   3186000052 Utilization:  0
CYCLE:   3186000052 Utilization ex q (incomplete):  0
CYCLE:   3188000052 Utilization ld q (incomplete):  0
CYCLE:   3188000052 RDMA bytes rec:          0
CYCLE:   3188000052 Utilization st q:  0
CYCLE:   3188000052 Utilization ld q:  0
CYCLE:   3188000052 Utilization:  0
CYCLE:   3188000052 Utilization ld q:  0
CYCLE:   3188000052 Utilization st q:  0
CYCLE:   3188000052 rdma_total_latency:          0
CYCLE:   3188000052 Utilization st q (incomplete):  0
CYCLE:   3188000052 WDMA bytes sent:          0
CYCLE:   3188000052 Utilization ex q:  0
CYCLE:   3188000052 Utilization ex q (incomplete):  0
CYCLE:   3188000052 Utilization st q (incomplete):  0
CYCLE:   3188000052 Utilization ld q (incomplete):  0
CYCLE:   3188000052 WDMA total latency:          0
CYCLE:   3188000052 Utilization ex q:  0
CYCLE:   3188000052 Utilization:  0
CYCLE:   3188000052 Utilization ex q (incomplete):  0
CYCLE:   3190000052 Utilization ld q (incomplete):  0
CYCLE:   3190000052 RDMA bytes rec:          0
CYCLE:   3190000052 Utilization st q:  0
CYCLE:   3190000052 Utilization ld q:  0
CYCLE:   3190000052 Utilization:  0
CYCLE:   3190000052 Utilization ld q:  0
CYCLE:   3190000052 Utilization st q:  0
CYCLE:   3190000052 rdma_total_latency:          0
CYCLE:   3190000052 Utilization st q (incomplete):  0
CYCLE:   3190000052 WDMA bytes sent:          0
CYCLE:   3190000052 Utilization ex q:  0
CYCLE:   3190000052 Utilization ex q (incomplete):  0
CYCLE:   3190000052 Utilization st q (incomplete):  0
CYCLE:   3190000052 Utilization ld q (incomplete):  0
CYCLE:   3190000052 WDMA total latency:          0
CYCLE:   3190000052 Utilization ex q:  0
CYCLE:   3190000052 Utilization:  0
CYCLE:   3190000052 Utilization ex q (incomplete):  0
CYCLE:   3192000052 Utilization ld q (incomplete):  0
CYCLE:   3192000052 RDMA bytes rec:          0
CYCLE:   3192000052 Utilization st q:  0
CYCLE:   3192000052 Utilization ld q:  0
CYCLE:   3192000052 Utilization:  0
CYCLE:   3192000052 Utilization ld q:  0
CYCLE:   3192000052 Utilization st q:  0
CYCLE:   3192000052 rdma_total_latency:          0
CYCLE:   3192000052 Utilization st q (incomplete):  0
CYCLE:   3192000052 WDMA bytes sent:          0
CYCLE:   3192000052 Utilization ex q:  0
CYCLE:   3192000052 Utilization ex q (incomplete):  0
CYCLE:   3192000052 Utilization st q (incomplete):  0
CYCLE:   3192000052 Utilization ld q (incomplete):  0
CYCLE:   3192000052 WDMA total latency:          0
CYCLE:   3192000052 Utilization ex q:  0
CYCLE:   3192000052 Utilization:  0
CYCLE:   3192000052 Utilization ex q (incomplete):  0
CYCLE:   3194000052 Utilization ld q (incomplete):  0
CYCLE:   3194000052 RDMA bytes rec:          0
CYCLE:   3194000052 Utilization st q:  0
CYCLE:   3194000052 Utilization ld q:  0
CYCLE:   3194000052 Utilization:  0
CYCLE:   3194000052 Utilization ld q:  0
CYCLE:   3194000052 Utilization st q:  0
CYCLE:   3194000052 rdma_total_latency:          0
CYCLE:   3194000052 Utilization st q (incomplete):  0
CYCLE:   3194000052 WDMA bytes sent:          0
CYCLE:   3194000052 Utilization ex q:  0
CYCLE:   3194000052 Utilization ex q (incomplete):  0
CYCLE:   3194000052 Utilization st q (incomplete):  0
CYCLE:   3194000052 Utilization ld q (incomplete):  0
CYCLE:   3194000052 WDMA total latency:          0
CYCLE:   3194000052 Utilization ex q:  0
CYCLE:   3194000052 Utilization:  0
CYCLE:   3194000052 Utilization ex q (incomplete):  0
CYCLE:   3196000052 Utilization ld q (incomplete):  0
CYCLE:   3196000052 RDMA bytes rec:          0
CYCLE:   3196000052 Utilization st q:  0
CYCLE:   3196000052 Utilization ld q:  0
CYCLE:   3196000052 Utilization:  0
CYCLE:   3196000052 Utilization ld q:  0
CYCLE:   3196000052 Utilization st q:  0
CYCLE:   3196000052 rdma_total_latency:          0
CYCLE:   3196000052 Utilization st q (incomplete):  0
CYCLE:   3196000052 WDMA bytes sent:          0
CYCLE:   3196000052 Utilization ex q:  0
CYCLE:   3196000052 Utilization ex q (incomplete):  0
CYCLE:   3196000052 Utilization st q (incomplete):  0
CYCLE:   3196000052 Utilization ld q (incomplete):  0
CYCLE:   3196000052 WDMA total latency:          0
CYCLE:   3196000052 Utilization ex q:  0
CYCLE:   3196000052 Utilization:  0
CYCLE:   3196000052 Utilization ex q (incomplete):  0
CYCLE:   3198000052 Utilization ld q (incomplete):  0
CYCLE:   3198000052 RDMA bytes rec:          0
CYCLE:   3198000052 Utilization st q:  0
CYCLE:   3198000052 Utilization ld q:  0
CYCLE:   3198000052 Utilization:  0
CYCLE:   3198000052 Utilization ld q:  0
CYCLE:   3198000052 Utilization st q:  0
CYCLE:   3198000052 rdma_total_latency:          0
CYCLE:   3198000052 Utilization st q (incomplete):  0
CYCLE:   3198000052 WDMA bytes sent:          0
CYCLE:   3198000052 Utilization ex q:  0
CYCLE:   3198000052 Utilization ex q (incomplete):  0
CYCLE:   3198000052 Utilization st q (incomplete):  0
CYCLE:   3198000052 Utilization ld q (incomplete):  0
CYCLE:   3198000052 WDMA total latency:          0
CYCLE:   3198000052 Utilization ex q:  0
CYCLE:   3198000052 Utilization:  0
CYCLE:   3198000052 Utilization ex q (incomplete):  0
CYCLE:   3200000052 Utilization ld q (incomplete):  0
CYCLE:   3200000052 RDMA bytes rec:          0
CYCLE:   3200000052 Utilization st q:  0
CYCLE:   3200000052 Utilization ld q:  0
CYCLE:   3200000052 Utilization:  0
CYCLE:   3200000052 Utilization ld q:  0
CYCLE:   3200000052 Utilization st q:  0
CYCLE:   3200000052 rdma_total_latency:          0
CYCLE:   3200000052 Utilization st q (incomplete):  0
CYCLE:   3200000052 WDMA bytes sent:          0
CYCLE:   3200000052 Utilization ex q:  0
CYCLE:   3200000052 Utilization ex q (incomplete):  0
CYCLE:   3200000052 Utilization st q (incomplete):  0
CYCLE:   3200000052 Utilization ld q (incomplete):  0
CYCLE:   3200000052 WDMA total latency:          0
CYCLE:   3200000052 Utilization ex q:  0
CYCLE:   3200000052 Utilization:  0
CYCLE:   3200000052 Utilization ex q (incomplete):  0
CYCLE:   3202000052 Utilization ld q (incomplete):  0
CYCLE:   3202000052 RDMA bytes rec:          0
CYCLE:   3202000052 Utilization st q:  0
CYCLE:   3202000052 Utilization ld q:  0
CYCLE:   3202000052 Utilization:  0
CYCLE:   3202000052 Utilization ld q:  0
CYCLE:   3202000052 Utilization st q:  0
CYCLE:   3202000052 rdma_total_latency:          0
CYCLE:   3202000052 Utilization st q (incomplete):  0
CYCLE:   3202000052 WDMA bytes sent:          0
CYCLE:   3202000052 Utilization ex q:  0
CYCLE:   3202000052 Utilization ex q (incomplete):  0
CYCLE:   3202000052 Utilization st q (incomplete):  0
CYCLE:   3202000052 Utilization ld q (incomplete):  0
CYCLE:   3202000052 WDMA total latency:          0
CYCLE:   3202000052 Utilization ex q:  0
CYCLE:   3202000052 Utilization:  0
CYCLE:   3202000052 Utilization ex q (incomplete):  0
CYCLE:   3204000052 Utilization ld q (incomplete):  0
CYCLE:   3204000052 RDMA bytes rec:          0
CYCLE:   3204000052 Utilization st q:  0
CYCLE:   3204000052 Utilization ld q:  0
CYCLE:   3204000052 Utilization:  0
CYCLE:   3204000052 Utilization ld q:  0
CYCLE:   3204000052 Utilization st q:  0
CYCLE:   3204000052 rdma_total_latency:          0
CYCLE:   3204000052 Utilization st q (incomplete):  0
CYCLE:   3204000052 WDMA bytes sent:          0
CYCLE:   3204000052 Utilization ex q:  0
CYCLE:   3204000052 Utilization ex q (incomplete):  0
CYCLE:   3204000052 Utilization st q (incomplete):  0
CYCLE:   3204000052 Utilization ld q (incomplete):  0
CYCLE:   3204000052 WDMA total latency:          0
CYCLE:   3204000052 Utilization ex q:  0
CYCLE:   3204000052 Utilization:  0
CYCLE:   3204000052 Utilization ex q (incomplete):  0
CYCLE:   3206000052 Utilization ld q (incomplete):  0
CYCLE:   3206000052 RDMA bytes rec:          0
CYCLE:   3206000052 Utilization st q:  0
CYCLE:   3206000052 Utilization ld q:  0
CYCLE:   3206000052 Utilization:  0
CYCLE:   3206000052 Utilization ld q:  0
CYCLE:   3206000052 Utilization st q:  0
CYCLE:   3206000052 rdma_total_latency:          0
CYCLE:   3206000052 Utilization st q (incomplete):  0
CYCLE:   3206000052 WDMA bytes sent:          0
CYCLE:   3206000052 Utilization ex q:  0
CYCLE:   3206000052 Utilization ex q (incomplete):  0
CYCLE:   3206000052 Utilization st q (incomplete):  0
CYCLE:   3206000052 Utilization ld q (incomplete):  0
CYCLE:   3206000052 WDMA total latency:          0
CYCLE:   3206000052 Utilization ex q:  0
CYCLE:   3206000052 Utilization:  0
CYCLE:   3206000052 Utilization ex q (incomplete):  0
CYCLE:   3208000052 Utilization ld q (incomplete):  0
CYCLE:   3208000052 RDMA bytes rec:          0
CYCLE:   3208000052 Utilization st q:  0
CYCLE:   3208000052 Utilization ld q:  0
CYCLE:   3208000052 Utilization:  0
CYCLE:   3208000052 Utilization ld q:  0
CYCLE:   3208000052 Utilization st q:  0
CYCLE:   3208000052 rdma_total_latency:          0
CYCLE:   3208000052 Utilization st q (incomplete):  0
CYCLE:   3208000052 WDMA bytes sent:          0
CYCLE:   3208000052 Utilization ex q:  0
CYCLE:   3208000052 Utilization ex q (incomplete):  0
CYCLE:   3208000052 Utilization st q (incomplete):  0
CYCLE:   3208000052 Utilization ld q (incomplete):  0
CYCLE:   3208000052 WDMA total latency:          0
CYCLE:   3208000052 Utilization ex q:  0
CYCLE:   3208000052 Utilization:  0
CYCLE:   3208000052 Utilization ex q (incomplete):  0
CYCLE:   3210000052 Utilization ld q (incomplete):  0
CYCLE:   3210000052 RDMA bytes rec:          0
CYCLE:   3210000052 Utilization st q:  0
CYCLE:   3210000052 Utilization ld q:  0
CYCLE:   3210000052 Utilization:  0
CYCLE:   3210000052 Utilization ld q:  0
CYCLE:   3210000052 Utilization st q:  0
CYCLE:   3210000052 rdma_total_latency:          0
CYCLE:   3210000052 Utilization st q (incomplete):  0
CYCLE:   3210000052 WDMA bytes sent:          0
CYCLE:   3210000052 Utilization ex q:  0
CYCLE:   3210000052 Utilization ex q (incomplete):  0
CYCLE:   3210000052 Utilization st q (incomplete):  0
CYCLE:   3210000052 Utilization ld q (incomplete):  0
CYCLE:   3210000052 WDMA total latency:          0
CYCLE:   3210000052 Utilization ex q:  0
CYCLE:   3210000052 Utilization:  0
CYCLE:   3210000052 Utilization ex q (incomplete):  0
CYCLE:   3212000052 Utilization ld q (incomplete):  0
CYCLE:   3212000052 RDMA bytes rec:          0
CYCLE:   3212000052 Utilization st q:  0
CYCLE:   3212000052 Utilization ld q:  0
CYCLE:   3212000052 Utilization:  0
CYCLE:   3212000052 Utilization ld q:  0
CYCLE:   3212000052 Utilization st q:  0
CYCLE:   3212000052 rdma_total_latency:          0
CYCLE:   3212000052 Utilization st q (incomplete):  0
CYCLE:   3212000052 WDMA bytes sent:          0
CYCLE:   3212000052 Utilization ex q:  0
CYCLE:   3212000052 Utilization ex q (incomplete):  0
CYCLE:   3212000052 Utilization st q (incomplete):  0
CYCLE:   3212000052 Utilization ld q (incomplete):  0
CYCLE:   3212000052 WDMA total latency:          0
CYCLE:   3212000052 Utilization ex q:  0
CYCLE:   3212000052 Utilization:  0
CYCLE:   3212000052 Utilization ex q (incomplete):  0
CYCLE:   3214000052 Utilization ld q (incomplete):  0
CYCLE:   3214000052 RDMA bytes rec:          0
CYCLE:   3214000052 Utilization st q:  0
CYCLE:   3214000052 Utilization ld q:  0
CYCLE:   3214000052 Utilization:  0
CYCLE:   3214000052 Utilization ld q:  0
CYCLE:   3214000052 Utilization st q:  0
CYCLE:   3214000052 rdma_total_latency:          0
CYCLE:   3214000052 Utilization st q (incomplete):  0
CYCLE:   3214000052 WDMA bytes sent:          0
CYCLE:   3214000052 Utilization ex q:  0
CYCLE:   3214000052 Utilization ex q (incomplete):  0
CYCLE:   3214000052 Utilization st q (incomplete):  0
CYCLE:   3214000052 Utilization ld q (incomplete):  0
CYCLE:   3214000052 WDMA total latency:          0
CYCLE:   3214000052 Utilization ex q:  0
CYCLE:   3214000052 Utilization:  0
CYCLE:   3214000052 Utilization ex q (incomplete):  0
CYCLE:   3216000052 Utilization ld q (incomplete):  0
CYCLE:   3216000052 RDMA bytes rec:          0
CYCLE:   3216000052 Utilization st q:  0
CYCLE:   3216000052 Utilization ld q:  0
CYCLE:   3216000052 Utilization:  0
CYCLE:   3216000052 Utilization ld q:  0
CYCLE:   3216000052 Utilization st q:  0
CYCLE:   3216000052 rdma_total_latency:          0
CYCLE:   3216000052 Utilization st q (incomplete):  0
CYCLE:   3216000052 WDMA bytes sent:          0
CYCLE:   3216000052 Utilization ex q:  0
CYCLE:   3216000052 Utilization ex q (incomplete):  0
CYCLE:   3216000052 Utilization st q (incomplete):  0
CYCLE:   3216000052 Utilization ld q (incomplete):  0
CYCLE:   3216000052 WDMA total latency:          0
CYCLE:   3216000052 Utilization ex q:  0
CYCLE:   3216000052 Utilization:  0
CYCLE:   3216000052 Utilization ex q (incomplete):  0
CYCLE:   3218000052 Utilization ld q (incomplete):  0
CYCLE:   3218000052 RDMA bytes rec:          0
CYCLE:   3218000052 Utilization st q:  0
CYCLE:   3218000052 Utilization ld q:  0
CYCLE:   3218000052 Utilization:  0
CYCLE:   3218000052 Utilization ld q:  0
CYCLE:   3218000052 Utilization st q:  0
CYCLE:   3218000052 rdma_total_latency:          0
CYCLE:   3218000052 Utilization st q (incomplete):  0
CYCLE:   3218000052 WDMA bytes sent:          0
CYCLE:   3218000052 Utilization ex q:  0
CYCLE:   3218000052 Utilization ex q (incomplete):  0
CYCLE:   3218000052 Utilization st q (incomplete):  0
CYCLE:   3218000052 Utilization ld q (incomplete):  0
CYCLE:   3218000052 WDMA total latency:          0
CYCLE:   3218000052 Utilization ex q:  0
CYCLE:   3218000052 Utilization:  0
CYCLE:   3218000052 Utilization ex q (incomplete):  0
CYCLE:   3220000052 Utilization ld q (incomplete):  0
CYCLE:   3220000052 RDMA bytes rec:          0
CYCLE:   3220000052 Utilization st q:  0
CYCLE:   3220000052 Utilization ld q:  0
CYCLE:   3220000052 Utilization:  0
CYCLE:   3220000052 Utilization ld q:  0
CYCLE:   3220000052 Utilization st q:  0
CYCLE:   3220000052 rdma_total_latency:          0
CYCLE:   3220000052 Utilization st q (incomplete):  0
CYCLE:   3220000052 WDMA bytes sent:          0
CYCLE:   3220000052 Utilization ex q:  0
CYCLE:   3220000052 Utilization ex q (incomplete):  0
CYCLE:   3220000052 Utilization st q (incomplete):  0
CYCLE:   3220000052 Utilization ld q (incomplete):  0
CYCLE:   3220000052 WDMA total latency:          0
CYCLE:   3220000052 Utilization ex q:  0
CYCLE:   3220000052 Utilization:  0
CYCLE:   3220000052 Utilization ex q (incomplete):  0
CYCLE:   3222000052 Utilization ld q (incomplete):  0
CYCLE:   3222000052 RDMA bytes rec:          0
CYCLE:   3222000052 Utilization st q:  0
CYCLE:   3222000052 Utilization ld q:  0
CYCLE:   3222000052 Utilization:  0
CYCLE:   3222000052 Utilization ld q:  0
CYCLE:   3222000052 Utilization st q:  0
CYCLE:   3222000052 rdma_total_latency:          0
CYCLE:   3222000052 Utilization st q (incomplete):  0
CYCLE:   3222000052 WDMA bytes sent:          0
CYCLE:   3222000052 Utilization ex q:  0
CYCLE:   3222000052 Utilization ex q (incomplete):  0
CYCLE:   3222000052 Utilization st q (incomplete):  0
CYCLE:   3222000052 Utilization ld q (incomplete):  0
CYCLE:   3222000052 WDMA total latency:          0
CYCLE:   3222000052 Utilization ex q:  0
CYCLE:   3222000052 Utilization:  0
CYCLE:   3222000052 Utilization ex q (incomplete):  0
CYCLE:   3224000052 Utilization ld q (incomplete):  0
CYCLE:   3224000052 RDMA bytes rec:          0
CYCLE:   3224000052 Utilization st q:  0
CYCLE:   3224000052 Utilization ld q:  0
CYCLE:   3224000052 Utilization:  0
CYCLE:   3224000052 Utilization ld q:  0
CYCLE:   3224000052 Utilization st q:  0
CYCLE:   3224000052 rdma_total_latency:          0
CYCLE:   3224000052 Utilization st q (incomplete):  0
CYCLE:   3224000052 WDMA bytes sent:          0
CYCLE:   3224000052 Utilization ex q:  0
CYCLE:   3224000052 Utilization ex q (incomplete):  0
CYCLE:   3224000052 Utilization st q (incomplete):  0
CYCLE:   3224000052 Utilization ld q (incomplete):  0
CYCLE:   3224000052 WDMA total latency:          0
CYCLE:   3224000052 Utilization ex q:  0
CYCLE:   3224000052 Utilization:  0
CYCLE:   3224000052 Utilization ex q (incomplete):  0
CYCLE:   3226000052 Utilization ld q (incomplete):  0
CYCLE:   3226000052 RDMA bytes rec:          0
CYCLE:   3226000052 Utilization st q:  0
CYCLE:   3226000052 Utilization ld q:  0
CYCLE:   3226000052 Utilization:  0
CYCLE:   3226000052 Utilization ld q:  0
CYCLE:   3226000052 Utilization st q:  0
CYCLE:   3226000052 rdma_total_latency:          0
CYCLE:   3226000052 Utilization st q (incomplete):  0
CYCLE:   3226000052 WDMA bytes sent:          0
CYCLE:   3226000052 Utilization ex q:  0
CYCLE:   3226000052 Utilization ex q (incomplete):  0
CYCLE:   3226000052 Utilization st q (incomplete):  0
CYCLE:   3226000052 Utilization ld q (incomplete):  0
CYCLE:   3226000052 WDMA total latency:          0
CYCLE:   3226000052 Utilization ex q:  0
CYCLE:   3226000052 Utilization:  0
CYCLE:   3226000052 Utilization ex q (incomplete):  0
CYCLE:   3228000052 Utilization ld q (incomplete):  0
CYCLE:   3228000052 RDMA bytes rec:          0
CYCLE:   3228000052 Utilization st q:  0
CYCLE:   3228000052 Utilization ld q:  0
CYCLE:   3228000052 Utilization:  0
CYCLE:   3228000052 Utilization ld q:  0
CYCLE:   3228000052 Utilization st q:  0
CYCLE:   3228000052 rdma_total_latency:          0
CYCLE:   3228000052 Utilization st q (incomplete):  0
CYCLE:   3228000052 WDMA bytes sent:          0
CYCLE:   3228000052 Utilization ex q:  0
CYCLE:   3228000052 Utilization ex q (incomplete):  0
CYCLE:   3228000052 Utilization st q (incomplete):  0
CYCLE:   3228000052 Utilization ld q (incomplete):  0
CYCLE:   3228000052 WDMA total latency:          0
CYCLE:   3228000052 Utilization ex q:  0
CYCLE:   3228000052 Utilization:  0
CYCLE:   3228000052 Utilization ex q (incomplete):  0
CYCLE:   3230000052 Utilization ld q (incomplete):  0
CYCLE:   3230000052 RDMA bytes rec:          0
CYCLE:   3230000052 Utilization st q:  0
CYCLE:   3230000052 Utilization ld q:  0
CYCLE:   3230000052 Utilization:  0
CYCLE:   3230000052 Utilization ld q:  0
CYCLE:   3230000052 Utilization st q:  0
CYCLE:   3230000052 rdma_total_latency:          0
CYCLE:   3230000052 Utilization st q (incomplete):  0
CYCLE:   3230000052 WDMA bytes sent:          0
CYCLE:   3230000052 Utilization ex q:  0
CYCLE:   3230000052 Utilization ex q (incomplete):  0
CYCLE:   3230000052 Utilization st q (incomplete):  0
CYCLE:   3230000052 Utilization ld q (incomplete):  0
CYCLE:   3230000052 WDMA total latency:          0
CYCLE:   3230000052 Utilization ex q:  0
CYCLE:   3230000052 Utilization:  0
CYCLE:   3230000052 Utilization ex q (incomplete):  0
CYCLE:   3232000052 Utilization ld q (incomplete):  0
CYCLE:   3232000052 RDMA bytes rec:          0
CYCLE:   3232000052 Utilization st q:  0
CYCLE:   3232000052 Utilization ld q:  0
CYCLE:   3232000052 Utilization:  0
CYCLE:   3232000052 Utilization ld q:  0
CYCLE:   3232000052 Utilization st q:  0
CYCLE:   3232000052 rdma_total_latency:          0
CYCLE:   3232000052 Utilization st q (incomplete):  0
CYCLE:   3232000052 WDMA bytes sent:          0
CYCLE:   3232000052 Utilization ex q:  0
CYCLE:   3232000052 Utilization ex q (incomplete):  0
CYCLE:   3232000052 Utilization st q (incomplete):  0
CYCLE:   3232000052 Utilization ld q (incomplete):  0
CYCLE:   3232000052 WDMA total latency:          0
CYCLE:   3232000052 Utilization ex q:  0
CYCLE:   3232000052 Utilization:  0
CYCLE:   3232000052 Utilization ex q (incomplete):  0
CYCLE:   3234000052 Utilization ld q (incomplete):  0
CYCLE:   3234000052 RDMA bytes rec:          0
CYCLE:   3234000052 Utilization st q:  0
CYCLE:   3234000052 Utilization ld q:  0
CYCLE:   3234000052 Utilization:  0
CYCLE:   3234000052 Utilization ld q:  0
CYCLE:   3234000052 Utilization st q:  0
CYCLE:   3234000052 rdma_total_latency:          0
CYCLE:   3234000052 Utilization st q (incomplete):  0
CYCLE:   3234000052 WDMA bytes sent:          0
CYCLE:   3234000052 Utilization ex q:  0
CYCLE:   3234000052 Utilization ex q (incomplete):  0
CYCLE:   3234000052 Utilization st q (incomplete):  0
CYCLE:   3234000052 Utilization ld q (incomplete):  0
CYCLE:   3234000052 WDMA total latency:          0
CYCLE:   3234000052 Utilization ex q:  0
CYCLE:   3234000052 Utilization:  0
CYCLE:   3234000052 Utilization ex q (incomplete):  0
CYCLE:   3236000052 Utilization ld q (incomplete):  0
CYCLE:   3236000052 RDMA bytes rec:          0
CYCLE:   3236000052 Utilization st q:  0
CYCLE:   3236000052 Utilization ld q:  0
CYCLE:   3236000052 Utilization:  0
CYCLE:   3236000052 Utilization ld q:  0
CYCLE:   3236000052 Utilization st q:  0
CYCLE:   3236000052 rdma_total_latency:          0
CYCLE:   3236000052 Utilization st q (incomplete):  0
CYCLE:   3236000052 WDMA bytes sent:          0
CYCLE:   3236000052 Utilization ex q:  0
CYCLE:   3236000052 Utilization ex q (incomplete):  0
CYCLE:   3236000052 Utilization st q (incomplete):  0
CYCLE:   3236000052 Utilization ld q (incomplete):  0
CYCLE:   3236000052 WDMA total latency:          0
CYCLE:   3236000052 Utilization ex q:  0
CYCLE:   3236000052 Utilization:  0
CYCLE:   3236000052 Utilization ex q (incomplete):  0
CYCLE:   3238000052 Utilization ld q (incomplete):  0
CYCLE:   3238000052 RDMA bytes rec:          0
CYCLE:   3238000052 Utilization st q:  0
CYCLE:   3238000052 Utilization ld q:  0
CYCLE:   3238000052 Utilization:  0
CYCLE:   3238000052 Utilization ld q:  0
CYCLE:   3238000052 Utilization st q:  0
CYCLE:   3238000052 rdma_total_latency:          0
CYCLE:   3238000052 Utilization st q (incomplete):  0
CYCLE:   3238000052 WDMA bytes sent:          0
CYCLE:   3238000052 Utilization ex q:  0
CYCLE:   3238000052 Utilization ex q (incomplete):  0
CYCLE:   3238000052 Utilization st q (incomplete):  0
CYCLE:   3238000052 Utilization ld q (incomplete):  0
CYCLE:   3238000052 WDMA total latency:          0
CYCLE:   3238000052 Utilization ex q:  0
CYCLE:   3238000052 Utilization:  0
CYCLE:   3238000052 Utilization ex q (incomplete):  0
CYCLE:   3240000052 Utilization ld q (incomplete):  0
CYCLE:   3240000052 RDMA bytes rec:          0
CYCLE:   3240000052 Utilization st q:  0
CYCLE:   3240000052 Utilization ld q:  0
CYCLE:   3240000052 Utilization:  0
CYCLE:   3240000052 Utilization ld q:  0
CYCLE:   3240000052 Utilization st q:  0
CYCLE:   3240000052 rdma_total_latency:          0
CYCLE:   3240000052 Utilization st q (incomplete):  0
CYCLE:   3240000052 WDMA bytes sent:          0
CYCLE:   3240000052 Utilization ex q:  0
CYCLE:   3240000052 Utilization ex q (incomplete):  0
CYCLE:   3240000052 Utilization st q (incomplete):  0
CYCLE:   3240000052 Utilization ld q (incomplete):  0
CYCLE:   3240000052 WDMA total latency:          0
CYCLE:   3240000052 Utilization ex q:  0
CYCLE:   3240000052 Utilization:  0
CYCLE:   3240000052 Utilization ex q (incomplete):  0
CYCLE:   3242000052 Utilization ld q (incomplete):  0
CYCLE:   3242000052 RDMA bytes rec:          0
CYCLE:   3242000052 Utilization st q:  0
CYCLE:   3242000052 Utilization ld q:  0
CYCLE:   3242000052 Utilization:  0
CYCLE:   3242000052 Utilization ld q:  0
CYCLE:   3242000052 Utilization st q:  0
CYCLE:   3242000052 rdma_total_latency:          0
CYCLE:   3242000052 Utilization st q (incomplete):  0
CYCLE:   3242000052 WDMA bytes sent:          0
CYCLE:   3242000052 Utilization ex q:  0
CYCLE:   3242000052 Utilization ex q (incomplete):  0
CYCLE:   3242000052 Utilization st q (incomplete):  0
CYCLE:   3242000052 Utilization ld q (incomplete):  0
CYCLE:   3242000052 WDMA total latency:          0
CYCLE:   3242000052 Utilization ex q:  0
CYCLE:   3242000052 Utilization:  0
CYCLE:   3242000052 Utilization ex q (incomplete):  0
CYCLE:   3244000052 Utilization ld q (incomplete):  0
CYCLE:   3244000052 RDMA bytes rec:          0
CYCLE:   3244000052 Utilization st q:  0
CYCLE:   3244000052 Utilization ld q:  0
CYCLE:   3244000052 Utilization:  0
CYCLE:   3244000052 Utilization ld q:  0
CYCLE:   3244000052 Utilization st q:  0
CYCLE:   3244000052 rdma_total_latency:          0
CYCLE:   3244000052 Utilization st q (incomplete):  0
CYCLE:   3244000052 WDMA bytes sent:          0
CYCLE:   3244000052 Utilization ex q:  0
CYCLE:   3244000052 Utilization ex q (incomplete):  0
CYCLE:   3244000052 Utilization st q (incomplete):  0
CYCLE:   3244000052 Utilization ld q (incomplete):  0
CYCLE:   3244000052 WDMA total latency:          0
CYCLE:   3244000052 Utilization ex q:  0
CYCLE:   3244000052 Utilization:  0
CYCLE:   3244000052 Utilization ex q (incomplete):  0
CYCLE:   3246000052 Utilization ld q (incomplete):  0
CYCLE:   3246000052 RDMA bytes rec:          0
CYCLE:   3246000052 Utilization st q:  0
CYCLE:   3246000052 Utilization ld q:  0
CYCLE:   3246000052 Utilization:  0
CYCLE:   3246000052 Utilization ld q:  0
CYCLE:   3246000052 Utilization st q:  0
CYCLE:   3246000052 rdma_total_latency:          0
CYCLE:   3246000052 Utilization st q (incomplete):  0
CYCLE:   3246000052 WDMA bytes sent:          0
CYCLE:   3246000052 Utilization ex q:  0
CYCLE:   3246000052 Utilization ex q (incomplete):  0
CYCLE:   3246000052 Utilization st q (incomplete):  0
CYCLE:   3246000052 Utilization ld q (incomplete):  0
CYCLE:   3246000052 WDMA total latency:          0
CYCLE:   3246000052 Utilization ex q:  0
CYCLE:   3246000052 Utilization:  0
CYCLE:   3246000052 Utilization ex q (incomplete):  0
CYCLE:   3248000052 Utilization ld q (incomplete):  0
CYCLE:   3248000052 RDMA bytes rec:          0
CYCLE:   3248000052 Utilization st q:  0
CYCLE:   3248000052 Utilization ld q:  0
CYCLE:   3248000052 Utilization:  0
CYCLE:   3248000052 Utilization ld q:  0
CYCLE:   3248000052 Utilization st q:  0
CYCLE:   3248000052 rdma_total_latency:          0
CYCLE:   3248000052 Utilization st q (incomplete):  0
CYCLE:   3248000052 WDMA bytes sent:          0
CYCLE:   3248000052 Utilization ex q:  0
CYCLE:   3248000052 Utilization ex q (incomplete):  0
CYCLE:   3248000052 Utilization st q (incomplete):  0
CYCLE:   3248000052 Utilization ld q (incomplete):  0
CYCLE:   3248000052 WDMA total latency:          0
CYCLE:   3248000052 Utilization ex q:  0
CYCLE:   3248000052 Utilization:  0
CYCLE:   3248000052 Utilization ex q (incomplete):  0
CYCLE:   3250000052 Utilization ld q (incomplete):  0
CYCLE:   3250000052 RDMA bytes rec:          0
CYCLE:   3250000052 Utilization st q:  0
CYCLE:   3250000052 Utilization ld q:  0
CYCLE:   3250000052 Utilization:  0
CYCLE:   3250000052 Utilization ld q:  0
CYCLE:   3250000052 Utilization st q:  0
CYCLE:   3250000052 rdma_total_latency:          0
CYCLE:   3250000052 Utilization st q (incomplete):  0
CYCLE:   3250000052 WDMA bytes sent:          0
CYCLE:   3250000052 Utilization ex q:  0
CYCLE:   3250000052 Utilization ex q (incomplete):  0
CYCLE:   3250000052 Utilization st q (incomplete):  0
CYCLE:   3250000052 Utilization ld q (incomplete):  0
CYCLE:   3250000052 WDMA total latency:          0
CYCLE:   3250000052 Utilization ex q:  0
CYCLE:   3250000052 Utilization:  0
CYCLE:   3250000052 Utilization ex q (incomplete):  0
CYCLE:   3252000052 Utilization ld q (incomplete):  0
CYCLE:   3252000052 RDMA bytes rec:          0
CYCLE:   3252000052 Utilization st q:  0
CYCLE:   3252000052 Utilization ld q:  0
CYCLE:   3252000052 Utilization:  0
CYCLE:   3252000052 Utilization ld q:  0
CYCLE:   3252000052 Utilization st q:  0
CYCLE:   3252000052 rdma_total_latency:          0
CYCLE:   3252000052 Utilization st q (incomplete):  0
CYCLE:   3252000052 WDMA bytes sent:          0
CYCLE:   3252000052 Utilization ex q:  0
CYCLE:   3252000052 Utilization ex q (incomplete):  0
CYCLE:   3252000052 Utilization st q (incomplete):  0
CYCLE:   3252000052 Utilization ld q (incomplete):  0
CYCLE:   3252000052 WDMA total latency:          0
CYCLE:   3252000052 Utilization ex q:  0
CYCLE:   3252000052 Utilization:  0
CYCLE:   3252000052 Utilization ex q (incomplete):  0
CYCLE:   3254000052 Utilization ld q (incomplete):  0
CYCLE:   3254000052 RDMA bytes rec:          0
CYCLE:   3254000052 Utilization st q:  0
CYCLE:   3254000052 Utilization ld q:  0
CYCLE:   3254000052 Utilization:  0
CYCLE:   3254000052 Utilization ld q:  0
CYCLE:   3254000052 Utilization st q:  0
CYCLE:   3254000052 rdma_total_latency:          0
CYCLE:   3254000052 Utilization st q (incomplete):  0
CYCLE:   3254000052 WDMA bytes sent:          0
CYCLE:   3254000052 Utilization ex q:  0
CYCLE:   3254000052 Utilization ex q (incomplete):  0
CYCLE:   3254000052 Utilization st q (incomplete):  0
CYCLE:   3254000052 Utilization ld q (incomplete):  0
CYCLE:   3254000052 WDMA total latency:          0
CYCLE:   3254000052 Utilization ex q:  0
CYCLE:   3254000052 Utilization:  0
CYCLE:   3254000052 Utilization ex q (incomplete):  0
CYCLE:   3256000052 Utilization ld q (incomplete):  0
CYCLE:   3256000052 RDMA bytes rec:          0
CYCLE:   3256000052 Utilization st q:  0
CYCLE:   3256000052 Utilization ld q:  0
CYCLE:   3256000052 Utilization:  0
CYCLE:   3256000052 Utilization ld q:  0
CYCLE:   3256000052 Utilization st q:  0
CYCLE:   3256000052 rdma_total_latency:          0
CYCLE:   3256000052 Utilization st q (incomplete):  0
CYCLE:   3256000052 WDMA bytes sent:          0
CYCLE:   3256000052 Utilization ex q:  0
CYCLE:   3256000052 Utilization ex q (incomplete):  0
CYCLE:   3256000052 Utilization st q (incomplete):  0
CYCLE:   3256000052 Utilization ld q (incomplete):  0
CYCLE:   3256000052 WDMA total latency:          0
CYCLE:   3256000052 Utilization ex q:  0
CYCLE:   3256000052 Utilization:  0
CYCLE:   3256000052 Utilization ex q (incomplete):  0
CYCLE:   3258000052 Utilization ld q (incomplete):  0
CYCLE:   3258000052 RDMA bytes rec:          0
CYCLE:   3258000052 Utilization st q:  0
CYCLE:   3258000052 Utilization ld q:  0
CYCLE:   3258000052 Utilization:  0
CYCLE:   3258000052 Utilization ld q:  0
CYCLE:   3258000052 Utilization st q:  0
CYCLE:   3258000052 rdma_total_latency:          0
CYCLE:   3258000052 Utilization st q (incomplete):  0
CYCLE:   3258000052 WDMA bytes sent:          0
CYCLE:   3258000052 Utilization ex q:  0
CYCLE:   3258000052 Utilization ex q (incomplete):  0
CYCLE:   3258000052 Utilization st q (incomplete):  0
CYCLE:   3258000052 Utilization ld q (incomplete):  0
CYCLE:   3258000052 WDMA total latency:          0
CYCLE:   3258000052 Utilization ex q:  0
CYCLE:   3258000052 Utilization:  0
CYCLE:   3258000052 Utilization ex q (incomplete):  0
CYCLE:   3260000052 Utilization ld q (incomplete):  0
CYCLE:   3260000052 RDMA bytes rec:          0
CYCLE:   3260000052 Utilization st q:  0
CYCLE:   3260000052 Utilization ld q:  0
CYCLE:   3260000052 Utilization:  0
CYCLE:   3260000052 Utilization ld q:  0
CYCLE:   3260000052 Utilization st q:  0
CYCLE:   3260000052 rdma_total_latency:          0
CYCLE:   3260000052 Utilization st q (incomplete):  0
CYCLE:   3260000052 WDMA bytes sent:          0
CYCLE:   3260000052 Utilization ex q:  0
CYCLE:   3260000052 Utilization ex q (incomplete):  0
CYCLE:   3260000052 Utilization st q (incomplete):  0
CYCLE:   3260000052 Utilization ld q (incomplete):  0
CYCLE:   3260000052 WDMA total latency:          0
CYCLE:   3260000052 Utilization ex q:  0
CYCLE:   3260000052 Utilization:  0
CYCLE:   3260000052 Utilization ex q (incomplete):  0
CYCLE:   3262000052 Utilization ld q (incomplete):  0
CYCLE:   3262000052 RDMA bytes rec:          0
CYCLE:   3262000052 Utilization st q:  0
CYCLE:   3262000052 Utilization ld q:  0
CYCLE:   3262000052 Utilization:  0
CYCLE:   3262000052 Utilization ld q:  0
CYCLE:   3262000052 Utilization st q:  0
CYCLE:   3262000052 rdma_total_latency:          0
CYCLE:   3262000052 Utilization st q (incomplete):  0
CYCLE:   3262000052 WDMA bytes sent:          0
CYCLE:   3262000052 Utilization ex q:  0
CYCLE:   3262000052 Utilization ex q (incomplete):  0
CYCLE:   3262000052 Utilization st q (incomplete):  0
CYCLE:   3262000052 Utilization ld q (incomplete):  0
CYCLE:   3262000052 WDMA total latency:          0
CYCLE:   3262000052 Utilization ex q:  0
CYCLE:   3262000052 Utilization:  0
CYCLE:   3262000052 Utilization ex q (incomplete):  0
CYCLE:   3264000052 Utilization ld q (incomplete):  0
CYCLE:   3264000052 RDMA bytes rec:          0
CYCLE:   3264000052 Utilization st q:  0
CYCLE:   3264000052 Utilization ld q:  0
CYCLE:   3264000052 Utilization:  0
CYCLE:   3264000052 Utilization ld q:  0
CYCLE:   3264000052 Utilization st q:  0
CYCLE:   3264000052 rdma_total_latency:          0
CYCLE:   3264000052 Utilization st q (incomplete):  0
CYCLE:   3264000052 WDMA bytes sent:          0
CYCLE:   3264000052 Utilization ex q:  0
CYCLE:   3264000052 Utilization ex q (incomplete):  0
CYCLE:   3264000052 Utilization st q (incomplete):  0
CYCLE:   3264000052 Utilization ld q (incomplete):  0
CYCLE:   3264000052 WDMA total latency:          0
CYCLE:   3264000052 Utilization ex q:  0
CYCLE:   3264000052 Utilization:  0
CYCLE:   3264000052 Utilization ex q (incomplete):  0
CYCLE:   3266000052 Utilization ld q (incomplete):  0
CYCLE:   3266000052 RDMA bytes rec:          0
CYCLE:   3266000052 Utilization st q:  0
CYCLE:   3266000052 Utilization ld q:  0
CYCLE:   3266000052 Utilization:  0
CYCLE:   3266000052 Utilization ld q:  0
CYCLE:   3266000052 Utilization st q:  0
CYCLE:   3266000052 rdma_total_latency:          0
CYCLE:   3266000052 Utilization st q (incomplete):  0
CYCLE:   3266000052 WDMA bytes sent:          0
CYCLE:   3266000052 Utilization ex q:  0
CYCLE:   3266000052 Utilization ex q (incomplete):  0
CYCLE:   3266000052 Utilization st q (incomplete):  0
CYCLE:   3266000052 Utilization ld q (incomplete):  0
CYCLE:   3266000052 WDMA total latency:          0
CYCLE:   3266000052 Utilization ex q:  0
CYCLE:   3266000052 Utilization:  0
CYCLE:   3266000052 Utilization ex q (incomplete):  0
CYCLE:   3268000052 Utilization ld q (incomplete):  0
CYCLE:   3268000052 RDMA bytes rec:          0
CYCLE:   3268000052 Utilization st q:  0
CYCLE:   3268000052 Utilization ld q:  0
CYCLE:   3268000052 Utilization:  0
CYCLE:   3268000052 Utilization ld q:  0
CYCLE:   3268000052 Utilization st q:  0
CYCLE:   3268000052 rdma_total_latency:          0
CYCLE:   3268000052 Utilization st q (incomplete):  0
CYCLE:   3268000052 WDMA bytes sent:          0
CYCLE:   3268000052 Utilization ex q:  0
CYCLE:   3268000052 Utilization ex q (incomplete):  0
CYCLE:   3268000052 Utilization st q (incomplete):  0
CYCLE:   3268000052 Utilization ld q (incomplete):  0
CYCLE:   3268000052 WDMA total latency:          0
CYCLE:   3268000052 Utilization ex q:  0
CYCLE:   3268000052 Utilization:  0
CYCLE:   3268000052 Utilization ex q (incomplete):  0
CYCLE:   3270000052 Utilization ld q (incomplete):  0
CYCLE:   3270000052 RDMA bytes rec:          0
CYCLE:   3270000052 Utilization st q:  0
CYCLE:   3270000052 Utilization ld q:  0
CYCLE:   3270000052 Utilization:  0
CYCLE:   3270000052 Utilization ld q:  0
CYCLE:   3270000052 Utilization st q:  0
CYCLE:   3270000052 rdma_total_latency:          0
CYCLE:   3270000052 Utilization st q (incomplete):  0
CYCLE:   3270000052 WDMA bytes sent:          0
CYCLE:   3270000052 Utilization ex q:  0
CYCLE:   3270000052 Utilization ex q (incomplete):  0
CYCLE:   3270000052 Utilization st q (incomplete):  0
CYCLE:   3270000052 Utilization ld q (incomplete):  0
CYCLE:   3270000052 WDMA total latency:          0
CYCLE:   3270000052 Utilization ex q:  0
CYCLE:   3270000052 Utilization:  0
CYCLE:   3270000052 Utilization ex q (incomplete):  0
CYCLE:   3272000052 Utilization ld q (incomplete):  0
CYCLE:   3272000052 RDMA bytes rec:          0
CYCLE:   3272000052 Utilization st q:  0
CYCLE:   3272000052 Utilization ld q:  0
CYCLE:   3272000052 Utilization:  0
CYCLE:   3272000052 Utilization ld q:  0
CYCLE:   3272000052 Utilization st q:  0
CYCLE:   3272000052 rdma_total_latency:          0
CYCLE:   3272000052 Utilization st q (incomplete):  0
CYCLE:   3272000052 WDMA bytes sent:          0
CYCLE:   3272000052 Utilization ex q:  0
CYCLE:   3272000052 Utilization ex q (incomplete):  0
CYCLE:   3272000052 Utilization st q (incomplete):  0
CYCLE:   3272000052 Utilization ld q (incomplete):  0
CYCLE:   3272000052 WDMA total latency:          0
CYCLE:   3272000052 Utilization ex q:  0
CYCLE:   3272000052 Utilization:  0
CYCLE:   3272000052 Utilization ex q (incomplete):  0
CYCLE:   3274000052 Utilization ld q (incomplete):  0
CYCLE:   3274000052 RDMA bytes rec:          0
CYCLE:   3274000052 Utilization st q:  0
CYCLE:   3274000052 Utilization ld q:  0
CYCLE:   3274000052 Utilization:  0
CYCLE:   3274000052 Utilization ld q:  0
CYCLE:   3274000052 Utilization st q:  0
CYCLE:   3274000052 rdma_total_latency:          0
CYCLE:   3274000052 Utilization st q (incomplete):  0
CYCLE:   3274000052 WDMA bytes sent:          0
CYCLE:   3274000052 Utilization ex q:  0
CYCLE:   3274000052 Utilization ex q (incomplete):  0
CYCLE:   3274000052 Utilization st q (incomplete):  0
CYCLE:   3274000052 Utilization ld q (incomplete):  0
CYCLE:   3274000052 WDMA total latency:          0
CYCLE:   3274000052 Utilization ex q:  0
CYCLE:   3274000052 Utilization:  0
CYCLE:   3274000052 Utilization ex q (incomplete):  0
CYCLE:   3276000052 Utilization ld q (incomplete):  0
CYCLE:   3276000052 RDMA bytes rec:          0
CYCLE:   3276000052 Utilization st q:  0
CYCLE:   3276000052 Utilization ld q:  0
CYCLE:   3276000052 Utilization:  0
CYCLE:   3276000052 Utilization ld q:  0
CYCLE:   3276000052 Utilization st q:  0
CYCLE:   3276000052 rdma_total_latency:          0
CYCLE:   3276000052 Utilization st q (incomplete):  0
CYCLE:   3276000052 WDMA bytes sent:          0
CYCLE:   3276000052 Utilization ex q:  0
CYCLE:   3276000052 Utilization ex q (incomplete):  0
CYCLE:   3276000052 Utilization st q (incomplete):  0
CYCLE:   3276000052 Utilization ld q (incomplete):  0
CYCLE:   3276000052 WDMA total latency:          0
CYCLE:   3276000052 Utilization ex q:  0
CYCLE:   3276000052 Utilization:  0
CYCLE:   3276000052 Utilization ex q (incomplete):  0
CYCLE:   3278000052 Utilization ld q (incomplete):  0
CYCLE:   3278000052 RDMA bytes rec:          0
CYCLE:   3278000052 Utilization st q:  0
CYCLE:   3278000052 Utilization ld q:  0
CYCLE:   3278000052 Utilization:  0
CYCLE:   3278000052 Utilization ld q:  0
CYCLE:   3278000052 Utilization st q:  0
CYCLE:   3278000052 rdma_total_latency:          0
CYCLE:   3278000052 Utilization st q (incomplete):  0
CYCLE:   3278000052 WDMA bytes sent:          0
CYCLE:   3278000052 Utilization ex q:  0
CYCLE:   3278000052 Utilization ex q (incomplete):  0
CYCLE:   3278000052 Utilization st q (incomplete):  0
CYCLE:   3278000052 Utilization ld q (incomplete):  0
CYCLE:   3278000052 WDMA total latency:          0
CYCLE:   3278000052 Utilization ex q:  0
CYCLE:   3278000052 Utilization:  0
CYCLE:   3278000052 Utilization ex q (incomplete):  0
CYCLE:   3280000052 Utilization ld q (incomplete):  0
CYCLE:   3280000052 RDMA bytes rec:          0
CYCLE:   3280000052 Utilization st q:  0
CYCLE:   3280000052 Utilization ld q:  0
CYCLE:   3280000052 Utilization:  0
CYCLE:   3280000052 Utilization ld q:  0
CYCLE:   3280000052 Utilization st q:  0
CYCLE:   3280000052 rdma_total_latency:          0
CYCLE:   3280000052 Utilization st q (incomplete):  0
CYCLE:   3280000052 WDMA bytes sent:          0
CYCLE:   3280000052 Utilization ex q:  0
CYCLE:   3280000052 Utilization ex q (incomplete):  0
CYCLE:   3280000052 Utilization st q (incomplete):  0
CYCLE:   3280000052 Utilization ld q (incomplete):  0
CYCLE:   3280000052 WDMA total latency:          0
CYCLE:   3280000052 Utilization ex q:  0
CYCLE:   3280000052 Utilization:  0
CYCLE:   3280000052 Utilization ex q (incomplete):  0
CYCLE:   3282000052 Utilization ld q (incomplete):  0
CYCLE:   3282000052 RDMA bytes rec:          0
CYCLE:   3282000052 Utilization st q:  0
CYCLE:   3282000052 Utilization ld q:  0
CYCLE:   3282000052 Utilization:  0
CYCLE:   3282000052 Utilization ld q:  0
CYCLE:   3282000052 Utilization st q:  0
CYCLE:   3282000052 rdma_total_latency:          0
CYCLE:   3282000052 Utilization st q (incomplete):  0
CYCLE:   3282000052 WDMA bytes sent:          0
CYCLE:   3282000052 Utilization ex q:  0
CYCLE:   3282000052 Utilization ex q (incomplete):  0
CYCLE:   3282000052 Utilization st q (incomplete):  0
CYCLE:   3282000052 Utilization ld q (incomplete):  0
CYCLE:   3282000052 WDMA total latency:          0
CYCLE:   3282000052 Utilization ex q:  0
CYCLE:   3282000052 Utilization:  0
CYCLE:   3282000052 Utilization ex q (incomplete):  0
CYCLE:   3284000052 Utilization ld q (incomplete):  0
CYCLE:   3284000052 RDMA bytes rec:          0
CYCLE:   3284000052 Utilization st q:  0
CYCLE:   3284000052 Utilization ld q:  0
CYCLE:   3284000052 Utilization:  0
CYCLE:   3284000052 Utilization ld q:  0
CYCLE:   3284000052 Utilization st q:  0
CYCLE:   3284000052 rdma_total_latency:          0
CYCLE:   3284000052 Utilization st q (incomplete):  0
CYCLE:   3284000052 WDMA bytes sent:          0
CYCLE:   3284000052 Utilization ex q:  0
CYCLE:   3284000052 Utilization ex q (incomplete):  0
CYCLE:   3284000052 Utilization st q (incomplete):  0
CYCLE:   3284000052 Utilization ld q (incomplete):  0
CYCLE:   3284000052 WDMA total latency:          0
CYCLE:   3284000052 Utilization ex q:  0
CYCLE:   3284000052 Utilization:  0
CYCLE:   3284000052 Utilization ex q (incomplete):  0
CYCLE:   3286000052 Utilization ld q (incomplete):  0
CYCLE:   3286000052 RDMA bytes rec:          0
CYCLE:   3286000052 Utilization st q:  0
CYCLE:   3286000052 Utilization ld q:  0
CYCLE:   3286000052 Utilization:  0
CYCLE:   3286000052 Utilization ld q:  0
CYCLE:   3286000052 Utilization st q:  0
CYCLE:   3286000052 rdma_total_latency:          0
CYCLE:   3286000052 Utilization st q (incomplete):  0
CYCLE:   3286000052 WDMA bytes sent:          0
CYCLE:   3286000052 Utilization ex q:  0
CYCLE:   3286000052 Utilization ex q (incomplete):  0
CYCLE:   3286000052 Utilization st q (incomplete):  0
CYCLE:   3286000052 Utilization ld q (incomplete):  0
CYCLE:   3286000052 WDMA total latency:          0
CYCLE:   3286000052 Utilization ex q:  0
CYCLE:   3286000052 Utilization:  0
CYCLE:   3286000052 Utilization ex q (incomplete):  0
CYCLE:   3288000052 Utilization ld q (incomplete):  0
CYCLE:   3288000052 RDMA bytes rec:          0
CYCLE:   3288000052 Utilization st q:  0
CYCLE:   3288000052 Utilization ld q:  0
CYCLE:   3288000052 Utilization:  0
CYCLE:   3288000052 Utilization ld q:  0
CYCLE:   3288000052 Utilization st q:  0
CYCLE:   3288000052 rdma_total_latency:          0
CYCLE:   3288000052 Utilization st q (incomplete):  0
CYCLE:   3288000052 WDMA bytes sent:          0
CYCLE:   3288000052 Utilization ex q:  0
CYCLE:   3288000052 Utilization ex q (incomplete):  0
CYCLE:   3288000052 Utilization st q (incomplete):  0
CYCLE:   3288000052 Utilization ld q (incomplete):  0
CYCLE:   3288000052 WDMA total latency:          0
CYCLE:   3288000052 Utilization ex q:  0
CYCLE:   3288000052 Utilization:  0
CYCLE:   3288000052 Utilization ex q (incomplete):  0
CYCLE:   3290000052 Utilization ld q (incomplete):  0
CYCLE:   3290000052 RDMA bytes rec:          0
CYCLE:   3290000052 Utilization st q:  0
CYCLE:   3290000052 Utilization ld q:  0
CYCLE:   3290000052 Utilization:  0
CYCLE:   3290000052 Utilization ld q:  0
CYCLE:   3290000052 Utilization st q:  0
CYCLE:   3290000052 rdma_total_latency:          0
CYCLE:   3290000052 Utilization st q (incomplete):  0
CYCLE:   3290000052 WDMA bytes sent:          0
CYCLE:   3290000052 Utilization ex q:  0
CYCLE:   3290000052 Utilization ex q (incomplete):  0
CYCLE:   3290000052 Utilization st q (incomplete):  0
CYCLE:   3290000052 Utilization ld q (incomplete):  0
CYCLE:   3290000052 WDMA total latency:          0
CYCLE:   3290000052 Utilization ex q:  0
CYCLE:   3290000052 Utilization:  0
CYCLE:   3290000052 Utilization ex q (incomplete):  0
CYCLE:   3292000052 Utilization ld q (incomplete):  0
CYCLE:   3292000052 RDMA bytes rec:          0
CYCLE:   3292000052 Utilization st q:  0
CYCLE:   3292000052 Utilization ld q:  0
CYCLE:   3292000052 Utilization:  0
CYCLE:   3292000052 Utilization ld q:  0
CYCLE:   3292000052 Utilization st q:  0
CYCLE:   3292000052 rdma_total_latency:          0
CYCLE:   3292000052 Utilization st q (incomplete):  0
CYCLE:   3292000052 WDMA bytes sent:          0
CYCLE:   3292000052 Utilization ex q:  0
CYCLE:   3292000052 Utilization ex q (incomplete):  0
CYCLE:   3292000052 Utilization st q (incomplete):  0
CYCLE:   3292000052 Utilization ld q (incomplete):  0
CYCLE:   3292000052 WDMA total latency:          0
CYCLE:   3292000052 Utilization ex q:  0
CYCLE:   3292000052 Utilization:  0
CYCLE:   3292000052 Utilization ex q (incomplete):  0
CYCLE:   3294000052 Utilization ld q (incomplete):  0
CYCLE:   3294000052 RDMA bytes rec:          0
CYCLE:   3294000052 Utilization st q:  0
CYCLE:   3294000052 Utilization ld q:  0
CYCLE:   3294000052 Utilization:  0
CYCLE:   3294000052 Utilization ld q:  0
CYCLE:   3294000052 Utilization st q:  0
CYCLE:   3294000052 rdma_total_latency:          0
CYCLE:   3294000052 Utilization st q (incomplete):  0
CYCLE:   3294000052 WDMA bytes sent:          0
CYCLE:   3294000052 Utilization ex q:  0
CYCLE:   3294000052 Utilization ex q (incomplete):  0
CYCLE:   3294000052 Utilization st q (incomplete):  0
CYCLE:   3294000052 Utilization ld q (incomplete):  0
CYCLE:   3294000052 WDMA total latency:          0
CYCLE:   3294000052 Utilization ex q:  0
CYCLE:   3294000052 Utilization:  0
CYCLE:   3294000052 Utilization ex q (incomplete):  0
CYCLE:   3296000052 Utilization ld q (incomplete):  0
CYCLE:   3296000052 RDMA bytes rec:          0
CYCLE:   3296000052 Utilization st q:  0
CYCLE:   3296000052 Utilization ld q:  0
CYCLE:   3296000052 Utilization:  0
CYCLE:   3296000052 Utilization ld q:  0
CYCLE:   3296000052 Utilization st q:  0
CYCLE:   3296000052 rdma_total_latency:          0
CYCLE:   3296000052 Utilization st q (incomplete):  0
CYCLE:   3296000052 WDMA bytes sent:          0
CYCLE:   3296000052 Utilization ex q:  0
CYCLE:   3296000052 Utilization ex q (incomplete):  0
CYCLE:   3296000052 Utilization st q (incomplete):  0
CYCLE:   3296000052 Utilization ld q (incomplete):  0
CYCLE:   3296000052 WDMA total latency:          0
CYCLE:   3296000052 Utilization ex q:  0
CYCLE:   3296000052 Utilization:  0
CYCLE:   3296000052 Utilization ex q (incomplete):  0
CYCLE:   3298000052 Utilization ld q (incomplete):  0
CYCLE:   3298000052 RDMA bytes rec:          0
CYCLE:   3298000052 Utilization st q:  0
CYCLE:   3298000052 Utilization ld q:  0
CYCLE:   3298000052 Utilization:  0
CYCLE:   3298000052 Utilization ld q:  0
CYCLE:   3298000052 Utilization st q:  0
CYCLE:   3298000052 rdma_total_latency:          0
CYCLE:   3298000052 Utilization st q (incomplete):  0
CYCLE:   3298000052 WDMA bytes sent:          0
CYCLE:   3298000052 Utilization ex q:  0
CYCLE:   3298000052 Utilization ex q (incomplete):  0
CYCLE:   3298000052 Utilization st q (incomplete):  0
CYCLE:   3298000052 Utilization ld q (incomplete):  0
CYCLE:   3298000052 WDMA total latency:          0
CYCLE:   3298000052 Utilization ex q:  0
CYCLE:   3298000052 Utilization:  0
CYCLE:   3298000052 Utilization ex q (incomplete):  0
CYCLE:   3300000052 Utilization ld q (incomplete):  0
CYCLE:   3300000052 RDMA bytes rec:          0
CYCLE:   3300000052 Utilization st q:  0
CYCLE:   3300000052 Utilization ld q:  0
CYCLE:   3300000052 Utilization:  0
CYCLE:   3300000052 Utilization ld q:  0
CYCLE:   3300000052 Utilization st q:  0
CYCLE:   3300000052 rdma_total_latency:          0
CYCLE:   3300000052 Utilization st q (incomplete):  0
CYCLE:   3300000052 WDMA bytes sent:          0
CYCLE:   3300000052 Utilization ex q:  0
CYCLE:   3300000052 Utilization ex q (incomplete):  0
CYCLE:   3300000052 Utilization st q (incomplete):  0
CYCLE:   3300000052 Utilization ld q (incomplete):  0
CYCLE:   3300000052 WDMA total latency:          0
CYCLE:   3300000052 Utilization ex q:  0
CYCLE:   3300000052 Utilization:  0
CYCLE:   3300000052 Utilization ex q (incomplete):  0
CYCLE:   3302000052 Utilization ld q (incomplete):  0
CYCLE:   3302000052 RDMA bytes rec:          0
CYCLE:   3302000052 Utilization st q:  0
CYCLE:   3302000052 Utilization ld q:  0
CYCLE:   3302000052 Utilization:  0
CYCLE:   3302000052 Utilization ld q:  0
CYCLE:   3302000052 Utilization st q:  0
CYCLE:   3302000052 rdma_total_latency:          0
CYCLE:   3302000052 Utilization st q (incomplete):  0
CYCLE:   3302000052 WDMA bytes sent:          0
CYCLE:   3302000052 Utilization ex q:  0
CYCLE:   3302000052 Utilization ex q (incomplete):  0
CYCLE:   3302000052 Utilization st q (incomplete):  0
CYCLE:   3302000052 Utilization ld q (incomplete):  0
CYCLE:   3302000052 WDMA total latency:          0
CYCLE:   3302000052 Utilization ex q:  0
CYCLE:   3302000052 Utilization:  0
CYCLE:   3302000052 Utilization ex q (incomplete):  0
CYCLE:   3304000052 Utilization ld q (incomplete):  0
CYCLE:   3304000052 RDMA bytes rec:          0
CYCLE:   3304000052 Utilization st q:  0
CYCLE:   3304000052 Utilization ld q:  0
CYCLE:   3304000052 Utilization:  0
CYCLE:   3304000052 Utilization ld q:  0
CYCLE:   3304000052 Utilization st q:  0
CYCLE:   3304000052 rdma_total_latency:          0
CYCLE:   3304000052 Utilization st q (incomplete):  0
CYCLE:   3304000052 WDMA bytes sent:          0
CYCLE:   3304000052 Utilization ex q:  0
CYCLE:   3304000052 Utilization ex q (incomplete):  0
CYCLE:   3304000052 Utilization st q (incomplete):  0
CYCLE:   3304000052 Utilization ld q (incomplete):  0
CYCLE:   3304000052 WDMA total latency:          0
CYCLE:   3304000052 Utilization ex q:  0
CYCLE:   3304000052 Utilization:  0
CYCLE:   3304000052 Utilization ex q (incomplete):  0
CYCLE:   3306000052 Utilization ld q (incomplete):  0
CYCLE:   3306000052 RDMA bytes rec:          0
CYCLE:   3306000052 Utilization st q:  0
CYCLE:   3306000052 Utilization ld q:  0
CYCLE:   3306000052 Utilization:  0
CYCLE:   3306000052 Utilization ld q:  0
CYCLE:   3306000052 Utilization st q:  0
CYCLE:   3306000052 rdma_total_latency:          0
CYCLE:   3306000052 Utilization st q (incomplete):  0
CYCLE:   3306000052 WDMA bytes sent:          0
CYCLE:   3306000052 Utilization ex q:  0
CYCLE:   3306000052 Utilization ex q (incomplete):  0
CYCLE:   3306000052 Utilization st q (incomplete):  0
CYCLE:   3306000052 Utilization ld q (incomplete):  0
CYCLE:   3306000052 WDMA total latency:          0
CYCLE:   3306000052 Utilization ex q:  0
CYCLE:   3306000052 Utilization:  0
CYCLE:   3306000052 Utilization ex q (incomplete):  0
CYCLE:   3308000052 Utilization ld q (incomplete):  0
CYCLE:   3308000052 RDMA bytes rec:          0
CYCLE:   3308000052 Utilization st q:  0
CYCLE:   3308000052 Utilization ld q:  0
CYCLE:   3308000052 Utilization:  0
CYCLE:   3308000052 Utilization ld q:  0
CYCLE:   3308000052 Utilization st q:  0
CYCLE:   3308000052 rdma_total_latency:          0
CYCLE:   3308000052 Utilization st q (incomplete):  0
CYCLE:   3308000052 WDMA bytes sent:          0
CYCLE:   3308000052 Utilization ex q:  0
CYCLE:   3308000052 Utilization ex q (incomplete):  0
CYCLE:   3308000052 Utilization st q (incomplete):  0
CYCLE:   3308000052 Utilization ld q (incomplete):  0
CYCLE:   3308000052 WDMA total latency:          0
CYCLE:   3308000052 Utilization ex q:  0
CYCLE:   3308000052 Utilization:  0
CYCLE:   3308000052 Utilization ex q (incomplete):  0
CYCLE:   3310000052 Utilization ld q (incomplete):  0
CYCLE:   3310000052 RDMA bytes rec:          0
CYCLE:   3310000052 Utilization st q:  0
CYCLE:   3310000052 Utilization ld q:  0
CYCLE:   3310000052 Utilization:  0
CYCLE:   3310000052 Utilization ld q:  0
CYCLE:   3310000052 Utilization st q:  0
CYCLE:   3310000052 rdma_total_latency:          0
CYCLE:   3310000052 Utilization st q (incomplete):  0
CYCLE:   3310000052 WDMA bytes sent:          0
CYCLE:   3310000052 Utilization ex q:  0
CYCLE:   3310000052 Utilization ex q (incomplete):  0
CYCLE:   3310000052 Utilization st q (incomplete):  0
CYCLE:   3310000052 Utilization ld q (incomplete):  0
CYCLE:   3310000052 WDMA total latency:          0
CYCLE:   3310000052 Utilization ex q:  0
CYCLE:   3310000052 Utilization:  0
CYCLE:   3310000052 Utilization ex q (incomplete):  0
CYCLE:   3312000052 Utilization ld q (incomplete):  0
CYCLE:   3312000052 RDMA bytes rec:          0
CYCLE:   3312000052 Utilization st q:  0
CYCLE:   3312000052 Utilization ld q:  0
CYCLE:   3312000052 Utilization:  0
CYCLE:   3312000052 Utilization ld q:  0
CYCLE:   3312000052 Utilization st q:  0
CYCLE:   3312000052 rdma_total_latency:          0
CYCLE:   3312000052 Utilization st q (incomplete):  0
CYCLE:   3312000052 WDMA bytes sent:          0
CYCLE:   3312000052 Utilization ex q:  0
CYCLE:   3312000052 Utilization ex q (incomplete):  0
CYCLE:   3312000052 Utilization st q (incomplete):  0
CYCLE:   3312000052 Utilization ld q (incomplete):  0
CYCLE:   3312000052 WDMA total latency:          0
CYCLE:   3312000052 Utilization ex q:  0
CYCLE:   3312000052 Utilization:  0
CYCLE:   3312000052 Utilization ex q (incomplete):  0
CYCLE:   3314000052 Utilization ld q (incomplete):  0
CYCLE:   3314000052 RDMA bytes rec:          0
CYCLE:   3314000052 Utilization st q:  0
CYCLE:   3314000052 Utilization ld q:  0
CYCLE:   3314000052 Utilization:  0
CYCLE:   3314000052 Utilization ld q:  0
CYCLE:   3314000052 Utilization st q:  0
CYCLE:   3314000052 rdma_total_latency:          0
CYCLE:   3314000052 Utilization st q (incomplete):  0
CYCLE:   3314000052 WDMA bytes sent:          0
CYCLE:   3314000052 Utilization ex q:  0
CYCLE:   3314000052 Utilization ex q (incomplete):  0
CYCLE:   3314000052 Utilization st q (incomplete):  0
CYCLE:   3314000052 Utilization ld q (incomplete):  0
CYCLE:   3314000052 WDMA total latency:          0
CYCLE:   3314000052 Utilization ex q:  0
CYCLE:   3314000052 Utilization:  0
CYCLE:   3314000052 Utilization ex q (incomplete):  0
CYCLE:   3316000052 Utilization ld q (incomplete):  0
CYCLE:   3316000052 RDMA bytes rec:          0
CYCLE:   3316000052 Utilization st q:  0
CYCLE:   3316000052 Utilization ld q:  0
CYCLE:   3316000052 Utilization:  0
CYCLE:   3316000052 Utilization ld q:  0
CYCLE:   3316000052 Utilization st q:  0
CYCLE:   3316000052 rdma_total_latency:          0
CYCLE:   3316000052 Utilization st q (incomplete):  0
CYCLE:   3316000052 WDMA bytes sent:          0
CYCLE:   3316000052 Utilization ex q:  0
CYCLE:   3316000052 Utilization ex q (incomplete):  0
CYCLE:   3316000052 Utilization st q (incomplete):  0
CYCLE:   3316000052 Utilization ld q (incomplete):  0
CYCLE:   3316000052 WDMA total latency:          0
CYCLE:   3316000052 Utilization ex q:  0
CYCLE:   3316000052 Utilization:  0
CYCLE:   3316000052 Utilization ex q (incomplete):  0
CYCLE:   3318000052 Utilization ld q (incomplete):  0
CYCLE:   3318000052 RDMA bytes rec:          0
CYCLE:   3318000052 Utilization st q:  0
CYCLE:   3318000052 Utilization ld q:  0
CYCLE:   3318000052 Utilization:  0
CYCLE:   3318000052 Utilization ld q:  0
CYCLE:   3318000052 Utilization st q:  0
CYCLE:   3318000052 rdma_total_latency:          0
CYCLE:   3318000052 Utilization st q (incomplete):  0
CYCLE:   3318000052 WDMA bytes sent:          0
CYCLE:   3318000052 Utilization ex q:  0
CYCLE:   3318000052 Utilization ex q (incomplete):  0
CYCLE:   3318000052 Utilization st q (incomplete):  0
CYCLE:   3318000052 Utilization ld q (incomplete):  0
CYCLE:   3318000052 WDMA total latency:          0
CYCLE:   3318000052 Utilization ex q:  0
CYCLE:   3318000052 Utilization:  0
CYCLE:   3318000052 Utilization ex q (incomplete):  0
CYCLE:   3320000052 Utilization ld q (incomplete):  0
CYCLE:   3320000052 RDMA bytes rec:          0
CYCLE:   3320000052 Utilization st q:  0
CYCLE:   3320000052 Utilization ld q:  0
CYCLE:   3320000052 Utilization:  0
CYCLE:   3320000052 Utilization ld q:  0
CYCLE:   3320000052 Utilization st q:  0
CYCLE:   3320000052 rdma_total_latency:          0
CYCLE:   3320000052 Utilization st q (incomplete):  0
CYCLE:   3320000052 WDMA bytes sent:          0
CYCLE:   3320000052 Utilization ex q:  0
CYCLE:   3320000052 Utilization ex q (incomplete):  0
CYCLE:   3320000052 Utilization st q (incomplete):  0
CYCLE:   3320000052 Utilization ld q (incomplete):  0
CYCLE:   3320000052 WDMA total latency:          0
CYCLE:   3320000052 Utilization ex q:  0
CYCLE:   3320000052 Utilization:  0
CYCLE:   3320000052 Utilization ex q (incomplete):  0
CYCLE:   3322000052 Utilization ld q (incomplete):  0
CYCLE:   3322000052 RDMA bytes rec:          0
CYCLE:   3322000052 Utilization st q:  0
CYCLE:   3322000052 Utilization ld q:  0
CYCLE:   3322000052 Utilization:  0
CYCLE:   3322000052 Utilization ld q:  0
CYCLE:   3322000052 Utilization st q:  0
CYCLE:   3322000052 rdma_total_latency:          0
CYCLE:   3322000052 Utilization st q (incomplete):  0
CYCLE:   3322000052 WDMA bytes sent:          0
CYCLE:   3322000052 Utilization ex q:  0
CYCLE:   3322000052 Utilization ex q (incomplete):  0
CYCLE:   3322000052 Utilization st q (incomplete):  0
CYCLE:   3322000052 Utilization ld q (incomplete):  0
CYCLE:   3322000052 WDMA total latency:          0
CYCLE:   3322000052 Utilization ex q:  0
CYCLE:   3322000052 Utilization:  0
CYCLE:   3322000052 Utilization ex q (incomplete):  0
CYCLE:   3324000052 Utilization ld q (incomplete):  0
CYCLE:   3324000052 RDMA bytes rec:          0
CYCLE:   3324000052 Utilization st q:  0
CYCLE:   3324000052 Utilization ld q:  0
CYCLE:   3324000052 Utilization:  0
CYCLE:   3324000052 Utilization ld q:  0
CYCLE:   3324000052 Utilization st q:  0
CYCLE:   3324000052 rdma_total_latency:          0
CYCLE:   3324000052 Utilization st q (incomplete):  0
CYCLE:   3324000052 WDMA bytes sent:          0
CYCLE:   3324000052 Utilization ex q:  0
CYCLE:   3324000052 Utilization ex q (incomplete):  0
CYCLE:   3324000052 Utilization st q (incomplete):  0
CYCLE:   3324000052 Utilization ld q (incomplete):  0
CYCLE:   3324000052 WDMA total latency:          0
CYCLE:   3324000052 Utilization ex q:  0
CYCLE:   3324000052 Utilization:  0
CYCLE:   3324000052 Utilization ex q (incomplete):  0
CYCLE:   3326000052 Utilization ld q (incomplete):  0
CYCLE:   3326000052 RDMA bytes rec:          0
CYCLE:   3326000052 Utilization st q:  0
CYCLE:   3326000052 Utilization ld q:  0
CYCLE:   3326000052 Utilization:  0
CYCLE:   3326000052 Utilization ld q:  0
CYCLE:   3326000052 Utilization st q:  0
CYCLE:   3326000052 rdma_total_latency:          0
CYCLE:   3326000052 Utilization st q (incomplete):  0
CYCLE:   3326000052 WDMA bytes sent:          0
CYCLE:   3326000052 Utilization ex q:  0
CYCLE:   3326000052 Utilization ex q (incomplete):  0
CYCLE:   3326000052 Utilization st q (incomplete):  0
CYCLE:   3326000052 Utilization ld q (incomplete):  0
CYCLE:   3326000052 WDMA total latency:          0
CYCLE:   3326000052 Utilization ex q:  0
CYCLE:   3326000052 Utilization:  0
CYCLE:   3326000052 Utilization ex q (incomplete):  0
CYCLE:   3328000052 Utilization ld q (incomplete):  0
CYCLE:   3328000052 RDMA bytes rec:          0
CYCLE:   3328000052 Utilization st q:  0
CYCLE:   3328000052 Utilization ld q:  0
CYCLE:   3328000052 Utilization:  0
CYCLE:   3328000052 Utilization ld q:  0
CYCLE:   3328000052 Utilization st q:  0
CYCLE:   3328000052 rdma_total_latency:          0
CYCLE:   3328000052 Utilization st q (incomplete):  0
CYCLE:   3328000052 WDMA bytes sent:          0
CYCLE:   3328000052 Utilization ex q:  0
CYCLE:   3328000052 Utilization ex q (incomplete):  0
CYCLE:   3328000052 Utilization st q (incomplete):  0
CYCLE:   3328000052 Utilization ld q (incomplete):  0
CYCLE:   3328000052 WDMA total latency:          0
CYCLE:   3328000052 Utilization ex q:  0
CYCLE:   3328000052 Utilization:  0
CYCLE:   3328000052 Utilization ex q (incomplete):  0
CYCLE:   3330000052 Utilization ld q (incomplete):  0
CYCLE:   3330000052 RDMA bytes rec:          0
CYCLE:   3330000052 Utilization st q:  0
CYCLE:   3330000052 Utilization ld q:  0
CYCLE:   3330000052 Utilization:  0
CYCLE:   3330000052 Utilization ld q:  0
CYCLE:   3330000052 Utilization st q:  0
CYCLE:   3330000052 rdma_total_latency:          0
CYCLE:   3330000052 Utilization st q (incomplete):  0
CYCLE:   3330000052 WDMA bytes sent:          0
CYCLE:   3330000052 Utilization ex q:  0
CYCLE:   3330000052 Utilization ex q (incomplete):  0
CYCLE:   3330000052 Utilization st q (incomplete):  0
CYCLE:   3330000052 Utilization ld q (incomplete):  0
CYCLE:   3330000052 WDMA total latency:          0
CYCLE:   3330000052 Utilization ex q:  0
CYCLE:   3330000052 Utilization:  0
CYCLE:   3330000052 Utilization ex q (incomplete):  0
CYCLE:   3332000052 Utilization ld q (incomplete):  0
CYCLE:   3332000052 RDMA bytes rec:          0
CYCLE:   3332000052 Utilization st q:  0
CYCLE:   3332000052 Utilization ld q:  0
CYCLE:   3332000052 Utilization:  0
CYCLE:   3332000052 Utilization ld q:  0
CYCLE:   3332000052 Utilization st q:  0
CYCLE:   3332000052 rdma_total_latency:          0
CYCLE:   3332000052 Utilization st q (incomplete):  0
CYCLE:   3332000052 WDMA bytes sent:          0
CYCLE:   3332000052 Utilization ex q:  0
CYCLE:   3332000052 Utilization ex q (incomplete):  0
CYCLE:   3332000052 Utilization st q (incomplete):  0
CYCLE:   3332000052 Utilization ld q (incomplete):  0
CYCLE:   3332000052 WDMA total latency:          0
CYCLE:   3332000052 Utilization ex q:  0
CYCLE:   3332000052 Utilization:  0
CYCLE:   3332000052 Utilization ex q (incomplete):  0
CYCLE:   3334000052 Utilization ld q (incomplete):  0
CYCLE:   3334000052 RDMA bytes rec:          0
CYCLE:   3334000052 Utilization st q:  0
CYCLE:   3334000052 Utilization ld q:  0
CYCLE:   3334000052 Utilization:  0
CYCLE:   3334000052 Utilization ld q:  0
CYCLE:   3334000052 Utilization st q:  0
CYCLE:   3334000052 rdma_total_latency:          0
CYCLE:   3334000052 Utilization st q (incomplete):  0
CYCLE:   3334000052 WDMA bytes sent:          0
CYCLE:   3334000052 Utilization ex q:  0
CYCLE:   3334000052 Utilization ex q (incomplete):  0
CYCLE:   3334000052 Utilization st q (incomplete):  0
CYCLE:   3334000052 Utilization ld q (incomplete):  0
CYCLE:   3334000052 WDMA total latency:          0
CYCLE:   3334000052 Utilization ex q:  0
CYCLE:   3334000052 Utilization:  0
CYCLE:   3334000052 Utilization ex q (incomplete):  0
CYCLE:   3336000052 Utilization ld q (incomplete):  0
CYCLE:   3336000052 RDMA bytes rec:          0
CYCLE:   3336000052 Utilization st q:  0
CYCLE:   3336000052 Utilization ld q:  0
CYCLE:   3336000052 Utilization:  0
CYCLE:   3336000052 Utilization ld q:  0
CYCLE:   3336000052 Utilization st q:  0
CYCLE:   3336000052 rdma_total_latency:          0
CYCLE:   3336000052 Utilization st q (incomplete):  0
CYCLE:   3336000052 WDMA bytes sent:          0
CYCLE:   3336000052 Utilization ex q:  0
CYCLE:   3336000052 Utilization ex q (incomplete):  0
CYCLE:   3336000052 Utilization st q (incomplete):  0
CYCLE:   3336000052 Utilization ld q (incomplete):  0
CYCLE:   3336000052 WDMA total latency:          0
CYCLE:   3336000052 Utilization ex q:  0
CYCLE:   3336000052 Utilization:  0
CYCLE:   3336000052 Utilization ex q (incomplete):  0
CYCLE:   3338000052 Utilization ld q (incomplete):  0
CYCLE:   3338000052 RDMA bytes rec:          0
CYCLE:   3338000052 Utilization st q:  0
CYCLE:   3338000052 Utilization ld q:  0
CYCLE:   3338000052 Utilization:  0
CYCLE:   3338000052 Utilization ld q:  0
CYCLE:   3338000052 Utilization st q:  0
CYCLE:   3338000052 rdma_total_latency:          0
CYCLE:   3338000052 Utilization st q (incomplete):  0
CYCLE:   3338000052 WDMA bytes sent:          0
CYCLE:   3338000052 Utilization ex q:  0
CYCLE:   3338000052 Utilization ex q (incomplete):  0
CYCLE:   3338000052 Utilization st q (incomplete):  0
CYCLE:   3338000052 Utilization ld q (incomplete):  0
CYCLE:   3338000052 WDMA total latency:          0
CYCLE:   3338000052 Utilization ex q:  0
CYCLE:   3338000052 Utilization:  0
CYCLE:   3338000052 Utilization ex q (incomplete):  0
CYCLE:   3340000052 Utilization ld q (incomplete):  0
CYCLE:   3340000052 RDMA bytes rec:          0
CYCLE:   3340000052 Utilization st q:  0
CYCLE:   3340000052 Utilization ld q:  0
CYCLE:   3340000052 Utilization:  0
CYCLE:   3340000052 Utilization ld q:  0
CYCLE:   3340000052 Utilization st q:  0
CYCLE:   3340000052 rdma_total_latency:          0
CYCLE:   3340000052 Utilization st q (incomplete):  0
CYCLE:   3340000052 WDMA bytes sent:          0
CYCLE:   3340000052 Utilization ex q:  0
CYCLE:   3340000052 Utilization ex q (incomplete):  0
CYCLE:   3340000052 Utilization st q (incomplete):  0
CYCLE:   3340000052 Utilization ld q (incomplete):  0
CYCLE:   3340000052 WDMA total latency:          0
CYCLE:   3340000052 Utilization ex q:  0
CYCLE:   3340000052 Utilization:  0
CYCLE:   3340000052 Utilization ex q (incomplete):  0
CYCLE:   3342000052 Utilization ld q (incomplete):  0
CYCLE:   3342000052 RDMA bytes rec:          0
CYCLE:   3342000052 Utilization st q:  0
CYCLE:   3342000052 Utilization ld q:  0
CYCLE:   3342000052 Utilization:  0
CYCLE:   3342000052 Utilization ld q:  0
CYCLE:   3342000052 Utilization st q:  0
CYCLE:   3342000052 rdma_total_latency:          0
CYCLE:   3342000052 Utilization st q (incomplete):  0
CYCLE:   3342000052 WDMA bytes sent:          0
CYCLE:   3342000052 Utilization ex q:  0
CYCLE:   3342000052 Utilization ex q (incomplete):  0
CYCLE:   3342000052 Utilization st q (incomplete):  0
CYCLE:   3342000052 Utilization ld q (incomplete):  0
CYCLE:   3342000052 WDMA total latency:          0
CYCLE:   3342000052 Utilization ex q:  0
CYCLE:   3342000052 Utilization:  0
CYCLE:   3342000052 Utilization ex q (incomplete):  0
CYCLE:   3344000052 Utilization ld q (incomplete):  0
CYCLE:   3344000052 RDMA bytes rec:          0
CYCLE:   3344000052 Utilization st q:  0
CYCLE:   3344000052 Utilization ld q:  0
CYCLE:   3344000052 Utilization:  0
CYCLE:   3344000052 Utilization ld q:  0
CYCLE:   3344000052 Utilization st q:  0
CYCLE:   3344000052 rdma_total_latency:          0
CYCLE:   3344000052 Utilization st q (incomplete):  0
CYCLE:   3344000052 WDMA bytes sent:          0
CYCLE:   3344000052 Utilization ex q:  0
CYCLE:   3344000052 Utilization ex q (incomplete):  0
CYCLE:   3344000052 Utilization st q (incomplete):  0
CYCLE:   3344000052 Utilization ld q (incomplete):  0
CYCLE:   3344000052 WDMA total latency:          0
CYCLE:   3344000052 Utilization ex q:  0
CYCLE:   3344000052 Utilization:  0
CYCLE:   3344000052 Utilization ex q (incomplete):  0
CYCLE:   3346000052 Utilization ld q (incomplete):  0
CYCLE:   3346000052 RDMA bytes rec:          0
CYCLE:   3346000052 Utilization st q:  0
CYCLE:   3346000052 Utilization ld q:  0
CYCLE:   3346000052 Utilization:  0
CYCLE:   3346000052 Utilization ld q:  0
CYCLE:   3346000052 Utilization st q:  0
CYCLE:   3346000052 rdma_total_latency:          0
CYCLE:   3346000052 Utilization st q (incomplete):  0
CYCLE:   3346000052 WDMA bytes sent:          0
CYCLE:   3346000052 Utilization ex q:  0
CYCLE:   3346000052 Utilization ex q (incomplete):  0
CYCLE:   3346000052 Utilization st q (incomplete):  0
CYCLE:   3346000052 Utilization ld q (incomplete):  0
CYCLE:   3346000052 WDMA total latency:          0
CYCLE:   3346000052 Utilization ex q:  0
CYCLE:   3346000052 Utilization:  0
CYCLE:   3346000052 Utilization ex q (incomplete):  0
CYCLE:   3348000052 Utilization ld q (incomplete):  0
CYCLE:   3348000052 RDMA bytes rec:          0
CYCLE:   3348000052 Utilization st q:  0
CYCLE:   3348000052 Utilization ld q:  0
CYCLE:   3348000052 Utilization:  0
CYCLE:   3348000052 Utilization ld q:  0
CYCLE:   3348000052 Utilization st q:  0
CYCLE:   3348000052 rdma_total_latency:          0
CYCLE:   3348000052 Utilization st q (incomplete):  0
CYCLE:   3348000052 WDMA bytes sent:          0
CYCLE:   3348000052 Utilization ex q:  0
CYCLE:   3348000052 Utilization ex q (incomplete):  0
CYCLE:   3348000052 Utilization st q (incomplete):  0
CYCLE:   3348000052 Utilization ld q (incomplete):  0
CYCLE:   3348000052 WDMA total latency:          0
CYCLE:   3348000052 Utilization ex q:  0
CYCLE:   3348000052 Utilization:  0
CYCLE:   3348000052 Utilization ex q (incomplete):  0
CYCLE:   3350000052 Utilization ld q (incomplete):  0
CYCLE:   3350000052 RDMA bytes rec:          0
CYCLE:   3350000052 Utilization st q:  0
CYCLE:   3350000052 Utilization ld q:  0
CYCLE:   3350000052 Utilization:  0
CYCLE:   3350000052 Utilization ld q:  0
CYCLE:   3350000052 Utilization st q:  0
CYCLE:   3350000052 rdma_total_latency:          0
CYCLE:   3350000052 Utilization st q (incomplete):  0
CYCLE:   3350000052 WDMA bytes sent:          0
CYCLE:   3350000052 Utilization ex q:  0
CYCLE:   3350000052 Utilization ex q (incomplete):  0
CYCLE:   3350000052 Utilization st q (incomplete):  0
CYCLE:   3350000052 Utilization ld q (incomplete):  0
CYCLE:   3350000052 WDMA total latency:          0
CYCLE:   3350000052 Utilization ex q:  0
CYCLE:   3350000052 Utilization:  0
CYCLE:   3350000052 Utilization ex q (incomplete):  0
CYCLE:   3352000052 Utilization ld q (incomplete):  0
CYCLE:   3352000052 RDMA bytes rec:          0
CYCLE:   3352000052 Utilization st q:  0
CYCLE:   3352000052 Utilization ld q:  0
CYCLE:   3352000052 Utilization:  0
CYCLE:   3352000052 Utilization ld q:  0
CYCLE:   3352000052 Utilization st q:  0
CYCLE:   3352000052 rdma_total_latency:          0
CYCLE:   3352000052 Utilization st q (incomplete):  0
CYCLE:   3352000052 WDMA bytes sent:          0
CYCLE:   3352000052 Utilization ex q:  0
CYCLE:   3352000052 Utilization ex q (incomplete):  0
CYCLE:   3352000052 Utilization st q (incomplete):  0
CYCLE:   3352000052 Utilization ld q (incomplete):  0
CYCLE:   3352000052 WDMA total latency:          0
CYCLE:   3352000052 Utilization ex q:  0
CYCLE:   3352000052 Utilization:  0
CYCLE:   3352000052 Utilization ex q (incomplete):  0
CYCLE:   3354000052 Utilization ld q (incomplete):  0
CYCLE:   3354000052 RDMA bytes rec:          0
CYCLE:   3354000052 Utilization st q:  0
CYCLE:   3354000052 Utilization ld q:  0
CYCLE:   3354000052 Utilization:  0
CYCLE:   3354000052 Utilization ld q:  0
CYCLE:   3354000052 Utilization st q:  0
CYCLE:   3354000052 rdma_total_latency:          0
CYCLE:   3354000052 Utilization st q (incomplete):  0
CYCLE:   3354000052 WDMA bytes sent:          0
CYCLE:   3354000052 Utilization ex q:  0
CYCLE:   3354000052 Utilization ex q (incomplete):  0
CYCLE:   3354000052 Utilization st q (incomplete):  0
CYCLE:   3354000052 Utilization ld q (incomplete):  0
CYCLE:   3354000052 WDMA total latency:          0
CYCLE:   3354000052 Utilization ex q:  0
CYCLE:   3354000052 Utilization:  0
CYCLE:   3354000052 Utilization ex q (incomplete):  0
CYCLE:   3356000052 Utilization ld q (incomplete):  0
CYCLE:   3356000052 RDMA bytes rec:          0
CYCLE:   3356000052 Utilization st q:  0
CYCLE:   3356000052 Utilization ld q:  0
CYCLE:   3356000052 Utilization:  0
CYCLE:   3356000052 Utilization ld q:  0
CYCLE:   3356000052 Utilization st q:  0
CYCLE:   3356000052 rdma_total_latency:          0
CYCLE:   3356000052 Utilization st q (incomplete):  0
CYCLE:   3356000052 WDMA bytes sent:          0
CYCLE:   3356000052 Utilization ex q:  0
CYCLE:   3356000052 Utilization ex q (incomplete):  0
CYCLE:   3356000052 Utilization st q (incomplete):  0
CYCLE:   3356000052 Utilization ld q (incomplete):  0
CYCLE:   3356000052 WDMA total latency:          0
CYCLE:   3356000052 Utilization ex q:  0
CYCLE:   3356000052 Utilization:  0
CYCLE:   3356000052 Utilization ex q (incomplete):  0
CYCLE:   3358000052 Utilization ld q (incomplete):  0
CYCLE:   3358000052 RDMA bytes rec:          0
CYCLE:   3358000052 Utilization st q:  0
CYCLE:   3358000052 Utilization ld q:  0
CYCLE:   3358000052 Utilization:  0
CYCLE:   3358000052 Utilization ld q:  0
CYCLE:   3358000052 Utilization st q:  0
CYCLE:   3358000052 rdma_total_latency:          0
CYCLE:   3358000052 Utilization st q (incomplete):  0
CYCLE:   3358000052 WDMA bytes sent:          0
CYCLE:   3358000052 Utilization ex q:  0
CYCLE:   3358000052 Utilization ex q (incomplete):  0
CYCLE:   3358000052 Utilization st q (incomplete):  0
CYCLE:   3358000052 Utilization ld q (incomplete):  0
CYCLE:   3358000052 WDMA total latency:          0
CYCLE:   3358000052 Utilization ex q:  0
CYCLE:   3358000052 Utilization:  0
CYCLE:   3358000052 Utilization ex q (incomplete):  0
CYCLE:   3360000052 Utilization ld q (incomplete):  0
CYCLE:   3360000052 RDMA bytes rec:          0
CYCLE:   3360000052 Utilization st q:  0
CYCLE:   3360000052 Utilization ld q:  0
CYCLE:   3360000052 Utilization:  0
CYCLE:   3360000052 Utilization ld q:  0
CYCLE:   3360000052 Utilization st q:  0
CYCLE:   3360000052 rdma_total_latency:          0
CYCLE:   3360000052 Utilization st q (incomplete):  0
CYCLE:   3360000052 WDMA bytes sent:          0
CYCLE:   3360000052 Utilization ex q:  0
CYCLE:   3360000052 Utilization ex q (incomplete):  0
CYCLE:   3360000052 Utilization st q (incomplete):  0
CYCLE:   3360000052 Utilization ld q (incomplete):  0
CYCLE:   3360000052 WDMA total latency:          0
CYCLE:   3360000052 Utilization ex q:  0
CYCLE:   3360000052 Utilization:  0
CYCLE:   3360000052 Utilization ex q (incomplete):  0
CYCLE:   3362000052 Utilization ld q (incomplete):  0
CYCLE:   3362000052 RDMA bytes rec:          0
CYCLE:   3362000052 Utilization st q:  0
CYCLE:   3362000052 Utilization ld q:  0
CYCLE:   3362000052 Utilization:  0
CYCLE:   3362000052 Utilization ld q:  0
CYCLE:   3362000052 Utilization st q:  0
CYCLE:   3362000052 rdma_total_latency:          0
CYCLE:   3362000052 Utilization st q (incomplete):  0
CYCLE:   3362000052 WDMA bytes sent:          0
CYCLE:   3362000052 Utilization ex q:  0
CYCLE:   3362000052 Utilization ex q (incomplete):  0
CYCLE:   3362000052 Utilization st q (incomplete):  0
CYCLE:   3362000052 Utilization ld q (incomplete):  0
CYCLE:   3362000052 WDMA total latency:          0
CYCLE:   3362000052 Utilization ex q:  0
CYCLE:   3362000052 Utilization:  0
CYCLE:   3362000052 Utilization ex q (incomplete):  0
CYCLE:   3364000052 Utilization ld q (incomplete):  0
CYCLE:   3364000052 RDMA bytes rec:          0
CYCLE:   3364000052 Utilization st q:  0
CYCLE:   3364000052 Utilization ld q:  0
CYCLE:   3364000052 Utilization:  0
CYCLE:   3364000052 Utilization ld q:  0
CYCLE:   3364000052 Utilization st q:  0
CYCLE:   3364000052 rdma_total_latency:          0
CYCLE:   3364000052 Utilization st q (incomplete):  0
CYCLE:   3364000052 WDMA bytes sent:          0
CYCLE:   3364000052 Utilization ex q:  0
CYCLE:   3364000052 Utilization ex q (incomplete):  0
CYCLE:   3364000052 Utilization st q (incomplete):  0
CYCLE:   3364000052 Utilization ld q (incomplete):  0
CYCLE:   3364000052 WDMA total latency:          0
CYCLE:   3364000052 Utilization ex q:  0
CYCLE:   3364000052 Utilization:  0
CYCLE:   3364000052 Utilization ex q (incomplete):  0
CYCLE:   3366000052 Utilization ld q (incomplete):  0
CYCLE:   3366000052 RDMA bytes rec:          0
CYCLE:   3366000052 Utilization st q:  0
CYCLE:   3366000052 Utilization ld q:  0
CYCLE:   3366000052 Utilization:  0
CYCLE:   3366000052 Utilization ld q:  0
CYCLE:   3366000052 Utilization st q:  0
CYCLE:   3366000052 rdma_total_latency:          0
CYCLE:   3366000052 Utilization st q (incomplete):  0
CYCLE:   3366000052 WDMA bytes sent:          0
CYCLE:   3366000052 Utilization ex q:  0
CYCLE:   3366000052 Utilization ex q (incomplete):  0
CYCLE:   3366000052 Utilization st q (incomplete):  0
CYCLE:   3366000052 Utilization ld q (incomplete):  0
CYCLE:   3366000052 WDMA total latency:          0
CYCLE:   3366000052 Utilization ex q:  0
CYCLE:   3366000052 Utilization:  0
CYCLE:   3366000052 Utilization ex q (incomplete):  0
CYCLE:   3368000052 Utilization ld q (incomplete):  0
CYCLE:   3368000052 RDMA bytes rec:          0
CYCLE:   3368000052 Utilization st q:  0
CYCLE:   3368000052 Utilization ld q:  0
CYCLE:   3368000052 Utilization:  0
CYCLE:   3368000052 Utilization ld q:  0
CYCLE:   3368000052 Utilization st q:  0
CYCLE:   3368000052 rdma_total_latency:          0
CYCLE:   3368000052 Utilization st q (incomplete):  0
CYCLE:   3368000052 WDMA bytes sent:          0
CYCLE:   3368000052 Utilization ex q:  0
CYCLE:   3368000052 Utilization ex q (incomplete):  0
CYCLE:   3368000052 Utilization st q (incomplete):  0
CYCLE:   3368000052 Utilization ld q (incomplete):  0
CYCLE:   3368000052 WDMA total latency:          0
CYCLE:   3368000052 Utilization ex q:  0
CYCLE:   3368000052 Utilization:  0
CYCLE:   3368000052 Utilization ex q (incomplete):  0
CYCLE:   3370000052 Utilization ld q (incomplete):  0
CYCLE:   3370000052 RDMA bytes rec:          0
CYCLE:   3370000052 Utilization st q:  0
CYCLE:   3370000052 Utilization ld q:  0
CYCLE:   3370000052 Utilization:  0
CYCLE:   3370000052 Utilization ld q:  0
CYCLE:   3370000052 Utilization st q:  0
CYCLE:   3370000052 rdma_total_latency:          0
CYCLE:   3370000052 Utilization st q (incomplete):  0
CYCLE:   3370000052 WDMA bytes sent:          0
CYCLE:   3370000052 Utilization ex q:  0
CYCLE:   3370000052 Utilization ex q (incomplete):  0
CYCLE:   3370000052 Utilization st q (incomplete):  0
CYCLE:   3370000052 Utilization ld q (incomplete):  0
CYCLE:   3370000052 WDMA total latency:          0
CYCLE:   3370000052 Utilization ex q:  0
CYCLE:   3370000052 Utilization:  0
CYCLE:   3370000052 Utilization ex q (incomplete):  0
CYCLE:   3372000052 Utilization ld q (incomplete):  0
CYCLE:   3372000052 RDMA bytes rec:          0
CYCLE:   3372000052 Utilization st q:  0
CYCLE:   3372000052 Utilization ld q:  0
CYCLE:   3372000052 Utilization:  0
CYCLE:   3372000052 Utilization ld q:  0
CYCLE:   3372000052 Utilization st q:  0
CYCLE:   3372000052 rdma_total_latency:          0
CYCLE:   3372000052 Utilization st q (incomplete):  0
CYCLE:   3372000052 WDMA bytes sent:          0
CYCLE:   3372000052 Utilization ex q:  0
CYCLE:   3372000052 Utilization ex q (incomplete):  0
CYCLE:   3372000052 Utilization st q (incomplete):  0
CYCLE:   3372000052 Utilization ld q (incomplete):  0
CYCLE:   3372000052 WDMA total latency:          0
CYCLE:   3372000052 Utilization ex q:  0
CYCLE:   3372000052 Utilization:  0
CYCLE:   3372000052 Utilization ex q (incomplete):  0
CYCLE:   3374000052 Utilization ld q (incomplete):  0
CYCLE:   3374000052 RDMA bytes rec:          0
CYCLE:   3374000052 Utilization st q:  0
CYCLE:   3374000052 Utilization ld q:  0
CYCLE:   3374000052 Utilization:  0
CYCLE:   3374000052 Utilization ld q:  0
CYCLE:   3374000052 Utilization st q:  0
CYCLE:   3374000052 rdma_total_latency:          0
CYCLE:   3374000052 Utilization st q (incomplete):  0
CYCLE:   3374000052 WDMA bytes sent:          0
CYCLE:   3374000052 Utilization ex q:  0
CYCLE:   3374000052 Utilization ex q (incomplete):  0
CYCLE:   3374000052 Utilization st q (incomplete):  0
CYCLE:   3374000052 Utilization ld q (incomplete):  0
CYCLE:   3374000052 WDMA total latency:          0
CYCLE:   3374000052 Utilization ex q:  0
CYCLE:   3374000052 Utilization:  0
CYCLE:   3374000052 Utilization ex q (incomplete):  0
CYCLE:   3376000052 Utilization ld q (incomplete):  0
CYCLE:   3376000052 RDMA bytes rec:          0
CYCLE:   3376000052 Utilization st q:  0
CYCLE:   3376000052 Utilization ld q:  0
CYCLE:   3376000052 Utilization:  0
CYCLE:   3376000052 Utilization ld q:  0
CYCLE:   3376000052 Utilization st q:  0
CYCLE:   3376000052 rdma_total_latency:          0
CYCLE:   3376000052 Utilization st q (incomplete):  0
CYCLE:   3376000052 WDMA bytes sent:          0
CYCLE:   3376000052 Utilization ex q:  0
CYCLE:   3376000052 Utilization ex q (incomplete):  0
CYCLE:   3376000052 Utilization st q (incomplete):  0
CYCLE:   3376000052 Utilization ld q (incomplete):  0
CYCLE:   3376000052 WDMA total latency:          0
CYCLE:   3376000052 Utilization ex q:  0
CYCLE:   3376000052 Utilization:  0
CYCLE:   3376000052 Utilization ex q (incomplete):  0
CYCLE:   3378000052 Utilization ld q (incomplete):  0
CYCLE:   3378000052 RDMA bytes rec:          0
CYCLE:   3378000052 Utilization st q:  0
CYCLE:   3378000052 Utilization ld q:  0
CYCLE:   3378000052 Utilization:  0
CYCLE:   3378000052 Utilization ld q:  0
CYCLE:   3378000052 Utilization st q:  0
CYCLE:   3378000052 rdma_total_latency:          0
CYCLE:   3378000052 Utilization st q (incomplete):  0
CYCLE:   3378000052 WDMA bytes sent:          0
CYCLE:   3378000052 Utilization ex q:  0
CYCLE:   3378000052 Utilization ex q (incomplete):  0
CYCLE:   3378000052 Utilization st q (incomplete):  0
CYCLE:   3378000052 Utilization ld q (incomplete):  0
CYCLE:   3378000052 WDMA total latency:          0
CYCLE:   3378000052 Utilization ex q:  0
CYCLE:   3378000052 Utilization:  0
CYCLE:   3378000052 Utilization ex q (incomplete):  0
CYCLE:   3380000052 Utilization ld q (incomplete):  0
CYCLE:   3380000052 RDMA bytes rec:          0
CYCLE:   3380000052 Utilization st q:  0
CYCLE:   3380000052 Utilization ld q:  0
CYCLE:   3380000052 Utilization:  0
CYCLE:   3380000052 Utilization ld q:  0
CYCLE:   3380000052 Utilization st q:  0
CYCLE:   3380000052 rdma_total_latency:          0
CYCLE:   3380000052 Utilization st q (incomplete):  0
CYCLE:   3380000052 WDMA bytes sent:          0
CYCLE:   3380000052 Utilization ex q:  0
CYCLE:   3380000052 Utilization ex q (incomplete):  0
CYCLE:   3380000052 Utilization st q (incomplete):  0
CYCLE:   3380000052 Utilization ld q (incomplete):  0
CYCLE:   3380000052 WDMA total latency:          0
CYCLE:   3380000052 Utilization ex q:  0
CYCLE:   3380000052 Utilization:  0
CYCLE:   3380000052 Utilization ex q (incomplete):  0
CYCLE:   3382000052 Utilization ld q (incomplete):  0
CYCLE:   3382000052 RDMA bytes rec:          0
CYCLE:   3382000052 Utilization st q:  0
CYCLE:   3382000052 Utilization ld q:  0
CYCLE:   3382000052 Utilization:  0
CYCLE:   3382000052 Utilization ld q:  0
CYCLE:   3382000052 Utilization st q:  0
CYCLE:   3382000052 rdma_total_latency:          0
CYCLE:   3382000052 Utilization st q (incomplete):  0
CYCLE:   3382000052 WDMA bytes sent:          0
CYCLE:   3382000052 Utilization ex q:  0
CYCLE:   3382000052 Utilization ex q (incomplete):  0
CYCLE:   3382000052 Utilization st q (incomplete):  0
CYCLE:   3382000052 Utilization ld q (incomplete):  0
CYCLE:   3382000052 WDMA total latency:          0
CYCLE:   3382000052 Utilization ex q:  0
CYCLE:   3382000052 Utilization:  0
CYCLE:   3382000052 Utilization ex q (incomplete):  0
CYCLE:   3384000052 Utilization ld q (incomplete):  0
CYCLE:   3384000052 RDMA bytes rec:          0
CYCLE:   3384000052 Utilization st q:  0
CYCLE:   3384000052 Utilization ld q:  0
CYCLE:   3384000052 Utilization:  0
CYCLE:   3384000052 Utilization ld q:  0
CYCLE:   3384000052 Utilization st q:  0
CYCLE:   3384000052 rdma_total_latency:          0
CYCLE:   3384000052 Utilization st q (incomplete):  0
CYCLE:   3384000052 WDMA bytes sent:          0
CYCLE:   3384000052 Utilization ex q:  0
CYCLE:   3384000052 Utilization ex q (incomplete):  0
CYCLE:   3384000052 Utilization st q (incomplete):  0
CYCLE:   3384000052 Utilization ld q (incomplete):  0
CYCLE:   3384000052 WDMA total latency:          0
CYCLE:   3384000052 Utilization ex q:  0
CYCLE:   3384000052 Utilization:  0
CYCLE:   3384000052 Utilization ex q (incomplete):  0
CYCLE:   3386000052 Utilization ld q (incomplete):  0
CYCLE:   3386000052 RDMA bytes rec:          0
CYCLE:   3386000052 Utilization st q:  0
CYCLE:   3386000052 Utilization ld q:  0
CYCLE:   3386000052 Utilization:  0
CYCLE:   3386000052 Utilization ld q:  0
CYCLE:   3386000052 Utilization st q:  0
CYCLE:   3386000052 rdma_total_latency:          0
CYCLE:   3386000052 Utilization st q (incomplete):  0
CYCLE:   3386000052 WDMA bytes sent:          0
CYCLE:   3386000052 Utilization ex q:  0
CYCLE:   3386000052 Utilization ex q (incomplete):  0
CYCLE:   3386000052 Utilization st q (incomplete):  0
CYCLE:   3386000052 Utilization ld q (incomplete):  0
CYCLE:   3386000052 WDMA total latency:          0
CYCLE:   3386000052 Utilization ex q:  0
CYCLE:   3386000052 Utilization:  0
CYCLE:   3386000052 Utilization ex q (incomplete):  0
CYCLE:   3388000052 Utilization ld q (incomplete):  0
CYCLE:   3388000052 RDMA bytes rec:          0
CYCLE:   3388000052 Utilization st q:  0
CYCLE:   3388000052 Utilization ld q:  0
CYCLE:   3388000052 Utilization:  0
CYCLE:   3388000052 Utilization ld q:  0
CYCLE:   3388000052 Utilization st q:  0
CYCLE:   3388000052 rdma_total_latency:          0
CYCLE:   3388000052 Utilization st q (incomplete):  0
CYCLE:   3388000052 WDMA bytes sent:          0
CYCLE:   3388000052 Utilization ex q:  0
CYCLE:   3388000052 Utilization ex q (incomplete):  0
CYCLE:   3388000052 Utilization st q (incomplete):  0
CYCLE:   3388000052 Utilization ld q (incomplete):  0
CYCLE:   3388000052 WDMA total latency:          0
CYCLE:   3388000052 Utilization ex q:  0
CYCLE:   3388000052 Utilization:  0
CYCLE:   3388000052 Utilization ex q (incomplete):  0
CYCLE:   3390000052 Utilization ld q (incomplete):  0
CYCLE:   3390000052 RDMA bytes rec:          0
CYCLE:   3390000052 Utilization st q:  0
CYCLE:   3390000052 Utilization ld q:  0
CYCLE:   3390000052 Utilization:  0
CYCLE:   3390000052 Utilization ld q:  0
CYCLE:   3390000052 Utilization st q:  0
CYCLE:   3390000052 rdma_total_latency:          0
CYCLE:   3390000052 Utilization st q (incomplete):  0
CYCLE:   3390000052 WDMA bytes sent:          0
CYCLE:   3390000052 Utilization ex q:  0
CYCLE:   3390000052 Utilization ex q (incomplete):  0
CYCLE:   3390000052 Utilization st q (incomplete):  0
CYCLE:   3390000052 Utilization ld q (incomplete):  0
CYCLE:   3390000052 WDMA total latency:          0
CYCLE:   3390000052 Utilization ex q:  0
CYCLE:   3390000052 Utilization:  0
CYCLE:   3390000052 Utilization ex q (incomplete):  0
CYCLE:   3392000052 Utilization ld q (incomplete):  0
CYCLE:   3392000052 RDMA bytes rec:          0
CYCLE:   3392000052 Utilization st q:  0
CYCLE:   3392000052 Utilization ld q:  0
CYCLE:   3392000052 Utilization:  0
CYCLE:   3392000052 Utilization ld q:  0
CYCLE:   3392000052 Utilization st q:  0
CYCLE:   3392000052 rdma_total_latency:          0
CYCLE:   3392000052 Utilization st q (incomplete):  0
CYCLE:   3392000052 WDMA bytes sent:          0
CYCLE:   3392000052 Utilization ex q:  0
CYCLE:   3392000052 Utilization ex q (incomplete):  0
CYCLE:   3392000052 Utilization st q (incomplete):  0
CYCLE:   3392000052 Utilization ld q (incomplete):  0
CYCLE:   3392000052 WDMA total latency:          0
CYCLE:   3392000052 Utilization ex q:  0
CYCLE:   3392000052 Utilization:  0
CYCLE:   3392000052 Utilization ex q (incomplete):  0
CYCLE:   3394000052 Utilization ld q (incomplete):  0
CYCLE:   3394000052 RDMA bytes rec:          0
CYCLE:   3394000052 Utilization st q:  0
CYCLE:   3394000052 Utilization ld q:  0
CYCLE:   3394000052 Utilization:  0
CYCLE:   3394000052 Utilization ld q:  0
CYCLE:   3394000052 Utilization st q:  0
CYCLE:   3394000052 rdma_total_latency:          0
CYCLE:   3394000052 Utilization st q (incomplete):  0
CYCLE:   3394000052 WDMA bytes sent:          0
CYCLE:   3394000052 Utilization ex q:  0
CYCLE:   3394000052 Utilization ex q (incomplete):  0
CYCLE:   3394000052 Utilization st q (incomplete):  0
CYCLE:   3394000052 Utilization ld q (incomplete):  0
CYCLE:   3394000052 WDMA total latency:          0
CYCLE:   3394000052 Utilization ex q:  0
CYCLE:   3394000052 Utilization:  0
CYCLE:   3394000052 Utilization ex q (incomplete):  0
CYCLE:   3396000052 Utilization ld q (incomplete):  0
CYCLE:   3396000052 RDMA bytes rec:          0
CYCLE:   3396000052 Utilization st q:  0
CYCLE:   3396000052 Utilization ld q:  0
CYCLE:   3396000052 Utilization:  0
CYCLE:   3396000052 Utilization ld q:  0
CYCLE:   3396000052 Utilization st q:  0
CYCLE:   3396000052 rdma_total_latency:          0
CYCLE:   3396000052 Utilization st q (incomplete):  0
CYCLE:   3396000052 WDMA bytes sent:          0
CYCLE:   3396000052 Utilization ex q:  0
CYCLE:   3396000052 Utilization ex q (incomplete):  0
CYCLE:   3396000052 Utilization st q (incomplete):  0
CYCLE:   3396000052 Utilization ld q (incomplete):  0
CYCLE:   3396000052 WDMA total latency:          0
CYCLE:   3396000052 Utilization ex q:  0
CYCLE:   3396000052 Utilization:  0
CYCLE:   3396000052 Utilization ex q (incomplete):  0
CYCLE:   3398000052 Utilization ld q (incomplete):  0
CYCLE:   3398000052 RDMA bytes rec:          0
CYCLE:   3398000052 Utilization st q:  0
CYCLE:   3398000052 Utilization ld q:  0
CYCLE:   3398000052 Utilization:  0
CYCLE:   3398000052 Utilization ld q:  0
CYCLE:   3398000052 Utilization st q:  0
CYCLE:   3398000052 rdma_total_latency:          0
CYCLE:   3398000052 Utilization st q (incomplete):  0
CYCLE:   3398000052 WDMA bytes sent:          0
CYCLE:   3398000052 Utilization ex q:  0
CYCLE:   3398000052 Utilization ex q (incomplete):  0
CYCLE:   3398000052 Utilization st q (incomplete):  0
CYCLE:   3398000052 Utilization ld q (incomplete):  0
CYCLE:   3398000052 WDMA total latency:          0
CYCLE:   3398000052 Utilization ex q:  0
CYCLE:   3398000052 Utilization:  0
CYCLE:   3398000052 Utilization ex q (incomplete):  0
CYCLE:   3400000052 Utilization ld q (incomplete):  0
CYCLE:   3400000052 RDMA bytes rec:          0
CYCLE:   3400000052 Utilization st q:  0
CYCLE:   3400000052 Utilization ld q:  0
CYCLE:   3400000052 Utilization:  0
CYCLE:   3400000052 Utilization ld q:  0
CYCLE:   3400000052 Utilization st q:  0
CYCLE:   3400000052 rdma_total_latency:          0
CYCLE:   3400000052 Utilization st q (incomplete):  0
CYCLE:   3400000052 WDMA bytes sent:          0
CYCLE:   3400000052 Utilization ex q:  0
CYCLE:   3400000052 Utilization ex q (incomplete):  0
CYCLE:   3400000052 Utilization st q (incomplete):  0
CYCLE:   3400000052 Utilization ld q (incomplete):  0
CYCLE:   3400000052 WDMA total latency:          0
CYCLE:   3400000052 Utilization ex q:  0
CYCLE:   3400000052 Utilization:  0
CYCLE:   3400000052 Utilization ex q (incomplete):  0
CYCLE:   3402000052 Utilization ld q (incomplete):  0
CYCLE:   3402000052 RDMA bytes rec:          0
CYCLE:   3402000052 Utilization st q:  0
CYCLE:   3402000052 Utilization ld q:  0
CYCLE:   3402000052 Utilization:  0
CYCLE:   3402000052 Utilization ld q:  0
CYCLE:   3402000052 Utilization st q:  0
CYCLE:   3402000052 rdma_total_latency:          0
CYCLE:   3402000052 Utilization st q (incomplete):  0
CYCLE:   3402000052 WDMA bytes sent:          0
CYCLE:   3402000052 Utilization ex q:  0
CYCLE:   3402000052 Utilization ex q (incomplete):  0
CYCLE:   3402000052 Utilization st q (incomplete):  0
CYCLE:   3402000052 Utilization ld q (incomplete):  0
CYCLE:   3402000052 WDMA total latency:          0
CYCLE:   3402000052 Utilization ex q:  0
CYCLE:   3402000052 Utilization:  0
CYCLE:   3402000052 Utilization ex q (incomplete):  0
CYCLE:   3404000052 Utilization ld q (incomplete):  0
CYCLE:   3404000052 RDMA bytes rec:          0
CYCLE:   3404000052 Utilization st q:  0
CYCLE:   3404000052 Utilization ld q:  0
CYCLE:   3404000052 Utilization:  0
CYCLE:   3404000052 Utilization ld q:  0
CYCLE:   3404000052 Utilization st q:  0
CYCLE:   3404000052 rdma_total_latency:          0
CYCLE:   3404000052 Utilization st q (incomplete):  0
CYCLE:   3404000052 WDMA bytes sent:          0
CYCLE:   3404000052 Utilization ex q:  0
CYCLE:   3404000052 Utilization ex q (incomplete):  0
CYCLE:   3404000052 Utilization st q (incomplete):  0
CYCLE:   3404000052 Utilization ld q (incomplete):  0
CYCLE:   3404000052 WDMA total latency:          0
CYCLE:   3404000052 Utilization ex q:  0
CYCLE:   3404000052 Utilization:  0
CYCLE:   3404000052 Utilization ex q (incomplete):  0
CYCLE:   3406000052 Utilization ld q (incomplete):  0
CYCLE:   3406000052 RDMA bytes rec:          0
CYCLE:   3406000052 Utilization st q:  0
CYCLE:   3406000052 Utilization ld q:  0
CYCLE:   3406000052 Utilization:  0
CYCLE:   3406000052 Utilization ld q:  0
CYCLE:   3406000052 Utilization st q:  0
CYCLE:   3406000052 rdma_total_latency:          0
CYCLE:   3406000052 Utilization st q (incomplete):  0
CYCLE:   3406000052 WDMA bytes sent:          0
CYCLE:   3406000052 Utilization ex q:  0
CYCLE:   3406000052 Utilization ex q (incomplete):  0
CYCLE:   3406000052 Utilization st q (incomplete):  0
CYCLE:   3406000052 Utilization ld q (incomplete):  0
CYCLE:   3406000052 WDMA total latency:          0
CYCLE:   3406000052 Utilization ex q:  0
CYCLE:   3406000052 Utilization:  0
CYCLE:   3406000052 Utilization ex q (incomplete):  0
CYCLE:   3408000052 Utilization ld q (incomplete):  0
CYCLE:   3408000052 RDMA bytes rec:          0
CYCLE:   3408000052 Utilization st q:  0
CYCLE:   3408000052 Utilization ld q:  0
CYCLE:   3408000052 Utilization:  0
CYCLE:   3408000052 Utilization ld q:  0
CYCLE:   3408000052 Utilization st q:  0
CYCLE:   3408000052 rdma_total_latency:          0
CYCLE:   3408000052 Utilization st q (incomplete):  0
CYCLE:   3408000052 WDMA bytes sent:          0
CYCLE:   3408000052 Utilization ex q:  0
CYCLE:   3408000052 Utilization ex q (incomplete):  0
CYCLE:   3408000052 Utilization st q (incomplete):  0
CYCLE:   3408000052 Utilization ld q (incomplete):  0
CYCLE:   3408000052 WDMA total latency:          0
CYCLE:   3408000052 Utilization ex q:  0
CYCLE:   3408000052 Utilization:  0
CYCLE:   3408000052 Utilization ex q (incomplete):  0
CYCLE:   3410000052 Utilization ld q (incomplete):  0
CYCLE:   3410000052 RDMA bytes rec:          0
CYCLE:   3410000052 Utilization st q:  0
CYCLE:   3410000052 Utilization ld q:  0
CYCLE:   3410000052 Utilization:  0
CYCLE:   3410000052 Utilization ld q:  0
CYCLE:   3410000052 Utilization st q:  0
CYCLE:   3410000052 rdma_total_latency:          0
CYCLE:   3410000052 Utilization st q (incomplete):  0
CYCLE:   3410000052 WDMA bytes sent:          0
CYCLE:   3410000052 Utilization ex q:  0
CYCLE:   3410000052 Utilization ex q (incomplete):  0
CYCLE:   3410000052 Utilization st q (incomplete):  0
CYCLE:   3410000052 Utilization ld q (incomplete):  0
CYCLE:   3410000052 WDMA total latency:          0
CYCLE:   3410000052 Utilization ex q:  0
CYCLE:   3410000052 Utilization:  0
CYCLE:   3410000052 Utilization ex q (incomplete):  0
CYCLE:   3412000052 Utilization ld q (incomplete):  0
CYCLE:   3412000052 RDMA bytes rec:          0
CYCLE:   3412000052 Utilization st q:  0
CYCLE:   3412000052 Utilization ld q:  0
CYCLE:   3412000052 Utilization:  0
CYCLE:   3412000052 Utilization ld q:  0
CYCLE:   3412000052 Utilization st q:  0
CYCLE:   3412000052 rdma_total_latency:          0
CYCLE:   3412000052 Utilization st q (incomplete):  0
CYCLE:   3412000052 WDMA bytes sent:          0
CYCLE:   3412000052 Utilization ex q:  0
CYCLE:   3412000052 Utilization ex q (incomplete):  0
CYCLE:   3412000052 Utilization st q (incomplete):  0
CYCLE:   3412000052 Utilization ld q (incomplete):  0
CYCLE:   3412000052 WDMA total latency:          0
CYCLE:   3412000052 Utilization ex q:  0
CYCLE:   3412000052 Utilization:  0
CYCLE:   3412000052 Utilization ex q (incomplete):  0
CYCLE:   3414000052 Utilization ld q (incomplete):  0
CYCLE:   3414000052 RDMA bytes rec:          0
CYCLE:   3414000052 Utilization st q:  0
CYCLE:   3414000052 Utilization ld q:  0
CYCLE:   3414000052 Utilization:  0
CYCLE:   3414000052 Utilization ld q:  0
CYCLE:   3414000052 Utilization st q:  0
CYCLE:   3414000052 rdma_total_latency:          0
CYCLE:   3414000052 Utilization st q (incomplete):  0
CYCLE:   3414000052 WDMA bytes sent:          0
CYCLE:   3414000052 Utilization ex q:  0
CYCLE:   3414000052 Utilization ex q (incomplete):  0
CYCLE:   3414000052 Utilization st q (incomplete):  0
CYCLE:   3414000052 Utilization ld q (incomplete):  0
CYCLE:   3414000052 WDMA total latency:          0
CYCLE:   3414000052 Utilization ex q:  0
CYCLE:   3414000052 Utilization:  0
CYCLE:   3414000052 Utilization ex q (incomplete):  0
CYCLE:   3416000052 Utilization ld q (incomplete):  0
CYCLE:   3416000052 RDMA bytes rec:          0
CYCLE:   3416000052 Utilization st q:  0
CYCLE:   3416000052 Utilization ld q:  0
CYCLE:   3416000052 Utilization:  0
CYCLE:   3416000052 Utilization ld q:  0
CYCLE:   3416000052 Utilization st q:  0
CYCLE:   3416000052 rdma_total_latency:          0
CYCLE:   3416000052 Utilization st q (incomplete):  0
CYCLE:   3416000052 WDMA bytes sent:          0
CYCLE:   3416000052 Utilization ex q:  0
CYCLE:   3416000052 Utilization ex q (incomplete):  0
CYCLE:   3416000052 Utilization st q (incomplete):  0
CYCLE:   3416000052 Utilization ld q (incomplete):  0
CYCLE:   3416000052 WDMA total latency:          0
CYCLE:   3416000052 Utilization ex q:  0
CYCLE:   3416000052 Utilization:  0
CYCLE:   3416000052 Utilization ex q (incomplete):  0
CYCLE:   3418000052 Utilization ld q (incomplete):  0
CYCLE:   3418000052 RDMA bytes rec:          0
CYCLE:   3418000052 Utilization st q:  0
CYCLE:   3418000052 Utilization ld q:  0
CYCLE:   3418000052 Utilization:  0
CYCLE:   3418000052 Utilization ld q:  0
CYCLE:   3418000052 Utilization st q:  0
CYCLE:   3418000052 rdma_total_latency:          0
CYCLE:   3418000052 Utilization st q (incomplete):  0
CYCLE:   3418000052 WDMA bytes sent:          0
CYCLE:   3418000052 Utilization ex q:  0
CYCLE:   3418000052 Utilization ex q (incomplete):  0
CYCLE:   3418000052 Utilization st q (incomplete):  0
CYCLE:   3418000052 Utilization ld q (incomplete):  0
CYCLE:   3418000052 WDMA total latency:          0
CYCLE:   3418000052 Utilization ex q:  0
CYCLE:   3418000052 Utilization:  0
CYCLE:   3418000052 Utilization ex q (incomplete):  0
CYCLE:   3420000052 Utilization ld q (incomplete):  0
CYCLE:   3420000052 RDMA bytes rec:          0
CYCLE:   3420000052 Utilization st q:  0
CYCLE:   3420000052 Utilization ld q:  0
CYCLE:   3420000052 Utilization:  0
CYCLE:   3420000052 Utilization ld q:  0
CYCLE:   3420000052 Utilization st q:  0
CYCLE:   3420000052 rdma_total_latency:          0
CYCLE:   3420000052 Utilization st q (incomplete):  0
CYCLE:   3420000052 WDMA bytes sent:          0
CYCLE:   3420000052 Utilization ex q:  0
CYCLE:   3420000052 Utilization ex q (incomplete):  0
CYCLE:   3420000052 Utilization st q (incomplete):  0
CYCLE:   3420000052 Utilization ld q (incomplete):  0
CYCLE:   3420000052 WDMA total latency:          0
CYCLE:   3420000052 Utilization ex q:  0
CYCLE:   3420000052 Utilization:  0
CYCLE:   3420000052 Utilization ex q (incomplete):  0
CYCLE:   3422000052 Utilization ld q (incomplete):  0
CYCLE:   3422000052 RDMA bytes rec:          0
CYCLE:   3422000052 Utilization st q:  0
CYCLE:   3422000052 Utilization ld q:  0
CYCLE:   3422000052 Utilization:  0
CYCLE:   3422000052 Utilization ld q:  0
CYCLE:   3422000052 Utilization st q:  0
CYCLE:   3422000052 rdma_total_latency:          0
CYCLE:   3422000052 Utilization st q (incomplete):  0
CYCLE:   3422000052 WDMA bytes sent:          0
CYCLE:   3422000052 Utilization ex q:  0
CYCLE:   3422000052 Utilization ex q (incomplete):  0
CYCLE:   3422000052 Utilization st q (incomplete):  0
CYCLE:   3422000052 Utilization ld q (incomplete):  0
CYCLE:   3422000052 WDMA total latency:          0
CYCLE:   3422000052 Utilization ex q:  0
CYCLE:   3422000052 Utilization:  0
CYCLE:   3422000052 Utilization ex q (incomplete):  0
CYCLE:   3424000052 Utilization ld q (incomplete):  0
CYCLE:   3424000052 RDMA bytes rec:          0
CYCLE:   3424000052 Utilization st q:  0
CYCLE:   3424000052 Utilization ld q:  0
CYCLE:   3424000052 Utilization:  0
CYCLE:   3424000052 Utilization ld q:  0
CYCLE:   3424000052 Utilization st q:  0
CYCLE:   3424000052 rdma_total_latency:          0
CYCLE:   3424000052 Utilization st q (incomplete):  0
CYCLE:   3424000052 WDMA bytes sent:          0
CYCLE:   3424000052 Utilization ex q:  0
CYCLE:   3424000052 Utilization ex q (incomplete):  0
CYCLE:   3424000052 Utilization st q (incomplete):  0
CYCLE:   3424000052 Utilization ld q (incomplete):  0
CYCLE:   3424000052 WDMA total latency:          0
CYCLE:   3424000052 Utilization ex q:  0
CYCLE:   3424000052 Utilization:  0
CYCLE:   3424000052 Utilization ex q (incomplete):  0
CYCLE:   3426000052 Utilization ld q (incomplete):  0
CYCLE:   3426000052 RDMA bytes rec:          0
CYCLE:   3426000052 Utilization st q:  0
CYCLE:   3426000052 Utilization ld q:  0
CYCLE:   3426000052 Utilization:  0
CYCLE:   3426000052 Utilization ld q:  0
CYCLE:   3426000052 Utilization st q:  0
CYCLE:   3426000052 rdma_total_latency:          0
CYCLE:   3426000052 Utilization st q (incomplete):  0
CYCLE:   3426000052 WDMA bytes sent:          0
CYCLE:   3426000052 Utilization ex q:  0
CYCLE:   3426000052 Utilization ex q (incomplete):  0
CYCLE:   3426000052 Utilization st q (incomplete):  0
CYCLE:   3426000052 Utilization ld q (incomplete):  0
CYCLE:   3426000052 WDMA total latency:          0
CYCLE:   3426000052 Utilization ex q:  0
CYCLE:   3426000052 Utilization:  0
CYCLE:   3426000052 Utilization ex q (incomplete):  0
CYCLE:   3428000052 Utilization ld q (incomplete):  0
CYCLE:   3428000052 RDMA bytes rec:          0
CYCLE:   3428000052 Utilization st q:  0
CYCLE:   3428000052 Utilization ld q:  0
CYCLE:   3428000052 Utilization:  0
CYCLE:   3428000052 Utilization ld q:  0
CYCLE:   3428000052 Utilization st q:  0
CYCLE:   3428000052 rdma_total_latency:          0
CYCLE:   3428000052 Utilization st q (incomplete):  0
CYCLE:   3428000052 WDMA bytes sent:          0
CYCLE:   3428000052 Utilization ex q:  0
CYCLE:   3428000052 Utilization ex q (incomplete):  0
CYCLE:   3428000052 Utilization st q (incomplete):  0
CYCLE:   3428000052 Utilization ld q (incomplete):  0
CYCLE:   3428000052 WDMA total latency:          0
CYCLE:   3428000052 Utilization ex q:  0
CYCLE:   3428000052 Utilization:  0
CYCLE:   3428000052 Utilization ex q (incomplete):  0
CYCLE:   3430000052 Utilization ld q (incomplete):  0
CYCLE:   3430000052 RDMA bytes rec:          0
CYCLE:   3430000052 Utilization st q:  0
CYCLE:   3430000052 Utilization ld q:  0
CYCLE:   3430000052 Utilization:  0
CYCLE:   3430000052 Utilization ld q:  0
CYCLE:   3430000052 Utilization st q:  0
CYCLE:   3430000052 rdma_total_latency:          0
CYCLE:   3430000052 Utilization st q (incomplete):  0
CYCLE:   3430000052 WDMA bytes sent:          0
CYCLE:   3430000052 Utilization ex q:  0
CYCLE:   3430000052 Utilization ex q (incomplete):  0
CYCLE:   3430000052 Utilization st q (incomplete):  0
CYCLE:   3430000052 Utilization ld q (incomplete):  0
CYCLE:   3430000052 WDMA total latency:          0
CYCLE:   3430000052 Utilization ex q:  0
CYCLE:   3430000052 Utilization:  0
CYCLE:   3430000052 Utilization ex q (incomplete):  0
CYCLE:   3432000052 Utilization ld q (incomplete):  0
CYCLE:   3432000052 RDMA bytes rec:          0
CYCLE:   3432000052 Utilization st q:  0
CYCLE:   3432000052 Utilization ld q:  0
CYCLE:   3432000052 Utilization:  0
CYCLE:   3432000052 Utilization ld q:  0
CYCLE:   3432000052 Utilization st q:  0
CYCLE:   3432000052 rdma_total_latency:          0
CYCLE:   3432000052 Utilization st q (incomplete):  0
CYCLE:   3432000052 WDMA bytes sent:          0
CYCLE:   3432000052 Utilization ex q:  0
CYCLE:   3432000052 Utilization ex q (incomplete):  0
CYCLE:   3432000052 Utilization st q (incomplete):  0
CYCLE:   3432000052 Utilization ld q (incomplete):  0
CYCLE:   3432000052 WDMA total latency:          0
CYCLE:   3432000052 Utilization ex q:  0
CYCLE:   3432000052 Utilization:  0
CYCLE:   3432000052 Utilization ex q (incomplete):  0
CYCLE:   3434000052 Utilization ld q (incomplete):  0
CYCLE:   3434000052 RDMA bytes rec:          0
CYCLE:   3434000052 Utilization st q:  0
CYCLE:   3434000052 Utilization ld q:  0
CYCLE:   3434000052 Utilization:  0
CYCLE:   3434000052 Utilization ld q:  0
CYCLE:   3434000052 Utilization st q:  0
CYCLE:   3434000052 rdma_total_latency:          0
CYCLE:   3434000052 Utilization st q (incomplete):  0
CYCLE:   3434000052 WDMA bytes sent:          0
CYCLE:   3434000052 Utilization ex q:  0
CYCLE:   3434000052 Utilization ex q (incomplete):  0
CYCLE:   3434000052 Utilization st q (incomplete):  0
CYCLE:   3434000052 Utilization ld q (incomplete):  0
CYCLE:   3434000052 WDMA total latency:          0
CYCLE:   3434000052 Utilization ex q:  0
CYCLE:   3434000052 Utilization:  0
CYCLE:   3434000052 Utilization ex q (incomplete):  0
CYCLE:   3436000052 Utilization ld q (incomplete):  0
CYCLE:   3436000052 RDMA bytes rec:          0
CYCLE:   3436000052 Utilization st q:  0
CYCLE:   3436000052 Utilization ld q:  0
CYCLE:   3436000052 Utilization:  0
CYCLE:   3436000052 Utilization ld q:  0
CYCLE:   3436000052 Utilization st q:  0
CYCLE:   3436000052 rdma_total_latency:          0
CYCLE:   3436000052 Utilization st q (incomplete):  0
CYCLE:   3436000052 WDMA bytes sent:          0
CYCLE:   3436000052 Utilization ex q:  0
CYCLE:   3436000052 Utilization ex q (incomplete):  0
CYCLE:   3436000052 Utilization st q (incomplete):  0
CYCLE:   3436000052 Utilization ld q (incomplete):  0
CYCLE:   3436000052 WDMA total latency:          0
CYCLE:   3436000052 Utilization ex q:  0
CYCLE:   3436000052 Utilization:  0
CYCLE:   3436000052 Utilization ex q (incomplete):  0
CYCLE:   3438000052 Utilization ld q (incomplete):  0
CYCLE:   3438000052 RDMA bytes rec:          0
CYCLE:   3438000052 Utilization st q:  0
CYCLE:   3438000052 Utilization ld q:  0
CYCLE:   3438000052 Utilization:  0
CYCLE:   3438000052 Utilization ld q:  0
CYCLE:   3438000052 Utilization st q:  0
CYCLE:   3438000052 rdma_total_latency:          0
CYCLE:   3438000052 Utilization st q (incomplete):  0
CYCLE:   3438000052 WDMA bytes sent:          0
CYCLE:   3438000052 Utilization ex q:  0
CYCLE:   3438000052 Utilization ex q (incomplete):  0
CYCLE:   3438000052 Utilization st q (incomplete):  0
CYCLE:   3438000052 Utilization ld q (incomplete):  0
CYCLE:   3438000052 WDMA total latency:          0
CYCLE:   3438000052 Utilization ex q:  0
CYCLE:   3438000052 Utilization:  0
CYCLE:   3438000052 Utilization ex q (incomplete):  0
CYCLE:   3440000052 Utilization ld q (incomplete):  0
CYCLE:   3440000052 RDMA bytes rec:          0
CYCLE:   3440000052 Utilization st q:  0
CYCLE:   3440000052 Utilization ld q:  0
CYCLE:   3440000052 Utilization:  0
CYCLE:   3440000052 Utilization ld q:  0
CYCLE:   3440000052 Utilization st q:  0
CYCLE:   3440000052 rdma_total_latency:          0
CYCLE:   3440000052 Utilization st q (incomplete):  0
CYCLE:   3440000052 WDMA bytes sent:          0
CYCLE:   3440000052 Utilization ex q:  0
CYCLE:   3440000052 Utilization ex q (incomplete):  0
CYCLE:   3440000052 Utilization st q (incomplete):  0
CYCLE:   3440000052 Utilization ld q (incomplete):  0
CYCLE:   3440000052 WDMA total latency:          0
CYCLE:   3440000052 Utilization ex q:  0
CYCLE:   3440000052 Utilization:  0
CYCLE:   3440000052 Utilization ex q (incomplete):  0
CYCLE:   3442000052 Utilization ld q (incomplete):  0
CYCLE:   3442000052 RDMA bytes rec:          0
CYCLE:   3442000052 Utilization st q:  0
CYCLE:   3442000052 Utilization ld q:  0
CYCLE:   3442000052 Utilization:  0
CYCLE:   3442000052 Utilization ld q:  0
CYCLE:   3442000052 Utilization st q:  0
CYCLE:   3442000052 rdma_total_latency:          0
CYCLE:   3442000052 Utilization st q (incomplete):  0
CYCLE:   3442000052 WDMA bytes sent:          0
CYCLE:   3442000052 Utilization ex q:  0
CYCLE:   3442000052 Utilization ex q (incomplete):  0
CYCLE:   3442000052 Utilization st q (incomplete):  0
CYCLE:   3442000052 Utilization ld q (incomplete):  0
CYCLE:   3442000052 WDMA total latency:          0
CYCLE:   3442000052 Utilization ex q:  0
CYCLE:   3442000052 Utilization:  0
CYCLE:   3442000052 Utilization ex q (incomplete):  0
CYCLE:   3444000052 Utilization ld q (incomplete):  0
CYCLE:   3444000052 RDMA bytes rec:          0
CYCLE:   3444000052 Utilization st q:  0
CYCLE:   3444000052 Utilization ld q:  0
CYCLE:   3444000052 Utilization:  0
CYCLE:   3444000052 Utilization ld q:  0
CYCLE:   3444000052 Utilization st q:  0
CYCLE:   3444000052 rdma_total_latency:          0
CYCLE:   3444000052 Utilization st q (incomplete):  0
CYCLE:   3444000052 WDMA bytes sent:          0
CYCLE:   3444000052 Utilization ex q:  0
CYCLE:   3444000052 Utilization ex q (incomplete):  0
CYCLE:   3444000052 Utilization st q (incomplete):  0
CYCLE:   3444000052 Utilization ld q (incomplete):  0
CYCLE:   3444000052 WDMA total latency:          0
CYCLE:   3444000052 Utilization ex q:  0
CYCLE:   3444000052 Utilization:  0
CYCLE:   3444000052 Utilization ex q (incomplete):  0
CYCLE:   3446000052 Utilization ld q (incomplete):  0
CYCLE:   3446000052 RDMA bytes rec:          0
CYCLE:   3446000052 Utilization st q:  0
CYCLE:   3446000052 Utilization ld q:  0
CYCLE:   3446000052 Utilization:  0
CYCLE:   3446000052 Utilization ld q:  0
CYCLE:   3446000052 Utilization st q:  0
CYCLE:   3446000052 rdma_total_latency:          0
CYCLE:   3446000052 Utilization st q (incomplete):  0
CYCLE:   3446000052 WDMA bytes sent:          0
CYCLE:   3446000052 Utilization ex q:  0
CYCLE:   3446000052 Utilization ex q (incomplete):  0
CYCLE:   3446000052 Utilization st q (incomplete):  0
CYCLE:   3446000052 Utilization ld q (incomplete):  0
CYCLE:   3446000052 WDMA total latency:          0
CYCLE:   3446000052 Utilization ex q:  0
CYCLE:   3446000052 Utilization:  0
CYCLE:   3446000052 Utilization ex q (incomplete):  0
CYCLE:   3448000052 Utilization ld q (incomplete):  0
CYCLE:   3448000052 RDMA bytes rec:          0
CYCLE:   3448000052 Utilization st q:  0
CYCLE:   3448000052 Utilization ld q:  0
CYCLE:   3448000052 Utilization:  0
CYCLE:   3448000052 Utilization ld q:  0
CYCLE:   3448000052 Utilization st q:  0
CYCLE:   3448000052 rdma_total_latency:          0
CYCLE:   3448000052 Utilization st q (incomplete):  0
CYCLE:   3448000052 WDMA bytes sent:          0
CYCLE:   3448000052 Utilization ex q:  0
CYCLE:   3448000052 Utilization ex q (incomplete):  0
CYCLE:   3448000052 Utilization st q (incomplete):  0
CYCLE:   3448000052 Utilization ld q (incomplete):  0
CYCLE:   3448000052 WDMA total latency:          0
CYCLE:   3448000052 Utilization ex q:  0
CYCLE:   3448000052 Utilization:  0
CYCLE:   3448000052 Utilization ex q (incomplete):  0
CYCLE:   3450000052 Utilization ld q (incomplete):  0
CYCLE:   3450000052 RDMA bytes rec:          0
CYCLE:   3450000052 Utilization st q:  0
CYCLE:   3450000052 Utilization ld q:  0
CYCLE:   3450000052 Utilization:  0
CYCLE:   3450000052 Utilization ld q:  0
CYCLE:   3450000052 Utilization st q:  0
CYCLE:   3450000052 rdma_total_latency:          0
CYCLE:   3450000052 Utilization st q (incomplete):  0
CYCLE:   3450000052 WDMA bytes sent:          0
CYCLE:   3450000052 Utilization ex q:  0
CYCLE:   3450000052 Utilization ex q (incomplete):  0
CYCLE:   3450000052 Utilization st q (incomplete):  0
CYCLE:   3450000052 Utilization ld q (incomplete):  0
CYCLE:   3450000052 WDMA total latency:          0
CYCLE:   3450000052 Utilization ex q:  0
CYCLE:   3450000052 Utilization:  0
CYCLE:   3450000052 Utilization ex q (incomplete):  0
CYCLE:   3452000052 Utilization ld q (incomplete):  0
CYCLE:   3452000052 RDMA bytes rec:          0
CYCLE:   3452000052 Utilization st q:  0
CYCLE:   3452000052 Utilization ld q:  0
CYCLE:   3452000052 Utilization:  0
CYCLE:   3452000052 Utilization ld q:  0
CYCLE:   3452000052 Utilization st q:  0
CYCLE:   3452000052 rdma_total_latency:          0
CYCLE:   3452000052 Utilization st q (incomplete):  0
CYCLE:   3452000052 WDMA bytes sent:          0
CYCLE:   3452000052 Utilization ex q:  0
CYCLE:   3452000052 Utilization ex q (incomplete):  0
CYCLE:   3452000052 Utilization st q (incomplete):  0
CYCLE:   3452000052 Utilization ld q (incomplete):  0
CYCLE:   3452000052 WDMA total latency:          0
CYCLE:   3452000052 Utilization ex q:  0
CYCLE:   3452000052 Utilization:  0
CYCLE:   3452000052 Utilization ex q (incomplete):  0
CYCLE:   3454000052 Utilization ld q (incomplete):  0
CYCLE:   3454000052 RDMA bytes rec:          0
CYCLE:   3454000052 Utilization st q:  0
CYCLE:   3454000052 Utilization ld q:  0
CYCLE:   3454000052 Utilization:  0
CYCLE:   3454000052 Utilization ld q:  0
CYCLE:   3454000052 Utilization st q:  0
CYCLE:   3454000052 rdma_total_latency:          0
CYCLE:   3454000052 Utilization st q (incomplete):  0
CYCLE:   3454000052 WDMA bytes sent:          0
CYCLE:   3454000052 Utilization ex q:  0
CYCLE:   3454000052 Utilization ex q (incomplete):  0
CYCLE:   3454000052 Utilization st q (incomplete):  0
CYCLE:   3454000052 Utilization ld q (incomplete):  0
CYCLE:   3454000052 WDMA total latency:          0
CYCLE:   3454000052 Utilization ex q:  0
CYCLE:   3454000052 Utilization:  0
CYCLE:   3454000052 Utilization ex q (incomplete):  0
CYCLE:   3456000052 Utilization ld q (incomplete):  0
CYCLE:   3456000052 RDMA bytes rec:          0
CYCLE:   3456000052 Utilization st q:  0
CYCLE:   3456000052 Utilization ld q:  0
CYCLE:   3456000052 Utilization:  0
CYCLE:   3456000052 Utilization ld q:  0
CYCLE:   3456000052 Utilization st q:  0
CYCLE:   3456000052 rdma_total_latency:          0
CYCLE:   3456000052 Utilization st q (incomplete):  0
CYCLE:   3456000052 WDMA bytes sent:          0
CYCLE:   3456000052 Utilization ex q:  0
CYCLE:   3456000052 Utilization ex q (incomplete):  0
CYCLE:   3456000052 Utilization st q (incomplete):  0
CYCLE:   3456000052 Utilization ld q (incomplete):  0
CYCLE:   3456000052 WDMA total latency:          0
CYCLE:   3456000052 Utilization ex q:  0
CYCLE:   3456000052 Utilization:  0
CYCLE:   3456000052 Utilization ex q (incomplete):  0
CYCLE:   3458000052 Utilization ld q (incomplete):  0
CYCLE:   3458000052 RDMA bytes rec:          0
CYCLE:   3458000052 Utilization st q:  0
CYCLE:   3458000052 Utilization ld q:  0
CYCLE:   3458000052 Utilization:  0
CYCLE:   3458000052 Utilization ld q:  0
CYCLE:   3458000052 Utilization st q:  0
CYCLE:   3458000052 rdma_total_latency:          0
CYCLE:   3458000052 Utilization st q (incomplete):  0
CYCLE:   3458000052 WDMA bytes sent:          0
CYCLE:   3458000052 Utilization ex q:  0
CYCLE:   3458000052 Utilization ex q (incomplete):  0
CYCLE:   3458000052 Utilization st q (incomplete):  0
CYCLE:   3458000052 Utilization ld q (incomplete):  0
CYCLE:   3458000052 WDMA total latency:          0
CYCLE:   3458000052 Utilization ex q:  0
CYCLE:   3458000052 Utilization:  0
CYCLE:   3458000052 Utilization ex q (incomplete):  0
CYCLE:   3460000052 Utilization ld q (incomplete):  0
CYCLE:   3460000052 RDMA bytes rec:          0
CYCLE:   3460000052 Utilization st q:  0
CYCLE:   3460000052 Utilization ld q:  0
CYCLE:   3460000052 Utilization:  0
CYCLE:   3460000052 Utilization ld q:  0
CYCLE:   3460000052 Utilization st q:  0
CYCLE:   3460000052 rdma_total_latency:          0
CYCLE:   3460000052 Utilization st q (incomplete):  0
CYCLE:   3460000052 WDMA bytes sent:          0
CYCLE:   3460000052 Utilization ex q:  0
CYCLE:   3460000052 Utilization ex q (incomplete):  0
CYCLE:   3460000052 Utilization st q (incomplete):  0
CYCLE:   3460000052 Utilization ld q (incomplete):  0
CYCLE:   3460000052 WDMA total latency:          0
CYCLE:   3460000052 Utilization ex q:  0
CYCLE:   3460000052 Utilization:  0
CYCLE:   3460000052 Utilization ex q (incomplete):  0
CYCLE:   3462000052 Utilization ld q (incomplete):  0
CYCLE:   3462000052 RDMA bytes rec:          0
CYCLE:   3462000052 Utilization st q:  0
CYCLE:   3462000052 Utilization ld q:  0
CYCLE:   3462000052 Utilization:  0
CYCLE:   3462000052 Utilization ld q:  0
CYCLE:   3462000052 Utilization st q:  0
CYCLE:   3462000052 rdma_total_latency:          0
CYCLE:   3462000052 Utilization st q (incomplete):  0
CYCLE:   3462000052 WDMA bytes sent:          0
CYCLE:   3462000052 Utilization ex q:  0
CYCLE:   3462000052 Utilization ex q (incomplete):  0
CYCLE:   3462000052 Utilization st q (incomplete):  0
CYCLE:   3462000052 Utilization ld q (incomplete):  0
CYCLE:   3462000052 WDMA total latency:          0
CYCLE:   3462000052 Utilization ex q:  0
CYCLE:   3462000052 Utilization:  0
CYCLE:   3462000052 Utilization ex q (incomplete):  0
CYCLE:   3464000052 Utilization ld q (incomplete):  0
CYCLE:   3464000052 RDMA bytes rec:          0
CYCLE:   3464000052 Utilization st q:  0
CYCLE:   3464000052 Utilization ld q:  0
CYCLE:   3464000052 Utilization:  0
CYCLE:   3464000052 Utilization ld q:  0
CYCLE:   3464000052 Utilization st q:  0
CYCLE:   3464000052 rdma_total_latency:          0
CYCLE:   3464000052 Utilization st q (incomplete):  0
CYCLE:   3464000052 WDMA bytes sent:          0
CYCLE:   3464000052 Utilization ex q:  0
CYCLE:   3464000052 Utilization ex q (incomplete):  0
CYCLE:   3464000052 Utilization st q (incomplete):  0
CYCLE:   3464000052 Utilization ld q (incomplete):  0
CYCLE:   3464000052 WDMA total latency:          0
CYCLE:   3464000052 Utilization ex q:  0
CYCLE:   3464000052 Utilization:  0
CYCLE:   3464000052 Utilization ex q (incomplete):  0
CYCLE:   3466000052 Utilization ld q (incomplete):  0
CYCLE:   3466000052 RDMA bytes rec:          0
CYCLE:   3466000052 Utilization st q:  0
CYCLE:   3466000052 Utilization ld q:  0
CYCLE:   3466000052 Utilization:  0
CYCLE:   3466000052 Utilization ld q:  0
CYCLE:   3466000052 Utilization st q:  0
CYCLE:   3466000052 rdma_total_latency:          0
CYCLE:   3466000052 Utilization st q (incomplete):  0
CYCLE:   3466000052 WDMA bytes sent:          0
CYCLE:   3466000052 Utilization ex q:  0
CYCLE:   3466000052 Utilization ex q (incomplete):  0
CYCLE:   3466000052 Utilization st q (incomplete):  0
CYCLE:   3466000052 Utilization ld q (incomplete):  0
CYCLE:   3466000052 WDMA total latency:          0
CYCLE:   3466000052 Utilization ex q:  0
CYCLE:   3466000052 Utilization:  0
CYCLE:   3466000052 Utilization ex q (incomplete):  0
CYCLE:   3468000052 Utilization ld q (incomplete):  0
CYCLE:   3468000052 RDMA bytes rec:          0
CYCLE:   3468000052 Utilization st q:  0
CYCLE:   3468000052 Utilization ld q:  0
CYCLE:   3468000052 Utilization:  0
CYCLE:   3468000052 Utilization ld q:  0
CYCLE:   3468000052 Utilization st q:  0
CYCLE:   3468000052 rdma_total_latency:          0
CYCLE:   3468000052 Utilization st q (incomplete):  0
CYCLE:   3468000052 WDMA bytes sent:          0
CYCLE:   3468000052 Utilization ex q:  0
CYCLE:   3468000052 Utilization ex q (incomplete):  0
CYCLE:   3468000052 Utilization st q (incomplete):  0
CYCLE:   3468000052 Utilization ld q (incomplete):  0
CYCLE:   3468000052 WDMA total latency:          0
CYCLE:   3468000052 Utilization ex q:  0
CYCLE:   3468000052 Utilization:  0
CYCLE:   3468000052 Utilization ex q (incomplete):  0
CYCLE:   3470000052 Utilization ld q (incomplete):  0
CYCLE:   3470000052 RDMA bytes rec:          0
CYCLE:   3470000052 Utilization st q:  0
CYCLE:   3470000052 Utilization ld q:  0
CYCLE:   3470000052 Utilization:  0
CYCLE:   3470000052 Utilization ld q:  0
CYCLE:   3470000052 Utilization st q:  0
CYCLE:   3470000052 rdma_total_latency:          0
CYCLE:   3470000052 Utilization st q (incomplete):  0
CYCLE:   3470000052 WDMA bytes sent:          0
CYCLE:   3470000052 Utilization ex q:  0
CYCLE:   3470000052 Utilization ex q (incomplete):  0
CYCLE:   3470000052 Utilization st q (incomplete):  0
CYCLE:   3470000052 Utilization ld q (incomplete):  0
CYCLE:   3470000052 WDMA total latency:          0
CYCLE:   3470000052 Utilization ex q:  0
CYCLE:   3470000052 Utilization:  0
CYCLE:   3470000052 Utilization ex q (incomplete):  0
CYCLE:   3472000052 Utilization ld q (incomplete):  0
CYCLE:   3472000052 RDMA bytes rec:          0
CYCLE:   3472000052 Utilization st q:  0
CYCLE:   3472000052 Utilization ld q:  0
CYCLE:   3472000052 Utilization:  0
CYCLE:   3472000052 Utilization ld q:  0
CYCLE:   3472000052 Utilization st q:  0
CYCLE:   3472000052 rdma_total_latency:          0
CYCLE:   3472000052 Utilization st q (incomplete):  0
CYCLE:   3472000052 WDMA bytes sent:          0
CYCLE:   3472000052 Utilization ex q:  0
CYCLE:   3472000052 Utilization ex q (incomplete):  0
CYCLE:   3472000052 Utilization st q (incomplete):  0
CYCLE:   3472000052 Utilization ld q (incomplete):  0
CYCLE:   3472000052 WDMA total latency:          0
CYCLE:   3472000052 Utilization ex q:  0
CYCLE:   3472000052 Utilization:  0
CYCLE:   3472000052 Utilization ex q (incomplete):  0
CYCLE:   3474000052 Utilization ld q (incomplete):  0
CYCLE:   3474000052 RDMA bytes rec:          0
CYCLE:   3474000052 Utilization st q:  0
CYCLE:   3474000052 Utilization ld q:  0
CYCLE:   3474000052 Utilization:  0
CYCLE:   3474000052 Utilization ld q:  0
CYCLE:   3474000052 Utilization st q:  0
CYCLE:   3474000052 rdma_total_latency:          0
CYCLE:   3474000052 Utilization st q (incomplete):  0
CYCLE:   3474000052 WDMA bytes sent:          0
CYCLE:   3474000052 Utilization ex q:  0
CYCLE:   3474000052 Utilization ex q (incomplete):  0
CYCLE:   3474000052 Utilization st q (incomplete):  0
CYCLE:   3474000052 Utilization ld q (incomplete):  0
CYCLE:   3474000052 WDMA total latency:          0
CYCLE:   3474000052 Utilization ex q:  0
CYCLE:   3474000052 Utilization:  0
CYCLE:   3474000052 Utilization ex q (incomplete):  0
CYCLE:   3476000052 Utilization ld q (incomplete):  0
CYCLE:   3476000052 RDMA bytes rec:          0
CYCLE:   3476000052 Utilization st q:  0
CYCLE:   3476000052 Utilization ld q:  0
CYCLE:   3476000052 Utilization:  0
CYCLE:   3476000052 Utilization ld q:  0
CYCLE:   3476000052 Utilization st q:  0
CYCLE:   3476000052 rdma_total_latency:          0
CYCLE:   3476000052 Utilization st q (incomplete):  0
CYCLE:   3476000052 WDMA bytes sent:          0
CYCLE:   3476000052 Utilization ex q:  0
CYCLE:   3476000052 Utilization ex q (incomplete):  0
CYCLE:   3476000052 Utilization st q (incomplete):  0
CYCLE:   3476000052 Utilization ld q (incomplete):  0
CYCLE:   3476000052 WDMA total latency:          0
CYCLE:   3476000052 Utilization ex q:  0
CYCLE:   3476000052 Utilization:  0
CYCLE:   3476000052 Utilization ex q (incomplete):  0
CYCLE:   3478000052 Utilization ld q (incomplete):  0
CYCLE:   3478000052 RDMA bytes rec:          0
CYCLE:   3478000052 Utilization st q:  0
CYCLE:   3478000052 Utilization ld q:  0
CYCLE:   3478000052 Utilization:  0
CYCLE:   3478000052 Utilization ld q:  0
CYCLE:   3478000052 Utilization st q:  0
CYCLE:   3478000052 rdma_total_latency:          0
CYCLE:   3478000052 Utilization st q (incomplete):  0
CYCLE:   3478000052 WDMA bytes sent:          0
CYCLE:   3478000052 Utilization ex q:  0
CYCLE:   3478000052 Utilization ex q (incomplete):  0
CYCLE:   3478000052 Utilization st q (incomplete):  0
CYCLE:   3478000052 Utilization ld q (incomplete):  0
CYCLE:   3478000052 WDMA total latency:          0
CYCLE:   3478000052 Utilization ex q:  0
CYCLE:   3478000052 Utilization:  0
CYCLE:   3478000052 Utilization ex q (incomplete):  0
CYCLE:   3480000052 Utilization ld q (incomplete):  0
CYCLE:   3480000052 RDMA bytes rec:          0
CYCLE:   3480000052 Utilization st q:  0
CYCLE:   3480000052 Utilization ld q:  0
CYCLE:   3480000052 Utilization:  0
CYCLE:   3480000052 Utilization ld q:  0
CYCLE:   3480000052 Utilization st q:  0
CYCLE:   3480000052 rdma_total_latency:          0
CYCLE:   3480000052 Utilization st q (incomplete):  0
CYCLE:   3480000052 WDMA bytes sent:          0
CYCLE:   3480000052 Utilization ex q:  0
CYCLE:   3480000052 Utilization ex q (incomplete):  0
CYCLE:   3480000052 Utilization st q (incomplete):  0
CYCLE:   3480000052 Utilization ld q (incomplete):  0
CYCLE:   3480000052 WDMA total latency:          0
CYCLE:   3480000052 Utilization ex q:  0
CYCLE:   3480000052 Utilization:  0
CYCLE:   3480000052 Utilization ex q (incomplete):  0
CYCLE:   3482000052 Utilization ld q (incomplete):  0
CYCLE:   3482000052 RDMA bytes rec:          0
CYCLE:   3482000052 Utilization st q:  0
CYCLE:   3482000052 Utilization ld q:  0
CYCLE:   3482000052 Utilization:  0
CYCLE:   3482000052 Utilization ld q:  0
CYCLE:   3482000052 Utilization st q:  0
CYCLE:   3482000052 rdma_total_latency:          0
CYCLE:   3482000052 Utilization st q (incomplete):  0
CYCLE:   3482000052 WDMA bytes sent:          0
CYCLE:   3482000052 Utilization ex q:  0
CYCLE:   3482000052 Utilization ex q (incomplete):  0
CYCLE:   3482000052 Utilization st q (incomplete):  0
CYCLE:   3482000052 Utilization ld q (incomplete):  0
CYCLE:   3482000052 WDMA total latency:          0
CYCLE:   3482000052 Utilization ex q:  0
CYCLE:   3482000052 Utilization:  0
CYCLE:   3482000052 Utilization ex q (incomplete):  0
CYCLE:   3484000052 Utilization ld q (incomplete):  0
CYCLE:   3484000052 RDMA bytes rec:          0
CYCLE:   3484000052 Utilization st q:  0
CYCLE:   3484000052 Utilization ld q:  0
CYCLE:   3484000052 Utilization:  0
CYCLE:   3484000052 Utilization ld q:  0
CYCLE:   3484000052 Utilization st q:  0
CYCLE:   3484000052 rdma_total_latency:          0
CYCLE:   3484000052 Utilization st q (incomplete):  0
CYCLE:   3484000052 WDMA bytes sent:          0
CYCLE:   3484000052 Utilization ex q:  0
CYCLE:   3484000052 Utilization ex q (incomplete):  0
CYCLE:   3484000052 Utilization st q (incomplete):  0
CYCLE:   3484000052 Utilization ld q (incomplete):  0
CYCLE:   3484000052 WDMA total latency:          0
CYCLE:   3484000052 Utilization ex q:  0
CYCLE:   3484000052 Utilization:  0
CYCLE:   3484000052 Utilization ex q (incomplete):  0
CYCLE:   3486000052 Utilization ld q (incomplete):  0
CYCLE:   3486000052 RDMA bytes rec:          0
CYCLE:   3486000052 Utilization st q:  0
CYCLE:   3486000052 Utilization ld q:  0
CYCLE:   3486000052 Utilization:  0
CYCLE:   3486000052 Utilization ld q:  0
CYCLE:   3486000052 Utilization st q:  0
CYCLE:   3486000052 rdma_total_latency:          0
CYCLE:   3486000052 Utilization st q (incomplete):  0
CYCLE:   3486000052 WDMA bytes sent:          0
CYCLE:   3486000052 Utilization ex q:  0
CYCLE:   3486000052 Utilization ex q (incomplete):  0
CYCLE:   3486000052 Utilization st q (incomplete):  0
CYCLE:   3486000052 Utilization ld q (incomplete):  0
CYCLE:   3486000052 WDMA total latency:          0
CYCLE:   3486000052 Utilization ex q:  0
CYCLE:   3486000052 Utilization:  0
CYCLE:   3486000052 Utilization ex q (incomplete):  0
CYCLE:   3488000052 Utilization ld q (incomplete):  0
CYCLE:   3488000052 RDMA bytes rec:          0
CYCLE:   3488000052 Utilization st q:  0
CYCLE:   3488000052 Utilization ld q:  0
CYCLE:   3488000052 Utilization:  0
CYCLE:   3488000052 Utilization ld q:  0
CYCLE:   3488000052 Utilization st q:  0
CYCLE:   3488000052 rdma_total_latency:          0
CYCLE:   3488000052 Utilization st q (incomplete):  0
CYCLE:   3488000052 WDMA bytes sent:          0
CYCLE:   3488000052 Utilization ex q:  0
CYCLE:   3488000052 Utilization ex q (incomplete):  0
CYCLE:   3488000052 Utilization st q (incomplete):  0
CYCLE:   3488000052 Utilization ld q (incomplete):  0
CYCLE:   3488000052 WDMA total latency:          0
CYCLE:   3488000052 Utilization ex q:  0
CYCLE:   3488000052 Utilization:  0
CYCLE:   3488000052 Utilization ex q (incomplete):  0
CYCLE:   3490000052 Utilization ld q (incomplete):  0
CYCLE:   3490000052 RDMA bytes rec:          0
CYCLE:   3490000052 Utilization st q:  0
CYCLE:   3490000052 Utilization ld q:  0
CYCLE:   3490000052 Utilization:  0
CYCLE:   3490000052 Utilization ld q:  0
CYCLE:   3490000052 Utilization st q:  0
CYCLE:   3490000052 rdma_total_latency:          0
CYCLE:   3490000052 Utilization st q (incomplete):  0
CYCLE:   3490000052 WDMA bytes sent:          0
CYCLE:   3490000052 Utilization ex q:  0
CYCLE:   3490000052 Utilization ex q (incomplete):  0
CYCLE:   3490000052 Utilization st q (incomplete):  0
CYCLE:   3490000052 Utilization ld q (incomplete):  0
CYCLE:   3490000052 WDMA total latency:          0
CYCLE:   3490000052 Utilization ex q:  0
CYCLE:   3490000052 Utilization:  0
CYCLE:   3490000052 Utilization ex q (incomplete):  0
CYCLE:   3492000052 Utilization ld q (incomplete):  0
CYCLE:   3492000052 RDMA bytes rec:          0
CYCLE:   3492000052 Utilization st q:  0
CYCLE:   3492000052 Utilization ld q:  0
CYCLE:   3492000052 Utilization:  0
CYCLE:   3492000052 Utilization ld q:  0
CYCLE:   3492000052 Utilization st q:  0
CYCLE:   3492000052 rdma_total_latency:          0
CYCLE:   3492000052 Utilization st q (incomplete):  0
CYCLE:   3492000052 WDMA bytes sent:          0
CYCLE:   3492000052 Utilization ex q:  0
CYCLE:   3492000052 Utilization ex q (incomplete):  0
CYCLE:   3492000052 Utilization st q (incomplete):  0
CYCLE:   3492000052 Utilization ld q (incomplete):  0
CYCLE:   3492000052 WDMA total latency:          0
CYCLE:   3492000052 Utilization ex q:  0
CYCLE:   3492000052 Utilization:  0
CYCLE:   3492000052 Utilization ex q (incomplete):  0
CYCLE:   3494000052 Utilization ld q (incomplete):  0
CYCLE:   3494000052 RDMA bytes rec:          0
CYCLE:   3494000052 Utilization st q:  0
CYCLE:   3494000052 Utilization ld q:  0
CYCLE:   3494000052 Utilization:  0
CYCLE:   3494000052 Utilization ld q:  0
CYCLE:   3494000052 Utilization st q:  0
CYCLE:   3494000052 rdma_total_latency:          0
CYCLE:   3494000052 Utilization st q (incomplete):  0
CYCLE:   3494000052 WDMA bytes sent:          0
CYCLE:   3494000052 Utilization ex q:  0
CYCLE:   3494000052 Utilization ex q (incomplete):  0
CYCLE:   3494000052 Utilization st q (incomplete):  0
CYCLE:   3494000052 Utilization ld q (incomplete):  0
CYCLE:   3494000052 WDMA total latency:          0
CYCLE:   3494000052 Utilization ex q:  0
CYCLE:   3494000052 Utilization:  0
CYCLE:   3494000052 Utilization ex q (incomplete):  0
CYCLE:   3496000052 Utilization ld q (incomplete):  0
CYCLE:   3496000052 RDMA bytes rec:          0
CYCLE:   3496000052 Utilization st q:  0
CYCLE:   3496000052 Utilization ld q:  0
CYCLE:   3496000052 Utilization:  0
CYCLE:   3496000052 Utilization ld q:  0
CYCLE:   3496000052 Utilization st q:  0
CYCLE:   3496000052 rdma_total_latency:          0
CYCLE:   3496000052 Utilization st q (incomplete):  0
CYCLE:   3496000052 WDMA bytes sent:          0
CYCLE:   3496000052 Utilization ex q:  0
CYCLE:   3496000052 Utilization ex q (incomplete):  0
CYCLE:   3496000052 Utilization st q (incomplete):  0
CYCLE:   3496000052 Utilization ld q (incomplete):  0
CYCLE:   3496000052 WDMA total latency:          0
CYCLE:   3496000052 Utilization ex q:  0
CYCLE:   3496000052 Utilization:  0
CYCLE:   3496000052 Utilization ex q (incomplete):  0
CYCLE:   3498000052 Utilization ld q (incomplete):  0
CYCLE:   3498000052 RDMA bytes rec:          0
CYCLE:   3498000052 Utilization st q:  0
CYCLE:   3498000052 Utilization ld q:  0
CYCLE:   3498000052 Utilization:  0
CYCLE:   3498000052 Utilization ld q:  0
CYCLE:   3498000052 Utilization st q:  0
CYCLE:   3498000052 rdma_total_latency:          0
CYCLE:   3498000052 Utilization st q (incomplete):  0
CYCLE:   3498000052 WDMA bytes sent:          0
CYCLE:   3498000052 Utilization ex q:  0
CYCLE:   3498000052 Utilization ex q (incomplete):  0
CYCLE:   3498000052 Utilization st q (incomplete):  0
CYCLE:   3498000052 Utilization ld q (incomplete):  0
CYCLE:   3498000052 WDMA total latency:          0
CYCLE:   3498000052 Utilization ex q:  0
CYCLE:   3498000052 Utilization:  0
CYCLE:   3498000052 Utilization ex q (incomplete):  0
CYCLE:   3500000052 Utilization ld q (incomplete):  0
CYCLE:   3500000052 RDMA bytes rec:          0
CYCLE:   3500000052 Utilization st q:  0
CYCLE:   3500000052 Utilization ld q:  0
CYCLE:   3500000052 Utilization:  0
CYCLE:   3500000052 Utilization ld q:  0
CYCLE:   3500000052 Utilization st q:  0
CYCLE:   3500000052 rdma_total_latency:          0
CYCLE:   3500000052 Utilization st q (incomplete):  0
CYCLE:   3500000052 WDMA bytes sent:          0
CYCLE:   3500000052 Utilization ex q:  0
CYCLE:   3500000052 Utilization ex q (incomplete):  0
CYCLE:   3500000052 Utilization st q (incomplete):  0
CYCLE:   3500000052 Utilization ld q (incomplete):  0
CYCLE:   3500000052 WDMA total latency:          0
CYCLE:   3500000052 Utilization ex q:  0
CYCLE:   3500000052 Utilization:  0
CYCLE:   3500000052 Utilization ex q (incomplete):  0
CYCLE:   3502000052 Utilization ld q (incomplete):  0
CYCLE:   3502000052 RDMA bytes rec:          0
CYCLE:   3502000052 Utilization st q:  0
CYCLE:   3502000052 Utilization ld q:  0
CYCLE:   3502000052 Utilization:  0
CYCLE:   3502000052 Utilization ld q:  0
CYCLE:   3502000052 Utilization st q:  0
CYCLE:   3502000052 rdma_total_latency:          0
CYCLE:   3502000052 Utilization st q (incomplete):  0
CYCLE:   3502000052 WDMA bytes sent:          0
CYCLE:   3502000052 Utilization ex q:  0
CYCLE:   3502000052 Utilization ex q (incomplete):  0
CYCLE:   3502000052 Utilization st q (incomplete):  0
CYCLE:   3502000052 Utilization ld q (incomplete):  0
CYCLE:   3502000052 WDMA total latency:          0
CYCLE:   3502000052 Utilization ex q:  0
CYCLE:   3502000052 Utilization:  0
CYCLE:   3502000052 Utilization ex q (incomplete):  0
CYCLE:   3504000052 Utilization ld q (incomplete):  0
CYCLE:   3504000052 RDMA bytes rec:          0
CYCLE:   3504000052 Utilization st q:  0
CYCLE:   3504000052 Utilization ld q:  0
CYCLE:   3504000052 Utilization:  0
CYCLE:   3504000052 Utilization ld q:  0
CYCLE:   3504000052 Utilization st q:  0
CYCLE:   3504000052 rdma_total_latency:          0
CYCLE:   3504000052 Utilization st q (incomplete):  0
CYCLE:   3504000052 WDMA bytes sent:          0
CYCLE:   3504000052 Utilization ex q:  0
CYCLE:   3504000052 Utilization ex q (incomplete):  0
CYCLE:   3504000052 Utilization st q (incomplete):  0
CYCLE:   3504000052 Utilization ld q (incomplete):  0
CYCLE:   3504000052 WDMA total latency:          0
CYCLE:   3504000052 Utilization ex q:  0
CYCLE:   3504000052 Utilization:  0
CYCLE:   3504000052 Utilization ex q (incomplete):  0
CYCLE:   3506000052 Utilization ld q (incomplete):  0
CYCLE:   3506000052 RDMA bytes rec:          0
CYCLE:   3506000052 Utilization st q:  0
CYCLE:   3506000052 Utilization ld q:  0
CYCLE:   3506000052 Utilization:  0
CYCLE:   3506000052 Utilization ld q:  0
CYCLE:   3506000052 Utilization st q:  0
CYCLE:   3506000052 rdma_total_latency:          0
CYCLE:   3506000052 Utilization st q (incomplete):  0
CYCLE:   3506000052 WDMA bytes sent:          0
CYCLE:   3506000052 Utilization ex q:  0
CYCLE:   3506000052 Utilization ex q (incomplete):  0
CYCLE:   3506000052 Utilization st q (incomplete):  0
CYCLE:   3506000052 Utilization ld q (incomplete):  0
CYCLE:   3506000052 WDMA total latency:          0
CYCLE:   3506000052 Utilization ex q:  0
CYCLE:   3506000052 Utilization:  0
CYCLE:   3506000052 Utilization ex q (incomplete):  0
CYCLE:   3508000052 Utilization ld q (incomplete):  0
CYCLE:   3508000052 RDMA bytes rec:          0
CYCLE:   3508000052 Utilization st q:  0
CYCLE:   3508000052 Utilization ld q:  0
CYCLE:   3508000052 Utilization:  0
CYCLE:   3508000052 Utilization ld q:  0
CYCLE:   3508000052 Utilization st q:  0
CYCLE:   3508000052 rdma_total_latency:          0
CYCLE:   3508000052 Utilization st q (incomplete):  0
CYCLE:   3508000052 WDMA bytes sent:          0
CYCLE:   3508000052 Utilization ex q:  0
CYCLE:   3508000052 Utilization ex q (incomplete):  0
CYCLE:   3508000052 Utilization st q (incomplete):  0
CYCLE:   3508000052 Utilization ld q (incomplete):  0
CYCLE:   3508000052 WDMA total latency:          0
CYCLE:   3508000052 Utilization ex q:  0
CYCLE:   3508000052 Utilization:  0
CYCLE:   3508000052 Utilization ex q (incomplete):  0
CYCLE:   3510000052 Utilization ld q (incomplete):  0
CYCLE:   3510000052 RDMA bytes rec:          0
CYCLE:   3510000052 Utilization st q:  0
CYCLE:   3510000052 Utilization ld q:  0
CYCLE:   3510000052 Utilization:  0
CYCLE:   3510000052 Utilization ld q:  0
CYCLE:   3510000052 Utilization st q:  0
CYCLE:   3510000052 rdma_total_latency:          0
CYCLE:   3510000052 Utilization st q (incomplete):  0
CYCLE:   3510000052 WDMA bytes sent:          0
CYCLE:   3510000052 Utilization ex q:  0
CYCLE:   3510000052 Utilization ex q (incomplete):  0
CYCLE:   3510000052 Utilization st q (incomplete):  0
CYCLE:   3510000052 Utilization ld q (incomplete):  0
CYCLE:   3510000052 WDMA total latency:          0
CYCLE:   3510000052 Utilization ex q:  0
CYCLE:   3510000052 Utilization:  0
CYCLE:   3510000052 Utilization ex q (incomplete):  0
CYCLE:   3512000052 Utilization ld q (incomplete):  0
CYCLE:   3512000052 RDMA bytes rec:          0
CYCLE:   3512000052 Utilization st q:  0
CYCLE:   3512000052 Utilization ld q:  0
CYCLE:   3512000052 Utilization:  0
CYCLE:   3512000052 Utilization ld q:  0
CYCLE:   3512000052 Utilization st q:  0
CYCLE:   3512000052 rdma_total_latency:          0
CYCLE:   3512000052 Utilization st q (incomplete):  0
CYCLE:   3512000052 WDMA bytes sent:          0
CYCLE:   3512000052 Utilization ex q:  0
CYCLE:   3512000052 Utilization ex q (incomplete):  0
CYCLE:   3512000052 Utilization st q (incomplete):  0
CYCLE:   3512000052 Utilization ld q (incomplete):  0
CYCLE:   3512000052 WDMA total latency:          0
CYCLE:   3512000052 Utilization ex q:  0
CYCLE:   3512000052 Utilization:  0
CYCLE:   3512000052 Utilization ex q (incomplete):  0
CYCLE:   3514000052 Utilization ld q (incomplete):  0
CYCLE:   3514000052 RDMA bytes rec:          0
CYCLE:   3514000052 Utilization st q:  0
CYCLE:   3514000052 Utilization ld q:  0
CYCLE:   3514000052 Utilization:  0
CYCLE:   3514000052 Utilization ld q:  0
CYCLE:   3514000052 Utilization st q:  0
CYCLE:   3514000052 rdma_total_latency:          0
CYCLE:   3514000052 Utilization st q (incomplete):  0
CYCLE:   3514000052 WDMA bytes sent:          0
CYCLE:   3514000052 Utilization ex q:  0
CYCLE:   3514000052 Utilization ex q (incomplete):  0
CYCLE:   3514000052 Utilization st q (incomplete):  0
CYCLE:   3514000052 Utilization ld q (incomplete):  0
CYCLE:   3514000052 WDMA total latency:          0
CYCLE:   3514000052 Utilization ex q:  0
CYCLE:   3514000052 Utilization:  0
CYCLE:   3514000052 Utilization ex q (incomplete):  0
CYCLE:   3516000052 Utilization ld q (incomplete):  0
CYCLE:   3516000052 RDMA bytes rec:          0
CYCLE:   3516000052 Utilization st q:  0
CYCLE:   3516000052 Utilization ld q:  0
CYCLE:   3516000052 Utilization:  0
CYCLE:   3516000052 Utilization ld q:  0
CYCLE:   3516000052 Utilization st q:  0
CYCLE:   3516000052 rdma_total_latency:          0
CYCLE:   3516000052 Utilization st q (incomplete):  0
CYCLE:   3516000052 WDMA bytes sent:          0
CYCLE:   3516000052 Utilization ex q:  0
CYCLE:   3516000052 Utilization ex q (incomplete):  0
CYCLE:   3516000052 Utilization st q (incomplete):  0
CYCLE:   3516000052 Utilization ld q (incomplete):  0
CYCLE:   3516000052 WDMA total latency:          0
CYCLE:   3516000052 Utilization ex q:  0
CYCLE:   3516000052 Utilization:  0
CYCLE:   3516000052 Utilization ex q (incomplete):  0
CYCLE:   3518000052 Utilization ld q (incomplete):  0
CYCLE:   3518000052 RDMA bytes rec:          0
CYCLE:   3518000052 Utilization st q:  0
CYCLE:   3518000052 Utilization ld q:  0
CYCLE:   3518000052 Utilization:  0
CYCLE:   3518000052 Utilization ld q:  0
CYCLE:   3518000052 Utilization st q:  0
CYCLE:   3518000052 rdma_total_latency:          0
CYCLE:   3518000052 Utilization st q (incomplete):  0
CYCLE:   3518000052 WDMA bytes sent:          0
CYCLE:   3518000052 Utilization ex q:  0
CYCLE:   3518000052 Utilization ex q (incomplete):  0
CYCLE:   3518000052 Utilization st q (incomplete):  0
CYCLE:   3518000052 Utilization ld q (incomplete):  0
CYCLE:   3518000052 WDMA total latency:          0
CYCLE:   3518000052 Utilization ex q:  0
CYCLE:   3518000052 Utilization:  0
CYCLE:   3518000052 Utilization ex q (incomplete):  0
CYCLE:   3520000052 Utilization ld q (incomplete):  0
CYCLE:   3520000052 RDMA bytes rec:          0
CYCLE:   3520000052 Utilization st q:  0
CYCLE:   3520000052 Utilization ld q:  0
CYCLE:   3520000052 Utilization:  0
CYCLE:   3520000052 Utilization ld q:  0
CYCLE:   3520000052 Utilization st q:  0
CYCLE:   3520000052 rdma_total_latency:          0
CYCLE:   3520000052 Utilization st q (incomplete):  0
CYCLE:   3520000052 WDMA bytes sent:          0
CYCLE:   3520000052 Utilization ex q:  0
CYCLE:   3520000052 Utilization ex q (incomplete):  0
CYCLE:   3520000052 Utilization st q (incomplete):  0
CYCLE:   3520000052 Utilization ld q (incomplete):  0
CYCLE:   3520000052 WDMA total latency:          0
CYCLE:   3520000052 Utilization ex q:  0
CYCLE:   3520000052 Utilization:  0
CYCLE:   3520000052 Utilization ex q (incomplete):  0
CYCLE:   3522000052 Utilization ld q (incomplete):  0
CYCLE:   3522000052 RDMA bytes rec:          0
CYCLE:   3522000052 Utilization st q:  0
CYCLE:   3522000052 Utilization ld q:  0
CYCLE:   3522000052 Utilization:  0
CYCLE:   3522000052 Utilization ld q:  0
CYCLE:   3522000052 Utilization st q:  0
CYCLE:   3522000052 rdma_total_latency:          0
CYCLE:   3522000052 Utilization st q (incomplete):  0
CYCLE:   3522000052 WDMA bytes sent:          0
CYCLE:   3522000052 Utilization ex q:  0
CYCLE:   3522000052 Utilization ex q (incomplete):  0
CYCLE:   3522000052 Utilization st q (incomplete):  0
CYCLE:   3522000052 Utilization ld q (incomplete):  0
CYCLE:   3522000052 WDMA total latency:          0
CYCLE:   3522000052 Utilization ex q:  0
CYCLE:   3522000052 Utilization:  0
CYCLE:   3522000052 Utilization ex q (incomplete):  0
CYCLE:   3524000052 Utilization ld q (incomplete):  0
CYCLE:   3524000052 RDMA bytes rec:          0
CYCLE:   3524000052 Utilization st q:  0
CYCLE:   3524000052 Utilization ld q:  0
CYCLE:   3524000052 Utilization:  0
CYCLE:   3524000052 Utilization ld q:  0
CYCLE:   3524000052 Utilization st q:  0
CYCLE:   3524000052 rdma_total_latency:          0
CYCLE:   3524000052 Utilization st q (incomplete):  0
CYCLE:   3524000052 WDMA bytes sent:          0
CYCLE:   3524000052 Utilization ex q:  0
CYCLE:   3524000052 Utilization ex q (incomplete):  0
CYCLE:   3524000052 Utilization st q (incomplete):  0
CYCLE:   3524000052 Utilization ld q (incomplete):  0
CYCLE:   3524000052 WDMA total latency:          0
CYCLE:   3524000052 Utilization ex q:  0
CYCLE:   3524000052 Utilization:  0
CYCLE:   3524000052 Utilization ex q (incomplete):  0
CYCLE:   3526000052 Utilization ld q (incomplete):  0
CYCLE:   3526000052 RDMA bytes rec:          0
CYCLE:   3526000052 Utilization st q:  0
CYCLE:   3526000052 Utilization ld q:  0
CYCLE:   3526000052 Utilization:  0
CYCLE:   3526000052 Utilization ld q:  0
CYCLE:   3526000052 Utilization st q:  0
CYCLE:   3526000052 rdma_total_latency:          0
CYCLE:   3526000052 Utilization st q (incomplete):  0
CYCLE:   3526000052 WDMA bytes sent:          0
CYCLE:   3526000052 Utilization ex q:  0
CYCLE:   3526000052 Utilization ex q (incomplete):  0
CYCLE:   3526000052 Utilization st q (incomplete):  0
CYCLE:   3526000052 Utilization ld q (incomplete):  0
CYCLE:   3526000052 WDMA total latency:          0
CYCLE:   3526000052 Utilization ex q:  0
CYCLE:   3526000052 Utilization:  0
CYCLE:   3526000052 Utilization ex q (incomplete):  0
CYCLE:   3528000052 Utilization ld q (incomplete):  0
CYCLE:   3528000052 RDMA bytes rec:          0
CYCLE:   3528000052 Utilization st q:  0
CYCLE:   3528000052 Utilization ld q:  0
CYCLE:   3528000052 Utilization:  0
CYCLE:   3528000052 Utilization ld q:  0
CYCLE:   3528000052 Utilization st q:  0
CYCLE:   3528000052 rdma_total_latency:          0
CYCLE:   3528000052 Utilization st q (incomplete):  0
CYCLE:   3528000052 WDMA bytes sent:          0
CYCLE:   3528000052 Utilization ex q:  0
CYCLE:   3528000052 Utilization ex q (incomplete):  0
CYCLE:   3528000052 Utilization st q (incomplete):  0
CYCLE:   3528000052 Utilization ld q (incomplete):  0
CYCLE:   3528000052 WDMA total latency:          0
CYCLE:   3528000052 Utilization ex q:  0
CYCLE:   3528000052 Utilization:  0
CYCLE:   3528000052 Utilization ex q (incomplete):  0
CYCLE:   3530000052 Utilization ld q (incomplete):  0
CYCLE:   3530000052 RDMA bytes rec:          0
CYCLE:   3530000052 Utilization st q:  0
CYCLE:   3530000052 Utilization ld q:  0
CYCLE:   3530000052 Utilization:  0
CYCLE:   3530000052 Utilization ld q:  0
CYCLE:   3530000052 Utilization st q:  0
CYCLE:   3530000052 rdma_total_latency:          0
CYCLE:   3530000052 Utilization st q (incomplete):  0
CYCLE:   3530000052 WDMA bytes sent:          0
CYCLE:   3530000052 Utilization ex q:  0
CYCLE:   3530000052 Utilization ex q (incomplete):  0
CYCLE:   3530000052 Utilization st q (incomplete):  0
CYCLE:   3530000052 Utilization ld q (incomplete):  0
CYCLE:   3530000052 WDMA total latency:          0
CYCLE:   3530000052 Utilization ex q:  0
CYCLE:   3530000052 Utilization:  0
CYCLE:   3530000052 Utilization ex q (incomplete):  0
CYCLE:   3532000052 Utilization ld q (incomplete):  0
CYCLE:   3532000052 RDMA bytes rec:          0
CYCLE:   3532000052 Utilization st q:  0
CYCLE:   3532000052 Utilization ld q:  0
CYCLE:   3532000052 Utilization:  0
CYCLE:   3532000052 Utilization ld q:  0
CYCLE:   3532000052 Utilization st q:  0
CYCLE:   3532000052 rdma_total_latency:          0
CYCLE:   3532000052 Utilization st q (incomplete):  0
CYCLE:   3532000052 WDMA bytes sent:          0
CYCLE:   3532000052 Utilization ex q:  0
CYCLE:   3532000052 Utilization ex q (incomplete):  0
CYCLE:   3532000052 Utilization st q (incomplete):  0
CYCLE:   3532000052 Utilization ld q (incomplete):  0
CYCLE:   3532000052 WDMA total latency:          0
CYCLE:   3532000052 Utilization ex q:  0
CYCLE:   3532000052 Utilization:  0
CYCLE:   3532000052 Utilization ex q (incomplete):  0
CYCLE:   3534000052 Utilization ld q (incomplete):  0
CYCLE:   3534000052 RDMA bytes rec:          0
CYCLE:   3534000052 Utilization st q:  0
CYCLE:   3534000052 Utilization ld q:  0
CYCLE:   3534000052 Utilization:  0
CYCLE:   3534000052 Utilization ld q:  0
CYCLE:   3534000052 Utilization st q:  0
CYCLE:   3534000052 rdma_total_latency:          0
CYCLE:   3534000052 Utilization st q (incomplete):  0
CYCLE:   3534000052 WDMA bytes sent:          0
CYCLE:   3534000052 Utilization ex q:  0
CYCLE:   3534000052 Utilization ex q (incomplete):  0
CYCLE:   3534000052 Utilization st q (incomplete):  0
CYCLE:   3534000052 Utilization ld q (incomplete):  0
CYCLE:   3534000052 WDMA total latency:          0
CYCLE:   3534000052 Utilization ex q:  0
CYCLE:   3534000052 Utilization:  0
CYCLE:   3534000052 Utilization ex q (incomplete):  0
CYCLE:   3536000052 Utilization ld q (incomplete):  0
CYCLE:   3536000052 RDMA bytes rec:          0
CYCLE:   3536000052 Utilization st q:  0
CYCLE:   3536000052 Utilization ld q:  0
CYCLE:   3536000052 Utilization:  0
CYCLE:   3536000052 Utilization ld q:  0
CYCLE:   3536000052 Utilization st q:  0
CYCLE:   3536000052 rdma_total_latency:          0
CYCLE:   3536000052 Utilization st q (incomplete):  0
CYCLE:   3536000052 WDMA bytes sent:          0
CYCLE:   3536000052 Utilization ex q:  0
CYCLE:   3536000052 Utilization ex q (incomplete):  0
CYCLE:   3536000052 Utilization st q (incomplete):  0
CYCLE:   3536000052 Utilization ld q (incomplete):  0
CYCLE:   3536000052 WDMA total latency:          0
CYCLE:   3536000052 Utilization ex q:  0
CYCLE:   3536000052 Utilization:  0
CYCLE:   3536000052 Utilization ex q (incomplete):  0
CYCLE:   3538000052 Utilization ld q (incomplete):  0
CYCLE:   3538000052 RDMA bytes rec:          0
CYCLE:   3538000052 Utilization st q:  0
CYCLE:   3538000052 Utilization ld q:  0
CYCLE:   3538000052 Utilization:  0
CYCLE:   3538000052 Utilization ld q:  0
CYCLE:   3538000052 Utilization st q:  0
CYCLE:   3538000052 rdma_total_latency:          0
CYCLE:   3538000052 Utilization st q (incomplete):  0
CYCLE:   3538000052 WDMA bytes sent:          0
CYCLE:   3538000052 Utilization ex q:  0
CYCLE:   3538000052 Utilization ex q (incomplete):  0
CYCLE:   3538000052 Utilization st q (incomplete):  0
CYCLE:   3538000052 Utilization ld q (incomplete):  0
CYCLE:   3538000052 WDMA total latency:          0
CYCLE:   3538000052 Utilization ex q:  0
CYCLE:   3538000052 Utilization:  0
CYCLE:   3538000052 Utilization ex q (incomplete):  0
CYCLE:   3540000052 Utilization ld q (incomplete):  0
CYCLE:   3540000052 RDMA bytes rec:          0
CYCLE:   3540000052 Utilization st q:  0
CYCLE:   3540000052 Utilization ld q:  0
CYCLE:   3540000052 Utilization:  0
CYCLE:   3540000052 Utilization ld q:  0
CYCLE:   3540000052 Utilization st q:  0
CYCLE:   3540000052 rdma_total_latency:          0
CYCLE:   3540000052 Utilization st q (incomplete):  0
CYCLE:   3540000052 WDMA bytes sent:          0
CYCLE:   3540000052 Utilization ex q:  0
CYCLE:   3540000052 Utilization ex q (incomplete):  0
CYCLE:   3540000052 Utilization st q (incomplete):  0
CYCLE:   3540000052 Utilization ld q (incomplete):  0
CYCLE:   3540000052 WDMA total latency:          0
CYCLE:   3540000052 Utilization ex q:  0
CYCLE:   3540000052 Utilization:  0
CYCLE:   3540000052 Utilization ex q (incomplete):  0
CYCLE:   3542000052 Utilization ld q (incomplete):  0
CYCLE:   3542000052 RDMA bytes rec:          0
CYCLE:   3542000052 Utilization st q:  0
CYCLE:   3542000052 Utilization ld q:  0
CYCLE:   3542000052 Utilization:  0
CYCLE:   3542000052 Utilization ld q:  0
CYCLE:   3542000052 Utilization st q:  0
CYCLE:   3542000052 rdma_total_latency:          0
CYCLE:   3542000052 Utilization st q (incomplete):  0
CYCLE:   3542000052 WDMA bytes sent:          0
CYCLE:   3542000052 Utilization ex q:  0
CYCLE:   3542000052 Utilization ex q (incomplete):  0
CYCLE:   3542000052 Utilization st q (incomplete):  0
CYCLE:   3542000052 Utilization ld q (incomplete):  0
CYCLE:   3542000052 WDMA total latency:          0
CYCLE:   3542000052 Utilization ex q:  0
CYCLE:   3542000052 Utilization:  0
CYCLE:   3542000052 Utilization ex q (incomplete):  0
CYCLE:   3544000052 Utilization ld q (incomplete):  0
CYCLE:   3544000052 RDMA bytes rec:          0
CYCLE:   3544000052 Utilization st q:  0
CYCLE:   3544000052 Utilization ld q:  0
CYCLE:   3544000052 Utilization:  0
CYCLE:   3544000052 Utilization ld q:  0
CYCLE:   3544000052 Utilization st q:  0
CYCLE:   3544000052 rdma_total_latency:          0
CYCLE:   3544000052 Utilization st q (incomplete):  0
CYCLE:   3544000052 WDMA bytes sent:          0
CYCLE:   3544000052 Utilization ex q:  0
CYCLE:   3544000052 Utilization ex q (incomplete):  0
CYCLE:   3544000052 Utilization st q (incomplete):  0
CYCLE:   3544000052 Utilization ld q (incomplete):  0
CYCLE:   3544000052 WDMA total latency:          0
CYCLE:   3544000052 Utilization ex q:  0
CYCLE:   3544000052 Utilization:  0
CYCLE:   3544000052 Utilization ex q (incomplete):  0
CYCLE:   3546000052 Utilization ld q (incomplete):  0
CYCLE:   3546000052 RDMA bytes rec:          0
CYCLE:   3546000052 Utilization st q:  0
CYCLE:   3546000052 Utilization ld q:  0
CYCLE:   3546000052 Utilization:  0
CYCLE:   3546000052 Utilization ld q:  0
CYCLE:   3546000052 Utilization st q:  0
CYCLE:   3546000052 rdma_total_latency:          0
CYCLE:   3546000052 Utilization st q (incomplete):  0
CYCLE:   3546000052 WDMA bytes sent:          0
CYCLE:   3546000052 Utilization ex q:  0
CYCLE:   3546000052 Utilization ex q (incomplete):  0
CYCLE:   3546000052 Utilization st q (incomplete):  0
CYCLE:   3546000052 Utilization ld q (incomplete):  0
CYCLE:   3546000052 WDMA total latency:          0
CYCLE:   3546000052 Utilization ex q:  0
CYCLE:   3546000052 Utilization:  0
CYCLE:   3546000052 Utilization ex q (incomplete):  0
CYCLE:   3548000052 Utilization ld q (incomplete):  0
CYCLE:   3548000052 RDMA bytes rec:          0
CYCLE:   3548000052 Utilization st q:  0
CYCLE:   3548000052 Utilization ld q:  0
CYCLE:   3548000052 Utilization:  0
CYCLE:   3548000052 Utilization ld q:  0
CYCLE:   3548000052 Utilization st q:  0
CYCLE:   3548000052 rdma_total_latency:          0
CYCLE:   3548000052 Utilization st q (incomplete):  0
CYCLE:   3548000052 WDMA bytes sent:          0
CYCLE:   3548000052 Utilization ex q:  0
CYCLE:   3548000052 Utilization ex q (incomplete):  0
CYCLE:   3548000052 Utilization st q (incomplete):  0
CYCLE:   3548000052 Utilization ld q (incomplete):  0
CYCLE:   3548000052 WDMA total latency:          0
CYCLE:   3548000052 Utilization ex q:  0
CYCLE:   3548000052 Utilization:  0
CYCLE:   3548000052 Utilization ex q (incomplete):  0
CYCLE:   3550000052 Utilization ld q (incomplete):  0
CYCLE:   3550000052 RDMA bytes rec:          0
CYCLE:   3550000052 Utilization st q:  0
CYCLE:   3550000052 Utilization ld q:  0
CYCLE:   3550000052 Utilization:  0
CYCLE:   3550000052 Utilization ld q:  0
CYCLE:   3550000052 Utilization st q:  0
CYCLE:   3550000052 rdma_total_latency:          0
CYCLE:   3550000052 Utilization st q (incomplete):  0
CYCLE:   3550000052 WDMA bytes sent:          0
CYCLE:   3550000052 Utilization ex q:  0
CYCLE:   3550000052 Utilization ex q (incomplete):  0
CYCLE:   3550000052 Utilization st q (incomplete):  0
CYCLE:   3550000052 Utilization ld q (incomplete):  0
CYCLE:   3550000052 WDMA total latency:          0
CYCLE:   3550000052 Utilization ex q:  0
CYCLE:   3550000052 Utilization:  0
CYCLE:   3550000052 Utilization ex q (incomplete):  0
CYCLE:   3552000052 Utilization ld q (incomplete):  0
CYCLE:   3552000052 RDMA bytes rec:          0
CYCLE:   3552000052 Utilization st q:  0
CYCLE:   3552000052 Utilization ld q:  0
CYCLE:   3552000052 Utilization:  0
CYCLE:   3552000052 Utilization ld q:  0
CYCLE:   3552000052 Utilization st q:  0
CYCLE:   3552000052 rdma_total_latency:          0
CYCLE:   3552000052 Utilization st q (incomplete):  0
CYCLE:   3552000052 WDMA bytes sent:          0
CYCLE:   3552000052 Utilization ex q:  0
CYCLE:   3552000052 Utilization ex q (incomplete):  0
CYCLE:   3552000052 Utilization st q (incomplete):  0
CYCLE:   3552000052 Utilization ld q (incomplete):  0
CYCLE:   3552000052 WDMA total latency:          0
CYCLE:   3552000052 Utilization ex q:  0
CYCLE:   3552000052 Utilization:  0
CYCLE:   3552000052 Utilization ex q (incomplete):  0
CYCLE:   3554000052 Utilization ld q (incomplete):  0
CYCLE:   3554000052 RDMA bytes rec:          0
CYCLE:   3554000052 Utilization st q:  0
CYCLE:   3554000052 Utilization ld q:  0
CYCLE:   3554000052 Utilization:  0
CYCLE:   3554000052 Utilization ld q:  0
CYCLE:   3554000052 Utilization st q:  0
CYCLE:   3554000052 rdma_total_latency:          0
CYCLE:   3554000052 Utilization st q (incomplete):  0
CYCLE:   3554000052 WDMA bytes sent:          0
CYCLE:   3554000052 Utilization ex q:  0
CYCLE:   3554000052 Utilization ex q (incomplete):  0
CYCLE:   3554000052 Utilization st q (incomplete):  0
CYCLE:   3554000052 Utilization ld q (incomplete):  0
CYCLE:   3554000052 WDMA total latency:          0
CYCLE:   3554000052 Utilization ex q:  0
CYCLE:   3554000052 Utilization:  0
CYCLE:   3554000052 Utilization ex q (incomplete):  0
CYCLE:   3556000052 Utilization ld q (incomplete):  0
CYCLE:   3556000052 RDMA bytes rec:          0
CYCLE:   3556000052 Utilization st q:  0
CYCLE:   3556000052 Utilization ld q:  0
CYCLE:   3556000052 Utilization:  0
CYCLE:   3556000052 Utilization ld q:  0
CYCLE:   3556000052 Utilization st q:  0
CYCLE:   3556000052 rdma_total_latency:          0
CYCLE:   3556000052 Utilization st q (incomplete):  0
CYCLE:   3556000052 WDMA bytes sent:          0
CYCLE:   3556000052 Utilization ex q:  0
CYCLE:   3556000052 Utilization ex q (incomplete):  0
CYCLE:   3556000052 Utilization st q (incomplete):  0
CYCLE:   3556000052 Utilization ld q (incomplete):  0
CYCLE:   3556000052 WDMA total latency:          0
CYCLE:   3556000052 Utilization ex q:  0
CYCLE:   3556000052 Utilization:  0
CYCLE:   3556000052 Utilization ex q (incomplete):  0
CYCLE:   3558000052 Utilization ld q (incomplete):  0
CYCLE:   3558000052 RDMA bytes rec:          0
CYCLE:   3558000052 Utilization st q:  0
CYCLE:   3558000052 Utilization ld q:  0
CYCLE:   3558000052 Utilization:  0
CYCLE:   3558000052 Utilization ld q:  0
CYCLE:   3558000052 Utilization st q:  0
CYCLE:   3558000052 rdma_total_latency:          0
CYCLE:   3558000052 Utilization st q (incomplete):  0
CYCLE:   3558000052 WDMA bytes sent:          0
CYCLE:   3558000052 Utilization ex q:  0
CYCLE:   3558000052 Utilization ex q (incomplete):  0
CYCLE:   3558000052 Utilization st q (incomplete):  0
CYCLE:   3558000052 Utilization ld q (incomplete):  0
CYCLE:   3558000052 WDMA total latency:          0
CYCLE:   3558000052 Utilization ex q:  0
CYCLE:   3558000052 Utilization:  0
CYCLE:   3558000052 Utilization ex q (incomplete):  0
CYCLE:   3560000052 Utilization ld q (incomplete):  0
CYCLE:   3560000052 RDMA bytes rec:          0
CYCLE:   3560000052 Utilization st q:  0
CYCLE:   3560000052 Utilization ld q:  0
CYCLE:   3560000052 Utilization:  0
CYCLE:   3560000052 Utilization ld q:  0
CYCLE:   3560000052 Utilization st q:  0
CYCLE:   3560000052 rdma_total_latency:          0
CYCLE:   3560000052 Utilization st q (incomplete):  0
CYCLE:   3560000052 WDMA bytes sent:          0
CYCLE:   3560000052 Utilization ex q:  0
CYCLE:   3560000052 Utilization ex q (incomplete):  0
CYCLE:   3560000052 Utilization st q (incomplete):  0
CYCLE:   3560000052 Utilization ld q (incomplete):  0
CYCLE:   3560000052 WDMA total latency:          0
CYCLE:   3560000052 Utilization ex q:  0
CYCLE:   3560000052 Utilization:  0
CYCLE:   3560000052 Utilization ex q (incomplete):  0
CYCLE:   3562000052 Utilization ld q (incomplete):  0
CYCLE:   3562000052 RDMA bytes rec:          0
CYCLE:   3562000052 Utilization st q:  0
CYCLE:   3562000052 Utilization ld q:  0
CYCLE:   3562000052 Utilization:  0
CYCLE:   3562000052 Utilization ld q:  0
CYCLE:   3562000052 Utilization st q:  0
CYCLE:   3562000052 rdma_total_latency:          0
CYCLE:   3562000052 Utilization st q (incomplete):  0
CYCLE:   3562000052 WDMA bytes sent:          0
CYCLE:   3562000052 Utilization ex q:  0
CYCLE:   3562000052 Utilization ex q (incomplete):  0
CYCLE:   3562000052 Utilization st q (incomplete):  0
CYCLE:   3562000052 Utilization ld q (incomplete):  0
CYCLE:   3562000052 WDMA total latency:          0
CYCLE:   3562000052 Utilization ex q:  0
CYCLE:   3562000052 Utilization:  0
CYCLE:   3562000052 Utilization ex q (incomplete):  0
CYCLE:   3564000052 Utilization ld q (incomplete):  0
CYCLE:   3564000052 RDMA bytes rec:          0
CYCLE:   3564000052 Utilization st q:  0
CYCLE:   3564000052 Utilization ld q:  0
CYCLE:   3564000052 Utilization:  0
CYCLE:   3564000052 Utilization ld q:  0
CYCLE:   3564000052 Utilization st q:  0
CYCLE:   3564000052 rdma_total_latency:          0
CYCLE:   3564000052 Utilization st q (incomplete):  0
CYCLE:   3564000052 WDMA bytes sent:          0
CYCLE:   3564000052 Utilization ex q:  0
CYCLE:   3564000052 Utilization ex q (incomplete):  0
CYCLE:   3564000052 Utilization st q (incomplete):  0
CYCLE:   3564000052 Utilization ld q (incomplete):  0
CYCLE:   3564000052 WDMA total latency:          0
CYCLE:   3564000052 Utilization ex q:  0
CYCLE:   3564000052 Utilization:  0
CYCLE:   3564000052 Utilization ex q (incomplete):  0
CYCLE:   3566000052 Utilization ld q (incomplete):  0
CYCLE:   3566000052 RDMA bytes rec:          0
CYCLE:   3566000052 Utilization st q:  0
CYCLE:   3566000052 Utilization ld q:  0
CYCLE:   3566000052 Utilization:  0
CYCLE:   3566000052 Utilization ld q:  0
CYCLE:   3566000052 Utilization st q:  0
CYCLE:   3566000052 rdma_total_latency:          0
CYCLE:   3566000052 Utilization st q (incomplete):  0
CYCLE:   3566000052 WDMA bytes sent:          0
CYCLE:   3566000052 Utilization ex q:  0
CYCLE:   3566000052 Utilization ex q (incomplete):  0
CYCLE:   3566000052 Utilization st q (incomplete):  0
CYCLE:   3566000052 Utilization ld q (incomplete):  0
CYCLE:   3566000052 WDMA total latency:          0
CYCLE:   3566000052 Utilization ex q:  0
CYCLE:   3566000052 Utilization:  0
CYCLE:   3566000052 Utilization ex q (incomplete):  0
CYCLE:   3568000052 Utilization ld q (incomplete):  0
CYCLE:   3568000052 RDMA bytes rec:          0
CYCLE:   3568000052 Utilization st q:  0
CYCLE:   3568000052 Utilization ld q:  0
CYCLE:   3568000052 Utilization:  0
CYCLE:   3568000052 Utilization ld q:  0
CYCLE:   3568000052 Utilization st q:  0
CYCLE:   3568000052 rdma_total_latency:          0
CYCLE:   3568000052 Utilization st q (incomplete):  0
CYCLE:   3568000052 WDMA bytes sent:          0
CYCLE:   3568000052 Utilization ex q:  0
CYCLE:   3568000052 Utilization ex q (incomplete):  0
CYCLE:   3568000052 Utilization st q (incomplete):  0
CYCLE:   3568000052 Utilization ld q (incomplete):  0
CYCLE:   3568000052 WDMA total latency:          0
CYCLE:   3568000052 Utilization ex q:  0
CYCLE:   3568000052 Utilization:  0
CYCLE:   3568000052 Utilization ex q (incomplete):  0
CYCLE:   3570000052 Utilization ld q (incomplete):  0
CYCLE:   3570000052 RDMA bytes rec:          0
CYCLE:   3570000052 Utilization st q:  0
CYCLE:   3570000052 Utilization ld q:  0
CYCLE:   3570000052 Utilization:  0
CYCLE:   3570000052 Utilization ld q:  0
CYCLE:   3570000052 Utilization st q:  0
CYCLE:   3570000052 rdma_total_latency:          0
CYCLE:   3570000052 Utilization st q (incomplete):  0
CYCLE:   3570000052 WDMA bytes sent:          0
CYCLE:   3570000052 Utilization ex q:  0
CYCLE:   3570000052 Utilization ex q (incomplete):  0
CYCLE:   3570000052 Utilization st q (incomplete):  0
CYCLE:   3570000052 Utilization ld q (incomplete):  0
CYCLE:   3570000052 WDMA total latency:          0
CYCLE:   3570000052 Utilization ex q:  0
CYCLE:   3570000052 Utilization:  0
CYCLE:   3570000052 Utilization ex q (incomplete):  0
CYCLE:   3572000052 Utilization ld q (incomplete):  0
CYCLE:   3572000052 RDMA bytes rec:          0
CYCLE:   3572000052 Utilization st q:  0
CYCLE:   3572000052 Utilization ld q:  0
CYCLE:   3572000052 Utilization:  0
CYCLE:   3572000052 Utilization ld q:  0
CYCLE:   3572000052 Utilization st q:  0
CYCLE:   3572000052 rdma_total_latency:          0
CYCLE:   3572000052 Utilization st q (incomplete):  0
CYCLE:   3572000052 WDMA bytes sent:          0
CYCLE:   3572000052 Utilization ex q:  0
CYCLE:   3572000052 Utilization ex q (incomplete):  0
CYCLE:   3572000052 Utilization st q (incomplete):  0
CYCLE:   3572000052 Utilization ld q (incomplete):  0
CYCLE:   3572000052 WDMA total latency:          0
CYCLE:   3572000052 Utilization ex q:  0
CYCLE:   3572000052 Utilization:  0
CYCLE:   3572000052 Utilization ex q (incomplete):  0
CYCLE:   3574000052 Utilization ld q (incomplete):  0
CYCLE:   3574000052 RDMA bytes rec:          0
CYCLE:   3574000052 Utilization st q:  0
CYCLE:   3574000052 Utilization ld q:  0
CYCLE:   3574000052 Utilization:  0
CYCLE:   3574000052 Utilization ld q:  0
CYCLE:   3574000052 Utilization st q:  0
CYCLE:   3574000052 rdma_total_latency:          0
CYCLE:   3574000052 Utilization st q (incomplete):  0
CYCLE:   3574000052 WDMA bytes sent:          0
CYCLE:   3574000052 Utilization ex q:  0
CYCLE:   3574000052 Utilization ex q (incomplete):  0
CYCLE:   3574000052 Utilization st q (incomplete):  0
CYCLE:   3574000052 Utilization ld q (incomplete):  0
CYCLE:   3574000052 WDMA total latency:          0
CYCLE:   3574000052 Utilization ex q:  0
CYCLE:   3574000052 Utilization:  0
CYCLE:   3574000052 Utilization ex q (incomplete):  0
CYCLE:   3576000052 Utilization ld q (incomplete):  0
CYCLE:   3576000052 RDMA bytes rec:          0
CYCLE:   3576000052 Utilization st q:  0
CYCLE:   3576000052 Utilization ld q:  0
CYCLE:   3576000052 Utilization:  0
CYCLE:   3576000052 Utilization ld q:  0
CYCLE:   3576000052 Utilization st q:  0
CYCLE:   3576000052 rdma_total_latency:          0
CYCLE:   3576000052 Utilization st q (incomplete):  0
CYCLE:   3576000052 WDMA bytes sent:          0
CYCLE:   3576000052 Utilization ex q:  0
CYCLE:   3576000052 Utilization ex q (incomplete):  0
CYCLE:   3576000052 Utilization st q (incomplete):  0
CYCLE:   3576000052 Utilization ld q (incomplete):  0
CYCLE:   3576000052 WDMA total latency:          0
CYCLE:   3576000052 Utilization ex q:  0
CYCLE:   3576000052 Utilization:  0
CYCLE:   3576000052 Utilization ex q (incomplete):  0
CYCLE:   3578000052 Utilization ld q (incomplete):  0
CYCLE:   3578000052 RDMA bytes rec:          0
CYCLE:   3578000052 Utilization st q:  0
CYCLE:   3578000052 Utilization ld q:  0
CYCLE:   3578000052 Utilization:  0
CYCLE:   3578000052 Utilization ld q:  0
CYCLE:   3578000052 Utilization st q:  0
CYCLE:   3578000052 rdma_total_latency:          0
CYCLE:   3578000052 Utilization st q (incomplete):  0
CYCLE:   3578000052 WDMA bytes sent:          0
CYCLE:   3578000052 Utilization ex q:  0
CYCLE:   3578000052 Utilization ex q (incomplete):  0
CYCLE:   3578000052 Utilization st q (incomplete):  0
CYCLE:   3578000052 Utilization ld q (incomplete):  0
CYCLE:   3578000052 WDMA total latency:          0
CYCLE:   3578000052 Utilization ex q:  0
CYCLE:   3578000052 Utilization:  0
CYCLE:   3578000052 Utilization ex q (incomplete):  0
CYCLE:   3580000052 Utilization ld q (incomplete):  0
CYCLE:   3580000052 RDMA bytes rec:          0
CYCLE:   3580000052 Utilization st q:  0
CYCLE:   3580000052 Utilization ld q:  0
CYCLE:   3580000052 Utilization:  0
CYCLE:   3580000052 Utilization ld q:  0
CYCLE:   3580000052 Utilization st q:  0
CYCLE:   3580000052 rdma_total_latency:          0
CYCLE:   3580000052 Utilization st q (incomplete):  0
CYCLE:   3580000052 WDMA bytes sent:          0
CYCLE:   3580000052 Utilization ex q:  0
CYCLE:   3580000052 Utilization ex q (incomplete):  0
CYCLE:   3580000052 Utilization st q (incomplete):  0
CYCLE:   3580000052 Utilization ld q (incomplete):  0
CYCLE:   3580000052 WDMA total latency:          0
CYCLE:   3580000052 Utilization ex q:  0
CYCLE:   3580000052 Utilization:  0
CYCLE:   3580000052 Utilization ex q (incomplete):  0
CYCLE:   3582000052 Utilization ld q (incomplete):  0
CYCLE:   3582000052 RDMA bytes rec:          0
CYCLE:   3582000052 Utilization st q:  0
CYCLE:   3582000052 Utilization ld q:  0
CYCLE:   3582000052 Utilization:  0
CYCLE:   3582000052 Utilization ld q:  0
CYCLE:   3582000052 Utilization st q:  0
CYCLE:   3582000052 rdma_total_latency:          0
CYCLE:   3582000052 Utilization st q (incomplete):  0
CYCLE:   3582000052 WDMA bytes sent:          0
CYCLE:   3582000052 Utilization ex q:  0
CYCLE:   3582000052 Utilization ex q (incomplete):  0
CYCLE:   3582000052 Utilization st q (incomplete):  0
CYCLE:   3582000052 Utilization ld q (incomplete):  0
CYCLE:   3582000052 WDMA total latency:          0
CYCLE:   3582000052 Utilization ex q:  0
CYCLE:   3582000052 Utilization:  0
CYCLE:   3582000052 Utilization ex q (incomplete):  0
CYCLE:   3584000052 Utilization ld q (incomplete):  0
CYCLE:   3584000052 RDMA bytes rec:          0
CYCLE:   3584000052 Utilization st q:  0
CYCLE:   3584000052 Utilization ld q:  0
CYCLE:   3584000052 Utilization:  0
CYCLE:   3584000052 Utilization ld q:  0
CYCLE:   3584000052 Utilization st q:  0
CYCLE:   3584000052 rdma_total_latency:          0
CYCLE:   3584000052 Utilization st q (incomplete):  0
CYCLE:   3584000052 WDMA bytes sent:          0
CYCLE:   3584000052 Utilization ex q:  0
CYCLE:   3584000052 Utilization ex q (incomplete):  0
CYCLE:   3584000052 Utilization st q (incomplete):  0
CYCLE:   3584000052 Utilization ld q (incomplete):  0
CYCLE:   3584000052 WDMA total latency:          0
CYCLE:   3584000052 Utilization ex q:  0
CYCLE:   3584000052 Utilization:  0
CYCLE:   3584000052 Utilization ex q (incomplete):  0
CYCLE:   3586000052 Utilization ld q (incomplete):  0
CYCLE:   3586000052 RDMA bytes rec:          0
CYCLE:   3586000052 Utilization st q:  0
CYCLE:   3586000052 Utilization ld q:  0
CYCLE:   3586000052 Utilization:  0
CYCLE:   3586000052 Utilization ld q:  0
CYCLE:   3586000052 Utilization st q:  0
CYCLE:   3586000052 rdma_total_latency:          0
CYCLE:   3586000052 Utilization st q (incomplete):  0
CYCLE:   3586000052 WDMA bytes sent:          0
CYCLE:   3586000052 Utilization ex q:  0
CYCLE:   3586000052 Utilization ex q (incomplete):  0
CYCLE:   3586000052 Utilization st q (incomplete):  0
CYCLE:   3586000052 Utilization ld q (incomplete):  0
CYCLE:   3586000052 WDMA total latency:          0
CYCLE:   3586000052 Utilization ex q:  0
CYCLE:   3586000052 Utilization:  0
CYCLE:   3586000052 Utilization ex q (incomplete):  0
CYCLE:   3588000052 Utilization ld q (incomplete):  0
CYCLE:   3588000052 RDMA bytes rec:          0
CYCLE:   3588000052 Utilization st q:  0
CYCLE:   3588000052 Utilization ld q:  0
CYCLE:   3588000052 Utilization:  0
CYCLE:   3588000052 Utilization ld q:  0
CYCLE:   3588000052 Utilization st q:  0
CYCLE:   3588000052 rdma_total_latency:          0
CYCLE:   3588000052 Utilization st q (incomplete):  0
CYCLE:   3588000052 WDMA bytes sent:          0
CYCLE:   3588000052 Utilization ex q:  0
CYCLE:   3588000052 Utilization ex q (incomplete):  0
CYCLE:   3588000052 Utilization st q (incomplete):  0
CYCLE:   3588000052 Utilization ld q (incomplete):  0
CYCLE:   3588000052 WDMA total latency:          0
CYCLE:   3588000052 Utilization ex q:  0
CYCLE:   3588000052 Utilization:  0
CYCLE:   3588000052 Utilization ex q (incomplete):  0
CYCLE:   3590000052 Utilization ld q (incomplete):  0
CYCLE:   3590000052 RDMA bytes rec:          0
CYCLE:   3590000052 Utilization st q:  0
CYCLE:   3590000052 Utilization ld q:  0
CYCLE:   3590000052 Utilization:  0
CYCLE:   3590000052 Utilization ld q:  0
CYCLE:   3590000052 Utilization st q:  0
CYCLE:   3590000052 rdma_total_latency:          0
CYCLE:   3590000052 Utilization st q (incomplete):  0
CYCLE:   3590000052 WDMA bytes sent:          0
CYCLE:   3590000052 Utilization ex q:  0
CYCLE:   3590000052 Utilization ex q (incomplete):  0
CYCLE:   3590000052 Utilization st q (incomplete):  0
CYCLE:   3590000052 Utilization ld q (incomplete):  0
CYCLE:   3590000052 WDMA total latency:          0
CYCLE:   3590000052 Utilization ex q:  0
CYCLE:   3590000052 Utilization:  0
CYCLE:   3590000052 Utilization ex q (incomplete):  0
CYCLE:   3592000052 Utilization ld q (incomplete):  0
CYCLE:   3592000052 RDMA bytes rec:          0
CYCLE:   3592000052 Utilization st q:  0
CYCLE:   3592000052 Utilization ld q:  0
CYCLE:   3592000052 Utilization:  0
CYCLE:   3592000052 Utilization ld q:  0
CYCLE:   3592000052 Utilization st q:  0
CYCLE:   3592000052 rdma_total_latency:          0
CYCLE:   3592000052 Utilization st q (incomplete):  0
CYCLE:   3592000052 WDMA bytes sent:          0
CYCLE:   3592000052 Utilization ex q:  0
CYCLE:   3592000052 Utilization ex q (incomplete):  0
CYCLE:   3592000052 Utilization st q (incomplete):  0
CYCLE:   3592000052 Utilization ld q (incomplete):  0
CYCLE:   3592000052 WDMA total latency:          0
CYCLE:   3592000052 Utilization ex q:  0
CYCLE:   3592000052 Utilization:  0
CYCLE:   3592000052 Utilization ex q (incomplete):  0
CYCLE:   3594000052 Utilization ld q (incomplete):  0
CYCLE:   3594000052 RDMA bytes rec:          0
CYCLE:   3594000052 Utilization st q:  0
CYCLE:   3594000052 Utilization ld q:  0
CYCLE:   3594000052 Utilization:  0
CYCLE:   3594000052 Utilization ld q:  0
CYCLE:   3594000052 Utilization st q:  0
CYCLE:   3594000052 rdma_total_latency:          0
CYCLE:   3594000052 Utilization st q (incomplete):  0
CYCLE:   3594000052 WDMA bytes sent:          0
CYCLE:   3594000052 Utilization ex q:  0
CYCLE:   3594000052 Utilization ex q (incomplete):  0
CYCLE:   3594000052 Utilization st q (incomplete):  0
CYCLE:   3594000052 Utilization ld q (incomplete):  0
CYCLE:   3594000052 WDMA total latency:          0
CYCLE:   3594000052 Utilization ex q:  0
CYCLE:   3594000052 Utilization:  0
CYCLE:   3594000052 Utilization ex q (incomplete):  0
CYCLE:   3596000052 Utilization ld q (incomplete):  0
CYCLE:   3596000052 RDMA bytes rec:          0
CYCLE:   3596000052 Utilization st q:  0
CYCLE:   3596000052 Utilization ld q:  0
CYCLE:   3596000052 Utilization:  0
CYCLE:   3596000052 Utilization ld q:  0
CYCLE:   3596000052 Utilization st q:  0
CYCLE:   3596000052 rdma_total_latency:          0
CYCLE:   3596000052 Utilization st q (incomplete):  0
CYCLE:   3596000052 WDMA bytes sent:          0
CYCLE:   3596000052 Utilization ex q:  0
CYCLE:   3596000052 Utilization ex q (incomplete):  0
CYCLE:   3596000052 Utilization st q (incomplete):  0
CYCLE:   3596000052 Utilization ld q (incomplete):  0
CYCLE:   3596000052 WDMA total latency:          0
CYCLE:   3596000052 Utilization ex q:  0
CYCLE:   3596000052 Utilization:  0
CYCLE:   3596000052 Utilization ex q (incomplete):  0
CYCLE:   3598000052 Utilization ld q (incomplete):  0
CYCLE:   3598000052 RDMA bytes rec:          0
CYCLE:   3598000052 Utilization st q:  0
CYCLE:   3598000052 Utilization ld q:  0
CYCLE:   3598000052 Utilization:  0
CYCLE:   3598000052 Utilization ld q:  0
CYCLE:   3598000052 Utilization st q:  0
CYCLE:   3598000052 rdma_total_latency:          0
CYCLE:   3598000052 Utilization st q (incomplete):  0
CYCLE:   3598000052 WDMA bytes sent:          0
CYCLE:   3598000052 Utilization ex q:  0
CYCLE:   3598000052 Utilization ex q (incomplete):  0
CYCLE:   3598000052 Utilization st q (incomplete):  0
CYCLE:   3598000052 Utilization ld q (incomplete):  0
CYCLE:   3598000052 WDMA total latency:          0
CYCLE:   3598000052 Utilization ex q:  0
CYCLE:   3598000052 Utilization:  0
CYCLE:   3598000052 Utilization ex q (incomplete):  0
CYCLE:   3600000052 Utilization ld q (incomplete):  0
CYCLE:   3600000052 RDMA bytes rec:          0
CYCLE:   3600000052 Utilization st q:  0
CYCLE:   3600000052 Utilization ld q:  0
CYCLE:   3600000052 Utilization:  0
CYCLE:   3600000052 Utilization ld q:  0
CYCLE:   3600000052 Utilization st q:  0
CYCLE:   3600000052 rdma_total_latency:          0
CYCLE:   3600000052 Utilization st q (incomplete):  0
CYCLE:   3600000052 WDMA bytes sent:          0
CYCLE:   3600000052 Utilization ex q:  0
CYCLE:   3600000052 Utilization ex q (incomplete):  0
CYCLE:   3600000052 Utilization st q (incomplete):  0
CYCLE:   3600000052 Utilization ld q (incomplete):  0
CYCLE:   3600000052 WDMA total latency:          0
CYCLE:   3600000052 Utilization ex q:  0
CYCLE:   3600000052 Utilization:  0
CYCLE:   3600000052 Utilization ex q (incomplete):  0
CYCLE:   3602000052 Utilization ld q (incomplete):  0
CYCLE:   3602000052 RDMA bytes rec:          0
CYCLE:   3602000052 Utilization st q:  0
CYCLE:   3602000052 Utilization ld q:  0
CYCLE:   3602000052 Utilization:  0
CYCLE:   3602000052 Utilization ld q:  0
CYCLE:   3602000052 Utilization st q:  0
CYCLE:   3602000052 rdma_total_latency:          0
CYCLE:   3602000052 Utilization st q (incomplete):  0
CYCLE:   3602000052 WDMA bytes sent:          0
CYCLE:   3602000052 Utilization ex q:  0
CYCLE:   3602000052 Utilization ex q (incomplete):  0
CYCLE:   3602000052 Utilization st q (incomplete):  0
CYCLE:   3602000052 Utilization ld q (incomplete):  0
CYCLE:   3602000052 WDMA total latency:          0
CYCLE:   3602000052 Utilization ex q:  0
CYCLE:   3602000052 Utilization:  0
CYCLE:   3602000052 Utilization ex q (incomplete):  0
CYCLE:   3604000052 Utilization ld q (incomplete):  0
CYCLE:   3604000052 RDMA bytes rec:          0
CYCLE:   3604000052 Utilization st q:  0
CYCLE:   3604000052 Utilization ld q:  0
CYCLE:   3604000052 Utilization:  0
CYCLE:   3604000052 Utilization ld q:  0
CYCLE:   3604000052 Utilization st q:  0
CYCLE:   3604000052 rdma_total_latency:          0
CYCLE:   3604000052 Utilization st q (incomplete):  0
CYCLE:   3604000052 WDMA bytes sent:          0
CYCLE:   3604000052 Utilization ex q:  0
CYCLE:   3604000052 Utilization ex q (incomplete):  0
CYCLE:   3604000052 Utilization st q (incomplete):  0
CYCLE:   3604000052 Utilization ld q (incomplete):  0
CYCLE:   3604000052 WDMA total latency:          0
CYCLE:   3604000052 Utilization ex q:  0
CYCLE:   3604000052 Utilization:  0
CYCLE:   3604000052 Utilization ex q (incomplete):  0
CYCLE:   3606000052 Utilization ld q (incomplete):  0
CYCLE:   3606000052 RDMA bytes rec:          0
CYCLE:   3606000052 Utilization st q:  0
CYCLE:   3606000052 Utilization ld q:  0
CYCLE:   3606000052 Utilization:  0
CYCLE:   3606000052 Utilization ld q:  0
CYCLE:   3606000052 Utilization st q:  0
CYCLE:   3606000052 rdma_total_latency:          0
CYCLE:   3606000052 Utilization st q (incomplete):  0
CYCLE:   3606000052 WDMA bytes sent:          0
CYCLE:   3606000052 Utilization ex q:  0
CYCLE:   3606000052 Utilization ex q (incomplete):  0
CYCLE:   3606000052 Utilization st q (incomplete):  0
CYCLE:   3606000052 Utilization ld q (incomplete):  0
CYCLE:   3606000052 WDMA total latency:          0
CYCLE:   3606000052 Utilization ex q:  0
CYCLE:   3606000052 Utilization:  0
CYCLE:   3606000052 Utilization ex q (incomplete):  0
CYCLE:   3608000052 Utilization ld q (incomplete):  0
CYCLE:   3608000052 RDMA bytes rec:          0
CYCLE:   3608000052 Utilization st q:  0
CYCLE:   3608000052 Utilization ld q:  0
CYCLE:   3608000052 Utilization:  0
CYCLE:   3608000052 Utilization ld q:  0
CYCLE:   3608000052 Utilization st q:  0
CYCLE:   3608000052 rdma_total_latency:          0
CYCLE:   3608000052 Utilization st q (incomplete):  0
CYCLE:   3608000052 WDMA bytes sent:          0
CYCLE:   3608000052 Utilization ex q:  0
CYCLE:   3608000052 Utilization ex q (incomplete):  0
CYCLE:   3608000052 Utilization st q (incomplete):  0
CYCLE:   3608000052 Utilization ld q (incomplete):  0
CYCLE:   3608000052 WDMA total latency:          0
CYCLE:   3608000052 Utilization ex q:  0
CYCLE:   3608000052 Utilization:  0
CYCLE:   3608000052 Utilization ex q (incomplete):  0
CYCLE:   3610000052 Utilization ld q (incomplete):  0
CYCLE:   3610000052 RDMA bytes rec:          0
CYCLE:   3610000052 Utilization st q:  0
CYCLE:   3610000052 Utilization ld q:  0
CYCLE:   3610000052 Utilization:  0
CYCLE:   3610000052 Utilization ld q:  0
CYCLE:   3610000052 Utilization st q:  0
CYCLE:   3610000052 rdma_total_latency:          0
CYCLE:   3610000052 Utilization st q (incomplete):  0
CYCLE:   3610000052 WDMA bytes sent:          0
CYCLE:   3610000052 Utilization ex q:  0
CYCLE:   3610000052 Utilization ex q (incomplete):  0
CYCLE:   3610000052 Utilization st q (incomplete):  0
CYCLE:   3610000052 Utilization ld q (incomplete):  0
CYCLE:   3610000052 WDMA total latency:          0
CYCLE:   3610000052 Utilization ex q:  0
CYCLE:   3610000052 Utilization:  0
CYCLE:   3610000052 Utilization ex q (incomplete):  0
CYCLE:   3612000052 Utilization ld q (incomplete):  0
CYCLE:   3612000052 RDMA bytes rec:          0
CYCLE:   3612000052 Utilization st q:  0
CYCLE:   3612000052 Utilization ld q:  0
CYCLE:   3612000052 Utilization:  0
CYCLE:   3612000052 Utilization ld q:  0
CYCLE:   3612000052 Utilization st q:  0
CYCLE:   3612000052 rdma_total_latency:          0
CYCLE:   3612000052 Utilization st q (incomplete):  0
CYCLE:   3612000052 WDMA bytes sent:          0
CYCLE:   3612000052 Utilization ex q:  0
CYCLE:   3612000052 Utilization ex q (incomplete):  0
CYCLE:   3612000052 Utilization st q (incomplete):  0
CYCLE:   3612000052 Utilization ld q (incomplete):  0
CYCLE:   3612000052 WDMA total latency:          0
CYCLE:   3612000052 Utilization ex q:  0
CYCLE:   3612000052 Utilization:  0
CYCLE:   3612000052 Utilization ex q (incomplete):  0
CYCLE:   3614000052 Utilization ld q (incomplete):  0
CYCLE:   3614000052 RDMA bytes rec:          0
CYCLE:   3614000052 Utilization st q:  0
CYCLE:   3614000052 Utilization ld q:  0
CYCLE:   3614000052 Utilization:  0
CYCLE:   3614000052 Utilization ld q:  0
CYCLE:   3614000052 Utilization st q:  0
CYCLE:   3614000052 rdma_total_latency:          0
CYCLE:   3614000052 Utilization st q (incomplete):  0
CYCLE:   3614000052 WDMA bytes sent:          0
CYCLE:   3614000052 Utilization ex q:  0
CYCLE:   3614000052 Utilization ex q (incomplete):  0
CYCLE:   3614000052 Utilization st q (incomplete):  0
CYCLE:   3614000052 Utilization ld q (incomplete):  0
CYCLE:   3614000052 WDMA total latency:          0
CYCLE:   3614000052 Utilization ex q:  0
CYCLE:   3614000052 Utilization:  0
CYCLE:   3614000052 Utilization ex q (incomplete):  0
CYCLE:   3616000052 Utilization ld q (incomplete):  0
CYCLE:   3616000052 RDMA bytes rec:          0
CYCLE:   3616000052 Utilization st q:  0
CYCLE:   3616000052 Utilization ld q:  0
CYCLE:   3616000052 Utilization:  0
CYCLE:   3616000052 Utilization ld q:  0
CYCLE:   3616000052 Utilization st q:  0
CYCLE:   3616000052 rdma_total_latency:          0
CYCLE:   3616000052 Utilization st q (incomplete):  0
CYCLE:   3616000052 WDMA bytes sent:          0
CYCLE:   3616000052 Utilization ex q:  0
CYCLE:   3616000052 Utilization ex q (incomplete):  0
CYCLE:   3616000052 Utilization st q (incomplete):  0
CYCLE:   3616000052 Utilization ld q (incomplete):  0
CYCLE:   3616000052 WDMA total latency:          0
CYCLE:   3616000052 Utilization ex q:  0
CYCLE:   3616000052 Utilization:  0
CYCLE:   3616000052 Utilization ex q (incomplete):  0
CYCLE:   3618000052 Utilization ld q (incomplete):  0
CYCLE:   3618000052 RDMA bytes rec:          0
CYCLE:   3618000052 Utilization st q:  0
CYCLE:   3618000052 Utilization ld q:  0
CYCLE:   3618000052 Utilization:  0
CYCLE:   3618000052 Utilization ld q:  0
CYCLE:   3618000052 Utilization st q:  0
CYCLE:   3618000052 rdma_total_latency:          0
CYCLE:   3618000052 Utilization st q (incomplete):  0
CYCLE:   3618000052 WDMA bytes sent:          0
CYCLE:   3618000052 Utilization ex q:  0
CYCLE:   3618000052 Utilization ex q (incomplete):  0
CYCLE:   3618000052 Utilization st q (incomplete):  0
CYCLE:   3618000052 Utilization ld q (incomplete):  0
CYCLE:   3618000052 WDMA total latency:          0
CYCLE:   3618000052 Utilization ex q:  0
CYCLE:   3618000052 Utilization:  0
CYCLE:   3618000052 Utilization ex q (incomplete):  0
CYCLE:   3620000052 Utilization ld q (incomplete):  0
CYCLE:   3620000052 RDMA bytes rec:          0
CYCLE:   3620000052 Utilization st q:  0
CYCLE:   3620000052 Utilization ld q:  0
CYCLE:   3620000052 Utilization:  0
CYCLE:   3620000052 Utilization ld q:  0
CYCLE:   3620000052 Utilization st q:  0
CYCLE:   3620000052 rdma_total_latency:          0
CYCLE:   3620000052 Utilization st q (incomplete):  0
CYCLE:   3620000052 WDMA bytes sent:          0
CYCLE:   3620000052 Utilization ex q:  0
CYCLE:   3620000052 Utilization ex q (incomplete):  0
CYCLE:   3620000052 Utilization st q (incomplete):  0
CYCLE:   3620000052 Utilization ld q (incomplete):  0
CYCLE:   3620000052 WDMA total latency:          0
CYCLE:   3620000052 Utilization ex q:  0
CYCLE:   3620000052 Utilization:  0
CYCLE:   3620000052 Utilization ex q (incomplete):  0
CYCLE:   3622000052 Utilization ld q (incomplete):  0
CYCLE:   3622000052 RDMA bytes rec:          0
CYCLE:   3622000052 Utilization st q:  0
CYCLE:   3622000052 Utilization ld q:  0
CYCLE:   3622000052 Utilization:  0
CYCLE:   3622000052 Utilization ld q:  0
CYCLE:   3622000052 Utilization st q:  0
CYCLE:   3622000052 rdma_total_latency:          0
CYCLE:   3622000052 Utilization st q (incomplete):  0
CYCLE:   3622000052 WDMA bytes sent:          0
CYCLE:   3622000052 Utilization ex q:  0
CYCLE:   3622000052 Utilization ex q (incomplete):  0
CYCLE:   3622000052 Utilization st q (incomplete):  0
CYCLE:   3622000052 Utilization ld q (incomplete):  0
CYCLE:   3622000052 WDMA total latency:          0
CYCLE:   3622000052 Utilization ex q:  0
CYCLE:   3622000052 Utilization:  0
CYCLE:   3622000052 Utilization ex q (incomplete):  0
CYCLE:   3624000052 Utilization ld q (incomplete):  0
CYCLE:   3624000052 RDMA bytes rec:          0
CYCLE:   3624000052 Utilization st q:  0
CYCLE:   3624000052 Utilization ld q:  0
CYCLE:   3624000052 Utilization:  0
CYCLE:   3624000052 Utilization ld q:  0
CYCLE:   3624000052 Utilization st q:  0
CYCLE:   3624000052 rdma_total_latency:          0
CYCLE:   3624000052 Utilization st q (incomplete):  0
CYCLE:   3624000052 WDMA bytes sent:          0
CYCLE:   3624000052 Utilization ex q:  0
CYCLE:   3624000052 Utilization ex q (incomplete):  0
CYCLE:   3624000052 Utilization st q (incomplete):  0
CYCLE:   3624000052 Utilization ld q (incomplete):  0
CYCLE:   3624000052 WDMA total latency:          0
CYCLE:   3624000052 Utilization ex q:  0
CYCLE:   3624000052 Utilization:  0
CYCLE:   3624000052 Utilization ex q (incomplete):  0
CYCLE:   3626000052 Utilization ld q (incomplete):  0
CYCLE:   3626000052 RDMA bytes rec:          0
CYCLE:   3626000052 Utilization st q:  0
CYCLE:   3626000052 Utilization ld q:  0
CYCLE:   3626000052 Utilization:  0
CYCLE:   3626000052 Utilization ld q:  0
CYCLE:   3626000052 Utilization st q:  0
CYCLE:   3626000052 rdma_total_latency:          0
CYCLE:   3626000052 Utilization st q (incomplete):  0
CYCLE:   3626000052 WDMA bytes sent:          0
CYCLE:   3626000052 Utilization ex q:  0
CYCLE:   3626000052 Utilization ex q (incomplete):  0
CYCLE:   3626000052 Utilization st q (incomplete):  0
CYCLE:   3626000052 Utilization ld q (incomplete):  0
CYCLE:   3626000052 WDMA total latency:          0
CYCLE:   3626000052 Utilization ex q:  0
CYCLE:   3626000052 Utilization:  0
CYCLE:   3626000052 Utilization ex q (incomplete):  0
CYCLE:   3628000052 Utilization ld q (incomplete):  0
CYCLE:   3628000052 RDMA bytes rec:          0
CYCLE:   3628000052 Utilization st q:  0
CYCLE:   3628000052 Utilization ld q:  0
CYCLE:   3628000052 Utilization:  0
CYCLE:   3628000052 Utilization ld q:  0
CYCLE:   3628000052 Utilization st q:  0
CYCLE:   3628000052 rdma_total_latency:          0
CYCLE:   3628000052 Utilization st q (incomplete):  0
CYCLE:   3628000052 WDMA bytes sent:          0
CYCLE:   3628000052 Utilization ex q:  0
CYCLE:   3628000052 Utilization ex q (incomplete):  0
CYCLE:   3628000052 Utilization st q (incomplete):  0
CYCLE:   3628000052 Utilization ld q (incomplete):  0
CYCLE:   3628000052 WDMA total latency:          0
CYCLE:   3628000052 Utilization ex q:  0
CYCLE:   3628000052 Utilization:  0
CYCLE:   3628000052 Utilization ex q (incomplete):  0
CYCLE:   3630000052 Utilization ld q (incomplete):  0
CYCLE:   3630000052 RDMA bytes rec:          0
CYCLE:   3630000052 Utilization st q:  0
CYCLE:   3630000052 Utilization ld q:  0
CYCLE:   3630000052 Utilization:  0
CYCLE:   3630000052 Utilization ld q:  0
CYCLE:   3630000052 Utilization st q:  0
CYCLE:   3630000052 rdma_total_latency:          0
CYCLE:   3630000052 Utilization st q (incomplete):  0
CYCLE:   3630000052 WDMA bytes sent:          0
CYCLE:   3630000052 Utilization ex q:  0
CYCLE:   3630000052 Utilization ex q (incomplete):  0
CYCLE:   3630000052 Utilization st q (incomplete):  0
CYCLE:   3630000052 Utilization ld q (incomplete):  0
CYCLE:   3630000052 WDMA total latency:          0
CYCLE:   3630000052 Utilization ex q:  0
CYCLE:   3630000052 Utilization:  0
CYCLE:   3630000052 Utilization ex q (incomplete):  0
CYCLE:   3632000052 Utilization ld q (incomplete):  0
CYCLE:   3632000052 RDMA bytes rec:          0
CYCLE:   3632000052 Utilization st q:  0
CYCLE:   3632000052 Utilization ld q:  0
CYCLE:   3632000052 Utilization:  0
CYCLE:   3632000052 Utilization ld q:  0
CYCLE:   3632000052 Utilization st q:  0
CYCLE:   3632000052 rdma_total_latency:          0
CYCLE:   3632000052 Utilization st q (incomplete):  0
CYCLE:   3632000052 WDMA bytes sent:          0
CYCLE:   3632000052 Utilization ex q:  0
CYCLE:   3632000052 Utilization ex q (incomplete):  0
CYCLE:   3632000052 Utilization st q (incomplete):  0
CYCLE:   3632000052 Utilization ld q (incomplete):  0
CYCLE:   3632000052 WDMA total latency:          0
CYCLE:   3632000052 Utilization ex q:  0
CYCLE:   3632000052 Utilization:  0
CYCLE:   3632000052 Utilization ex q (incomplete):  0
CYCLE:   3634000052 Utilization ld q (incomplete):  0
CYCLE:   3634000052 RDMA bytes rec:          0
CYCLE:   3634000052 Utilization st q:  0
CYCLE:   3634000052 Utilization ld q:  0
CYCLE:   3634000052 Utilization:  0
CYCLE:   3634000052 Utilization ld q:  0
CYCLE:   3634000052 Utilization st q:  0
CYCLE:   3634000052 rdma_total_latency:          0
CYCLE:   3634000052 Utilization st q (incomplete):  0
CYCLE:   3634000052 WDMA bytes sent:          0
CYCLE:   3634000052 Utilization ex q:  0
CYCLE:   3634000052 Utilization ex q (incomplete):  0
CYCLE:   3634000052 Utilization st q (incomplete):  0
CYCLE:   3634000052 Utilization ld q (incomplete):  0
CYCLE:   3634000052 WDMA total latency:          0
CYCLE:   3634000052 Utilization ex q:  0
CYCLE:   3634000052 Utilization:  0
CYCLE:   3634000052 Utilization ex q (incomplete):  0
CYCLE:   3636000052 Utilization ld q (incomplete):  0
CYCLE:   3636000052 RDMA bytes rec:          0
CYCLE:   3636000052 Utilization st q:  0
CYCLE:   3636000052 Utilization ld q:  0
CYCLE:   3636000052 Utilization:  0
CYCLE:   3636000052 Utilization ld q:  0
CYCLE:   3636000052 Utilization st q:  0
CYCLE:   3636000052 rdma_total_latency:          0
CYCLE:   3636000052 Utilization st q (incomplete):  0
CYCLE:   3636000052 WDMA bytes sent:          0
CYCLE:   3636000052 Utilization ex q:  0
CYCLE:   3636000052 Utilization ex q (incomplete):  0
CYCLE:   3636000052 Utilization st q (incomplete):  0
CYCLE:   3636000052 Utilization ld q (incomplete):  0
CYCLE:   3636000052 WDMA total latency:          0
CYCLE:   3636000052 Utilization ex q:  0
CYCLE:   3636000052 Utilization:  0
CYCLE:   3636000052 Utilization ex q (incomplete):  0
CYCLE:   3638000052 Utilization ld q (incomplete):  0
CYCLE:   3638000052 RDMA bytes rec:   68174096
CYCLE:   3638000052 Utilization st q:  0
CYCLE:   3638000052 Utilization ld q:  7
CYCLE:   3638000052 Utilization: 21
CYCLE:   3638000052 Utilization ld q:  7
CYCLE:   3638000052 Utilization st q:  0
CYCLE:   3638000052 rdma_total_latency:     334693
CYCLE:   3638000052 Utilization st q (incomplete):  0
CYCLE:   3638000052 WDMA bytes sent:  286331152
CYCLE:   3638000052 Utilization ex q: 14
CYCLE:   3638000052 Utilization ex q (incomplete):  0
CYCLE:   3638000052 Utilization st q (incomplete):  0
CYCLE:   3638000052 Utilization ld q (incomplete):  0
CYCLE:   3638000052 WDMA total latency:          0
CYCLE:   3638000052 Utilization ex q: 14
CYCLE:   3638000052 Utilization: 21
CYCLE:   3638000052 Utilization ex q (incomplete):  0
CYCLE:   3640000052 Utilization ld q (incomplete):  0
CYCLE:   3640000052 RDMA bytes rec:  286331152
CYCLE:   3640000052 Utilization st q:  0
CYCLE:   3640000052 Utilization ld q:  0
CYCLE:   3640000052 Utilization: 16
CYCLE:   3640000052 Utilization ld q:  0
CYCLE:   3640000052 Utilization st q:  0
CYCLE:   3640000052 rdma_total_latency:    6251461
CYCLE:   3640000052 Utilization st q (incomplete):  0
CYCLE:   3640000052 WDMA bytes sent:  286331152
CYCLE:   3640000052 Utilization ex q: 16
CYCLE:   3640000052 Utilization ex q (incomplete):  3
CYCLE:   3640000052 Utilization st q (incomplete):  0
CYCLE:   3640000052 Utilization ld q (incomplete):  0
CYCLE:   3640000052 WDMA total latency:          0
CYCLE:   3640000052 Utilization ex q: 16
CYCLE:   3640000052 Utilization: 16
CYCLE:   3640000052 Utilization ex q (incomplete):  3
CYCLE:   3642000052 Utilization ld q (incomplete):  0
CYCLE:   3642000052 RDMA bytes rec:  286331152
CYCLE:   3642000052 Utilization st q:  0
CYCLE:   3642000052 Utilization ld q:  0
CYCLE:   3642000052 Utilization: 15
CYCLE:   3642000052 Utilization ld q:  0
CYCLE:   3642000052 Utilization st q:  0
CYCLE:   3642000052 rdma_total_latency:   12329030
CYCLE:   3642000052 Utilization st q (incomplete):  0
CYCLE:   3642000052 WDMA bytes sent:  286331152
CYCLE:   3642000052 Utilization ex q: 15
CYCLE:   3642000052 Utilization ex q (incomplete):  2
CYCLE:   3642000052 Utilization st q (incomplete):  0
CYCLE:   3642000052 Utilization ld q (incomplete):  0
CYCLE:   3642000052 WDMA total latency:          0
CYCLE:   3642000052 Utilization ex q: 15
CYCLE:   3642000052 Utilization: 15
CYCLE:   3642000052 Utilization ex q (incomplete):  2
CYCLE:   3644000052 Utilization ld q (incomplete):  0
CYCLE:   3644000052 RDMA bytes rec:  286331152
CYCLE:   3644000052 Utilization st q:  0
CYCLE:   3644000052 Utilization ld q:  0
CYCLE:   3644000052 Utilization: 16
CYCLE:   3644000052 Utilization ld q:  0
CYCLE:   3644000052 Utilization st q:  0
CYCLE:   3644000052 rdma_total_latency:   18346042
CYCLE:   3644000052 Utilization st q (incomplete):  0
CYCLE:   3644000052 WDMA bytes sent:  286331152
CYCLE:   3644000052 Utilization ex q: 16
CYCLE:   3644000052 Utilization ex q (incomplete):  3
CYCLE:   3644000052 Utilization st q (incomplete):  0
CYCLE:   3644000052 Utilization ld q (incomplete):  0
CYCLE:   3644000052 WDMA total latency:          0
CYCLE:   3644000052 Utilization ex q: 16
CYCLE:   3644000052 Utilization: 16
CYCLE:   3644000052 Utilization ex q (incomplete):  3
CYCLE:   3646000052 Utilization ld q (incomplete):  0
CYCLE:   3646000052 RDMA bytes rec:  286331152
CYCLE:   3646000052 Utilization st q:  0
CYCLE:   3646000052 Utilization ld q:  0
CYCLE:   3646000052 Utilization: 16
CYCLE:   3646000052 Utilization ld q:  0
CYCLE:   3646000052 Utilization st q:  0
CYCLE:   3646000052 rdma_total_latency:   24203636
CYCLE:   3646000052 Utilization st q (incomplete):  0
CYCLE:   3646000052 WDMA bytes sent:  286331152
CYCLE:   3646000052 Utilization ex q: 16
CYCLE:   3646000052 Utilization ex q (incomplete):  3
CYCLE:   3646000052 Utilization st q (incomplete):  0
CYCLE:   3646000052 Utilization ld q (incomplete):  0
CYCLE:   3646000052 WDMA total latency:          0
CYCLE:   3646000052 Utilization ex q: 16
CYCLE:   3646000052 Utilization: 16
CYCLE:   3646000052 Utilization ex q (incomplete):  3
CYCLE:   3648000052 Utilization ld q (incomplete):  0
CYCLE:   3648000052 RDMA bytes rec:   68227344
CYCLE:   3648000052 Utilization st q:  0
CYCLE:   3648000052 Utilization ld q:  3
CYCLE:   3648000052 Utilization: 17
CYCLE:   3648000052 Utilization ld q:  3
CYCLE:   3648000052 Utilization st q:  0
CYCLE:   3648000052 rdma_total_latency:   30206971
CYCLE:   3648000052 Utilization st q (incomplete):  0
CYCLE:   3648000052 WDMA bytes sent:  286331152
CYCLE:   3648000052 Utilization ex q: 14
CYCLE:   3648000052 Utilization ex q (incomplete):  0
CYCLE:   3648000052 Utilization st q (incomplete):  0
CYCLE:   3648000052 Utilization ld q (incomplete):  0
CYCLE:   3648000052 WDMA total latency:          0
CYCLE:   3648000052 Utilization ex q: 14
CYCLE:   3648000052 Utilization: 17
CYCLE:   3648000052 Utilization ex q (incomplete):  0
CYCLE:   3650000052 Utilization ld q (incomplete):  0
CYCLE:   3650000052 RDMA bytes rec:  286331152
CYCLE:   3650000052 Utilization st q:  0
CYCLE:   3650000052 Utilization ld q:  0
CYCLE:   3650000052 Utilization: 16
CYCLE:   3650000052 Utilization ld q:  0
CYCLE:   3650000052 Utilization st q:  0
CYCLE:   3650000052 rdma_total_latency:   36067941
CYCLE:   3650000052 Utilization st q (incomplete):  0
CYCLE:   3650000052 WDMA bytes sent:  286331152
CYCLE:   3650000052 Utilization ex q: 16
CYCLE:   3650000052 Utilization ex q (incomplete):  3
CYCLE:   3650000052 Utilization st q (incomplete):  0
CYCLE:   3650000052 Utilization ld q (incomplete):  0
CYCLE:   3650000052 WDMA total latency:          0
CYCLE:   3650000052 Utilization ex q: 16
CYCLE:   3650000052 Utilization: 16
CYCLE:   3650000052 Utilization ex q (incomplete):  3
CYCLE:   3652000052 Utilization ld q (incomplete):  0
CYCLE:   3652000052 RDMA bytes rec:  286331152
CYCLE:   3652000052 Utilization st q:  0
CYCLE:   3652000052 Utilization ld q:  0
CYCLE:   3652000052 Utilization: 16
CYCLE:   3652000052 Utilization ld q:  0
CYCLE:   3652000052 Utilization st q:  0
CYCLE:   3652000052 rdma_total_latency:   41786986
CYCLE:   3652000052 Utilization st q (incomplete):  0
CYCLE:   3652000052 WDMA bytes sent:  286331152
CYCLE:   3652000052 Utilization ex q: 16
CYCLE:   3652000052 Utilization ex q (incomplete):  2
CYCLE:   3652000052 Utilization st q (incomplete):  0
CYCLE:   3652000052 Utilization ld q (incomplete):  0
CYCLE:   3652000052 WDMA total latency:          0
CYCLE:   3652000052 Utilization ex q: 16
CYCLE:   3652000052 Utilization: 16
CYCLE:   3652000052 Utilization ex q (incomplete):  2
CYCLE:   3654000052 Utilization ld q (incomplete):  0
CYCLE:   3654000052 RDMA bytes rec: 1108414736
CYCLE:   3654000052 Utilization st q:  0
CYCLE:   3654000052 Utilization ld q:  0
CYCLE:   3654000052 Utilization:  0
CYCLE:   3654000052 Utilization ld q:  0
CYCLE:   3654000052 Utilization st q:  0
CYCLE:   3654000052 rdma_total_latency:   47059951
CYCLE:   3654000052 Utilization st q (incomplete):  0
CYCLE:   3654000052 WDMA bytes sent:  286331152
CYCLE:   3654000052 Utilization ex q:  0
CYCLE:   3654000052 Utilization ex q (incomplete):  0
CYCLE:   3654000052 Utilization st q (incomplete):  0
CYCLE:   3654000052 Utilization ld q (incomplete):  0
CYCLE:   3654000052 WDMA total latency:          0
CYCLE:   3654000052 Utilization ex q:  0
CYCLE:   3654000052 Utilization:  0
CYCLE:   3654000052 Utilization ex q (incomplete):  0
CYCLE:   3656000052 Utilization ld q (incomplete):  9
CYCLE:   3656000052 RDMA bytes rec: 1090785344
CYCLE:   3656000052 Utilization st q:  0
CYCLE:   3656000052 Utilization ld q: 10
CYCLE:   3656000052 Utilization: 23
CYCLE:   3656000052 Utilization ld q: 10
CYCLE:   3656000052 Utilization st q:  0
CYCLE:   3656000052 rdma_total_latency:   53207311
CYCLE:   3656000052 Utilization st q (incomplete):  0
CYCLE:   3656000052 WDMA bytes sent:  286331152
CYCLE:   3656000052 Utilization ex q: 13
CYCLE:   3656000052 Utilization ex q (incomplete):  1
CYCLE:   3656000052 Utilization st q (incomplete):  0
CYCLE:   3656000052 Utilization ld q (incomplete):  9
CYCLE:   3656000052 WDMA total latency:          0
CYCLE:   3656000052 Utilization ex q: 13
CYCLE:   3656000052 Utilization: 23
CYCLE:   3656000052 Utilization ex q (incomplete):  1
CYCLE:   3658000052 Utilization ld q (incomplete):  0
CYCLE:   3658000052 RDMA bytes rec: 1090785344
CYCLE:   3658000052 Utilization st q:  0
CYCLE:   3658000052 Utilization ld q:  1
CYCLE:   3658000052 Utilization: 16
CYCLE:   3658000052 Utilization ld q:  1
CYCLE:   3658000052 Utilization st q:  0
CYCLE:   3658000052 rdma_total_latency:   61911334
CYCLE:   3658000052 Utilization st q (incomplete):  0
CYCLE:   3658000052 WDMA bytes sent: 1090785344
CYCLE:   3658000052 Utilization ex q: 15
CYCLE:   3658000052 Utilization ex q (incomplete):  2
CYCLE:   3658000052 Utilization st q (incomplete):  0
CYCLE:   3658000052 Utilization ld q (incomplete):  0
CYCLE:   3658000052 WDMA total latency:          0
CYCLE:   3658000052 Utilization ex q: 15
CYCLE:   3658000052 Utilization: 16
CYCLE:   3658000052 Utilization ex q (incomplete):  2
CYCLE:   3660000052 Utilization ld q (incomplete):  6
CYCLE:   3660000052 RDMA bytes rec: 1090785344
CYCLE:   3660000052 Utilization st q:  9
CYCLE:   3660000052 Utilization ld q: 15
CYCLE:   3660000052 Utilization: 24
CYCLE:   3660000052 Utilization ld q: 15
CYCLE:   3660000052 Utilization st q:  9
CYCLE:   3660000052 rdma_total_latency:   71278648
CYCLE:   3660000052 Utilization st q (incomplete):  8
CYCLE:   3660000052 WDMA bytes sent: 1090785344
CYCLE:   3660000052 Utilization ex q:  0
CYCLE:   3660000052 Utilization ex q (incomplete):  0
CYCLE:   3660000052 Utilization st q (incomplete):  8
CYCLE:   3660000052 Utilization ld q (incomplete):  6
CYCLE:   3660000052 WDMA total latency:          1
CYCLE:   3660000052 Utilization ex q:  0
CYCLE:   3660000052 Utilization: 24
CYCLE:   3660000052 Utilization ex q (incomplete):  0
CYCLE:   3662000052 Utilization ld q (incomplete):  0
CYCLE:   3662000052 RDMA bytes rec: 1090785344
CYCLE:   3662000052 Utilization st q:  0
CYCLE:   3662000052 Utilization ld q:  8
CYCLE:   3662000052 Utilization: 21
CYCLE:   3662000052 Utilization ld q:  8
CYCLE:   3662000052 Utilization st q:  0
CYCLE:   3662000052 rdma_total_latency:   94191897
CYCLE:   3662000052 Utilization st q (incomplete):  0
CYCLE:   3662000052 WDMA bytes sent: 1090785344
CYCLE:   3662000052 Utilization ex q: 13
CYCLE:   3662000052 Utilization ex q (incomplete):  1
CYCLE:   3662000052 Utilization st q (incomplete):  0
CYCLE:   3662000052 Utilization ld q (incomplete):  0
CYCLE:   3662000052 WDMA total latency:          0
CYCLE:   3662000052 Utilization ex q: 13
CYCLE:   3662000052 Utilization: 21
CYCLE:   3662000052 Utilization ex q (incomplete):  1
CYCLE:   3664000052 Utilization ld q (incomplete):  0
CYCLE:   3664000052 RDMA bytes rec:  286331152
CYCLE:   3664000052 Utilization st q:  0
CYCLE:   3664000052 Utilization ld q:  6
CYCLE:   3664000052 Utilization: 20
CYCLE:   3664000052 Utilization ld q:  6
CYCLE:   3664000052 Utilization st q:  0
CYCLE:   3664000052 rdma_total_latency:  103114004
CYCLE:   3664000052 Utilization st q (incomplete):  0
CYCLE:   3664000052 WDMA bytes sent:  286331152
CYCLE:   3664000052 Utilization ex q: 14
CYCLE:   3664000052 Utilization ex q (incomplete):  1
CYCLE:   3664000052 Utilization st q (incomplete):  0
CYCLE:   3664000052 Utilization ld q (incomplete):  0
CYCLE:   3664000052 WDMA total latency:          0
CYCLE:   3664000052 Utilization ex q: 14
CYCLE:   3664000052 Utilization: 20
CYCLE:   3664000052 Utilization ex q (incomplete):  1
CYCLE:   3666000052 Utilization ld q (incomplete):  0
CYCLE:   3666000052 RDMA bytes rec: 1090785344
CYCLE:   3666000052 Utilization st q:  0
CYCLE:   3666000052 Utilization ld q:  0
CYCLE:   3666000052 Utilization:  0
CYCLE:   3666000052 Utilization ld q:  0
CYCLE:   3666000052 Utilization st q:  0
CYCLE:   3666000052 rdma_total_latency:  111253884
CYCLE:   3666000052 Utilization st q (incomplete):  0
CYCLE:   3666000052 WDMA bytes sent: 1090785344
CYCLE:   3666000052 Utilization ex q:  0
CYCLE:   3666000052 Utilization ex q (incomplete):  0
CYCLE:   3666000052 Utilization st q (incomplete):  0
CYCLE:   3666000052 Utilization ld q (incomplete):  0
CYCLE:   3666000052 WDMA total latency:          0
CYCLE:   3666000052 Utilization ex q:  0
CYCLE:   3666000052 Utilization:  0
CYCLE:   3666000052 Utilization ex q (incomplete):  0
CYCLE:   3668000052 Utilization ld q (incomplete):  0
CYCLE:   3668000052 RDMA bytes rec: 1090785344
CYCLE:   3668000052 Utilization st q:  0
CYCLE:   3668000052 Utilization ld q:  7
CYCLE:   3668000052 Utilization: 22
CYCLE:   3668000052 Utilization ld q:  7
CYCLE:   3668000052 Utilization st q:  0
CYCLE:   3668000052 rdma_total_latency:  134578720
CYCLE:   3668000052 Utilization st q (incomplete):  0
CYCLE:   3668000052 WDMA bytes sent: 1090785344
CYCLE:   3668000052 Utilization ex q: 15
CYCLE:   3668000052 Utilization ex q (incomplete):  2
CYCLE:   3668000052 Utilization st q (incomplete):  0
CYCLE:   3668000052 Utilization ld q (incomplete):  0
CYCLE:   3668000052 WDMA total latency:          0
CYCLE:   3668000052 Utilization ex q: 15
CYCLE:   3668000052 Utilization: 22
CYCLE:   3668000052 Utilization ex q (incomplete):  2
CYCLE:   3670000052 Utilization ld q (incomplete):  0
CYCLE:   3670000052 RDMA bytes rec: 1090785344
CYCLE:   3670000052 Utilization st q:  0
CYCLE:   3670000052 Utilization ld q:  4
CYCLE:   3670000052 Utilization: 16
CYCLE:   3670000052 Utilization ld q:  4
CYCLE:   3670000052 Utilization st q:  0
CYCLE:   3670000052 rdma_total_latency:  144810500
CYCLE:   3670000052 Utilization st q (incomplete):  0
CYCLE:   3670000052 WDMA bytes sent:  286331152
CYCLE:   3670000052 Utilization ex q: 12
CYCLE:   3670000052 Utilization ex q (incomplete):  0
CYCLE:   3670000052 Utilization st q (incomplete):  0
CYCLE:   3670000052 Utilization ld q (incomplete):  0
CYCLE:   3670000052 WDMA total latency:         13
CYCLE:   3670000052 Utilization ex q: 12
CYCLE:   3670000052 Utilization: 16
CYCLE:   3670000052 Utilization ex q (incomplete):  0
CYCLE:   3672000052 Utilization ld q (incomplete):  0
CYCLE:   3672000052 RDMA bytes rec: 1090785344
CYCLE:   3672000052 Utilization st q:  0
CYCLE:   3672000052 Utilization ld q:  0
CYCLE:   3672000052 Utilization:  0
CYCLE:   3672000052 Utilization ld q:  0
CYCLE:   3672000052 Utilization st q:  0
CYCLE:   3672000052 rdma_total_latency:  153408104
CYCLE:   3672000052 Utilization st q (incomplete):  0
CYCLE:   3672000052 WDMA bytes sent: 1090785344
CYCLE:   3672000052 Utilization ex q:  0
CYCLE:   3672000052 Utilization ex q (incomplete):  0
CYCLE:   3672000052 Utilization st q (incomplete):  0
CYCLE:   3672000052 Utilization ld q (incomplete):  0
CYCLE:   3672000052 WDMA total latency:          0
CYCLE:   3672000052 Utilization ex q:  0
CYCLE:   3672000052 Utilization:  0
CYCLE:   3672000052 Utilization ex q (incomplete):  0
CYCLE:   3674000052 Utilization ld q (incomplete):  0
CYCLE:   3674000052 RDMA bytes rec: 1108378656
CYCLE:   3674000052 Utilization st q:  4
CYCLE:   3674000052 Utilization ld q:  0
CYCLE:   3674000052 Utilization: 20
CYCLE:   3674000052 Utilization ld q:  0
CYCLE:   3674000052 Utilization st q:  4
CYCLE:   3674000052 rdma_total_latency:  175039482
CYCLE:   3674000052 Utilization st q (incomplete):  4
CYCLE:   3674000052 WDMA bytes sent: 1108378656
CYCLE:   3674000052 Utilization ex q: 16
CYCLE:   3674000052 Utilization ex q (incomplete):  3
CYCLE:   3674000052 Utilization st q (incomplete):  4
CYCLE:   3674000052 Utilization ld q (incomplete):  0
CYCLE:   3674000052 WDMA total latency:          0
CYCLE:   3674000052 Utilization ex q: 16
CYCLE:   3674000052 Utilization: 20
CYCLE:   3674000052 Utilization ex q (incomplete):  3
CYCLE:   3676000052 Utilization ld q (incomplete):  0
CYCLE:   3676000052 RDMA bytes rec:  286331152
CYCLE:   3676000052 Utilization st q:  0
CYCLE:   3676000052 Utilization ld q:  7
CYCLE:   3676000052 Utilization: 21
CYCLE:   3676000052 Utilization ld q:  7
CYCLE:   3676000052 Utilization st q:  0
CYCLE:   3676000052 rdma_total_latency:  191360115
CYCLE:   3676000052 Utilization st q (incomplete):  0
CYCLE:   3676000052 WDMA bytes sent: 1108378656
CYCLE:   3676000052 Utilization ex q: 14
CYCLE:   3676000052 Utilization ex q (incomplete):  1
CYCLE:   3676000052 Utilization st q (incomplete):  0
CYCLE:   3676000052 Utilization ld q (incomplete):  0
CYCLE:   3676000052 WDMA total latency:          0
CYCLE:   3676000052 Utilization ex q: 14
CYCLE:   3676000052 Utilization: 21
CYCLE:   3676000052 Utilization ex q (incomplete):  1
CYCLE:   3678000052 Utilization ld q (incomplete):  0
CYCLE:   3678000052 RDMA bytes rec:  286331152
CYCLE:   3678000052 Utilization st q:  0
CYCLE:   3678000052 Utilization ld q:  3
CYCLE:   3678000052 Utilization: 17
CYCLE:   3678000052 Utilization ld q:  3
CYCLE:   3678000052 Utilization st q:  0
CYCLE:   3678000052 rdma_total_latency:  210965892
CYCLE:   3678000052 Utilization st q (incomplete):  0
CYCLE:   3678000052 WDMA bytes sent:  286331152
CYCLE:   3678000052 Utilization ex q: 14
CYCLE:   3678000052 Utilization ex q (incomplete):  0
CYCLE:   3678000052 Utilization st q (incomplete):  0
CYCLE:   3678000052 Utilization ld q (incomplete):  0
CYCLE:   3678000052 WDMA total latency:          0
CYCLE:   3678000052 Utilization ex q: 14
CYCLE:   3678000052 Utilization: 17
CYCLE:   3678000052 Utilization ex q (incomplete):  0
CYCLE:   3680000052 Utilization ld q (incomplete):  0
CYCLE:   3680000052 RDMA bytes rec: 1090785344
CYCLE:   3680000052 Utilization st q:  0
CYCLE:   3680000052 Utilization ld q:  6
CYCLE:   3680000052 Utilization: 20
CYCLE:   3680000052 Utilization ld q:  6
CYCLE:   3680000052 Utilization st q:  0
CYCLE:   3680000052 rdma_total_latency:  224785970
CYCLE:   3680000052 Utilization st q (incomplete):  0
CYCLE:   3680000052 WDMA bytes sent: 1090785344
CYCLE:   3680000052 Utilization ex q: 14
CYCLE:   3680000052 Utilization ex q (incomplete):  2
CYCLE:   3680000052 Utilization st q (incomplete):  0
CYCLE:   3680000052 Utilization ld q (incomplete):  0
CYCLE:   3680000052 WDMA total latency:          0
CYCLE:   3680000052 Utilization ex q: 14
CYCLE:   3680000052 Utilization: 20
CYCLE:   3680000052 Utilization ex q (incomplete):  2
CYCLE:   3682000052 Utilization ld q (incomplete):  0
CYCLE:   3682000052 RDMA bytes rec: 1090785344
CYCLE:   3682000052 Utilization st q:  0
CYCLE:   3682000052 Utilization ld q:  0
CYCLE:   3682000052 Utilization: 16
CYCLE:   3682000052 Utilization ld q:  0
CYCLE:   3682000052 Utilization st q:  0
CYCLE:   3682000052 rdma_total_latency:  237957406
CYCLE:   3682000052 Utilization st q (incomplete):  0
CYCLE:   3682000052 WDMA bytes sent: 1090785344
CYCLE:   3682000052 Utilization ex q: 16
CYCLE:   3682000052 Utilization ex q (incomplete):  3
CYCLE:   3682000052 Utilization st q (incomplete):  0
CYCLE:   3682000052 Utilization ld q (incomplete):  0
CYCLE:   3682000052 WDMA total latency:          0
CYCLE:   3682000052 Utilization ex q: 16
CYCLE:   3682000052 Utilization: 16
CYCLE:   3682000052 Utilization ex q (incomplete):  3
CYCLE:   3684000052 Utilization ld q (incomplete):  0
CYCLE:   3684000052 RDMA bytes rec: 1090785344
CYCLE:   3684000052 Utilization st q:  3
CYCLE:   3684000052 Utilization ld q:  5
CYCLE:   3684000052 Utilization: 23
CYCLE:   3684000052 Utilization ld q:  5
CYCLE:   3684000052 Utilization st q:  3
CYCLE:   3684000052 rdma_total_latency:  255500350
CYCLE:   3684000052 Utilization st q (incomplete):  3
CYCLE:   3684000052 WDMA bytes sent: 1108378656
CYCLE:   3684000052 Utilization ex q: 15
CYCLE:   3684000052 Utilization ex q (incomplete):  2
CYCLE:   3684000052 Utilization st q (incomplete):  3
CYCLE:   3684000052 Utilization ld q (incomplete):  0
CYCLE:   3684000052 WDMA total latency:          0
CYCLE:   3684000052 Utilization ex q: 15
CYCLE:   3684000052 Utilization: 23
CYCLE:   3684000052 Utilization ex q (incomplete):  2
CYCLE:   3686000052 Utilization ld q (incomplete):  0
CYCLE:   3686000052 RDMA bytes rec:  286331152
CYCLE:   3686000052 Utilization st q:  0
CYCLE:   3686000052 Utilization ld q:  5
CYCLE:   3686000052 Utilization: 21
CYCLE:   3686000052 Utilization ld q:  5
CYCLE:   3686000052 Utilization st q:  0
CYCLE:   3686000052 rdma_total_latency:  261344494
CYCLE:   3686000052 Utilization st q (incomplete):  0
CYCLE:   3686000052 WDMA bytes sent:  286331152
CYCLE:   3686000052 Utilization ex q: 16
CYCLE:   3686000052 Utilization ex q (incomplete):  2
CYCLE:   3686000052 Utilization st q (incomplete):  0
CYCLE:   3686000052 Utilization ld q (incomplete):  0
CYCLE:   3686000052 WDMA total latency:          0
CYCLE:   3686000052 Utilization ex q: 16
CYCLE:   3686000052 Utilization: 21
CYCLE:   3686000052 Utilization ex q (incomplete):  2
CYCLE:   3688000052 Utilization ld q (incomplete):  0
CYCLE:   3688000052 RDMA bytes rec: 1090785344
CYCLE:   3688000052 Utilization st q:  0
CYCLE:   3688000052 Utilization ld q:  5
CYCLE:   3688000052 Utilization: 20
CYCLE:   3688000052 Utilization ld q:  5
CYCLE:   3688000052 Utilization st q:  0
CYCLE:   3688000052 rdma_total_latency:  276683752
CYCLE:   3688000052 Utilization st q (incomplete):  0
CYCLE:   3688000052 WDMA bytes sent: 1108378656
CYCLE:   3688000052 Utilization ex q: 15
CYCLE:   3688000052 Utilization ex q (incomplete):  2
CYCLE:   3688000052 Utilization st q (incomplete):  0
CYCLE:   3688000052 Utilization ld q (incomplete):  0
CYCLE:   3688000052 WDMA total latency:          0
CYCLE:   3688000052 Utilization ex q: 15
CYCLE:   3688000052 Utilization: 20
CYCLE:   3688000052 Utilization ex q (incomplete):  2
CYCLE:   3690000052 Utilization ld q (incomplete):  0
CYCLE:   3690000052 RDMA bytes rec: 1090785344
CYCLE:   3690000052 Utilization st q:  0
CYCLE:   3690000052 Utilization ld q:  0
CYCLE:   3690000052 Utilization: 16
CYCLE:   3690000052 Utilization ld q:  0
CYCLE:   3690000052 Utilization st q:  0
CYCLE:   3690000052 rdma_total_latency:  287156074
CYCLE:   3690000052 Utilization st q (incomplete):  0
CYCLE:   3690000052 WDMA bytes sent:  286331152
CYCLE:   3690000052 Utilization ex q: 16
CYCLE:   3690000052 Utilization ex q (incomplete):  2
CYCLE:   3690000052 Utilization st q (incomplete):  0
CYCLE:   3690000052 Utilization ld q (incomplete):  0
CYCLE:   3690000052 WDMA total latency:          0
CYCLE:   3690000052 Utilization ex q: 16
CYCLE:   3690000052 Utilization: 16
CYCLE:   3690000052 Utilization ex q (incomplete):  2
CYCLE:   3692000052 Utilization ld q (incomplete):  0
CYCLE:   3692000052 RDMA bytes rec: 1108378656
CYCLE:   3692000052 Utilization st q:  0
CYCLE:   3692000052 Utilization ld q:  0
CYCLE:   3692000052 Utilization:  0
CYCLE:   3692000052 Utilization ld q:  0
CYCLE:   3692000052 Utilization st q:  0
CYCLE:   3692000052 rdma_total_latency:  296095684
CYCLE:   3692000052 Utilization st q (incomplete):  0
CYCLE:   3692000052 WDMA bytes sent: 1108378656
CYCLE:   3692000052 Utilization ex q:  0
CYCLE:   3692000052 Utilization ex q (incomplete):  0
CYCLE:   3692000052 Utilization st q (incomplete):  0
CYCLE:   3692000052 Utilization ld q (incomplete):  0
CYCLE:   3692000052 WDMA total latency:          0
CYCLE:   3692000052 Utilization ex q:  0
CYCLE:   3692000052 Utilization:  0
CYCLE:   3692000052 Utilization ex q (incomplete):  0
CYCLE:   3694000052 Utilization ld q (incomplete):  0
CYCLE:   3694000052 RDMA bytes rec: 1090785344
CYCLE:   3694000052 Utilization st q:  0
CYCLE:   3694000052 Utilization ld q:  0
CYCLE:   3694000052 Utilization: 16
CYCLE:   3694000052 Utilization ld q:  0
CYCLE:   3694000052 Utilization st q:  0
CYCLE:   3694000052 rdma_total_latency:  313127406
CYCLE:   3694000052 Utilization st q (incomplete):  0
CYCLE:   3694000052 WDMA bytes sent:  286331152
CYCLE:   3694000052 Utilization ex q: 16
CYCLE:   3694000052 Utilization ex q (incomplete):  2
CYCLE:   3694000052 Utilization st q (incomplete):  0
CYCLE:   3694000052 Utilization ld q (incomplete):  0
CYCLE:   3694000052 WDMA total latency:          0
CYCLE:   3694000052 Utilization ex q: 16
CYCLE:   3694000052 Utilization: 16
CYCLE:   3694000052 Utilization ex q (incomplete):  2
CYCLE:   3696000052 Utilization ld q (incomplete):  0
CYCLE:   3696000052 RDMA bytes rec: 1108378656
CYCLE:   3696000052 Utilization st q:  0
CYCLE:   3696000052 Utilization ld q:  0
CYCLE:   3696000052 Utilization: 16
CYCLE:   3696000052 Utilization ld q:  0
CYCLE:   3696000052 Utilization st q:  0
CYCLE:   3696000052 rdma_total_latency:  319557009
CYCLE:   3696000052 Utilization st q (incomplete):  0
CYCLE:   3696000052 WDMA bytes sent: 1108378656
CYCLE:   3696000052 Utilization ex q: 16
CYCLE:   3696000052 Utilization ex q (incomplete):  3
CYCLE:   3696000052 Utilization st q (incomplete):  0
CYCLE:   3696000052 Utilization ld q (incomplete):  0
CYCLE:   3696000052 WDMA total latency:          0
CYCLE:   3696000052 Utilization ex q: 16
CYCLE:   3696000052 Utilization: 16
CYCLE:   3696000052 Utilization ex q (incomplete):  3
CYCLE:   3698000052 Utilization ld q (incomplete):  0
CYCLE:   3698000052 RDMA bytes rec: 1090785344
CYCLE:   3698000052 Utilization st q:  0
CYCLE:   3698000052 Utilization ld q:  0
CYCLE:   3698000052 Utilization: 15
CYCLE:   3698000052 Utilization ld q:  0
CYCLE:   3698000052 Utilization st q:  0
CYCLE:   3698000052 rdma_total_latency:  336198577
CYCLE:   3698000052 Utilization st q (incomplete):  0
CYCLE:   3698000052 WDMA bytes sent: 1108378656
CYCLE:   3698000052 Utilization ex q: 15
CYCLE:   3698000052 Utilization ex q (incomplete):  3
CYCLE:   3698000052 Utilization st q (incomplete):  0
CYCLE:   3698000052 Utilization ld q (incomplete):  0
CYCLE:   3698000052 WDMA total latency:          0
CYCLE:   3698000052 Utilization ex q: 15
CYCLE:   3698000052 Utilization: 15
CYCLE:   3698000052 Utilization ex q (incomplete):  3
CYCLE:   3700000052 Utilization ld q (incomplete):  0
CYCLE:   3700000052 RDMA bytes rec:  286331152
CYCLE:   3700000052 Utilization st q:  0
CYCLE:   3700000052 Utilization ld q:  7
CYCLE:   3700000052 Utilization: 21
CYCLE:   3700000052 Utilization ld q:  7
CYCLE:   3700000052 Utilization st q:  0
CYCLE:   3700000052 rdma_total_latency:  353083605
CYCLE:   3700000052 Utilization st q (incomplete):  0
CYCLE:   3700000052 WDMA bytes sent:  286331152
CYCLE:   3700000052 Utilization ex q: 14
CYCLE:   3700000052 Utilization ex q (incomplete):  0
CYCLE:   3700000052 Utilization st q (incomplete):  0
CYCLE:   3700000052 Utilization ld q (incomplete):  0
CYCLE:   3700000052 WDMA total latency:          0
CYCLE:   3700000052 Utilization ex q: 14
CYCLE:   3700000052 Utilization: 21
CYCLE:   3700000052 Utilization ex q (incomplete):  0
CYCLE:   3702000052 Utilization ld q (incomplete):  0
CYCLE:   3702000052 RDMA bytes rec:  286331152
CYCLE:   3702000052 Utilization st q:  0
CYCLE:   3702000052 Utilization ld q:  8
CYCLE:   3702000052 Utilization: 22
CYCLE:   3702000052 Utilization ld q:  8
CYCLE:   3702000052 Utilization st q:  0
CYCLE:   3702000052 rdma_total_latency:  376157242
CYCLE:   3702000052 Utilization st q (incomplete):  0
CYCLE:   3702000052 WDMA bytes sent:  286331152
CYCLE:   3702000052 Utilization ex q: 14
CYCLE:   3702000052 Utilization ex q (incomplete):  0
CYCLE:   3702000052 Utilization st q (incomplete):  0
CYCLE:   3702000052 Utilization ld q (incomplete):  0
CYCLE:   3702000052 WDMA total latency:          0
CYCLE:   3702000052 Utilization ex q: 14
CYCLE:   3702000052 Utilization: 22
CYCLE:   3702000052 Utilization ex q (incomplete):  0
CYCLE:   3704000052 Utilization ld q (incomplete):  0
CYCLE:   3704000052 RDMA bytes rec: 1108378656
CYCLE:   3704000052 Utilization st q:  0
CYCLE:   3704000052 Utilization ld q:  7
CYCLE:   3704000052 Utilization: 22
CYCLE:   3704000052 Utilization ld q:  7
CYCLE:   3704000052 Utilization st q:  0
CYCLE:   3704000052 rdma_total_latency:  394849690
CYCLE:   3704000052 Utilization st q (incomplete):  0
CYCLE:   3704000052 WDMA bytes sent: 1108378656
CYCLE:   3704000052 Utilization ex q: 15
CYCLE:   3704000052 Utilization ex q (incomplete):  3
CYCLE:   3704000052 Utilization st q (incomplete):  0
CYCLE:   3704000052 Utilization ld q (incomplete):  0
CYCLE:   3704000052 WDMA total latency:          0
CYCLE:   3704000052 Utilization ex q: 15
CYCLE:   3704000052 Utilization: 22
CYCLE:   3704000052 Utilization ex q (incomplete):  3
CYCLE:   3706000052 Utilization ld q (incomplete):  0
CYCLE:   3706000052 RDMA bytes rec: 1090785344
CYCLE:   3706000052 Utilization st q:  0
CYCLE:   3706000052 Utilization ld q:  9
CYCLE:   3706000052 Utilization: 24
CYCLE:   3706000052 Utilization ld q:  9
CYCLE:   3706000052 Utilization st q:  0
CYCLE:   3706000052 rdma_total_latency:  419476042
CYCLE:   3706000052 Utilization st q (incomplete):  0
CYCLE:   3706000052 WDMA bytes sent:  286331152
CYCLE:   3706000052 Utilization ex q: 15
CYCLE:   3706000052 Utilization ex q (incomplete):  3
CYCLE:   3706000052 Utilization st q (incomplete):  0
CYCLE:   3706000052 Utilization ld q (incomplete):  0
CYCLE:   3706000052 WDMA total latency:          0
CYCLE:   3706000052 Utilization ex q: 15
CYCLE:   3706000052 Utilization: 24
CYCLE:   3706000052 Utilization ex q (incomplete):  3
CYCLE:   3708000052 Utilization ld q (incomplete):  0
CYCLE:   3708000052 RDMA bytes rec: 1090785344
CYCLE:   3708000052 Utilization st q:  0
CYCLE:   3708000052 Utilization ld q:  6
CYCLE:   3708000052 Utilization: 21
CYCLE:   3708000052 Utilization ld q:  6
CYCLE:   3708000052 Utilization st q:  0
CYCLE:   3708000052 rdma_total_latency:  439126036
CYCLE:   3708000052 Utilization st q (incomplete):  0
CYCLE:   3708000052 WDMA bytes sent:  286331152
CYCLE:   3708000052 Utilization ex q: 15
CYCLE:   3708000052 Utilization ex q (incomplete):  4
CYCLE:   3708000052 Utilization st q (incomplete):  0
CYCLE:   3708000052 Utilization ld q (incomplete):  0
CYCLE:   3708000052 WDMA total latency:          0
CYCLE:   3708000052 Utilization ex q: 15
CYCLE:   3708000052 Utilization: 21
CYCLE:   3708000052 Utilization ex q (incomplete):  4
CYCLE:   3710000052 Utilization ld q (incomplete):  0
CYCLE:   3710000052 RDMA bytes rec: 1090785344
CYCLE:   3710000052 Utilization st q:  0
CYCLE:   3710000052 Utilization ld q:  0
CYCLE:   3710000052 Utilization: 16
CYCLE:   3710000052 Utilization ld q:  0
CYCLE:   3710000052 Utilization st q:  0
CYCLE:   3710000052 rdma_total_latency:  450045202
CYCLE:   3710000052 Utilization st q (incomplete):  0
CYCLE:   3710000052 WDMA bytes sent:  286331152
CYCLE:   3710000052 Utilization ex q: 16
CYCLE:   3710000052 Utilization ex q (incomplete):  3
CYCLE:   3710000052 Utilization st q (incomplete):  0
CYCLE:   3710000052 Utilization ld q (incomplete):  0
CYCLE:   3710000052 WDMA total latency:          0
CYCLE:   3710000052 Utilization ex q: 16
CYCLE:   3710000052 Utilization: 16
CYCLE:   3710000052 Utilization ex q (incomplete):  3
CYCLE:   3712000052 Utilization ld q (incomplete):  0
CYCLE:   3712000052 RDMA bytes rec: 1090785344
CYCLE:   3712000052 Utilization st q:  0
CYCLE:   3712000052 Utilization ld q:  8
CYCLE:   3712000052 Utilization: 24
CYCLE:   3712000052 Utilization ld q:  8
CYCLE:   3712000052 Utilization st q:  0
CYCLE:   3712000052 rdma_total_latency:  465909752
CYCLE:   3712000052 Utilization st q (incomplete):  0
CYCLE:   3712000052 WDMA bytes sent:  286331152
CYCLE:   3712000052 Utilization ex q: 16
CYCLE:   3712000052 Utilization ex q (incomplete):  4
CYCLE:   3712000052 Utilization st q (incomplete):  0
CYCLE:   3712000052 Utilization ld q (incomplete):  0
CYCLE:   3712000052 WDMA total latency:          0
CYCLE:   3712000052 Utilization ex q: 16
CYCLE:   3712000052 Utilization: 24
CYCLE:   3712000052 Utilization ex q (incomplete):  4
CYCLE:   3714000052 Utilization ld q (incomplete):  0
CYCLE:   3714000052 RDMA bytes rec:  286331152
CYCLE:   3714000052 Utilization st q:  0
CYCLE:   3714000052 Utilization ld q:  5
CYCLE:   3714000052 Utilization: 19
CYCLE:   3714000052 Utilization ld q:  5
CYCLE:   3714000052 Utilization st q:  0
CYCLE:   3714000052 rdma_total_latency:  477494167
CYCLE:   3714000052 Utilization st q (incomplete):  0
CYCLE:   3714000052 WDMA bytes sent:  286331152
CYCLE:   3714000052 Utilization ex q: 14
CYCLE:   3714000052 Utilization ex q (incomplete):  0
CYCLE:   3714000052 Utilization st q (incomplete):  0
CYCLE:   3714000052 Utilization ld q (incomplete):  0
CYCLE:   3714000052 WDMA total latency:          0
CYCLE:   3714000052 Utilization ex q: 14
CYCLE:   3714000052 Utilization: 19
CYCLE:   3714000052 Utilization ex q (incomplete):  0
CYCLE:   3716000052 Utilization ld q (incomplete):  0
CYCLE:   3716000052 RDMA bytes rec: 1090785344
CYCLE:   3716000052 Utilization st q:  0
CYCLE:   3716000052 Utilization ld q:  4
CYCLE:   3716000052 Utilization: 18
CYCLE:   3716000052 Utilization ld q:  4
CYCLE:   3716000052 Utilization st q:  0
CYCLE:   3716000052 rdma_total_latency:  492956713
CYCLE:   3716000052 Utilization st q (incomplete):  0
CYCLE:   3716000052 WDMA bytes sent:  286331152
CYCLE:   3716000052 Utilization ex q: 14
CYCLE:   3716000052 Utilization ex q (incomplete):  1
CYCLE:   3716000052 Utilization st q (incomplete):  0
CYCLE:   3716000052 Utilization ld q (incomplete):  0
CYCLE:   3716000052 WDMA total latency:          0
CYCLE:   3716000052 Utilization ex q: 14
CYCLE:   3716000052 Utilization: 18
CYCLE:   3716000052 Utilization ex q (incomplete):  1
CYCLE:   3718000052 Utilization ld q (incomplete):  0
CYCLE:   3718000052 RDMA bytes rec: 1090785344
CYCLE:   3718000052 Utilization st q:  0
CYCLE:   3718000052 Utilization ld q:  0
CYCLE:   3718000052 Utilization: 16
CYCLE:   3718000052 Utilization ld q:  0
CYCLE:   3718000052 Utilization st q:  0
CYCLE:   3718000052 rdma_total_latency:  505247069
CYCLE:   3718000052 Utilization st q (incomplete):  0
CYCLE:   3718000052 WDMA bytes sent:  286331152
CYCLE:   3718000052 Utilization ex q: 16
CYCLE:   3718000052 Utilization ex q (incomplete):  2
CYCLE:   3718000052 Utilization st q (incomplete):  0
CYCLE:   3718000052 Utilization ld q (incomplete):  0
CYCLE:   3718000052 WDMA total latency:          0
CYCLE:   3718000052 Utilization ex q: 16
CYCLE:   3718000052 Utilization: 16
CYCLE:   3718000052 Utilization ex q (incomplete):  2
CYCLE:   3720000052 Utilization ld q (incomplete): 10
CYCLE:   3720000052 RDMA bytes rec: 1090785344
CYCLE:   3720000052 Utilization st q:  5
CYCLE:   3720000052 Utilization ld q: 19
CYCLE:   3720000052 Utilization: 24
CYCLE:   3720000052 Utilization ld q: 19
CYCLE:   3720000052 Utilization st q:  5
CYCLE:   3720000052 rdma_total_latency:  519173907
CYCLE:   3720000052 Utilization st q (incomplete):  3
CYCLE:   3720000052 WDMA bytes sent: 1090785344
CYCLE:   3720000052 Utilization ex q:  0
CYCLE:   3720000052 Utilization ex q (incomplete):  0
CYCLE:   3720000052 Utilization st q (incomplete):  3
CYCLE:   3720000052 Utilization ld q (incomplete): 10
CYCLE:   3720000052 WDMA total latency:          7
CYCLE:   3720000052 Utilization ex q:  0
CYCLE:   3720000052 Utilization: 24
CYCLE:   3720000052 Utilization ex q (incomplete):  0
CYCLE:   3722000052 Utilization ld q (incomplete):  0
CYCLE:   3722000052 RDMA bytes rec:  286331152
CYCLE:   3722000052 Utilization st q:  0
CYCLE:   3722000052 Utilization ld q:  9
CYCLE:   3722000052 Utilization: 23
CYCLE:   3722000052 Utilization ld q:  9
CYCLE:   3722000052 Utilization st q:  0
CYCLE:   3722000052 rdma_total_latency:  533432484
CYCLE:   3722000052 Utilization st q (incomplete):  0
CYCLE:   3722000052 WDMA bytes sent:  286331152
CYCLE:   3722000052 Utilization ex q: 14
CYCLE:   3722000052 Utilization ex q (incomplete):  1
CYCLE:   3722000052 Utilization st q (incomplete):  0
CYCLE:   3722000052 Utilization ld q (incomplete):  0
CYCLE:   3722000052 WDMA total latency:          0
CYCLE:   3722000052 Utilization ex q: 14
CYCLE:   3722000052 Utilization: 23
CYCLE:   3722000052 Utilization ex q (incomplete):  1
CYCLE:   3724000052 Utilization ld q (incomplete):  0
CYCLE:   3724000052 RDMA bytes rec: 1090785344
CYCLE:   3724000052 Utilization st q:  0
CYCLE:   3724000052 Utilization ld q:  0
CYCLE:   3724000052 Utilization:  0
CYCLE:   3724000052 Utilization ld q:  0
CYCLE:   3724000052 Utilization st q:  0
CYCLE:   3724000052 rdma_total_latency:  545997547
CYCLE:   3724000052 Utilization st q (incomplete):  0
CYCLE:   3724000052 WDMA bytes sent: 1090785344
CYCLE:   3724000052 Utilization ex q:  0
CYCLE:   3724000052 Utilization ex q (incomplete):  0
CYCLE:   3724000052 Utilization st q (incomplete):  0
CYCLE:   3724000052 Utilization ld q (incomplete):  0
CYCLE:   3724000052 WDMA total latency:          0
CYCLE:   3724000052 Utilization ex q:  0
CYCLE:   3724000052 Utilization:  0
CYCLE:   3724000052 Utilization ex q (incomplete):  0
CYCLE:   3726000052 Utilization ld q (incomplete):  0
CYCLE:   3726000052 RDMA bytes rec:  286331152
CYCLE:   3726000052 Utilization st q:  0
CYCLE:   3726000052 Utilization ld q:  2
CYCLE:   3726000052 Utilization: 16
CYCLE:   3726000052 Utilization ld q:  2
CYCLE:   3726000052 Utilization st q:  0
CYCLE:   3726000052 rdma_total_latency:  561004398
CYCLE:   3726000052 Utilization st q (incomplete):  0
CYCLE:   3726000052 WDMA bytes sent:  286331152
CYCLE:   3726000052 Utilization ex q: 14
CYCLE:   3726000052 Utilization ex q (incomplete):  1
CYCLE:   3726000052 Utilization st q (incomplete):  0
CYCLE:   3726000052 Utilization ld q (incomplete):  0
CYCLE:   3726000052 WDMA total latency:          0
CYCLE:   3726000052 Utilization ex q: 14
CYCLE:   3726000052 Utilization: 16
CYCLE:   3726000052 Utilization ex q (incomplete):  1
CYCLE:   3728000052 Utilization ld q (incomplete):  0
CYCLE:   3728000052 RDMA bytes rec: 1090785344
CYCLE:   3728000052 Utilization st q:  0
CYCLE:   3728000052 Utilization ld q:  4
CYCLE:   3728000052 Utilization: 18
CYCLE:   3728000052 Utilization ld q:  4
CYCLE:   3728000052 Utilization st q:  0
CYCLE:   3728000052 rdma_total_latency:  573097260
CYCLE:   3728000052 Utilization st q (incomplete):  0
CYCLE:   3728000052 WDMA bytes sent: 1108378656
CYCLE:   3728000052 Utilization ex q: 14
CYCLE:   3728000052 Utilization ex q (incomplete):  2
CYCLE:   3728000052 Utilization st q (incomplete):  0
CYCLE:   3728000052 Utilization ld q (incomplete):  0
CYCLE:   3728000052 WDMA total latency:          0
CYCLE:   3728000052 Utilization ex q: 14
CYCLE:   3728000052 Utilization: 18
CYCLE:   3728000052 Utilization ex q (incomplete):  2
CYCLE:   3730000052 Utilization ld q (incomplete):  0
CYCLE:   3730000052 RDMA bytes rec: 1090785344
CYCLE:   3730000052 Utilization st q:  3
CYCLE:   3730000052 Utilization ld q:  4
CYCLE:   3730000052 Utilization: 21
CYCLE:   3730000052 Utilization ld q:  4
CYCLE:   3730000052 Utilization st q:  3
CYCLE:   3730000052 rdma_total_latency:  592130916
CYCLE:   3730000052 Utilization st q (incomplete):  1
CYCLE:   3730000052 WDMA bytes sent:  286331152
CYCLE:   3730000052 Utilization ex q: 14
CYCLE:   3730000052 Utilization ex q (incomplete):  1
CYCLE:   3730000052 Utilization st q (incomplete):  1
CYCLE:   3730000052 Utilization ld q (incomplete):  0
CYCLE:   3730000052 WDMA total latency:          5
CYCLE:   3730000052 Utilization ex q: 14
CYCLE:   3730000052 Utilization: 21
CYCLE:   3730000052 Utilization ex q (incomplete):  1
CYCLE:   3732000052 Utilization ld q (incomplete):  0
CYCLE:   3732000052 RDMA bytes rec: 1108378656
CYCLE:   3732000052 Utilization st q:  0
CYCLE:   3732000052 Utilization ld q:  0
CYCLE:   3732000052 Utilization: 16
CYCLE:   3732000052 Utilization ld q:  0
CYCLE:   3732000052 Utilization st q:  0
CYCLE:   3732000052 rdma_total_latency:  607973670
CYCLE:   3732000052 Utilization st q (incomplete):  0
CYCLE:   3732000052 WDMA bytes sent:  286331152
CYCLE:   3732000052 Utilization ex q: 16
CYCLE:   3732000052 Utilization ex q (incomplete):  1
CYCLE:   3732000052 Utilization st q (incomplete):  0
CYCLE:   3732000052 Utilization ld q (incomplete):  0
CYCLE:   3732000052 WDMA total latency:          0
CYCLE:   3732000052 Utilization ex q: 16
CYCLE:   3732000052 Utilization: 16
CYCLE:   3732000052 Utilization ex q (incomplete):  1
CYCLE:   3734000052 Utilization ld q (incomplete):  0
CYCLE:   3734000052 RDMA bytes rec: 1108378656
CYCLE:   3734000052 Utilization st q:  0
CYCLE:   3734000052 Utilization ld q:  1
CYCLE:   3734000052 Utilization: 16
CYCLE:   3734000052 Utilization ld q:  1
CYCLE:   3734000052 Utilization st q:  0
CYCLE:   3734000052 rdma_total_latency:  625849229
CYCLE:   3734000052 Utilization st q (incomplete):  0
CYCLE:   3734000052 WDMA bytes sent: 1108378656
CYCLE:   3734000052 Utilization ex q: 15
CYCLE:   3734000052 Utilization ex q (incomplete):  2
CYCLE:   3734000052 Utilization st q (incomplete):  0
CYCLE:   3734000052 Utilization ld q (incomplete):  0
CYCLE:   3734000052 WDMA total latency:          0
CYCLE:   3734000052 Utilization ex q: 15
CYCLE:   3734000052 Utilization: 16
CYCLE:   3734000052 Utilization ex q (incomplete):  2
CYCLE:   3736000052 Utilization ld q (incomplete):  0
CYCLE:   3736000052 RDMA bytes rec:   71569472
CYCLE:   3736000052 Utilization st q:  0
CYCLE:   3736000052 Utilization ld q:  6
CYCLE:   3736000052 Utilization: 19
CYCLE:   3736000052 Utilization ld q:  6
CYCLE:   3736000052 Utilization st q:  0
CYCLE:   3736000052 rdma_total_latency:  641871086
CYCLE:   3736000052 Utilization st q (incomplete):  0
CYCLE:   3736000052 WDMA bytes sent:  286331152
CYCLE:   3736000052 Utilization ex q: 13
CYCLE:   3736000052 Utilization ex q (incomplete):  0
CYCLE:   3736000052 Utilization st q (incomplete):  0
CYCLE:   3736000052 Utilization ld q (incomplete):  0
CYCLE:   3736000052 WDMA total latency:          0
CYCLE:   3736000052 Utilization ex q: 13
CYCLE:   3736000052 Utilization: 19
CYCLE:   3736000052 Utilization ex q (incomplete):  0
CYCLE:   3738000052 Utilization ld q (incomplete):  0
CYCLE:   3738000052 RDMA bytes rec: 1090785344
CYCLE:   3738000052 Utilization st q:  0
CYCLE:   3738000052 Utilization ld q:  6
CYCLE:   3738000052 Utilization: 21
CYCLE:   3738000052 Utilization ld q:  6
CYCLE:   3738000052 Utilization st q:  0
CYCLE:   3738000052 rdma_total_latency:  663776137
CYCLE:   3738000052 Utilization st q (incomplete):  0
CYCLE:   3738000052 WDMA bytes sent:  286331152
CYCLE:   3738000052 Utilization ex q: 15
CYCLE:   3738000052 Utilization ex q (incomplete): 15
CYCLE:   3738000052 Utilization st q (incomplete):  0
CYCLE:   3738000052 Utilization ld q (incomplete):  0
CYCLE:   3738000052 WDMA total latency:          0
CYCLE:   3738000052 Utilization ex q: 15
CYCLE:   3738000052 Utilization: 21
CYCLE:   3738000052 Utilization ex q (incomplete): 15
CYCLE:   3740000052 Utilization ld q (incomplete):  0
CYCLE:   3740000052 RDMA bytes rec:  286331152
CYCLE:   3740000052 Utilization st q:  0
CYCLE:   3740000052 Utilization ld q:  0
CYCLE:   3740000052 Utilization: 16
CYCLE:   3740000052 Utilization ld q:  0
CYCLE:   3740000052 Utilization st q:  0
CYCLE:   3740000052 rdma_total_latency:  675110320
CYCLE:   3740000052 Utilization st q (incomplete):  0
CYCLE:   3740000052 WDMA bytes sent:  286331152
CYCLE:   3740000052 Utilization ex q: 16
CYCLE:   3740000052 Utilization ex q (incomplete):  0
CYCLE:   3740000052 Utilization st q (incomplete):  0
CYCLE:   3740000052 Utilization ld q (incomplete):  0
CYCLE:   3740000052 WDMA total latency:          0
CYCLE:   3740000052 Utilization ex q: 16
CYCLE:   3740000052 Utilization: 16
CYCLE:   3740000052 Utilization ex q (incomplete):  0
CYCLE:   3742000052 Utilization ld q (incomplete):  0
CYCLE:   3742000052 RDMA bytes rec:  285478976
CYCLE:   3742000052 Utilization st q:  0
CYCLE:   3742000052 Utilization ld q:  5
CYCLE:   3742000052 Utilization: 20
CYCLE:   3742000052 Utilization ld q:  5
CYCLE:   3742000052 Utilization st q:  0
CYCLE:   3742000052 rdma_total_latency:  693779110
CYCLE:   3742000052 Utilization st q (incomplete):  0
CYCLE:   3742000052 WDMA bytes sent:  286331152
CYCLE:   3742000052 Utilization ex q: 15
CYCLE:   3742000052 Utilization ex q (incomplete): 15
CYCLE:   3742000052 Utilization st q (incomplete):  0
CYCLE:   3742000052 Utilization ld q (incomplete):  0
CYCLE:   3742000052 WDMA total latency:          0
CYCLE:   3742000052 Utilization ex q: 15
CYCLE:   3742000052 Utilization: 20
CYCLE:   3742000052 Utilization ex q (incomplete): 15
CYCLE:   3744000052 Utilization ld q (incomplete):  0
CYCLE:   3744000052 RDMA bytes rec: 1108378656
CYCLE:   3744000052 Utilization st q:  0
CYCLE:   3744000052 Utilization ld q:  0
CYCLE:   3744000052 Utilization: 16
CYCLE:   3744000052 Utilization ld q:  0
CYCLE:   3744000052 Utilization st q:  0
CYCLE:   3744000052 rdma_total_latency:  710799842
CYCLE:   3744000052 Utilization st q (incomplete):  0
CYCLE:   3744000052 WDMA bytes sent:  286331152
CYCLE:   3744000052 Utilization ex q: 16
CYCLE:   3744000052 Utilization ex q (incomplete):  0
CYCLE:   3744000052 Utilization st q (incomplete):  0
CYCLE:   3744000052 Utilization ld q (incomplete):  0
CYCLE:   3744000052 WDMA total latency:          0
CYCLE:   3744000052 Utilization ex q: 16
CYCLE:   3744000052 Utilization: 16
CYCLE:   3744000052 Utilization ex q (incomplete):  0
CYCLE:   3746000052 Utilization ld q (incomplete):  0
CYCLE:   3746000052 RDMA bytes rec: 1108378656
CYCLE:   3746000052 Utilization st q:  0
CYCLE:   3746000052 Utilization ld q:  4
CYCLE:   3746000052 Utilization: 19
CYCLE:   3746000052 Utilization ld q:  4
CYCLE:   3746000052 Utilization st q:  0
CYCLE:   3746000052 rdma_total_latency:  725896229
CYCLE:   3746000052 Utilization st q (incomplete):  0
CYCLE:   3746000052 WDMA bytes sent: 1108378656
CYCLE:   3746000052 Utilization ex q: 15
CYCLE:   3746000052 Utilization ex q (incomplete):  2
CYCLE:   3746000052 Utilization st q (incomplete):  0
CYCLE:   3746000052 Utilization ld q (incomplete):  0
CYCLE:   3746000052 WDMA total latency:          0
CYCLE:   3746000052 Utilization ex q: 15
CYCLE:   3746000052 Utilization: 19
CYCLE:   3746000052 Utilization ex q (incomplete):  2
CYCLE:   3748000052 Utilization ld q (incomplete):  0
CYCLE:   3748000052 RDMA bytes rec:  553914432
CYCLE:   3748000052 Utilization st q:  0
CYCLE:   3748000052 Utilization ld q:  0
CYCLE:   3748000052 Utilization:  0
CYCLE:   3748000052 Utilization ld q:  0
CYCLE:   3748000052 Utilization st q:  0
CYCLE:   3748000052 rdma_total_latency:  736602280
CYCLE:   3748000052 Utilization st q (incomplete):  0
CYCLE:   3748000052 WDMA bytes sent: 1141932576
CYCLE:   3748000052 Utilization ex q:  0
CYCLE:   3748000052 Utilization ex q (incomplete):  0
CYCLE:   3748000052 Utilization st q (incomplete):  0
CYCLE:   3748000052 Utilization ld q (incomplete):  0
CYCLE:   3748000052 WDMA total latency:          0
CYCLE:   3748000052 Utilization ex q:  0
CYCLE:   3748000052 Utilization:  0
CYCLE:   3748000052 Utilization ex q (incomplete):  0
CYCLE:   3750000052 Utilization ld q (incomplete):  0
CYCLE:   3750000052 RDMA bytes rec:  553914432
CYCLE:   3750000052 Utilization st q:  0
CYCLE:   3750000052 Utilization ld q:  0
CYCLE:   3750000052 Utilization:  0
CYCLE:   3750000052 Utilization ld q:  0
CYCLE:   3750000052 Utilization st q:  0
CYCLE:   3750000052 rdma_total_latency:  736602280
CYCLE:   3750000052 Utilization st q (incomplete):  0
CYCLE:   3750000052 WDMA bytes sent: 1141932576
CYCLE:   3750000052 Utilization ex q:  0
CYCLE:   3750000052 Utilization ex q (incomplete):  0
CYCLE:   3750000052 Utilization st q (incomplete):  0
CYCLE:   3750000052 Utilization ld q (incomplete):  0
CYCLE:   3750000052 WDMA total latency:          0
CYCLE:   3750000052 Utilization ex q:  0
CYCLE:   3750000052 Utilization:  0
CYCLE:   3750000052 Utilization ex q (incomplete):  0
CYCLE:   3752000052 Utilization ld q (incomplete):  0
CYCLE:   3752000052 RDMA bytes rec:  553914432
CYCLE:   3752000052 Utilization st q:  0
CYCLE:   3752000052 Utilization ld q:  0
CYCLE:   3752000052 Utilization:  0
CYCLE:   3752000052 Utilization ld q:  0
CYCLE:   3752000052 Utilization st q:  0
CYCLE:   3752000052 rdma_total_latency:  736602280
CYCLE:   3752000052 Utilization st q (incomplete):  0
CYCLE:   3752000052 WDMA bytes sent: 1141932576
CYCLE:   3752000052 Utilization ex q:  0
CYCLE:   3752000052 Utilization ex q (incomplete):  0
CYCLE:   3752000052 Utilization st q (incomplete):  0
CYCLE:   3752000052 Utilization ld q (incomplete):  0
CYCLE:   3752000052 WDMA total latency:          0
CYCLE:   3752000052 Utilization ex q:  0
CYCLE:   3752000052 Utilization:  0
CYCLE:   3752000052 Utilization ex q (incomplete):  0
CYCLE:   3754000052 Utilization ld q (incomplete):  0
CYCLE:   3754000052 RDMA bytes rec:  553914432
CYCLE:   3754000052 Utilization st q:  0
CYCLE:   3754000052 Utilization ld q:  0
CYCLE:   3754000052 Utilization:  0
CYCLE:   3754000052 Utilization ld q:  0
CYCLE:   3754000052 Utilization st q:  0
CYCLE:   3754000052 rdma_total_latency:  736602280
CYCLE:   3754000052 Utilization st q (incomplete):  0
CYCLE:   3754000052 WDMA bytes sent: 1141932576
CYCLE:   3754000052 Utilization ex q:  0
CYCLE:   3754000052 Utilization ex q (incomplete):  0
CYCLE:   3754000052 Utilization st q (incomplete):  0
CYCLE:   3754000052 Utilization ld q (incomplete):  0
CYCLE:   3754000052 WDMA total latency:          0
CYCLE:   3754000052 Utilization ex q:  0
CYCLE:   3754000052 Utilization:  0
CYCLE:   3754000052 Utilization ex q (incomplete):  0
CYCLE:   3756000052 Utilization ld q (incomplete):  0
CYCLE:   3756000052 RDMA bytes rec:  553914432
CYCLE:   3756000052 Utilization st q:  0
CYCLE:   3756000052 Utilization ld q:  0
CYCLE:   3756000052 Utilization:  0
CYCLE:   3756000052 Utilization ld q:  0
CYCLE:   3756000052 Utilization st q:  0
CYCLE:   3756000052 rdma_total_latency:  736602280
CYCLE:   3756000052 Utilization st q (incomplete):  0
CYCLE:   3756000052 WDMA bytes sent: 1141932576
CYCLE:   3756000052 Utilization ex q:  0
CYCLE:   3756000052 Utilization ex q (incomplete):  0
CYCLE:   3756000052 Utilization st q (incomplete):  0
CYCLE:   3756000052 Utilization ld q (incomplete):  0
CYCLE:   3756000052 WDMA total latency:          0
CYCLE:   3756000052 Utilization ex q:  0
CYCLE:   3756000052 Utilization:  0
CYCLE:   3756000052 Utilization ex q (incomplete):  0
CYCLE:   3758000052 Utilization ld q (incomplete):  0
CYCLE:   3758000052 RDMA bytes rec:  553914432
CYCLE:   3758000052 Utilization st q:  0
CYCLE:   3758000052 Utilization ld q:  0
CYCLE:   3758000052 Utilization:  0
CYCLE:   3758000052 Utilization ld q:  0
CYCLE:   3758000052 Utilization st q:  0
CYCLE:   3758000052 rdma_total_latency:  736602280
CYCLE:   3758000052 Utilization st q (incomplete):  0
CYCLE:   3758000052 WDMA bytes sent: 1141932576
CYCLE:   3758000052 Utilization ex q:  0
CYCLE:   3758000052 Utilization ex q (incomplete):  0
CYCLE:   3758000052 Utilization st q (incomplete):  0
CYCLE:   3758000052 Utilization ld q (incomplete):  0
CYCLE:   3758000052 WDMA total latency:          0
CYCLE:   3758000052 Utilization ex q:  0
CYCLE:   3758000052 Utilization:  0
CYCLE:   3758000052 Utilization ex q (incomplete):  0
CYCLE:   3760000052 Utilization ld q (incomplete):  0
CYCLE:   3760000052 RDMA bytes rec:  553914432
CYCLE:   3760000052 Utilization st q:  0
CYCLE:   3760000052 Utilization ld q:  0
CYCLE:   3760000052 Utilization:  0
CYCLE:   3760000052 Utilization ld q:  0
CYCLE:   3760000052 Utilization st q:  0
CYCLE:   3760000052 rdma_total_latency:  736602280
CYCLE:   3760000052 Utilization st q (incomplete):  0
CYCLE:   3760000052 WDMA bytes sent: 1141932576
CYCLE:   3760000052 Utilization ex q:  0
CYCLE:   3760000052 Utilization ex q (incomplete):  0
CYCLE:   3760000052 Utilization st q (incomplete):  0
CYCLE:   3760000052 Utilization ld q (incomplete):  0
CYCLE:   3760000052 WDMA total latency:          0
CYCLE:   3760000052 Utilization ex q:  0
CYCLE:   3760000052 Utilization:  0
CYCLE:   3760000052 Utilization ex q (incomplete):  0
CYCLE:   3762000052 Utilization ld q (incomplete):  0
CYCLE:   3762000052 RDMA bytes rec:  553914432
CYCLE:   3762000052 Utilization st q:  0
CYCLE:   3762000052 Utilization ld q:  0
CYCLE:   3762000052 Utilization:  0
CYCLE:   3762000052 Utilization ld q:  0
CYCLE:   3762000052 Utilization st q:  0
CYCLE:   3762000052 rdma_total_latency:  736602280
CYCLE:   3762000052 Utilization st q (incomplete):  0
CYCLE:   3762000052 WDMA bytes sent: 1141932576
CYCLE:   3762000052 Utilization ex q:  0
CYCLE:   3762000052 Utilization ex q (incomplete):  0
CYCLE:   3762000052 Utilization st q (incomplete):  0
CYCLE:   3762000052 Utilization ld q (incomplete):  0
CYCLE:   3762000052 WDMA total latency:          0
CYCLE:   3762000052 Utilization ex q:  0
CYCLE:   3762000052 Utilization:  0
CYCLE:   3762000052 Utilization ex q (incomplete):  0
CYCLE:   3764000052 Utilization ld q (incomplete):  0
CYCLE:   3764000052 RDMA bytes rec:  553914432
CYCLE:   3764000052 Utilization st q:  0
CYCLE:   3764000052 Utilization ld q:  0
CYCLE:   3764000052 Utilization:  0
CYCLE:   3764000052 Utilization ld q:  0
CYCLE:   3764000052 Utilization st q:  0
CYCLE:   3764000052 rdma_total_latency:  736602280
CYCLE:   3764000052 Utilization st q (incomplete):  0
CYCLE:   3764000052 WDMA bytes sent: 1141932576
CYCLE:   3764000052 Utilization ex q:  0
CYCLE:   3764000052 Utilization ex q (incomplete):  0
CYCLE:   3764000052 Utilization st q (incomplete):  0
CYCLE:   3764000052 Utilization ld q (incomplete):  0
CYCLE:   3764000052 WDMA total latency:          0
CYCLE:   3764000052 Utilization ex q:  0
CYCLE:   3764000052 Utilization:  0
CYCLE:   3764000052 Utilization ex q (incomplete):  0
CYCLE:   3766000052 Utilization ld q (incomplete):  0
CYCLE:   3766000052 RDMA bytes rec:  553914432
CYCLE:   3766000052 Utilization st q:  0
CYCLE:   3766000052 Utilization ld q:  0
CYCLE:   3766000052 Utilization:  0
CYCLE:   3766000052 Utilization ld q:  0
CYCLE:   3766000052 Utilization st q:  0
CYCLE:   3766000052 rdma_total_latency:  736602280
CYCLE:   3766000052 Utilization st q (incomplete):  0
CYCLE:   3766000052 WDMA bytes sent: 1141932576
CYCLE:   3766000052 Utilization ex q:  0
CYCLE:   3766000052 Utilization ex q (incomplete):  0
CYCLE:   3766000052 Utilization st q (incomplete):  0
CYCLE:   3766000052 Utilization ld q (incomplete):  0
CYCLE:   3766000052 WDMA total latency:          0
CYCLE:   3766000052 Utilization ex q:  0
CYCLE:   3766000052 Utilization:  0
CYCLE:   3766000052 Utilization ex q (incomplete):  0
CYCLE:   3768000052 Utilization ld q (incomplete):  0
CYCLE:   3768000052 RDMA bytes rec:  553914432
CYCLE:   3768000052 Utilization st q:  0
CYCLE:   3768000052 Utilization ld q:  0
CYCLE:   3768000052 Utilization:  0
CYCLE:   3768000052 Utilization ld q:  0
CYCLE:   3768000052 Utilization st q:  0
CYCLE:   3768000052 rdma_total_latency:  736602280
CYCLE:   3768000052 Utilization st q (incomplete):  0
CYCLE:   3768000052 WDMA bytes sent: 1141932576
CYCLE:   3768000052 Utilization ex q:  0
CYCLE:   3768000052 Utilization ex q (incomplete):  0
CYCLE:   3768000052 Utilization st q (incomplete):  0
CYCLE:   3768000052 Utilization ld q (incomplete):  0
CYCLE:   3768000052 WDMA total latency:          0
CYCLE:   3768000052 Utilization ex q:  0
CYCLE:   3768000052 Utilization:  0
CYCLE:   3768000052 Utilization ex q (incomplete):  0
CYCLE:   3770000052 Utilization ld q (incomplete):  0
CYCLE:   3770000052 RDMA bytes rec:  553914432
CYCLE:   3770000052 Utilization st q:  0
CYCLE:   3770000052 Utilization ld q:  0
CYCLE:   3770000052 Utilization:  0
CYCLE:   3770000052 Utilization ld q:  0
CYCLE:   3770000052 Utilization st q:  0
CYCLE:   3770000052 rdma_total_latency:  736602280
CYCLE:   3770000052 Utilization st q (incomplete):  0
CYCLE:   3770000052 WDMA bytes sent: 1141932576
CYCLE:   3770000052 Utilization ex q:  0
CYCLE:   3770000052 Utilization ex q (incomplete):  0
CYCLE:   3770000052 Utilization st q (incomplete):  0
CYCLE:   3770000052 Utilization ld q (incomplete):  0
CYCLE:   3770000052 WDMA total latency:          0
CYCLE:   3770000052 Utilization ex q:  0
CYCLE:   3770000052 Utilization:  0
CYCLE:   3770000052 Utilization ex q (incomplete):  0
CYCLE:   3772000052 Utilization ld q (incomplete):  0
CYCLE:   3772000052 RDMA bytes rec:  553914432
CYCLE:   3772000052 Utilization st q:  0
CYCLE:   3772000052 Utilization ld q:  0
CYCLE:   3772000052 Utilization:  0
CYCLE:   3772000052 Utilization ld q:  0
CYCLE:   3772000052 Utilization st q:  0
CYCLE:   3772000052 rdma_total_latency:  736602280
CYCLE:   3772000052 Utilization st q (incomplete):  0
CYCLE:   3772000052 WDMA bytes sent: 1141932576
CYCLE:   3772000052 Utilization ex q:  0
CYCLE:   3772000052 Utilization ex q (incomplete):  0
CYCLE:   3772000052 Utilization st q (incomplete):  0
CYCLE:   3772000052 Utilization ld q (incomplete):  0
CYCLE:   3772000052 WDMA total latency:          0
CYCLE:   3772000052 Utilization ex q:  0
CYCLE:   3772000052 Utilization:  0
CYCLE:   3772000052 Utilization ex q (incomplete):  0
CYCLE:   3774000052 Utilization ld q (incomplete):  0
CYCLE:   3774000052 RDMA bytes rec:  553914432
CYCLE:   3774000052 Utilization st q:  0
CYCLE:   3774000052 Utilization ld q:  0
CYCLE:   3774000052 Utilization:  0
CYCLE:   3774000052 Utilization ld q:  0
CYCLE:   3774000052 Utilization st q:  0
CYCLE:   3774000052 rdma_total_latency:  736602280
CYCLE:   3774000052 Utilization st q (incomplete):  0
CYCLE:   3774000052 WDMA bytes sent: 1141932576
CYCLE:   3774000052 Utilization ex q:  0
CYCLE:   3774000052 Utilization ex q (incomplete):  0
CYCLE:   3774000052 Utilization st q (incomplete):  0
CYCLE:   3774000052 Utilization ld q (incomplete):  0
CYCLE:   3774000052 WDMA total latency:          0
CYCLE:   3774000052 Utilization ex q:  0
CYCLE:   3774000052 Utilization:  0
CYCLE:   3774000052 Utilization ex q (incomplete):  0
CYCLE:   3776000052 Utilization ld q (incomplete):  0
CYCLE:   3776000052 RDMA bytes rec:  553914432
CYCLE:   3776000052 Utilization st q:  0
CYCLE:   3776000052 Utilization ld q:  0
CYCLE:   3776000052 Utilization:  0
CYCLE:   3776000052 Utilization ld q:  0
CYCLE:   3776000052 Utilization st q:  0
CYCLE:   3776000052 rdma_total_latency:  736602280
CYCLE:   3776000052 Utilization st q (incomplete):  0
CYCLE:   3776000052 WDMA bytes sent: 1141932576
CYCLE:   3776000052 Utilization ex q:  0
CYCLE:   3776000052 Utilization ex q (incomplete):  0
CYCLE:   3776000052 Utilization st q (incomplete):  0
CYCLE:   3776000052 Utilization ld q (incomplete):  0
CYCLE:   3776000052 WDMA total latency:          0
CYCLE:   3776000052 Utilization ex q:  0
CYCLE:   3776000052 Utilization:  0
CYCLE:   3776000052 Utilization ex q (incomplete):  0
CYCLE:   3778000052 Utilization ld q (incomplete):  0
CYCLE:   3778000052 RDMA bytes rec:  553914432
CYCLE:   3778000052 Utilization st q:  0
CYCLE:   3778000052 Utilization ld q:  0
CYCLE:   3778000052 Utilization:  0
CYCLE:   3778000052 Utilization ld q:  0
CYCLE:   3778000052 Utilization st q:  0
CYCLE:   3778000052 rdma_total_latency:  736602280
CYCLE:   3778000052 Utilization st q (incomplete):  0
CYCLE:   3778000052 WDMA bytes sent: 1141932576
CYCLE:   3778000052 Utilization ex q:  0
CYCLE:   3778000052 Utilization ex q (incomplete):  0
CYCLE:   3778000052 Utilization st q (incomplete):  0
CYCLE:   3778000052 Utilization ld q (incomplete):  0
CYCLE:   3778000052 WDMA total latency:          0
CYCLE:   3778000052 Utilization ex q:  0
CYCLE:   3778000052 Utilization:  0
CYCLE:   3778000052 Utilization ex q (incomplete):  0
CYCLE:   3780000052 Utilization ld q (incomplete):  0
CYCLE:   3780000052 RDMA bytes rec:  553914432
CYCLE:   3780000052 Utilization st q:  0
CYCLE:   3780000052 Utilization ld q:  0
CYCLE:   3780000052 Utilization:  0
CYCLE:   3780000052 Utilization ld q:  0
CYCLE:   3780000052 Utilization st q:  0
CYCLE:   3780000052 rdma_total_latency:  736602280
CYCLE:   3780000052 Utilization st q (incomplete):  0
CYCLE:   3780000052 WDMA bytes sent: 1141932576
CYCLE:   3780000052 Utilization ex q:  0
CYCLE:   3780000052 Utilization ex q (incomplete):  0
CYCLE:   3780000052 Utilization st q (incomplete):  0
CYCLE:   3780000052 Utilization ld q (incomplete):  0
CYCLE:   3780000052 WDMA total latency:          0
CYCLE:   3780000052 Utilization ex q:  0
CYCLE:   3780000052 Utilization:  0
CYCLE:   3780000052 Utilization ex q (incomplete):  0
CYCLE:   3782000052 Utilization ld q (incomplete):  0
CYCLE:   3782000052 RDMA bytes rec:  553914432
CYCLE:   3782000052 Utilization st q:  0
CYCLE:   3782000052 Utilization ld q:  0
CYCLE:   3782000052 Utilization:  0
CYCLE:   3782000052 Utilization ld q:  0
CYCLE:   3782000052 Utilization st q:  0
CYCLE:   3782000052 rdma_total_latency:  736602280
CYCLE:   3782000052 Utilization st q (incomplete):  0
CYCLE:   3782000052 WDMA bytes sent: 1141932576
CYCLE:   3782000052 Utilization ex q:  0
CYCLE:   3782000052 Utilization ex q (incomplete):  0
CYCLE:   3782000052 Utilization st q (incomplete):  0
CYCLE:   3782000052 Utilization ld q (incomplete):  0
CYCLE:   3782000052 WDMA total latency:          0
CYCLE:   3782000052 Utilization ex q:  0
CYCLE:   3782000052 Utilization:  0
CYCLE:   3782000052 Utilization ex q (incomplete):  0
CYCLE:   3784000052 Utilization ld q (incomplete):  0
CYCLE:   3784000052 RDMA bytes rec:  553914432
CYCLE:   3784000052 Utilization st q:  0
CYCLE:   3784000052 Utilization ld q:  0
CYCLE:   3784000052 Utilization:  0
CYCLE:   3784000052 Utilization ld q:  0
CYCLE:   3784000052 Utilization st q:  0
CYCLE:   3784000052 rdma_total_latency:  736602280
CYCLE:   3784000052 Utilization st q (incomplete):  0
CYCLE:   3784000052 WDMA bytes sent: 1141932576
CYCLE:   3784000052 Utilization ex q:  0
CYCLE:   3784000052 Utilization ex q (incomplete):  0
CYCLE:   3784000052 Utilization st q (incomplete):  0
CYCLE:   3784000052 Utilization ld q (incomplete):  0
CYCLE:   3784000052 WDMA total latency:          0
CYCLE:   3784000052 Utilization ex q:  0
CYCLE:   3784000052 Utilization:  0
CYCLE:   3784000052 Utilization ex q (incomplete):  0
CYCLE:   3786000052 Utilization ld q (incomplete):  0
CYCLE:   3786000052 RDMA bytes rec:  553914432
CYCLE:   3786000052 Utilization st q:  0
CYCLE:   3786000052 Utilization ld q:  0
CYCLE:   3786000052 Utilization:  0
CYCLE:   3786000052 Utilization ld q:  0
CYCLE:   3786000052 Utilization st q:  0
CYCLE:   3786000052 rdma_total_latency:  736602280
CYCLE:   3786000052 Utilization st q (incomplete):  0
CYCLE:   3786000052 WDMA bytes sent: 1141932576
CYCLE:   3786000052 Utilization ex q:  0
CYCLE:   3786000052 Utilization ex q (incomplete):  0
CYCLE:   3786000052 Utilization st q (incomplete):  0
CYCLE:   3786000052 Utilization ld q (incomplete):  0
CYCLE:   3786000052 WDMA total latency:          0
CYCLE:   3786000052 Utilization ex q:  0
CYCLE:   3786000052 Utilization:  0
CYCLE:   3786000052 Utilization ex q (incomplete):  0
CYCLE:   3788000052 Utilization ld q (incomplete):  0
CYCLE:   3788000052 RDMA bytes rec:  553914432
CYCLE:   3788000052 Utilization st q:  0
CYCLE:   3788000052 Utilization ld q:  0
CYCLE:   3788000052 Utilization:  0
CYCLE:   3788000052 Utilization ld q:  0
CYCLE:   3788000052 Utilization st q:  0
CYCLE:   3788000052 rdma_total_latency:  736602280
CYCLE:   3788000052 Utilization st q (incomplete):  0
CYCLE:   3788000052 WDMA bytes sent: 1141932576
CYCLE:   3788000052 Utilization ex q:  0
CYCLE:   3788000052 Utilization ex q (incomplete):  0
CYCLE:   3788000052 Utilization st q (incomplete):  0
CYCLE:   3788000052 Utilization ld q (incomplete):  0
CYCLE:   3788000052 WDMA total latency:          0
CYCLE:   3788000052 Utilization ex q:  0
CYCLE:   3788000052 Utilization:  0
CYCLE:   3788000052 Utilization ex q (incomplete):  0
CYCLE:   3790000052 Utilization ld q (incomplete):  0
CYCLE:   3790000052 RDMA bytes rec:  553914432
CYCLE:   3790000052 Utilization st q:  0
CYCLE:   3790000052 Utilization ld q:  0
CYCLE:   3790000052 Utilization:  0
CYCLE:   3790000052 Utilization ld q:  0
CYCLE:   3790000052 Utilization st q:  0
CYCLE:   3790000052 rdma_total_latency:  736602280
CYCLE:   3790000052 Utilization st q (incomplete):  0
CYCLE:   3790000052 WDMA bytes sent: 1141932576
CYCLE:   3790000052 Utilization ex q:  0
CYCLE:   3790000052 Utilization ex q (incomplete):  0
CYCLE:   3790000052 Utilization st q (incomplete):  0
CYCLE:   3790000052 Utilization ld q (incomplete):  0
CYCLE:   3790000052 WDMA total latency:          0
CYCLE:   3790000052 Utilization ex q:  0
CYCLE:   3790000052 Utilization:  0
CYCLE:   3790000052 Utilization ex q (incomplete):  0
CYCLE:   3792000052 Utilization ld q (incomplete):  0
CYCLE:   3792000052 RDMA bytes rec:  553914432
CYCLE:   3792000052 Utilization st q:  0
CYCLE:   3792000052 Utilization ld q:  0
CYCLE:   3792000052 Utilization:  0
CYCLE:   3792000052 Utilization ld q:  0
CYCLE:   3792000052 Utilization st q:  0
CYCLE:   3792000052 rdma_total_latency:  736602280
CYCLE:   3792000052 Utilization st q (incomplete):  0
CYCLE:   3792000052 WDMA bytes sent: 1141932576
CYCLE:   3792000052 Utilization ex q:  0
CYCLE:   3792000052 Utilization ex q (incomplete):  0
CYCLE:   3792000052 Utilization st q (incomplete):  0
CYCLE:   3792000052 Utilization ld q (incomplete):  0
CYCLE:   3792000052 WDMA total latency:          0
CYCLE:   3792000052 Utilization ex q:  0
CYCLE:   3792000052 Utilization:  0
CYCLE:   3792000052 Utilization ex q (incomplete):  0
CYCLE:   3794000052 Utilization ld q (incomplete):  0
CYCLE:   3794000052 RDMA bytes rec:  553914432
CYCLE:   3794000052 Utilization st q:  0
CYCLE:   3794000052 Utilization ld q:  0
CYCLE:   3794000052 Utilization:  0
CYCLE:   3794000052 Utilization ld q:  0
CYCLE:   3794000052 Utilization st q:  0
CYCLE:   3794000052 rdma_total_latency:  736602280
CYCLE:   3794000052 Utilization st q (incomplete):  0
CYCLE:   3794000052 WDMA bytes sent: 1141932576
CYCLE:   3794000052 Utilization ex q:  0
CYCLE:   3794000052 Utilization ex q (incomplete):  0
CYCLE:   3794000052 Utilization st q (incomplete):  0
CYCLE:   3794000052 Utilization ld q (incomplete):  0
CYCLE:   3794000052 WDMA total latency:          0
CYCLE:   3794000052 Utilization ex q:  0
CYCLE:   3794000052 Utilization:  0
CYCLE:   3794000052 Utilization ex q (incomplete):  0
CYCLE:   3796000052 Utilization ld q (incomplete):  0
CYCLE:   3796000052 RDMA bytes rec:  553914432
CYCLE:   3796000052 Utilization st q:  0
CYCLE:   3796000052 Utilization ld q:  0
CYCLE:   3796000052 Utilization:  0
CYCLE:   3796000052 Utilization ld q:  0
CYCLE:   3796000052 Utilization st q:  0
CYCLE:   3796000052 rdma_total_latency:  736602280
CYCLE:   3796000052 Utilization st q (incomplete):  0
CYCLE:   3796000052 WDMA bytes sent: 1141932576
CYCLE:   3796000052 Utilization ex q:  0
CYCLE:   3796000052 Utilization ex q (incomplete):  0
CYCLE:   3796000052 Utilization st q (incomplete):  0
CYCLE:   3796000052 Utilization ld q (incomplete):  0
CYCLE:   3796000052 WDMA total latency:          0
CYCLE:   3796000052 Utilization ex q:  0
CYCLE:   3796000052 Utilization:  0
CYCLE:   3796000052 Utilization ex q (incomplete):  0
CYCLE:   3798000052 Utilization ld q (incomplete):  0
CYCLE:   3798000052 RDMA bytes rec:  553914432
CYCLE:   3798000052 Utilization st q:  0
CYCLE:   3798000052 Utilization ld q:  0
CYCLE:   3798000052 Utilization:  0
CYCLE:   3798000052 Utilization ld q:  0
CYCLE:   3798000052 Utilization st q:  0
CYCLE:   3798000052 rdma_total_latency:  736602280
CYCLE:   3798000052 Utilization st q (incomplete):  0
CYCLE:   3798000052 WDMA bytes sent: 1141932576
CYCLE:   3798000052 Utilization ex q:  0
CYCLE:   3798000052 Utilization ex q (incomplete):  0
CYCLE:   3798000052 Utilization st q (incomplete):  0
CYCLE:   3798000052 Utilization ld q (incomplete):  0
CYCLE:   3798000052 WDMA total latency:          0
CYCLE:   3798000052 Utilization ex q:  0
CYCLE:   3798000052 Utilization:  0
CYCLE:   3798000052 Utilization ex q (incomplete):  0
CYCLE:   3800000052 Utilization ld q (incomplete):  0
CYCLE:   3800000052 RDMA bytes rec:  553914432
CYCLE:   3800000052 Utilization st q:  0
CYCLE:   3800000052 Utilization ld q:  0
CYCLE:   3800000052 Utilization:  0
CYCLE:   3800000052 Utilization ld q:  0
CYCLE:   3800000052 Utilization st q:  0
CYCLE:   3800000052 rdma_total_latency:  736602280
CYCLE:   3800000052 Utilization st q (incomplete):  0
CYCLE:   3800000052 WDMA bytes sent: 1141932576
CYCLE:   3800000052 Utilization ex q:  0
CYCLE:   3800000052 Utilization ex q (incomplete):  0
CYCLE:   3800000052 Utilization st q (incomplete):  0
CYCLE:   3800000052 Utilization ld q (incomplete):  0
CYCLE:   3800000052 WDMA total latency:          0
CYCLE:   3800000052 Utilization ex q:  0
CYCLE:   3800000052 Utilization:  0
CYCLE:   3800000052 Utilization ex q (incomplete):  0
CYCLE:   3802000052 Utilization ld q (incomplete):  0
CYCLE:   3802000052 RDMA bytes rec:  553914432
CYCLE:   3802000052 Utilization st q:  0
CYCLE:   3802000052 Utilization ld q:  0
CYCLE:   3802000052 Utilization:  0
CYCLE:   3802000052 Utilization ld q:  0
CYCLE:   3802000052 Utilization st q:  0
CYCLE:   3802000052 rdma_total_latency:  736602280
CYCLE:   3802000052 Utilization st q (incomplete):  0
CYCLE:   3802000052 WDMA bytes sent: 1141932576
CYCLE:   3802000052 Utilization ex q:  0
CYCLE:   3802000052 Utilization ex q (incomplete):  0
CYCLE:   3802000052 Utilization st q (incomplete):  0
CYCLE:   3802000052 Utilization ld q (incomplete):  0
CYCLE:   3802000052 WDMA total latency:          0
CYCLE:   3802000052 Utilization ex q:  0
CYCLE:   3802000052 Utilization:  0
CYCLE:   3802000052 Utilization ex q (incomplete):  0
CYCLE:   3804000052 Utilization ld q (incomplete):  0
CYCLE:   3804000052 RDMA bytes rec:  553914432
CYCLE:   3804000052 Utilization st q:  0
CYCLE:   3804000052 Utilization ld q:  0
CYCLE:   3804000052 Utilization:  0
CYCLE:   3804000052 Utilization ld q:  0
CYCLE:   3804000052 Utilization st q:  0
CYCLE:   3804000052 rdma_total_latency:  736602280
CYCLE:   3804000052 Utilization st q (incomplete):  0
CYCLE:   3804000052 WDMA bytes sent: 1141932576
CYCLE:   3804000052 Utilization ex q:  0
CYCLE:   3804000052 Utilization ex q (incomplete):  0
CYCLE:   3804000052 Utilization st q (incomplete):  0
CYCLE:   3804000052 Utilization ld q (incomplete):  0
CYCLE:   3804000052 WDMA total latency:          0
CYCLE:   3804000052 Utilization ex q:  0
CYCLE:   3804000052 Utilization:  0
CYCLE:   3804000052 Utilization ex q (incomplete):  0
CYCLE:   3806000052 Utilization ld q (incomplete):  0
CYCLE:   3806000052 RDMA bytes rec:  553914432
CYCLE:   3806000052 Utilization st q:  0
CYCLE:   3806000052 Utilization ld q:  0
CYCLE:   3806000052 Utilization:  0
CYCLE:   3806000052 Utilization ld q:  0
CYCLE:   3806000052 Utilization st q:  0
CYCLE:   3806000052 rdma_total_latency:  736602280
CYCLE:   3806000052 Utilization st q (incomplete):  0
CYCLE:   3806000052 WDMA bytes sent: 1141932576
CYCLE:   3806000052 Utilization ex q:  0
CYCLE:   3806000052 Utilization ex q (incomplete):  0
CYCLE:   3806000052 Utilization st q (incomplete):  0
CYCLE:   3806000052 Utilization ld q (incomplete):  0
CYCLE:   3806000052 WDMA total latency:          0
CYCLE:   3806000052 Utilization ex q:  0
CYCLE:   3806000052 Utilization:  0
CYCLE:   3806000052 Utilization ex q (incomplete):  0
CYCLE:   3808000052 Utilization ld q (incomplete):  0
CYCLE:   3808000052 RDMA bytes rec:  553914432
CYCLE:   3808000052 Utilization st q:  0
CYCLE:   3808000052 Utilization ld q:  0
CYCLE:   3808000052 Utilization:  0
CYCLE:   3808000052 Utilization ld q:  0
CYCLE:   3808000052 Utilization st q:  0
CYCLE:   3808000052 rdma_total_latency:  736602280
CYCLE:   3808000052 Utilization st q (incomplete):  0
CYCLE:   3808000052 WDMA bytes sent: 1141932576
CYCLE:   3808000052 Utilization ex q:  0
CYCLE:   3808000052 Utilization ex q (incomplete):  0
CYCLE:   3808000052 Utilization st q (incomplete):  0
CYCLE:   3808000052 Utilization ld q (incomplete):  0
CYCLE:   3808000052 WDMA total latency:          0
CYCLE:   3808000052 Utilization ex q:  0
CYCLE:   3808000052 Utilization:  0
CYCLE:   3808000052 Utilization ex q (incomplete):  0
CYCLE:   3810000052 Utilization ld q (incomplete):  0
CYCLE:   3810000052 RDMA bytes rec:  553914432
CYCLE:   3810000052 Utilization st q:  0
CYCLE:   3810000052 Utilization ld q:  0
CYCLE:   3810000052 Utilization:  0
CYCLE:   3810000052 Utilization ld q:  0
CYCLE:   3810000052 Utilization st q:  0
CYCLE:   3810000052 rdma_total_latency:  736602280
CYCLE:   3810000052 Utilization st q (incomplete):  0
CYCLE:   3810000052 WDMA bytes sent: 1141932576
CYCLE:   3810000052 Utilization ex q:  0
CYCLE:   3810000052 Utilization ex q (incomplete):  0
CYCLE:   3810000052 Utilization st q (incomplete):  0
CYCLE:   3810000052 Utilization ld q (incomplete):  0
CYCLE:   3810000052 WDMA total latency:          0
CYCLE:   3810000052 Utilization ex q:  0
CYCLE:   3810000052 Utilization:  0
CYCLE:   3810000052 Utilization ex q (incomplete):  0
CYCLE:   3812000052 Utilization ld q (incomplete):  0
CYCLE:   3812000052 RDMA bytes rec:  553914432
CYCLE:   3812000052 Utilization st q:  0
CYCLE:   3812000052 Utilization ld q:  0
CYCLE:   3812000052 Utilization:  0
CYCLE:   3812000052 Utilization ld q:  0
CYCLE:   3812000052 Utilization st q:  0
CYCLE:   3812000052 rdma_total_latency:  736602280
CYCLE:   3812000052 Utilization st q (incomplete):  0
CYCLE:   3812000052 WDMA bytes sent: 1141932576
CYCLE:   3812000052 Utilization ex q:  0
CYCLE:   3812000052 Utilization ex q (incomplete):  0
CYCLE:   3812000052 Utilization st q (incomplete):  0
CYCLE:   3812000052 Utilization ld q (incomplete):  0
CYCLE:   3812000052 WDMA total latency:          0
CYCLE:   3812000052 Utilization ex q:  0
CYCLE:   3812000052 Utilization:  0
CYCLE:   3812000052 Utilization ex q (incomplete):  0
CYCLE:   3814000052 Utilization ld q (incomplete):  0
CYCLE:   3814000052 RDMA bytes rec:  553914432
CYCLE:   3814000052 Utilization st q:  0
CYCLE:   3814000052 Utilization ld q:  0
CYCLE:   3814000052 Utilization:  0
CYCLE:   3814000052 Utilization ld q:  0
CYCLE:   3814000052 Utilization st q:  0
CYCLE:   3814000052 rdma_total_latency:  736602280
CYCLE:   3814000052 Utilization st q (incomplete):  0
CYCLE:   3814000052 WDMA bytes sent: 1141932576
CYCLE:   3814000052 Utilization ex q:  0
CYCLE:   3814000052 Utilization ex q (incomplete):  0
CYCLE:   3814000052 Utilization st q (incomplete):  0
CYCLE:   3814000052 Utilization ld q (incomplete):  0
CYCLE:   3814000052 WDMA total latency:          0
CYCLE:   3814000052 Utilization ex q:  0
CYCLE:   3814000052 Utilization:  0
CYCLE:   3814000052 Utilization ex q (incomplete):  0
CYCLE:   3816000052 Utilization ld q (incomplete):  0
CYCLE:   3816000052 RDMA bytes rec:  553914432
CYCLE:   3816000052 Utilization st q:  0
CYCLE:   3816000052 Utilization ld q:  0
CYCLE:   3816000052 Utilization:  0
CYCLE:   3816000052 Utilization ld q:  0
CYCLE:   3816000052 Utilization st q:  0
CYCLE:   3816000052 rdma_total_latency:  736602280
CYCLE:   3816000052 Utilization st q (incomplete):  0
CYCLE:   3816000052 WDMA bytes sent: 1141932576
CYCLE:   3816000052 Utilization ex q:  0
CYCLE:   3816000052 Utilization ex q (incomplete):  0
CYCLE:   3816000052 Utilization st q (incomplete):  0
CYCLE:   3816000052 Utilization ld q (incomplete):  0
CYCLE:   3816000052 WDMA total latency:          0
CYCLE:   3816000052 Utilization ex q:  0
CYCLE:   3816000052 Utilization:  0
CYCLE:   3816000052 Utilization ex q (incomplete):  0
CYCLE:   3818000052 Utilization ld q (incomplete):  0
CYCLE:   3818000052 RDMA bytes rec:  553914432
CYCLE:   3818000052 Utilization st q:  0
CYCLE:   3818000052 Utilization ld q:  0
CYCLE:   3818000052 Utilization:  0
CYCLE:   3818000052 Utilization ld q:  0
CYCLE:   3818000052 Utilization st q:  0
CYCLE:   3818000052 rdma_total_latency:  736602280
CYCLE:   3818000052 Utilization st q (incomplete):  0
CYCLE:   3818000052 WDMA bytes sent: 1141932576
CYCLE:   3818000052 Utilization ex q:  0
CYCLE:   3818000052 Utilization ex q (incomplete):  0
CYCLE:   3818000052 Utilization st q (incomplete):  0
CYCLE:   3818000052 Utilization ld q (incomplete):  0
CYCLE:   3818000052 WDMA total latency:          0
CYCLE:   3818000052 Utilization ex q:  0
CYCLE:   3818000052 Utilization:  0
CYCLE:   3818000052 Utilization ex q (incomplete):  0
CYCLE:   3820000052 Utilization ld q (incomplete):  0
CYCLE:   3820000052 RDMA bytes rec:  553914432
CYCLE:   3820000052 Utilization st q:  0
CYCLE:   3820000052 Utilization ld q:  0
CYCLE:   3820000052 Utilization:  0
CYCLE:   3820000052 Utilization ld q:  0
CYCLE:   3820000052 Utilization st q:  0
CYCLE:   3820000052 rdma_total_latency:  736602280
CYCLE:   3820000052 Utilization st q (incomplete):  0
CYCLE:   3820000052 WDMA bytes sent: 1141932576
CYCLE:   3820000052 Utilization ex q:  0
CYCLE:   3820000052 Utilization ex q (incomplete):  0
CYCLE:   3820000052 Utilization st q (incomplete):  0
CYCLE:   3820000052 Utilization ld q (incomplete):  0
CYCLE:   3820000052 WDMA total latency:          0
CYCLE:   3820000052 Utilization ex q:  0
CYCLE:   3820000052 Utilization:  0
CYCLE:   3820000052 Utilization ex q (incomplete):  0
CYCLE:   3822000052 Utilization ld q (incomplete):  0
CYCLE:   3822000052 RDMA bytes rec:  553914432
CYCLE:   3822000052 Utilization st q:  0
CYCLE:   3822000052 Utilization ld q:  0
CYCLE:   3822000052 Utilization:  0
CYCLE:   3822000052 Utilization ld q:  0
CYCLE:   3822000052 Utilization st q:  0
CYCLE:   3822000052 rdma_total_latency:  736602280
CYCLE:   3822000052 Utilization st q (incomplete):  0
CYCLE:   3822000052 WDMA bytes sent: 1141932576
CYCLE:   3822000052 Utilization ex q:  0
CYCLE:   3822000052 Utilization ex q (incomplete):  0
CYCLE:   3822000052 Utilization st q (incomplete):  0
CYCLE:   3822000052 Utilization ld q (incomplete):  0
CYCLE:   3822000052 WDMA total latency:          0
CYCLE:   3822000052 Utilization ex q:  0
CYCLE:   3822000052 Utilization:  0
CYCLE:   3822000052 Utilization ex q (incomplete):  0
CYCLE:   3824000052 Utilization ld q (incomplete):  0
CYCLE:   3824000052 RDMA bytes rec:  553914432
CYCLE:   3824000052 Utilization st q:  0
CYCLE:   3824000052 Utilization ld q:  0
CYCLE:   3824000052 Utilization:  0
CYCLE:   3824000052 Utilization ld q:  0
CYCLE:   3824000052 Utilization st q:  0
CYCLE:   3824000052 rdma_total_latency:  736602280
CYCLE:   3824000052 Utilization st q (incomplete):  0
CYCLE:   3824000052 WDMA bytes sent: 1141932576
CYCLE:   3824000052 Utilization ex q:  0
CYCLE:   3824000052 Utilization ex q (incomplete):  0
CYCLE:   3824000052 Utilization st q (incomplete):  0
CYCLE:   3824000052 Utilization ld q (incomplete):  0
CYCLE:   3824000052 WDMA total latency:          0
CYCLE:   3824000052 Utilization ex q:  0
CYCLE:   3824000052 Utilization:  0
CYCLE:   3824000052 Utilization ex q (incomplete):  0
CYCLE:   3826000052 Utilization ld q (incomplete):  0
CYCLE:   3826000052 RDMA bytes rec:  553914432
CYCLE:   3826000052 Utilization st q:  0
CYCLE:   3826000052 Utilization ld q:  0
CYCLE:   3826000052 Utilization:  0
CYCLE:   3826000052 Utilization ld q:  0
CYCLE:   3826000052 Utilization st q:  0
CYCLE:   3826000052 rdma_total_latency:  736602280
CYCLE:   3826000052 Utilization st q (incomplete):  0
CYCLE:   3826000052 WDMA bytes sent: 1141932576
CYCLE:   3826000052 Utilization ex q:  0
CYCLE:   3826000052 Utilization ex q (incomplete):  0
CYCLE:   3826000052 Utilization st q (incomplete):  0
CYCLE:   3826000052 Utilization ld q (incomplete):  0
CYCLE:   3826000052 WDMA total latency:          0
CYCLE:   3826000052 Utilization ex q:  0
CYCLE:   3826000052 Utilization:  0
CYCLE:   3826000052 Utilization ex q (incomplete):  0
CYCLE:   3828000052 Utilization ld q (incomplete):  0
CYCLE:   3828000052 RDMA bytes rec:  553914432
CYCLE:   3828000052 Utilization st q:  0
CYCLE:   3828000052 Utilization ld q:  0
CYCLE:   3828000052 Utilization:  0
CYCLE:   3828000052 Utilization ld q:  0
CYCLE:   3828000052 Utilization st q:  0
CYCLE:   3828000052 rdma_total_latency:  736602280
CYCLE:   3828000052 Utilization st q (incomplete):  0
CYCLE:   3828000052 WDMA bytes sent: 1141932576
CYCLE:   3828000052 Utilization ex q:  0
CYCLE:   3828000052 Utilization ex q (incomplete):  0
CYCLE:   3828000052 Utilization st q (incomplete):  0
CYCLE:   3828000052 Utilization ld q (incomplete):  0
CYCLE:   3828000052 WDMA total latency:          0
CYCLE:   3828000052 Utilization ex q:  0
CYCLE:   3828000052 Utilization:  0
CYCLE:   3828000052 Utilization ex q (incomplete):  0
CYCLE:   3830000052 Utilization ld q (incomplete):  0
CYCLE:   3830000052 RDMA bytes rec:  553914432
CYCLE:   3830000052 Utilization st q:  0
CYCLE:   3830000052 Utilization ld q:  0
CYCLE:   3830000052 Utilization:  0
CYCLE:   3830000052 Utilization ld q:  0
CYCLE:   3830000052 Utilization st q:  0
CYCLE:   3830000052 rdma_total_latency:  736602280
CYCLE:   3830000052 Utilization st q (incomplete):  0
CYCLE:   3830000052 WDMA bytes sent: 1141932576
CYCLE:   3830000052 Utilization ex q:  0
CYCLE:   3830000052 Utilization ex q (incomplete):  0
CYCLE:   3830000052 Utilization st q (incomplete):  0
CYCLE:   3830000052 Utilization ld q (incomplete):  0
CYCLE:   3830000052 WDMA total latency:          0
CYCLE:   3830000052 Utilization ex q:  0
CYCLE:   3830000052 Utilization:  0
CYCLE:   3830000052 Utilization ex q (incomplete):  0
CYCLE:   3832000052 Utilization ld q (incomplete):  0
CYCLE:   3832000052 RDMA bytes rec:  553914432
CYCLE:   3832000052 Utilization st q:  0
CYCLE:   3832000052 Utilization ld q:  0
CYCLE:   3832000052 Utilization:  0
CYCLE:   3832000052 Utilization ld q:  0
CYCLE:   3832000052 Utilization st q:  0
CYCLE:   3832000052 rdma_total_latency:  736602280
CYCLE:   3832000052 Utilization st q (incomplete):  0
CYCLE:   3832000052 WDMA bytes sent: 1141932576
CYCLE:   3832000052 Utilization ex q:  0
CYCLE:   3832000052 Utilization ex q (incomplete):  0
CYCLE:   3832000052 Utilization st q (incomplete):  0
CYCLE:   3832000052 Utilization ld q (incomplete):  0
CYCLE:   3832000052 WDMA total latency:          0
CYCLE:   3832000052 Utilization ex q:  0
CYCLE:   3832000052 Utilization:  0
CYCLE:   3832000052 Utilization ex q (incomplete):  0
CYCLE:   3834000052 Utilization ld q (incomplete):  0
CYCLE:   3834000052 RDMA bytes rec:  553914432
CYCLE:   3834000052 Utilization st q:  0
CYCLE:   3834000052 Utilization ld q:  0
CYCLE:   3834000052 Utilization:  0
CYCLE:   3834000052 Utilization ld q:  0
CYCLE:   3834000052 Utilization st q:  0
CYCLE:   3834000052 rdma_total_latency:  736602280
CYCLE:   3834000052 Utilization st q (incomplete):  0
CYCLE:   3834000052 WDMA bytes sent: 1141932576
CYCLE:   3834000052 Utilization ex q:  0
CYCLE:   3834000052 Utilization ex q (incomplete):  0
CYCLE:   3834000052 Utilization st q (incomplete):  0
CYCLE:   3834000052 Utilization ld q (incomplete):  0
CYCLE:   3834000052 WDMA total latency:          0
CYCLE:   3834000052 Utilization ex q:  0
CYCLE:   3834000052 Utilization:  0
CYCLE:   3834000052 Utilization ex q (incomplete):  0
CYCLE:   3836000052 Utilization ld q (incomplete):  0
CYCLE:   3836000052 RDMA bytes rec:  553914432
CYCLE:   3836000052 Utilization st q:  0
CYCLE:   3836000052 Utilization ld q:  0
CYCLE:   3836000052 Utilization:  0
CYCLE:   3836000052 Utilization ld q:  0
CYCLE:   3836000052 Utilization st q:  0
CYCLE:   3836000052 rdma_total_latency:  736602280
CYCLE:   3836000052 Utilization st q (incomplete):  0
CYCLE:   3836000052 WDMA bytes sent: 1141932576
CYCLE:   3836000052 Utilization ex q:  0
CYCLE:   3836000052 Utilization ex q (incomplete):  0
CYCLE:   3836000052 Utilization st q (incomplete):  0
CYCLE:   3836000052 Utilization ld q (incomplete):  0
CYCLE:   3836000052 WDMA total latency:          0
CYCLE:   3836000052 Utilization ex q:  0
CYCLE:   3836000052 Utilization:  0
CYCLE:   3836000052 Utilization ex q (incomplete):  0
CYCLE:   3838000052 Utilization ld q (incomplete):  0
CYCLE:   3838000052 RDMA bytes rec:  553914432
CYCLE:   3838000052 Utilization st q:  0
CYCLE:   3838000052 Utilization ld q:  0
CYCLE:   3838000052 Utilization:  0
CYCLE:   3838000052 Utilization ld q:  0
CYCLE:   3838000052 Utilization st q:  0
CYCLE:   3838000052 rdma_total_latency:  736602280
CYCLE:   3838000052 Utilization st q (incomplete):  0
CYCLE:   3838000052 WDMA bytes sent: 1141932576
CYCLE:   3838000052 Utilization ex q:  0
CYCLE:   3838000052 Utilization ex q (incomplete):  0
CYCLE:   3838000052 Utilization st q (incomplete):  0
CYCLE:   3838000052 Utilization ld q (incomplete):  0
CYCLE:   3838000052 WDMA total latency:          0
CYCLE:   3838000052 Utilization ex q:  0
CYCLE:   3838000052 Utilization:  0
CYCLE:   3838000052 Utilization ex q (incomplete):  0
CYCLE:   3840000052 Utilization ld q (incomplete):  0
CYCLE:   3840000052 RDMA bytes rec:  553914432
CYCLE:   3840000052 Utilization st q:  0
CYCLE:   3840000052 Utilization ld q:  0
CYCLE:   3840000052 Utilization:  0
CYCLE:   3840000052 Utilization ld q:  0
CYCLE:   3840000052 Utilization st q:  0
CYCLE:   3840000052 rdma_total_latency:  736602280
CYCLE:   3840000052 Utilization st q (incomplete):  0
CYCLE:   3840000052 WDMA bytes sent: 1141932576
CYCLE:   3840000052 Utilization ex q:  0
CYCLE:   3840000052 Utilization ex q (incomplete):  0
CYCLE:   3840000052 Utilization st q (incomplete):  0
CYCLE:   3840000052 Utilization ld q (incomplete):  0
CYCLE:   3840000052 WDMA total latency:          0
CYCLE:   3840000052 Utilization ex q:  0
CYCLE:   3840000052 Utilization:  0
CYCLE:   3840000052 Utilization ex q (incomplete):  0
CYCLE:   3842000052 Utilization ld q (incomplete):  0
CYCLE:   3842000052 RDMA bytes rec:  553914432
CYCLE:   3842000052 Utilization st q:  0
CYCLE:   3842000052 Utilization ld q:  0
CYCLE:   3842000052 Utilization:  0
CYCLE:   3842000052 Utilization ld q:  0
CYCLE:   3842000052 Utilization st q:  0
CYCLE:   3842000052 rdma_total_latency:  736602280
CYCLE:   3842000052 Utilization st q (incomplete):  0
CYCLE:   3842000052 WDMA bytes sent: 1141932576
CYCLE:   3842000052 Utilization ex q:  0
CYCLE:   3842000052 Utilization ex q (incomplete):  0
CYCLE:   3842000052 Utilization st q (incomplete):  0
CYCLE:   3842000052 Utilization ld q (incomplete):  0
CYCLE:   3842000052 WDMA total latency:          0
CYCLE:   3842000052 Utilization ex q:  0
CYCLE:   3842000052 Utilization:  0
CYCLE:   3842000052 Utilization ex q (incomplete):  0
CYCLE:   3844000052 Utilization ld q (incomplete):  0
CYCLE:   3844000052 RDMA bytes rec:  553914432
CYCLE:   3844000052 Utilization st q:  0
CYCLE:   3844000052 Utilization ld q:  0
CYCLE:   3844000052 Utilization:  0
CYCLE:   3844000052 Utilization ld q:  0
CYCLE:   3844000052 Utilization st q:  0
CYCLE:   3844000052 rdma_total_latency:  736602280
CYCLE:   3844000052 Utilization st q (incomplete):  0
CYCLE:   3844000052 WDMA bytes sent: 1141932576
CYCLE:   3844000052 Utilization ex q:  0
CYCLE:   3844000052 Utilization ex q (incomplete):  0
CYCLE:   3844000052 Utilization st q (incomplete):  0
CYCLE:   3844000052 Utilization ld q (incomplete):  0
CYCLE:   3844000052 WDMA total latency:          0
CYCLE:   3844000052 Utilization ex q:  0
CYCLE:   3844000052 Utilization:  0
CYCLE:   3844000052 Utilization ex q (incomplete):  0
CYCLE:   3846000052 Utilization ld q (incomplete):  0
CYCLE:   3846000052 RDMA bytes rec:  553914432
CYCLE:   3846000052 Utilization st q:  0
CYCLE:   3846000052 Utilization ld q:  0
CYCLE:   3846000052 Utilization:  0
CYCLE:   3846000052 Utilization ld q:  0
CYCLE:   3846000052 Utilization st q:  0
CYCLE:   3846000052 rdma_total_latency:  736602280
CYCLE:   3846000052 Utilization st q (incomplete):  0
CYCLE:   3846000052 WDMA bytes sent: 1141932576
CYCLE:   3846000052 Utilization ex q:  0
CYCLE:   3846000052 Utilization ex q (incomplete):  0
CYCLE:   3846000052 Utilization st q (incomplete):  0
CYCLE:   3846000052 Utilization ld q (incomplete):  0
CYCLE:   3846000052 WDMA total latency:          0
CYCLE:   3846000052 Utilization ex q:  0
CYCLE:   3846000052 Utilization:  0
CYCLE:   3846000052 Utilization ex q (incomplete):  0
CYCLE:   3848000052 Utilization ld q (incomplete):  0
CYCLE:   3848000052 RDMA bytes rec:  553914432
CYCLE:   3848000052 Utilization st q:  0
CYCLE:   3848000052 Utilization ld q:  0
CYCLE:   3848000052 Utilization:  0
CYCLE:   3848000052 Utilization ld q:  0
CYCLE:   3848000052 Utilization st q:  0
CYCLE:   3848000052 rdma_total_latency:  736602280
CYCLE:   3848000052 Utilization st q (incomplete):  0
CYCLE:   3848000052 WDMA bytes sent: 1141932576
CYCLE:   3848000052 Utilization ex q:  0
CYCLE:   3848000052 Utilization ex q (incomplete):  0
CYCLE:   3848000052 Utilization st q (incomplete):  0
CYCLE:   3848000052 Utilization ld q (incomplete):  0
CYCLE:   3848000052 WDMA total latency:          0
CYCLE:   3848000052 Utilization ex q:  0
CYCLE:   3848000052 Utilization:  0
CYCLE:   3848000052 Utilization ex q (incomplete):  0
CYCLE:   3850000052 Utilization ld q (incomplete):  0
CYCLE:   3850000052 RDMA bytes rec:  553914432
CYCLE:   3850000052 Utilization st q:  0
CYCLE:   3850000052 Utilization ld q:  0
CYCLE:   3850000052 Utilization:  0
CYCLE:   3850000052 Utilization ld q:  0
CYCLE:   3850000052 Utilization st q:  0
CYCLE:   3850000052 rdma_total_latency:  736602280
CYCLE:   3850000052 Utilization st q (incomplete):  0
CYCLE:   3850000052 WDMA bytes sent: 1141932576
CYCLE:   3850000052 Utilization ex q:  0
CYCLE:   3850000052 Utilization ex q (incomplete):  0
CYCLE:   3850000052 Utilization st q (incomplete):  0
CYCLE:   3850000052 Utilization ld q (incomplete):  0
CYCLE:   3850000052 WDMA total latency:          0
CYCLE:   3850000052 Utilization ex q:  0
CYCLE:   3850000052 Utilization:  0
CYCLE:   3850000052 Utilization ex q (incomplete):  0
CYCLE:   3852000052 Utilization ld q (incomplete):  0
CYCLE:   3852000052 RDMA bytes rec:  553914432
CYCLE:   3852000052 Utilization st q:  0
CYCLE:   3852000052 Utilization ld q:  0
CYCLE:   3852000052 Utilization:  0
CYCLE:   3852000052 Utilization ld q:  0
CYCLE:   3852000052 Utilization st q:  0
CYCLE:   3852000052 rdma_total_latency:  736602280
CYCLE:   3852000052 Utilization st q (incomplete):  0
CYCLE:   3852000052 WDMA bytes sent: 1141932576
CYCLE:   3852000052 Utilization ex q:  0
CYCLE:   3852000052 Utilization ex q (incomplete):  0
CYCLE:   3852000052 Utilization st q (incomplete):  0
CYCLE:   3852000052 Utilization ld q (incomplete):  0
CYCLE:   3852000052 WDMA total latency:          0
CYCLE:   3852000052 Utilization ex q:  0
CYCLE:   3852000052 Utilization:  0
CYCLE:   3852000052 Utilization ex q (incomplete):  0
CYCLE:   3854000052 Utilization ld q (incomplete):  0
CYCLE:   3854000052 RDMA bytes rec:  553914432
CYCLE:   3854000052 Utilization st q:  0
CYCLE:   3854000052 Utilization ld q:  0
CYCLE:   3854000052 Utilization:  0
CYCLE:   3854000052 Utilization ld q:  0
CYCLE:   3854000052 Utilization st q:  0
CYCLE:   3854000052 rdma_total_latency:  736602280
CYCLE:   3854000052 Utilization st q (incomplete):  0
CYCLE:   3854000052 WDMA bytes sent: 1141932576
CYCLE:   3854000052 Utilization ex q:  0
CYCLE:   3854000052 Utilization ex q (incomplete):  0
CYCLE:   3854000052 Utilization st q (incomplete):  0
CYCLE:   3854000052 Utilization ld q (incomplete):  0
CYCLE:   3854000052 WDMA total latency:          0
CYCLE:   3854000052 Utilization ex q:  0
CYCLE:   3854000052 Utilization:  0
CYCLE:   3854000052 Utilization ex q (incomplete):  0
CYCLE:   3856000052 Utilization ld q (incomplete):  0
CYCLE:   3856000052 RDMA bytes rec:  553914432
CYCLE:   3856000052 Utilization st q:  0
CYCLE:   3856000052 Utilization ld q:  0
CYCLE:   3856000052 Utilization:  0
CYCLE:   3856000052 Utilization ld q:  0
CYCLE:   3856000052 Utilization st q:  0
CYCLE:   3856000052 rdma_total_latency:  736602280
CYCLE:   3856000052 Utilization st q (incomplete):  0
CYCLE:   3856000052 WDMA bytes sent: 1141932576
CYCLE:   3856000052 Utilization ex q:  0
CYCLE:   3856000052 Utilization ex q (incomplete):  0
CYCLE:   3856000052 Utilization st q (incomplete):  0
CYCLE:   3856000052 Utilization ld q (incomplete):  0
CYCLE:   3856000052 WDMA total latency:          0
CYCLE:   3856000052 Utilization ex q:  0
CYCLE:   3856000052 Utilization:  0
CYCLE:   3856000052 Utilization ex q (incomplete):  0
CYCLE:   3858000052 Utilization ld q (incomplete):  0
CYCLE:   3858000052 RDMA bytes rec:  553914432
CYCLE:   3858000052 Utilization st q:  0
CYCLE:   3858000052 Utilization ld q:  0
CYCLE:   3858000052 Utilization:  0
CYCLE:   3858000052 Utilization ld q:  0
CYCLE:   3858000052 Utilization st q:  0
CYCLE:   3858000052 rdma_total_latency:  736602280
CYCLE:   3858000052 Utilization st q (incomplete):  0
CYCLE:   3858000052 WDMA bytes sent: 1141932576
CYCLE:   3858000052 Utilization ex q:  0
CYCLE:   3858000052 Utilization ex q (incomplete):  0
CYCLE:   3858000052 Utilization st q (incomplete):  0
CYCLE:   3858000052 Utilization ld q (incomplete):  0
CYCLE:   3858000052 WDMA total latency:          0
CYCLE:   3858000052 Utilization ex q:  0
CYCLE:   3858000052 Utilization:  0
CYCLE:   3858000052 Utilization ex q (incomplete):  0
CYCLE:   3860000052 Utilization ld q (incomplete):  0
CYCLE:   3860000052 RDMA bytes rec:  553914432
CYCLE:   3860000052 Utilization st q:  0
CYCLE:   3860000052 Utilization ld q:  0
CYCLE:   3860000052 Utilization:  0
CYCLE:   3860000052 Utilization ld q:  0
CYCLE:   3860000052 Utilization st q:  0
CYCLE:   3860000052 rdma_total_latency:  736602280
CYCLE:   3860000052 Utilization st q (incomplete):  0
CYCLE:   3860000052 WDMA bytes sent: 1141932576
CYCLE:   3860000052 Utilization ex q:  0
CYCLE:   3860000052 Utilization ex q (incomplete):  0
CYCLE:   3860000052 Utilization st q (incomplete):  0
CYCLE:   3860000052 Utilization ld q (incomplete):  0
CYCLE:   3860000052 WDMA total latency:          0
CYCLE:   3860000052 Utilization ex q:  0
CYCLE:   3860000052 Utilization:  0
CYCLE:   3860000052 Utilization ex q (incomplete):  0
CYCLE:   3862000052 Utilization ld q (incomplete):  0
CYCLE:   3862000052 RDMA bytes rec:  553914432
CYCLE:   3862000052 Utilization st q:  0
CYCLE:   3862000052 Utilization ld q:  0
CYCLE:   3862000052 Utilization:  0
CYCLE:   3862000052 Utilization ld q:  0
CYCLE:   3862000052 Utilization st q:  0
CYCLE:   3862000052 rdma_total_latency:  736602280
CYCLE:   3862000052 Utilization st q (incomplete):  0
CYCLE:   3862000052 WDMA bytes sent: 1141932576
CYCLE:   3862000052 Utilization ex q:  0
CYCLE:   3862000052 Utilization ex q (incomplete):  0
CYCLE:   3862000052 Utilization st q (incomplete):  0
CYCLE:   3862000052 Utilization ld q (incomplete):  0
CYCLE:   3862000052 WDMA total latency:          0
CYCLE:   3862000052 Utilization ex q:  0
CYCLE:   3862000052 Utilization:  0
CYCLE:   3862000052 Utilization ex q (incomplete):  0
CYCLE:   3864000052 Utilization ld q (incomplete):  0
CYCLE:   3864000052 RDMA bytes rec:  553914432
CYCLE:   3864000052 Utilization st q:  0
CYCLE:   3864000052 Utilization ld q:  0
CYCLE:   3864000052 Utilization:  0
CYCLE:   3864000052 Utilization ld q:  0
CYCLE:   3864000052 Utilization st q:  0
CYCLE:   3864000052 rdma_total_latency:  736602280
CYCLE:   3864000052 Utilization st q (incomplete):  0
CYCLE:   3864000052 WDMA bytes sent: 1141932576
CYCLE:   3864000052 Utilization ex q:  0
CYCLE:   3864000052 Utilization ex q (incomplete):  0
CYCLE:   3864000052 Utilization st q (incomplete):  0
CYCLE:   3864000052 Utilization ld q (incomplete):  0
CYCLE:   3864000052 WDMA total latency:          0
CYCLE:   3864000052 Utilization ex q:  0
CYCLE:   3864000052 Utilization:  0
CYCLE:   3864000052 Utilization ex q (incomplete):  0
