# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../main1_one_digit/main1_one_digit.srcs/sources_1/new/one_digit.vhd" \
"../../../../main2_four_digits.srcs/sources_1/new/four_digits.vhd" \
"../../../../../../resource/Assignment1/Main/main2_four_digits.vhd" \

# Do not sort compile order
nosort
