#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Aug 18 02:46:31 2019
# Process ID: 13348
# Current directory: C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.runs/impl_1
# Command line: vivado.exe -log bootstrap.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bootstrap.tcl -notrace
# Log file: C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.runs/impl_1/bootstrap.vdi
# Journal file: C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source bootstrap.tcl -notrace
Command: link_design -top bootstrap -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/sources_1/ip/charLib/charLib.dcp' for cell 'ctrl/Example/CHAR_LIB_COMP'
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led5_g'. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led6_r'. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led6_g'. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[0]'. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[1]'. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[2]'. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[3]'. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[4]'. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[5]'. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[6]'. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'je[7]'. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 656.387 ; gain = 358.340
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.769 . Memory (MB): peak = 670.254 ; gain = 13.867

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c1251070

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1223.961 ; gain = 553.707

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2029be9fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1223.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2029be9fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1223.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f3f72357

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1223.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f3f72357

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 1223.961 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17bf4fafc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1223.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17bf4fafc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.368 . Memory (MB): peak = 1223.961 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1223.961 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17bf4fafc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 1223.961 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.021 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1e953e5d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1368.180 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e953e5d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1368.180 ; gain = 144.219

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 157d8e24a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1368.180 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 157d8e24a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1368.180 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1368.180 ; gain = 711.793
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1368.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.runs/impl_1/bootstrap_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bootstrap_drc_opted.rpt -pb bootstrap_drc_opted.pb -rpx bootstrap_drc_opted.rpx
Command: report_drc -file bootstrap_drc_opted.rpt -pb bootstrap_drc_opted.pb -rpx bootstrap_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.runs/impl_1/bootstrap_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1368.180 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f4ade772

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1368.180 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d47c6ade

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d087a1af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d087a1af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1368.180 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d087a1af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1059f3370

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1368.180 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1d4e3d2dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.180 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1cf649932

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cf649932

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 161d3cd93

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d190180c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d190180c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 212fc591d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d9cc7141

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d9cc7141

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1368.180 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d9cc7141

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1beb1c1dd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1beb1c1dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1368.180 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.376. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16ead92ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1368.180 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16ead92ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16ead92ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16ead92ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15bc31bef

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1368.180 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15bc31bef

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1368.180 ; gain = 0.000
Ending Placer Task | Checksum: 117d2d4f1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1368.180 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1368.180 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.299 . Memory (MB): peak = 1368.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.runs/impl_1/bootstrap_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bootstrap_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1368.180 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bootstrap_utilization_placed.rpt -pb bootstrap_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1368.180 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bootstrap_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1368.180 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ada04117 ConstDB: 0 ShapeSum: 6a3293da RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d751184f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1368.180 ; gain = 0.000
Post Restoration Checksum: NetGraph: cc0ed34 NumContArr: ca902b1b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d751184f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1368.180 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d751184f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1369.773 ; gain = 1.594

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d751184f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1369.773 ; gain = 1.594
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a1dc61c2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1380.223 ; gain = 12.043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.449  | TNS=0.000  | WHS=-0.193 | THS=-8.472 |

Phase 2 Router Initialization | Checksum: 143a4186b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1380.223 ; gain = 12.043

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15269a767

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1380.223 ; gain = 12.043

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 844
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.050  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b95708e2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1380.223 ; gain = 12.043
Phase 4 Rip-up And Reroute | Checksum: 1b95708e2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1380.223 ; gain = 12.043

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c4d4f91c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1380.223 ; gain = 12.043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.204  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c4d4f91c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1380.223 ; gain = 12.043

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c4d4f91c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1380.223 ; gain = 12.043
Phase 5 Delay and Skew Optimization | Checksum: 1c4d4f91c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1380.223 ; gain = 12.043

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dff4f13a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1380.223 ; gain = 12.043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.204  | TNS=0.000  | WHS=0.101  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 215a7b1ec

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 1380.223 ; gain = 12.043
Phase 6 Post Hold Fix | Checksum: 215a7b1ec

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 1380.223 ; gain = 12.043

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.495133 %
  Global Horizontal Routing Utilization  = 0.676555 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20c16b369

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 1380.223 ; gain = 12.043

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20c16b369

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 1380.223 ; gain = 12.043

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 151e249f0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1380.223 ; gain = 12.043

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.204  | TNS=0.000  | WHS=0.101  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 151e249f0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1380.223 ; gain = 12.043
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1380.223 ; gain = 12.043

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1380.223 ; gain = 12.043
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.324 . Memory (MB): peak = 1380.223 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.runs/impl_1/bootstrap_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bootstrap_drc_routed.rpt -pb bootstrap_drc_routed.pb -rpx bootstrap_drc_routed.rpx
Command: report_drc -file bootstrap_drc_routed.rpt -pb bootstrap_drc_routed.pb -rpx bootstrap_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.runs/impl_1/bootstrap_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bootstrap_methodology_drc_routed.rpt -pb bootstrap_methodology_drc_routed.pb -rpx bootstrap_methodology_drc_routed.rpx
Command: report_methodology -file bootstrap_methodology_drc_routed.rpt -pb bootstrap_methodology_drc_routed.pb -rpx bootstrap_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.runs/impl_1/bootstrap_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bootstrap_power_routed.rpt -pb bootstrap_power_summary_routed.pb -rpx bootstrap_power_routed.rpx
Command: report_power -file bootstrap_power_routed.rpt -pb bootstrap_power_summary_routed.pb -rpx bootstrap_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 11 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bootstrap_route_status.rpt -pb bootstrap_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bootstrap_timing_summary_routed.rpt -pb bootstrap_timing_summary_routed.pb -rpx bootstrap_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bootstrap_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file bootstrap_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bootstrap_bus_skew_routed.rpt -pb bootstrap_bus_skew_routed.pb -rpx bootstrap_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force bootstrap.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bootstrap.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/long-/Git/Pmod/pmodoled2/pmodoled2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Aug 18 02:48:20 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 12 Warnings, 11 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1838.531 ; gain = 426.973
INFO: [Common 17-206] Exiting Vivado at Sun Aug 18 02:48:20 2019...
