// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="outer_product,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7a12tcsg325-1q,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.470000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=23,HLS_SYN_DSP=4,HLS_SYN_FF=1865,HLS_SYN_LUT=4733,HLS_VERSION=2018_3}" *)

module outer_product (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        agg_result_rowptr_address0,
        agg_result_rowptr_ce0,
        agg_result_rowptr_we0,
        agg_result_rowptr_d0,
        agg_result_rowptr_q0,
        agg_result_rowptr_address1,
        agg_result_rowptr_ce1,
        agg_result_rowptr_we1,
        agg_result_rowptr_d1,
        agg_result_rowptr_q1,
        agg_result_colind_address0,
        agg_result_colind_ce0,
        agg_result_colind_we0,
        agg_result_colind_d0,
        agg_result_colind_q0,
        agg_result_colind_address1,
        agg_result_colind_ce1,
        agg_result_colind_we1,
        agg_result_colind_d1,
        agg_result_colind_q1,
        agg_result_data_V_address0,
        agg_result_data_V_ce0,
        agg_result_data_V_we0,
        agg_result_data_V_d0,
        agg_result_data_V_q0,
        agg_result_data_V_address1,
        agg_result_data_V_ce1,
        agg_result_data_V_we1,
        agg_result_data_V_d1,
        agg_result_data_V_q1,
        x_csc_colptr_address0,
        x_csc_colptr_ce0,
        x_csc_colptr_q0,
        x_csc_colptr_address1,
        x_csc_colptr_ce1,
        x_csc_colptr_q1,
        x_csc_rowind_address0,
        x_csc_rowind_ce0,
        x_csc_rowind_q0,
        x_csc_rowind_address1,
        x_csc_rowind_ce1,
        x_csc_rowind_q1,
        x_csc_data_V_address0,
        x_csc_data_V_ce0,
        x_csc_data_V_q0,
        x_csc_data_V_address1,
        x_csc_data_V_ce1,
        x_csc_data_V_q1,
        y_csr_rowptr_address0,
        y_csr_rowptr_ce0,
        y_csr_rowptr_q0,
        y_csr_rowptr_address1,
        y_csr_rowptr_ce1,
        y_csr_rowptr_q1,
        y_csr_colind_address0,
        y_csr_colind_ce0,
        y_csr_colind_q0,
        y_csr_colind_address1,
        y_csr_colind_ce1,
        y_csr_colind_q1,
        y_csr_data_V_address0,
        y_csr_data_V_ce0,
        y_csr_data_V_q0,
        y_csr_data_V_address1,
        y_csr_data_V_ce1,
        y_csr_data_V_q1
);

parameter    ap_ST_fsm_state1 = 70'd1;
parameter    ap_ST_fsm_state2 = 70'd2;
parameter    ap_ST_fsm_state3 = 70'd4;
parameter    ap_ST_fsm_state4 = 70'd8;
parameter    ap_ST_fsm_state5 = 70'd16;
parameter    ap_ST_fsm_state6 = 70'd32;
parameter    ap_ST_fsm_state7 = 70'd64;
parameter    ap_ST_fsm_state8 = 70'd128;
parameter    ap_ST_fsm_state9 = 70'd256;
parameter    ap_ST_fsm_state10 = 70'd512;
parameter    ap_ST_fsm_state11 = 70'd1024;
parameter    ap_ST_fsm_state12 = 70'd2048;
parameter    ap_ST_fsm_state13 = 70'd4096;
parameter    ap_ST_fsm_state14 = 70'd8192;
parameter    ap_ST_fsm_state15 = 70'd16384;
parameter    ap_ST_fsm_state16 = 70'd32768;
parameter    ap_ST_fsm_state17 = 70'd65536;
parameter    ap_ST_fsm_state18 = 70'd131072;
parameter    ap_ST_fsm_state19 = 70'd262144;
parameter    ap_ST_fsm_state20 = 70'd524288;
parameter    ap_ST_fsm_state21 = 70'd1048576;
parameter    ap_ST_fsm_state22 = 70'd2097152;
parameter    ap_ST_fsm_state23 = 70'd4194304;
parameter    ap_ST_fsm_state24 = 70'd8388608;
parameter    ap_ST_fsm_state25 = 70'd16777216;
parameter    ap_ST_fsm_state26 = 70'd33554432;
parameter    ap_ST_fsm_state27 = 70'd67108864;
parameter    ap_ST_fsm_state28 = 70'd134217728;
parameter    ap_ST_fsm_state29 = 70'd268435456;
parameter    ap_ST_fsm_state30 = 70'd536870912;
parameter    ap_ST_fsm_state31 = 70'd1073741824;
parameter    ap_ST_fsm_state32 = 70'd2147483648;
parameter    ap_ST_fsm_state33 = 70'd4294967296;
parameter    ap_ST_fsm_state34 = 70'd8589934592;
parameter    ap_ST_fsm_state35 = 70'd17179869184;
parameter    ap_ST_fsm_state36 = 70'd34359738368;
parameter    ap_ST_fsm_state37 = 70'd68719476736;
parameter    ap_ST_fsm_state38 = 70'd137438953472;
parameter    ap_ST_fsm_state39 = 70'd274877906944;
parameter    ap_ST_fsm_state40 = 70'd549755813888;
parameter    ap_ST_fsm_state41 = 70'd1099511627776;
parameter    ap_ST_fsm_state42 = 70'd2199023255552;
parameter    ap_ST_fsm_state43 = 70'd4398046511104;
parameter    ap_ST_fsm_state44 = 70'd8796093022208;
parameter    ap_ST_fsm_state45 = 70'd17592186044416;
parameter    ap_ST_fsm_state46 = 70'd35184372088832;
parameter    ap_ST_fsm_state47 = 70'd70368744177664;
parameter    ap_ST_fsm_state48 = 70'd140737488355328;
parameter    ap_ST_fsm_state49 = 70'd281474976710656;
parameter    ap_ST_fsm_state50 = 70'd562949953421312;
parameter    ap_ST_fsm_state51 = 70'd1125899906842624;
parameter    ap_ST_fsm_state52 = 70'd2251799813685248;
parameter    ap_ST_fsm_state53 = 70'd4503599627370496;
parameter    ap_ST_fsm_state54 = 70'd9007199254740992;
parameter    ap_ST_fsm_state55 = 70'd18014398509481984;
parameter    ap_ST_fsm_state56 = 70'd36028797018963968;
parameter    ap_ST_fsm_state57 = 70'd72057594037927936;
parameter    ap_ST_fsm_state58 = 70'd144115188075855872;
parameter    ap_ST_fsm_state59 = 70'd288230376151711744;
parameter    ap_ST_fsm_state60 = 70'd576460752303423488;
parameter    ap_ST_fsm_state61 = 70'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 70'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 70'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 70'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 70'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 70'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 70'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 70'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 70'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 70'd590295810358705651712;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] agg_result_rowptr_address0;
output   agg_result_rowptr_ce0;
output   agg_result_rowptr_we0;
output  [31:0] agg_result_rowptr_d0;
input  [31:0] agg_result_rowptr_q0;
output  [2:0] agg_result_rowptr_address1;
output   agg_result_rowptr_ce1;
output   agg_result_rowptr_we1;
output  [31:0] agg_result_rowptr_d1;
input  [31:0] agg_result_rowptr_q1;
output  [4:0] agg_result_colind_address0;
output   agg_result_colind_ce0;
output   agg_result_colind_we0;
output  [31:0] agg_result_colind_d0;
input  [31:0] agg_result_colind_q0;
output  [4:0] agg_result_colind_address1;
output   agg_result_colind_ce1;
output   agg_result_colind_we1;
output  [31:0] agg_result_colind_d1;
input  [31:0] agg_result_colind_q1;
output  [4:0] agg_result_data_V_address0;
output   agg_result_data_V_ce0;
output   agg_result_data_V_we0;
output  [31:0] agg_result_data_V_d0;
input  [31:0] agg_result_data_V_q0;
output  [4:0] agg_result_data_V_address1;
output   agg_result_data_V_ce1;
output   agg_result_data_V_we1;
output  [31:0] agg_result_data_V_d1;
input  [31:0] agg_result_data_V_q1;
output  [2:0] x_csc_colptr_address0;
output   x_csc_colptr_ce0;
input  [31:0] x_csc_colptr_q0;
output  [2:0] x_csc_colptr_address1;
output   x_csc_colptr_ce1;
input  [31:0] x_csc_colptr_q1;
output  [4:0] x_csc_rowind_address0;
output   x_csc_rowind_ce0;
input  [31:0] x_csc_rowind_q0;
output  [4:0] x_csc_rowind_address1;
output   x_csc_rowind_ce1;
input  [31:0] x_csc_rowind_q1;
output  [4:0] x_csc_data_V_address0;
output   x_csc_data_V_ce0;
input  [31:0] x_csc_data_V_q0;
output  [4:0] x_csc_data_V_address1;
output   x_csc_data_V_ce1;
input  [31:0] x_csc_data_V_q1;
output  [2:0] y_csr_rowptr_address0;
output   y_csr_rowptr_ce0;
input  [31:0] y_csr_rowptr_q0;
output  [2:0] y_csr_rowptr_address1;
output   y_csr_rowptr_ce1;
input  [31:0] y_csr_rowptr_q1;
output  [4:0] y_csr_colind_address0;
output   y_csr_colind_ce0;
input  [31:0] y_csr_colind_q0;
output  [4:0] y_csr_colind_address1;
output   y_csr_colind_ce1;
input  [31:0] y_csr_colind_q1;
output  [4:0] y_csr_data_V_address0;
output   y_csr_data_V_ce0;
input  [31:0] y_csr_data_V_q0;
output  [4:0] y_csr_data_V_address1;
output   y_csr_data_V_ce1;
input  [31:0] y_csr_data_V_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] agg_result_rowptr_address0;
reg agg_result_rowptr_ce0;
reg agg_result_rowptr_we0;
reg[31:0] agg_result_rowptr_d0;
reg[2:0] agg_result_rowptr_address1;
reg agg_result_rowptr_ce1;
reg agg_result_rowptr_we1;
reg[31:0] agg_result_rowptr_d1;
reg[4:0] agg_result_colind_address0;
reg agg_result_colind_ce0;
reg agg_result_colind_we0;
reg[31:0] agg_result_colind_d0;
reg[4:0] agg_result_colind_address1;
reg agg_result_colind_ce1;
reg agg_result_colind_we1;
reg[31:0] agg_result_colind_d1;
reg[4:0] agg_result_data_V_address0;
reg agg_result_data_V_ce0;
reg agg_result_data_V_we0;
reg[4:0] agg_result_data_V_address1;
reg agg_result_data_V_ce1;
reg agg_result_data_V_we1;
reg[2:0] x_csc_colptr_address0;
reg x_csc_colptr_ce0;
reg[2:0] x_csc_colptr_address1;
reg x_csc_colptr_ce1;
reg[4:0] x_csc_rowind_address0;
reg x_csc_rowind_ce0;
reg[4:0] x_csc_rowind_address1;
reg x_csc_rowind_ce1;
reg[4:0] x_csc_data_V_address0;
reg x_csc_data_V_ce0;
reg[4:0] x_csc_data_V_address1;
reg x_csc_data_V_ce1;
reg[2:0] y_csr_rowptr_address0;
reg y_csr_rowptr_ce0;
reg[2:0] y_csr_rowptr_address1;
reg y_csr_rowptr_ce1;
reg[4:0] y_csr_colind_address0;
reg y_csr_colind_ce0;
reg[4:0] y_csr_colind_address1;
reg y_csr_colind_ce1;
reg[4:0] y_csr_data_V_address0;
reg y_csr_data_V_ce0;
reg[4:0] y_csr_data_V_address1;
reg y_csr_data_V_ce1;

(* fsm_encoding = "none" *) reg   [69:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] out_col_V_address0;
reg    out_col_V_ce0;
reg    out_col_V_we0;
reg   [31:0] out_col_V_d0;
wire   [31:0] out_col_V_q0;
reg   [2:0] out_row_V_address0;
reg    out_row_V_ce0;
reg    out_row_V_we0;
reg   [31:0] out_row_V_d0;
wire   [31:0] out_row_V_q0;
wire   [2:0] i_2_fu_3813_p2;
reg   [2:0] i_2_reg_6020;
wire    ap_CS_fsm_state2;
wire   [63:0] tmp_i_fu_3819_p1;
reg   [63:0] tmp_i_reg_6026;
wire    ap_CS_fsm_state11;
wire   [63:0] tmp_2_i_fu_3824_p1;
reg   [63:0] tmp_2_i_reg_6036;
wire   [31:0] inp_csc_colptr_assig_q0;
wire    ap_CS_fsm_state12;
wire   [31:0] inp_csc_colptr_assig_q1;
reg   [31:0] end_idx_reg_6051;
wire   [31:0] i_cast1_i_fu_3828_p1;
reg   [31:0] i_cast1_i_reg_6056;
wire    ap_CS_fsm_state13;
wire   [2:0] i_fu_3838_p2;
reg   [2:0] i_reg_6064;
wire   [0:0] tmp_3_i_fu_3844_p2;
reg   [0:0] tmp_3_i_reg_6069;
wire   [0:0] exitcond_i_fu_3832_p2;
wire  signed [63:0] tmp_4_i_fu_3849_p1;
reg  signed [63:0] tmp_4_i_reg_6073;
wire    ap_CS_fsm_state14;
wire   [0:0] tmp_5_i_fu_3854_p2;
wire   [31:0] j_2_fu_3869_p2;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state20;
wire   [31:0] inp_csr_rowptr_assig_q0;
reg   [31:0] start_idx_1_reg_6106;
wire    ap_CS_fsm_state21;
wire   [31:0] inp_csr_rowptr_assig_q1;
reg   [31:0] end_idx_1_reg_6111;
wire   [31:0] i_cast1_i1_fu_3875_p1;
reg   [31:0] i_cast1_i1_reg_6116;
wire    ap_CS_fsm_state27;
wire   [2:0] i_1_fu_3885_p2;
reg   [2:0] i_1_reg_6124;
wire   [0:0] tmp_5_i1_fu_3891_p2;
reg   [0:0] tmp_5_i1_reg_6129;
wire   [0:0] exitcond_i1_fu_3879_p2;
wire  signed [63:0] tmp_6_i1_fu_3896_p1;
reg  signed [63:0] tmp_6_i1_reg_6133;
wire   [0:0] tmp_fu_3901_p2;
reg   [0:0] tmp_reg_6143;
wire    ap_CS_fsm_state28;
wire   [0:0] tmp_7_i1_fu_3907_p2;
wire   [31:0] j_3_fu_3922_p2;
wire    ap_CS_fsm_state29;
wire   [63:0] p_i0_0_i1_cast5_fu_3928_p1;
reg   [63:0] p_i0_0_i1_cast5_reg_6160;
wire    ap_CS_fsm_state56;
wire   [4:0] p_i0_1_fu_3939_p2;
reg   [4:0] p_i0_1_reg_6168;
wire   [0:0] tmp_2_fu_3933_p2;
wire   [63:0] p_i0_0_i_cast6_fu_4045_p1;
reg   [63:0] p_i0_0_i_cast6_reg_6178;
wire    ap_CS_fsm_state69;
wire   [4:0] p_i0_fu_4056_p2;
reg   [4:0] p_i0_reg_6186;
wire   [0:0] tmp_1_fu_4050_p2;
reg   [4:0] inp_csr_data_V_assig_address0;
reg    inp_csr_data_V_assig_ce0;
reg    inp_csr_data_V_assig_we0;
wire   [31:0] inp_csr_data_V_assig_q0;
reg   [4:0] inp_csr_data_V_assig_address1;
reg    inp_csr_data_V_assig_ce1;
reg    inp_csr_data_V_assig_we1;
reg   [4:0] inp_csr_colind_assig_address0;
reg    inp_csr_colind_assig_ce0;
reg    inp_csr_colind_assig_we0;
wire   [31:0] inp_csr_colind_assig_q0;
reg   [4:0] inp_csr_colind_assig_address1;
reg    inp_csr_colind_assig_ce1;
reg    inp_csr_colind_assig_we1;
reg   [2:0] inp_csr_rowptr_assig_address0;
reg    inp_csr_rowptr_assig_ce0;
reg    inp_csr_rowptr_assig_we0;
reg   [2:0] inp_csr_rowptr_assig_address1;
reg    inp_csr_rowptr_assig_ce1;
reg    inp_csr_rowptr_assig_we1;
reg   [4:0] inp_csc_data_V_assig_address0;
reg    inp_csc_data_V_assig_ce0;
reg    inp_csc_data_V_assig_we0;
wire   [31:0] inp_csc_data_V_assig_q0;
reg   [4:0] inp_csc_data_V_assig_address1;
reg    inp_csc_data_V_assig_ce1;
reg    inp_csc_data_V_assig_we1;
reg   [4:0] inp_csc_rowind_assig_address0;
reg    inp_csc_rowind_assig_ce0;
reg    inp_csc_rowind_assig_we0;
wire   [31:0] inp_csc_rowind_assig_q0;
reg   [4:0] inp_csc_rowind_assig_address1;
reg    inp_csc_rowind_assig_ce1;
reg    inp_csc_rowind_assig_we1;
reg   [2:0] inp_csc_colptr_assig_address0;
reg    inp_csc_colptr_assig_ce0;
reg    inp_csc_colptr_assig_we0;
reg   [2:0] inp_csc_colptr_assig_address1;
reg    inp_csc_colptr_assig_ce1;
reg    inp_csc_colptr_assig_we1;
reg   [2:0] partial_z_rowptr_address0;
reg    partial_z_rowptr_ce0;
reg    partial_z_rowptr_we0;
wire   [31:0] partial_z_rowptr_q0;
reg   [2:0] partial_z_rowptr_address1;
reg    partial_z_rowptr_ce1;
wire   [31:0] partial_z_rowptr_q1;
reg   [4:0] partial_z_colind_address0;
reg    partial_z_colind_ce0;
reg    partial_z_colind_we0;
wire   [2:0] partial_z_colind_q0;
reg   [4:0] partial_z_colind_address1;
reg    partial_z_colind_ce1;
wire   [2:0] partial_z_colind_q1;
reg   [4:0] partial_z_data_V_address0;
reg    partial_z_data_V_ce0;
reg    partial_z_data_V_we0;
wire   [31:0] partial_z_data_V_q0;
reg   [4:0] partial_z_data_V_address1;
reg    partial_z_data_V_ce1;
wire   [31:0] partial_z_data_V_q1;
reg   [2:0] p_04_address0;
reg    p_04_ce0;
reg    p_04_we0;
wire   [31:0] p_04_q0;
reg   [2:0] p_04_address1;
reg    p_04_ce1;
wire   [31:0] p_04_q1;
reg   [4:0] p_15_address0;
reg    p_15_ce0;
reg    p_15_we0;
wire   [31:0] p_15_q0;
reg   [4:0] p_15_address1;
reg    p_15_ce1;
wire   [31:0] p_15_q1;
reg   [4:0] p_26_address0;
reg    p_26_ce0;
reg    p_26_we0;
wire   [31:0] p_26_q0;
reg   [2:0] p_07_address0;
reg    p_07_ce0;
reg    p_07_we0;
wire   [31:0] p_07_q0;
reg   [2:0] p_07_address1;
reg    p_07_ce1;
reg    p_07_we1;
wire   [31:0] p_07_q1;
reg   [4:0] p_18_address0;
reg    p_18_ce0;
reg    p_18_we0;
wire   [31:0] p_18_q0;
reg   [4:0] p_18_address1;
reg    p_18_ce1;
reg    p_18_we1;
reg   [4:0] p_29_address0;
reg    p_29_ce0;
reg    p_29_we0;
wire   [31:0] p_29_q0;
reg   [4:0] p_29_address1;
reg    p_29_ce1;
reg    p_29_we1;
reg   [2:0] p_010_address0;
reg    p_010_ce0;
reg    p_010_we0;
wire   [31:0] p_010_q0;
reg   [2:0] p_010_address1;
reg    p_010_ce1;
reg    p_010_we1;
wire   [31:0] p_010_q1;
reg   [4:0] p_111_address0;
reg    p_111_ce0;
reg    p_111_we0;
wire   [2:0] p_111_q0;
reg   [4:0] p_111_address1;
reg    p_111_ce1;
reg    p_111_we1;
reg   [4:0] p_212_address0;
reg    p_212_ce0;
reg    p_212_we0;
wire   [31:0] p_212_q0;
reg   [4:0] p_212_address1;
reg    p_212_ce1;
reg    p_212_we1;
wire   [2:0] grp_accumulate_fu_3783_agg_result_rowptr_address0;
wire    grp_accumulate_fu_3783_agg_result_rowptr_ce0;
wire   [31:0] grp_accumulate_fu_3783_agg_result_rowptr_d0;
wire    grp_accumulate_fu_3783_agg_result_rowptr_we0;
wire   [2:0] grp_accumulate_fu_3783_agg_result_rowptr_address1;
wire    grp_accumulate_fu_3783_agg_result_rowptr_ce1;
wire   [31:0] grp_accumulate_fu_3783_agg_result_rowptr_d1;
wire    grp_accumulate_fu_3783_agg_result_rowptr_we1;
wire   [4:0] grp_accumulate_fu_3783_agg_result_colind_address0;
wire    grp_accumulate_fu_3783_agg_result_colind_ce0;
wire   [31:0] grp_accumulate_fu_3783_agg_result_colind_d0;
wire    grp_accumulate_fu_3783_agg_result_colind_we0;
wire   [4:0] grp_accumulate_fu_3783_agg_result_colind_address1;
wire    grp_accumulate_fu_3783_agg_result_colind_ce1;
wire   [31:0] grp_accumulate_fu_3783_agg_result_colind_d1;
wire    grp_accumulate_fu_3783_agg_result_colind_we1;
wire   [4:0] grp_accumulate_fu_3783_agg_result_data_V_address0;
wire    grp_accumulate_fu_3783_agg_result_data_V_ce0;
wire   [31:0] grp_accumulate_fu_3783_agg_result_data_V_d0;
wire    grp_accumulate_fu_3783_agg_result_data_V_we0;
wire   [4:0] grp_accumulate_fu_3783_agg_result_data_V_address1;
wire    grp_accumulate_fu_3783_agg_result_data_V_ce1;
wire   [31:0] grp_accumulate_fu_3783_agg_result_data_V_d1;
wire    grp_accumulate_fu_3783_agg_result_data_V_we1;
wire   [2:0] grp_accumulate_fu_3783_csr1_rowptr_address0;
wire    grp_accumulate_fu_3783_csr1_rowptr_ce0;
wire   [31:0] grp_accumulate_fu_3783_csr1_rowptr_d0;
wire    grp_accumulate_fu_3783_csr1_rowptr_we0;
wire   [2:0] grp_accumulate_fu_3783_csr1_rowptr_address1;
wire    grp_accumulate_fu_3783_csr1_rowptr_ce1;
wire   [31:0] grp_accumulate_fu_3783_csr1_rowptr_d1;
wire    grp_accumulate_fu_3783_csr1_rowptr_we1;
wire   [4:0] grp_accumulate_fu_3783_csr1_colind_address0;
wire    grp_accumulate_fu_3783_csr1_colind_ce0;
wire   [31:0] grp_accumulate_fu_3783_csr1_colind_d0;
wire    grp_accumulate_fu_3783_csr1_colind_we0;
wire   [4:0] grp_accumulate_fu_3783_csr1_colind_address1;
wire    grp_accumulate_fu_3783_csr1_colind_ce1;
wire   [31:0] grp_accumulate_fu_3783_csr1_colind_d1;
wire    grp_accumulate_fu_3783_csr1_colind_we1;
wire   [4:0] grp_accumulate_fu_3783_csr1_data_V_address0;
wire    grp_accumulate_fu_3783_csr1_data_V_ce0;
wire   [31:0] grp_accumulate_fu_3783_csr1_data_V_d0;
wire    grp_accumulate_fu_3783_csr1_data_V_we0;
wire   [4:0] grp_accumulate_fu_3783_csr1_data_V_address1;
wire    grp_accumulate_fu_3783_csr1_data_V_ce1;
wire   [31:0] grp_accumulate_fu_3783_csr1_data_V_d1;
wire    grp_accumulate_fu_3783_csr1_data_V_we1;
wire   [2:0] grp_accumulate_fu_3783_csr2_rowptr_address0;
wire    grp_accumulate_fu_3783_csr2_rowptr_ce0;
wire   [31:0] grp_accumulate_fu_3783_csr2_rowptr_d0;
wire    grp_accumulate_fu_3783_csr2_rowptr_we0;
wire   [2:0] grp_accumulate_fu_3783_csr2_rowptr_address1;
wire    grp_accumulate_fu_3783_csr2_rowptr_ce1;
wire   [31:0] grp_accumulate_fu_3783_csr2_rowptr_d1;
wire    grp_accumulate_fu_3783_csr2_rowptr_we1;
wire   [4:0] grp_accumulate_fu_3783_csr2_colind_address0;
wire    grp_accumulate_fu_3783_csr2_colind_ce0;
wire   [2:0] grp_accumulate_fu_3783_csr2_colind_d0;
wire    grp_accumulate_fu_3783_csr2_colind_we0;
wire   [4:0] grp_accumulate_fu_3783_csr2_colind_address1;
wire    grp_accumulate_fu_3783_csr2_colind_ce1;
wire   [2:0] grp_accumulate_fu_3783_csr2_colind_d1;
wire    grp_accumulate_fu_3783_csr2_colind_we1;
wire   [4:0] grp_accumulate_fu_3783_csr2_data_V_address0;
wire    grp_accumulate_fu_3783_csr2_data_V_ce0;
wire   [31:0] grp_accumulate_fu_3783_csr2_data_V_d0;
wire    grp_accumulate_fu_3783_csr2_data_V_we0;
wire   [4:0] grp_accumulate_fu_3783_csr2_data_V_address1;
wire    grp_accumulate_fu_3783_csr2_data_V_ce1;
wire   [31:0] grp_accumulate_fu_3783_csr2_data_V_d1;
wire    grp_accumulate_fu_3783_csr2_data_V_we1;
wire    grp_accumulate_fu_3783_ap_start;
wire    grp_accumulate_fu_3783_ap_done;
wire    grp_accumulate_fu_3783_ap_ready;
wire    grp_accumulate_fu_3783_ap_idle;
reg    grp_accumulate_fu_3783_ap_continue;
wire    grp_multiply_row_col_fu_3796_ap_start;
wire    grp_multiply_row_col_fu_3796_ap_done;
wire    grp_multiply_row_col_fu_3796_ap_idle;
wire    grp_multiply_row_col_fu_3796_ap_ready;
wire   [2:0] grp_multiply_row_col_fu_3796_agg_result_rowptr_address0;
wire    grp_multiply_row_col_fu_3796_agg_result_rowptr_ce0;
wire    grp_multiply_row_col_fu_3796_agg_result_rowptr_we0;
wire   [31:0] grp_multiply_row_col_fu_3796_agg_result_rowptr_d0;
wire   [4:0] grp_multiply_row_col_fu_3796_agg_result_colind_address0;
wire    grp_multiply_row_col_fu_3796_agg_result_colind_ce0;
wire    grp_multiply_row_col_fu_3796_agg_result_colind_we0;
wire   [2:0] grp_multiply_row_col_fu_3796_agg_result_colind_d0;
wire   [4:0] grp_multiply_row_col_fu_3796_agg_result_data_V_address0;
wire    grp_multiply_row_col_fu_3796_agg_result_data_V_ce0;
wire    grp_multiply_row_col_fu_3796_agg_result_data_V_we0;
wire   [31:0] grp_multiply_row_col_fu_3796_agg_result_data_V_d0;
wire   [2:0] grp_multiply_row_col_fu_3796_row_V_address0;
wire    grp_multiply_row_col_fu_3796_row_V_ce0;
wire   [1:0] grp_multiply_row_col_fu_3796_col_V_address0;
wire    grp_multiply_row_col_fu_3796_col_V_ce0;
reg   [2:0] col_assign_reg_3681;
reg  signed [31:0] j4_i_reg_3693;
wire    ap_CS_fsm_state16;
reg   [2:0] i_i_reg_3703;
reg   [31:0] j4_i_be_reg_3715;
reg  signed [31:0] j2_i_reg_3727;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state30;
reg   [2:0] i_i1_reg_3737;
reg   [31:0] j2_i_be_reg_3749;
reg   [4:0] p_i0_0_i1_reg_3761;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state57;
reg   [4:0] p_i0_0_i_reg_3772;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state70;
reg    grp_accumulate_fu_3783_ap_start_reg;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_sync_grp_accumulate_fu_3783_ap_ready;
wire    ap_sync_grp_accumulate_fu_3783_ap_done;
reg    ap_block_state44_on_subcall_done;
reg    ap_sync_reg_grp_accumulate_fu_3783_ap_ready;
reg    ap_sync_reg_grp_accumulate_fu_3783_ap_done;
reg    grp_multiply_row_col_fu_3796_ap_start_reg;
wire    ap_CS_fsm_state31;
wire   [63:0] tmp_6_i_fu_3859_p1;
wire   [63:0] tmp_7_i_fu_3864_p1;
wire   [63:0] tmp_8_i_fu_3912_p1;
wire   [63:0] tmp_9_i_fu_3917_p1;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire   [31:0] extLd_fu_3945_p1;
wire   [31:0] extLd1_fu_3950_p1;
wire   [31:0] extLd2_fu_3955_p1;
wire   [31:0] extLd3_fu_3960_p1;
wire   [31:0] extLd4_fu_3965_p1;
wire   [31:0] extLd5_fu_3970_p1;
wire    ap_CS_fsm_state62;
wire   [31:0] extLd6_fu_3975_p1;
wire   [31:0] extLd7_fu_3980_p1;
wire    ap_CS_fsm_state63;
wire   [31:0] extLd8_fu_3985_p1;
wire   [31:0] extLd9_fu_3990_p1;
wire    ap_CS_fsm_state64;
wire   [31:0] extLd10_fu_3995_p1;
wire   [31:0] extLd11_fu_4000_p1;
wire    ap_CS_fsm_state65;
wire   [31:0] extLd12_fu_4005_p1;
wire   [31:0] extLd13_fu_4010_p1;
wire    ap_CS_fsm_state66;
wire   [31:0] extLd14_fu_4015_p1;
wire   [31:0] extLd15_fu_4020_p1;
wire    ap_CS_fsm_state67;
wire   [31:0] extLd16_fu_4025_p1;
wire   [31:0] extLd17_fu_4030_p1;
wire   [31:0] extLd18_fu_4035_p1;
wire   [31:0] extLd19_fu_4040_p1;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state45;
wire   [0:0] exitcond_fu_3807_p2;
reg   [69:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 70'd1;
#0 grp_accumulate_fu_3783_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_accumulate_fu_3783_ap_ready = 1'b0;
#0 ap_sync_reg_grp_accumulate_fu_3783_ap_done = 1'b0;
#0 grp_multiply_row_col_fu_3796_ap_start_reg = 1'b0;
end

outer_product_out_col_V #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
out_col_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_col_V_address0),
    .ce0(out_col_V_ce0),
    .we0(out_col_V_we0),
    .d0(out_col_V_d0),
    .q0(out_col_V_q0)
);

outer_product_out_row_V #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
out_row_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_row_V_address0),
    .ce0(out_row_V_ce0),
    .we0(out_row_V_we0),
    .d0(out_row_V_d0),
    .q0(out_row_V_q0)
);

outer_product_inp_csr_data_V_assig #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
inp_csr_data_V_assig_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inp_csr_data_V_assig_address0),
    .ce0(inp_csr_data_V_assig_ce0),
    .we0(inp_csr_data_V_assig_we0),
    .d0(y_csr_data_V_q0),
    .q0(inp_csr_data_V_assig_q0),
    .address1(inp_csr_data_V_assig_address1),
    .ce1(inp_csr_data_V_assig_ce1),
    .we1(inp_csr_data_V_assig_we1),
    .d1(y_csr_data_V_q1)
);

outer_product_inp_csr_data_V_assig #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
inp_csr_colind_assig_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inp_csr_colind_assig_address0),
    .ce0(inp_csr_colind_assig_ce0),
    .we0(inp_csr_colind_assig_we0),
    .d0(y_csr_colind_q0),
    .q0(inp_csr_colind_assig_q0),
    .address1(inp_csr_colind_assig_address1),
    .ce1(inp_csr_colind_assig_ce1),
    .we1(inp_csr_colind_assig_we1),
    .d1(y_csr_colind_q1)
);

outer_product_inp_csr_rowptr_assig #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
inp_csr_rowptr_assig_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inp_csr_rowptr_assig_address0),
    .ce0(inp_csr_rowptr_assig_ce0),
    .we0(inp_csr_rowptr_assig_we0),
    .d0(y_csr_rowptr_q0),
    .q0(inp_csr_rowptr_assig_q0),
    .address1(inp_csr_rowptr_assig_address1),
    .ce1(inp_csr_rowptr_assig_ce1),
    .we1(inp_csr_rowptr_assig_we1),
    .d1(y_csr_rowptr_q1),
    .q1(inp_csr_rowptr_assig_q1)
);

outer_product_inp_csr_data_V_assig #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
inp_csc_data_V_assig_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inp_csc_data_V_assig_address0),
    .ce0(inp_csc_data_V_assig_ce0),
    .we0(inp_csc_data_V_assig_we0),
    .d0(x_csc_data_V_q0),
    .q0(inp_csc_data_V_assig_q0),
    .address1(inp_csc_data_V_assig_address1),
    .ce1(inp_csc_data_V_assig_ce1),
    .we1(inp_csc_data_V_assig_we1),
    .d1(x_csc_data_V_q1)
);

outer_product_inp_csr_data_V_assig #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
inp_csc_rowind_assig_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inp_csc_rowind_assig_address0),
    .ce0(inp_csc_rowind_assig_ce0),
    .we0(inp_csc_rowind_assig_we0),
    .d0(x_csc_rowind_q0),
    .q0(inp_csc_rowind_assig_q0),
    .address1(inp_csc_rowind_assig_address1),
    .ce1(inp_csc_rowind_assig_ce1),
    .we1(inp_csc_rowind_assig_we1),
    .d1(x_csc_rowind_q1)
);

outer_product_inp_csr_rowptr_assig #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
inp_csc_colptr_assig_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inp_csc_colptr_assig_address0),
    .ce0(inp_csc_colptr_assig_ce0),
    .we0(inp_csc_colptr_assig_we0),
    .d0(x_csc_colptr_q0),
    .q0(inp_csc_colptr_assig_q0),
    .address1(inp_csc_colptr_assig_address1),
    .ce1(inp_csc_colptr_assig_ce1),
    .we1(inp_csc_colptr_assig_we1),
    .d1(x_csc_colptr_q1),
    .q1(inp_csc_colptr_assig_q1)
);

outer_product_partial_z_rowptr #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
partial_z_rowptr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(partial_z_rowptr_address0),
    .ce0(partial_z_rowptr_ce0),
    .we0(partial_z_rowptr_we0),
    .d0(grp_multiply_row_col_fu_3796_agg_result_rowptr_d0),
    .q0(partial_z_rowptr_q0),
    .address1(partial_z_rowptr_address1),
    .ce1(partial_z_rowptr_ce1),
    .q1(partial_z_rowptr_q1)
);

outer_product_partial_z_colind #(
    .DataWidth( 3 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
partial_z_colind_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(partial_z_colind_address0),
    .ce0(partial_z_colind_ce0),
    .we0(partial_z_colind_we0),
    .d0(grp_multiply_row_col_fu_3796_agg_result_colind_d0),
    .q0(partial_z_colind_q0),
    .address1(partial_z_colind_address1),
    .ce1(partial_z_colind_ce1),
    .q1(partial_z_colind_q1)
);

outer_product_partial_z_data_V #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
partial_z_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(partial_z_data_V_address0),
    .ce0(partial_z_data_V_ce0),
    .we0(partial_z_data_V_we0),
    .d0(grp_multiply_row_col_fu_3796_agg_result_data_V_d0),
    .q0(partial_z_data_V_q0),
    .address1(partial_z_data_V_address1),
    .ce1(partial_z_data_V_ce1),
    .q1(partial_z_data_V_q1)
);

outer_product_partial_z_rowptr #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
p_04_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_04_address0),
    .ce0(p_04_ce0),
    .we0(p_04_we0),
    .d0(grp_accumulate_fu_3783_agg_result_rowptr_d0),
    .q0(p_04_q0),
    .address1(p_04_address1),
    .ce1(p_04_ce1),
    .q1(p_04_q1)
);

outer_product_partial_z_data_V #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_15_address0),
    .ce0(p_15_ce0),
    .we0(p_15_we0),
    .d0(grp_accumulate_fu_3783_agg_result_colind_d0),
    .q0(p_15_q0),
    .address1(p_15_address1),
    .ce1(p_15_ce1),
    .q1(p_15_q1)
);

outer_product_p_26 #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_26_address0),
    .ce0(p_26_ce0),
    .we0(p_26_we0),
    .d0(grp_accumulate_fu_3783_agg_result_data_V_d0),
    .q0(p_26_q0)
);

outer_product_p_07 #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
p_07_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_07_address0),
    .ce0(p_07_ce0),
    .we0(p_07_we0),
    .d0(agg_result_rowptr_q0),
    .q0(p_07_q0),
    .address1(p_07_address1),
    .ce1(p_07_ce1),
    .we1(p_07_we1),
    .d1(agg_result_rowptr_q1),
    .q1(p_07_q1)
);

outer_product_inp_csr_data_V_assig #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_18_address0),
    .ce0(p_18_ce0),
    .we0(p_18_we0),
    .d0(agg_result_colind_q0),
    .q0(p_18_q0),
    .address1(p_18_address1),
    .ce1(p_18_ce1),
    .we1(p_18_we1),
    .d1(agg_result_colind_q1)
);

outer_product_inp_csr_data_V_assig #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_29_address0),
    .ce0(p_29_ce0),
    .we0(p_29_we0),
    .d0(agg_result_data_V_q0),
    .q0(p_29_q0),
    .address1(p_29_address1),
    .ce1(p_29_ce1),
    .we1(p_29_we1),
    .d1(agg_result_data_V_q1)
);

outer_product_p_07 #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
p_010_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_010_address0),
    .ce0(p_010_ce0),
    .we0(p_010_we0),
    .d0(partial_z_rowptr_q0),
    .q0(p_010_q0),
    .address1(p_010_address1),
    .ce1(p_010_ce1),
    .we1(p_010_we1),
    .d1(partial_z_rowptr_q1),
    .q1(p_010_q1)
);

outer_product_p_111 #(
    .DataWidth( 3 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_111_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_111_address0),
    .ce0(p_111_ce0),
    .we0(p_111_we0),
    .d0(partial_z_colind_q0),
    .q0(p_111_q0),
    .address1(p_111_address1),
    .ce1(p_111_ce1),
    .we1(p_111_we1),
    .d1(partial_z_colind_q1)
);

outer_product_inp_csr_data_V_assig #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
p_212_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_212_address0),
    .ce0(p_212_ce0),
    .we0(p_212_we0),
    .d0(partial_z_data_V_q0),
    .q0(p_212_q0),
    .address1(p_212_address1),
    .ce1(p_212_ce1),
    .we1(p_212_we1),
    .d1(partial_z_data_V_q1)
);

accumulate grp_accumulate_fu_3783(
    .agg_result_rowptr_address0(grp_accumulate_fu_3783_agg_result_rowptr_address0),
    .agg_result_rowptr_ce0(grp_accumulate_fu_3783_agg_result_rowptr_ce0),
    .agg_result_rowptr_d0(grp_accumulate_fu_3783_agg_result_rowptr_d0),
    .agg_result_rowptr_q0(p_04_q0),
    .agg_result_rowptr_we0(grp_accumulate_fu_3783_agg_result_rowptr_we0),
    .agg_result_rowptr_address1(grp_accumulate_fu_3783_agg_result_rowptr_address1),
    .agg_result_rowptr_ce1(grp_accumulate_fu_3783_agg_result_rowptr_ce1),
    .agg_result_rowptr_d1(grp_accumulate_fu_3783_agg_result_rowptr_d1),
    .agg_result_rowptr_q1(32'd0),
    .agg_result_rowptr_we1(grp_accumulate_fu_3783_agg_result_rowptr_we1),
    .agg_result_colind_address0(grp_accumulate_fu_3783_agg_result_colind_address0),
    .agg_result_colind_ce0(grp_accumulate_fu_3783_agg_result_colind_ce0),
    .agg_result_colind_d0(grp_accumulate_fu_3783_agg_result_colind_d0),
    .agg_result_colind_q0(32'd0),
    .agg_result_colind_we0(grp_accumulate_fu_3783_agg_result_colind_we0),
    .agg_result_colind_address1(grp_accumulate_fu_3783_agg_result_colind_address1),
    .agg_result_colind_ce1(grp_accumulate_fu_3783_agg_result_colind_ce1),
    .agg_result_colind_d1(grp_accumulate_fu_3783_agg_result_colind_d1),
    .agg_result_colind_q1(32'd0),
    .agg_result_colind_we1(grp_accumulate_fu_3783_agg_result_colind_we1),
    .agg_result_data_V_address0(grp_accumulate_fu_3783_agg_result_data_V_address0),
    .agg_result_data_V_ce0(grp_accumulate_fu_3783_agg_result_data_V_ce0),
    .agg_result_data_V_d0(grp_accumulate_fu_3783_agg_result_data_V_d0),
    .agg_result_data_V_q0(32'd0),
    .agg_result_data_V_we0(grp_accumulate_fu_3783_agg_result_data_V_we0),
    .agg_result_data_V_address1(grp_accumulate_fu_3783_agg_result_data_V_address1),
    .agg_result_data_V_ce1(grp_accumulate_fu_3783_agg_result_data_V_ce1),
    .agg_result_data_V_d1(grp_accumulate_fu_3783_agg_result_data_V_d1),
    .agg_result_data_V_q1(32'd0),
    .agg_result_data_V_we1(grp_accumulate_fu_3783_agg_result_data_V_we1),
    .csr1_rowptr_address0(grp_accumulate_fu_3783_csr1_rowptr_address0),
    .csr1_rowptr_ce0(grp_accumulate_fu_3783_csr1_rowptr_ce0),
    .csr1_rowptr_d0(grp_accumulate_fu_3783_csr1_rowptr_d0),
    .csr1_rowptr_q0(p_07_q0),
    .csr1_rowptr_we0(grp_accumulate_fu_3783_csr1_rowptr_we0),
    .csr1_rowptr_address1(grp_accumulate_fu_3783_csr1_rowptr_address1),
    .csr1_rowptr_ce1(grp_accumulate_fu_3783_csr1_rowptr_ce1),
    .csr1_rowptr_d1(grp_accumulate_fu_3783_csr1_rowptr_d1),
    .csr1_rowptr_q1(p_07_q1),
    .csr1_rowptr_we1(grp_accumulate_fu_3783_csr1_rowptr_we1),
    .csr1_colind_address0(grp_accumulate_fu_3783_csr1_colind_address0),
    .csr1_colind_ce0(grp_accumulate_fu_3783_csr1_colind_ce0),
    .csr1_colind_d0(grp_accumulate_fu_3783_csr1_colind_d0),
    .csr1_colind_q0(p_18_q0),
    .csr1_colind_we0(grp_accumulate_fu_3783_csr1_colind_we0),
    .csr1_colind_address1(grp_accumulate_fu_3783_csr1_colind_address1),
    .csr1_colind_ce1(grp_accumulate_fu_3783_csr1_colind_ce1),
    .csr1_colind_d1(grp_accumulate_fu_3783_csr1_colind_d1),
    .csr1_colind_q1(32'd0),
    .csr1_colind_we1(grp_accumulate_fu_3783_csr1_colind_we1),
    .csr1_data_V_address0(grp_accumulate_fu_3783_csr1_data_V_address0),
    .csr1_data_V_ce0(grp_accumulate_fu_3783_csr1_data_V_ce0),
    .csr1_data_V_d0(grp_accumulate_fu_3783_csr1_data_V_d0),
    .csr1_data_V_q0(p_29_q0),
    .csr1_data_V_we0(grp_accumulate_fu_3783_csr1_data_V_we0),
    .csr1_data_V_address1(grp_accumulate_fu_3783_csr1_data_V_address1),
    .csr1_data_V_ce1(grp_accumulate_fu_3783_csr1_data_V_ce1),
    .csr1_data_V_d1(grp_accumulate_fu_3783_csr1_data_V_d1),
    .csr1_data_V_q1(32'd0),
    .csr1_data_V_we1(grp_accumulate_fu_3783_csr1_data_V_we1),
    .csr2_rowptr_address0(grp_accumulate_fu_3783_csr2_rowptr_address0),
    .csr2_rowptr_ce0(grp_accumulate_fu_3783_csr2_rowptr_ce0),
    .csr2_rowptr_d0(grp_accumulate_fu_3783_csr2_rowptr_d0),
    .csr2_rowptr_q0(p_010_q0),
    .csr2_rowptr_we0(grp_accumulate_fu_3783_csr2_rowptr_we0),
    .csr2_rowptr_address1(grp_accumulate_fu_3783_csr2_rowptr_address1),
    .csr2_rowptr_ce1(grp_accumulate_fu_3783_csr2_rowptr_ce1),
    .csr2_rowptr_d1(grp_accumulate_fu_3783_csr2_rowptr_d1),
    .csr2_rowptr_q1(p_010_q1),
    .csr2_rowptr_we1(grp_accumulate_fu_3783_csr2_rowptr_we1),
    .csr2_colind_address0(grp_accumulate_fu_3783_csr2_colind_address0),
    .csr2_colind_ce0(grp_accumulate_fu_3783_csr2_colind_ce0),
    .csr2_colind_d0(grp_accumulate_fu_3783_csr2_colind_d0),
    .csr2_colind_q0(p_111_q0),
    .csr2_colind_we0(grp_accumulate_fu_3783_csr2_colind_we0),
    .csr2_colind_address1(grp_accumulate_fu_3783_csr2_colind_address1),
    .csr2_colind_ce1(grp_accumulate_fu_3783_csr2_colind_ce1),
    .csr2_colind_d1(grp_accumulate_fu_3783_csr2_colind_d1),
    .csr2_colind_q1(3'd0),
    .csr2_colind_we1(grp_accumulate_fu_3783_csr2_colind_we1),
    .csr2_data_V_address0(grp_accumulate_fu_3783_csr2_data_V_address0),
    .csr2_data_V_ce0(grp_accumulate_fu_3783_csr2_data_V_ce0),
    .csr2_data_V_d0(grp_accumulate_fu_3783_csr2_data_V_d0),
    .csr2_data_V_q0(p_212_q0),
    .csr2_data_V_we0(grp_accumulate_fu_3783_csr2_data_V_we0),
    .csr2_data_V_address1(grp_accumulate_fu_3783_csr2_data_V_address1),
    .csr2_data_V_ce1(grp_accumulate_fu_3783_csr2_data_V_ce1),
    .csr2_data_V_d1(grp_accumulate_fu_3783_csr2_data_V_d1),
    .csr2_data_V_q1(32'd0),
    .csr2_data_V_we1(grp_accumulate_fu_3783_csr2_data_V_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_accumulate_fu_3783_ap_start),
    .ap_done(grp_accumulate_fu_3783_ap_done),
    .ap_ready(grp_accumulate_fu_3783_ap_ready),
    .ap_idle(grp_accumulate_fu_3783_ap_idle),
    .ap_continue(grp_accumulate_fu_3783_ap_continue)
);

multiply_row_col grp_multiply_row_col_fu_3796(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_multiply_row_col_fu_3796_ap_start),
    .ap_done(grp_multiply_row_col_fu_3796_ap_done),
    .ap_idle(grp_multiply_row_col_fu_3796_ap_idle),
    .ap_ready(grp_multiply_row_col_fu_3796_ap_ready),
    .agg_result_rowptr_address0(grp_multiply_row_col_fu_3796_agg_result_rowptr_address0),
    .agg_result_rowptr_ce0(grp_multiply_row_col_fu_3796_agg_result_rowptr_ce0),
    .agg_result_rowptr_we0(grp_multiply_row_col_fu_3796_agg_result_rowptr_we0),
    .agg_result_rowptr_d0(grp_multiply_row_col_fu_3796_agg_result_rowptr_d0),
    .agg_result_colind_address0(grp_multiply_row_col_fu_3796_agg_result_colind_address0),
    .agg_result_colind_ce0(grp_multiply_row_col_fu_3796_agg_result_colind_ce0),
    .agg_result_colind_we0(grp_multiply_row_col_fu_3796_agg_result_colind_we0),
    .agg_result_colind_d0(grp_multiply_row_col_fu_3796_agg_result_colind_d0),
    .agg_result_data_V_address0(grp_multiply_row_col_fu_3796_agg_result_data_V_address0),
    .agg_result_data_V_ce0(grp_multiply_row_col_fu_3796_agg_result_data_V_ce0),
    .agg_result_data_V_we0(grp_multiply_row_col_fu_3796_agg_result_data_V_we0),
    .agg_result_data_V_d0(grp_multiply_row_col_fu_3796_agg_result_data_V_d0),
    .row_V_address0(grp_multiply_row_col_fu_3796_row_V_address0),
    .row_V_ce0(grp_multiply_row_col_fu_3796_row_V_ce0),
    .row_V_q0(out_row_V_q0),
    .col_V_address0(grp_multiply_row_col_fu_3796_col_V_address0),
    .col_V_ce0(grp_multiply_row_col_fu_3796_col_V_ce0),
    .col_V_q0(out_col_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_accumulate_fu_3783_ap_done <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
            ap_sync_reg_grp_accumulate_fu_3783_ap_done <= 1'b0;
        end else if ((grp_accumulate_fu_3783_ap_done == 1'b1)) begin
            ap_sync_reg_grp_accumulate_fu_3783_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_accumulate_fu_3783_ap_ready <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
            ap_sync_reg_grp_accumulate_fu_3783_ap_ready <= 1'b0;
        end else if ((grp_accumulate_fu_3783_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_accumulate_fu_3783_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_accumulate_fu_3783_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state43) | ((ap_sync_grp_accumulate_fu_3783_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state44)))) begin
            grp_accumulate_fu_3783_ap_start_reg <= 1'b1;
        end else if ((grp_accumulate_fu_3783_ap_ready == 1'b1)) begin
            grp_accumulate_fu_3783_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_multiply_row_col_fu_3796_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state27) & (exitcond_i1_fu_3879_p2 == 1'd1))) begin
            grp_multiply_row_col_fu_3796_ap_start_reg <= 1'b1;
        end else if ((grp_multiply_row_col_fu_3796_ap_ready == 1'b1)) begin
            grp_multiply_row_col_fu_3796_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & ((tmp_2_fu_3933_p2 == 1'd1) | (tmp_reg_6143 == 1'd1)))) begin
        col_assign_reg_3681 <= i_2_reg_6020;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        col_assign_reg_3681 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        i_i1_reg_3737 <= i_1_reg_6124;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        i_i1_reg_3737 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        i_i_reg_3703 <= i_reg_6064;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        i_i_reg_3703 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & ((tmp_7_i1_fu_3907_p2 == 1'd0) | (tmp_5_i1_reg_6129 == 1'd0)))) begin
        j2_i_be_reg_3749 <= j2_i_reg_3727;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        j2_i_be_reg_3749 <= j_3_fu_3922_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        j2_i_reg_3727 <= j2_i_be_reg_3749;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        j2_i_reg_3727 <= start_idx_1_reg_6106;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & ((tmp_5_i_fu_3854_p2 == 1'd0) | (tmp_3_i_reg_6069 == 1'd0)))) begin
        j4_i_be_reg_3715 <= j4_i_reg_3693;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        j4_i_be_reg_3715 <= j_2_fu_3869_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        j4_i_reg_3693 <= j4_i_be_reg_3715;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        j4_i_reg_3693 <= inp_csc_colptr_assig_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        p_i0_0_i1_reg_3761 <= p_i0_1_reg_6168;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        p_i0_0_i1_reg_3761 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        p_i0_0_i_reg_3772 <= p_i0_reg_6186;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        p_i0_0_i_reg_3772 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        end_idx_1_reg_6111 <= inp_csr_rowptr_assig_q1;
        start_idx_1_reg_6106 <= inp_csr_rowptr_assig_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        end_idx_reg_6051 <= inp_csc_colptr_assig_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        i_1_reg_6124 <= i_1_fu_3885_p2;
        i_cast1_i1_reg_6116[2 : 0] <= i_cast1_i1_fu_3875_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_2_reg_6020 <= i_2_fu_3813_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        i_cast1_i_reg_6056[2 : 0] <= i_cast1_i_fu_3828_p1[2 : 0];
        i_reg_6064 <= i_fu_3838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (tmp_reg_6143 == 1'd0))) begin
        p_i0_0_i1_cast5_reg_6160[4 : 0] <= p_i0_0_i1_cast5_fu_3928_p1[4 : 0];
        p_i0_1_reg_6168 <= p_i0_1_fu_3939_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        p_i0_0_i_cast6_reg_6178[4 : 0] <= p_i0_0_i_cast6_fu_4045_p1[4 : 0];
        p_i0_reg_6186 <= p_i0_fu_4056_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_2_i_reg_6036[2 : 0] <= tmp_2_i_fu_3824_p1[2 : 0];
        tmp_i_reg_6026[2 : 0] <= tmp_i_fu_3819_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (exitcond_i_fu_3832_p2 == 1'd0))) begin
        tmp_3_i_reg_6069 <= tmp_3_i_fu_3844_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (exitcond_i_fu_3832_p2 == 1'd0) & (tmp_3_i_fu_3844_p2 == 1'd1))) begin
        tmp_4_i_reg_6073 <= tmp_4_i_fu_3849_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (exitcond_i1_fu_3879_p2 == 1'd0))) begin
        tmp_5_i1_reg_6129 <= tmp_5_i1_fu_3891_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (tmp_5_i1_fu_3891_p2 == 1'd1) & (exitcond_i1_fu_3879_p2 == 1'd0))) begin
        tmp_6_i1_reg_6133 <= tmp_6_i1_fu_3896_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (exitcond_i1_fu_3879_p2 == 1'd1))) begin
        tmp_reg_6143 <= tmp_fu_3901_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state55))) begin
        agg_result_colind_address0 = 64'd18;
    end else if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state39))) begin
        agg_result_colind_address0 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state38))) begin
        agg_result_colind_address0 = 64'd14;
    end else if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state37))) begin
        agg_result_colind_address0 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state36))) begin
        agg_result_colind_address0 = 64'd10;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state35))) begin
        agg_result_colind_address0 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state34))) begin
        agg_result_colind_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state33))) begin
        agg_result_colind_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state32))) begin
        agg_result_colind_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state31))) begin
        agg_result_colind_address0 = 64'd0;
    end else begin
        agg_result_colind_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state55))) begin
        agg_result_colind_address1 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state39))) begin
        agg_result_colind_address1 = 64'd17;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state38))) begin
        agg_result_colind_address1 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state37))) begin
        agg_result_colind_address1 = 64'd13;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state36))) begin
        agg_result_colind_address1 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state35))) begin
        agg_result_colind_address1 = 64'd9;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state34))) begin
        agg_result_colind_address1 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state33))) begin
        agg_result_colind_address1 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state32))) begin
        agg_result_colind_address1 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state31))) begin
        agg_result_colind_address1 = 64'd1;
    end else begin
        agg_result_colind_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state55) | ((1'b1 == ap_CS_fsm_state31) & (grp_multiply_row_col_fu_3796_ap_done == 1'b1)))) begin
        agg_result_colind_ce0 = 1'b1;
    end else begin
        agg_result_colind_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state55) | ((1'b1 == ap_CS_fsm_state31) & (grp_multiply_row_col_fu_3796_ap_done == 1'b1)))) begin
        agg_result_colind_ce1 = 1'b1;
    end else begin
        agg_result_colind_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        agg_result_colind_d0 = extLd18_fu_4035_p1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        agg_result_colind_d0 = extLd16_fu_4025_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        agg_result_colind_d0 = extLd14_fu_4015_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        agg_result_colind_d0 = extLd12_fu_4005_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        agg_result_colind_d0 = extLd10_fu_3995_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        agg_result_colind_d0 = extLd8_fu_3985_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        agg_result_colind_d0 = extLd6_fu_3975_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        agg_result_colind_d0 = extLd4_fu_3965_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        agg_result_colind_d0 = extLd2_fu_3955_p1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        agg_result_colind_d0 = extLd_fu_3945_p1;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state55))) begin
        agg_result_colind_d0 = p_15_q0;
    end else begin
        agg_result_colind_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        agg_result_colind_d1 = extLd19_fu_4040_p1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        agg_result_colind_d1 = extLd17_fu_4030_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        agg_result_colind_d1 = extLd15_fu_4020_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        agg_result_colind_d1 = extLd13_fu_4010_p1;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        agg_result_colind_d1 = extLd11_fu_4000_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        agg_result_colind_d1 = extLd9_fu_3990_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        agg_result_colind_d1 = extLd7_fu_3980_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        agg_result_colind_d1 = extLd5_fu_3970_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        agg_result_colind_d1 = extLd3_fu_3960_p1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        agg_result_colind_d1 = extLd1_fu_3950_p1;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state55))) begin
        agg_result_colind_d1 = p_15_q1;
    end else begin
        agg_result_colind_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state55))) begin
        agg_result_colind_we0 = 1'b1;
    end else begin
        agg_result_colind_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state55))) begin
        agg_result_colind_we1 = 1'b1;
    end else begin
        agg_result_colind_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        agg_result_data_V_address0 = p_i0_0_i1_cast5_reg_6160;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        agg_result_data_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        agg_result_data_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        agg_result_data_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        agg_result_data_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        agg_result_data_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        agg_result_data_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        agg_result_data_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        agg_result_data_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        agg_result_data_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        agg_result_data_V_address0 = 64'd0;
    end else begin
        agg_result_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        agg_result_data_V_address1 = p_i0_0_i_cast6_reg_6178;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        agg_result_data_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        agg_result_data_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        agg_result_data_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        agg_result_data_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        agg_result_data_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        agg_result_data_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        agg_result_data_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        agg_result_data_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        agg_result_data_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        agg_result_data_V_address1 = 64'd1;
    end else begin
        agg_result_data_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state57) | ((1'b1 == ap_CS_fsm_state31) & (grp_multiply_row_col_fu_3796_ap_done == 1'b1)))) begin
        agg_result_data_V_ce0 = 1'b1;
    end else begin
        agg_result_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state70) | ((1'b1 == ap_CS_fsm_state31) & (grp_multiply_row_col_fu_3796_ap_done == 1'b1)))) begin
        agg_result_data_V_ce1 = 1'b1;
    end else begin
        agg_result_data_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        agg_result_data_V_we0 = 1'b1;
    end else begin
        agg_result_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        agg_result_data_V_we1 = 1'b1;
    end else begin
        agg_result_data_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        agg_result_rowptr_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        agg_result_rowptr_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state33))) begin
        agg_result_rowptr_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state32))) begin
        agg_result_rowptr_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state31))) begin
        agg_result_rowptr_address0 = 64'd0;
    end else begin
        agg_result_rowptr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        agg_result_rowptr_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        agg_result_rowptr_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        agg_result_rowptr_address1 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state32))) begin
        agg_result_rowptr_address1 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state31))) begin
        agg_result_rowptr_address1 = 64'd1;
    end else begin
        agg_result_rowptr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | ((1'b1 == ap_CS_fsm_state31) & (grp_multiply_row_col_fu_3796_ap_done == 1'b1)))) begin
        agg_result_rowptr_ce0 = 1'b1;
    end else begin
        agg_result_rowptr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state32) | ((1'b1 == ap_CS_fsm_state31) & (grp_multiply_row_col_fu_3796_ap_done == 1'b1)))) begin
        agg_result_rowptr_ce1 = 1'b1;
    end else begin
        agg_result_rowptr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59))) begin
        agg_result_rowptr_d0 = partial_z_rowptr_q1;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        agg_result_rowptr_d0 = p_04_q1;
    end else begin
        agg_result_rowptr_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59))) begin
        agg_result_rowptr_d1 = partial_z_rowptr_q0;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        agg_result_rowptr_d1 = p_04_q0;
    end else begin
        agg_result_rowptr_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        agg_result_rowptr_we0 = 1'b1;
    end else begin
        agg_result_rowptr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        agg_result_rowptr_we1 = 1'b1;
    end else begin
        agg_result_rowptr_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond_fu_3807_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond_fu_3807_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        grp_accumulate_fu_3783_ap_continue = 1'b1;
    end else begin
        grp_accumulate_fu_3783_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_csc_colptr_assig_address0 = tmp_i_fu_3819_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_csc_colptr_assig_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        inp_csc_colptr_assig_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_csc_colptr_assig_address0 = 64'd0;
    end else begin
        inp_csc_colptr_assig_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_csc_colptr_assig_address1 = tmp_2_i_fu_3824_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_csc_colptr_assig_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        inp_csc_colptr_assig_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_csc_colptr_assig_address1 = 64'd1;
    end else begin
        inp_csc_colptr_assig_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        inp_csc_colptr_assig_ce0 = 1'b1;
    end else begin
        inp_csc_colptr_assig_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        inp_csc_colptr_assig_ce1 = 1'b1;
    end else begin
        inp_csc_colptr_assig_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        inp_csc_colptr_assig_we0 = 1'b1;
    end else begin
        inp_csc_colptr_assig_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        inp_csc_colptr_assig_we1 = 1'b1;
    end else begin
        inp_csc_colptr_assig_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        inp_csc_data_V_assig_address0 = tmp_4_i_reg_6073;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        inp_csc_data_V_assig_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_csc_data_V_assig_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        inp_csc_data_V_assig_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        inp_csc_data_V_assig_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        inp_csc_data_V_assig_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        inp_csc_data_V_assig_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_csc_data_V_assig_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_csc_data_V_assig_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        inp_csc_data_V_assig_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_csc_data_V_assig_address0 = 64'd0;
    end else begin
        inp_csc_data_V_assig_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        inp_csc_data_V_assig_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_csc_data_V_assig_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        inp_csc_data_V_assig_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        inp_csc_data_V_assig_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        inp_csc_data_V_assig_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        inp_csc_data_V_assig_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_csc_data_V_assig_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_csc_data_V_assig_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        inp_csc_data_V_assig_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_csc_data_V_assig_address1 = 64'd1;
    end else begin
        inp_csc_data_V_assig_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        inp_csc_data_V_assig_ce0 = 1'b1;
    end else begin
        inp_csc_data_V_assig_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12))) begin
        inp_csc_data_V_assig_ce1 = 1'b1;
    end else begin
        inp_csc_data_V_assig_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12))) begin
        inp_csc_data_V_assig_we0 = 1'b1;
    end else begin
        inp_csc_data_V_assig_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12))) begin
        inp_csc_data_V_assig_we1 = 1'b1;
    end else begin
        inp_csc_data_V_assig_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inp_csc_rowind_assig_address0 = tmp_4_i_fu_3849_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        inp_csc_rowind_assig_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_csc_rowind_assig_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        inp_csc_rowind_assig_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        inp_csc_rowind_assig_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        inp_csc_rowind_assig_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        inp_csc_rowind_assig_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_csc_rowind_assig_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_csc_rowind_assig_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        inp_csc_rowind_assig_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_csc_rowind_assig_address0 = 64'd0;
    end else begin
        inp_csc_rowind_assig_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        inp_csc_rowind_assig_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_csc_rowind_assig_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        inp_csc_rowind_assig_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        inp_csc_rowind_assig_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        inp_csc_rowind_assig_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        inp_csc_rowind_assig_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_csc_rowind_assig_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        inp_csc_rowind_assig_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        inp_csc_rowind_assig_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_csc_rowind_assig_address1 = 64'd1;
    end else begin
        inp_csc_rowind_assig_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        inp_csc_rowind_assig_ce0 = 1'b1;
    end else begin
        inp_csc_rowind_assig_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12))) begin
        inp_csc_rowind_assig_ce1 = 1'b1;
    end else begin
        inp_csc_rowind_assig_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12))) begin
        inp_csc_rowind_assig_we0 = 1'b1;
    end else begin
        inp_csc_rowind_assig_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12))) begin
        inp_csc_rowind_assig_we1 = 1'b1;
    end else begin
        inp_csc_rowind_assig_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        inp_csr_colind_assig_address0 = tmp_6_i1_fu_3896_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        inp_csr_colind_assig_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        inp_csr_colind_assig_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        inp_csr_colind_assig_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        inp_csr_colind_assig_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        inp_csr_colind_assig_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp_csr_colind_assig_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        inp_csr_colind_assig_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        inp_csr_colind_assig_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        inp_csr_colind_assig_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        inp_csr_colind_assig_address0 = 64'd0;
    end else begin
        inp_csr_colind_assig_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        inp_csr_colind_assig_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        inp_csr_colind_assig_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        inp_csr_colind_assig_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        inp_csr_colind_assig_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        inp_csr_colind_assig_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp_csr_colind_assig_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        inp_csr_colind_assig_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        inp_csr_colind_assig_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        inp_csr_colind_assig_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        inp_csr_colind_assig_address1 = 64'd1;
    end else begin
        inp_csr_colind_assig_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        inp_csr_colind_assig_ce0 = 1'b1;
    end else begin
        inp_csr_colind_assig_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        inp_csr_colind_assig_ce1 = 1'b1;
    end else begin
        inp_csr_colind_assig_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        inp_csr_colind_assig_we0 = 1'b1;
    end else begin
        inp_csr_colind_assig_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        inp_csr_colind_assig_we1 = 1'b1;
    end else begin
        inp_csr_colind_assig_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_csr_data_V_assig_address0 = tmp_6_i1_reg_6133;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        inp_csr_data_V_assig_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        inp_csr_data_V_assig_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        inp_csr_data_V_assig_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        inp_csr_data_V_assig_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        inp_csr_data_V_assig_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp_csr_data_V_assig_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        inp_csr_data_V_assig_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        inp_csr_data_V_assig_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        inp_csr_data_V_assig_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        inp_csr_data_V_assig_address0 = 64'd0;
    end else begin
        inp_csr_data_V_assig_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        inp_csr_data_V_assig_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        inp_csr_data_V_assig_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        inp_csr_data_V_assig_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        inp_csr_data_V_assig_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        inp_csr_data_V_assig_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp_csr_data_V_assig_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        inp_csr_data_V_assig_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        inp_csr_data_V_assig_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        inp_csr_data_V_assig_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        inp_csr_data_V_assig_address1 = 64'd1;
    end else begin
        inp_csr_data_V_assig_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        inp_csr_data_V_assig_ce0 = 1'b1;
    end else begin
        inp_csr_data_V_assig_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        inp_csr_data_V_assig_ce1 = 1'b1;
    end else begin
        inp_csr_data_V_assig_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        inp_csr_data_V_assig_we0 = 1'b1;
    end else begin
        inp_csr_data_V_assig_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        inp_csr_data_V_assig_we1 = 1'b1;
    end else begin
        inp_csr_data_V_assig_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        inp_csr_rowptr_assig_address0 = tmp_i_reg_6026;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        inp_csr_rowptr_assig_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        inp_csr_rowptr_assig_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        inp_csr_rowptr_assig_address0 = 64'd0;
    end else begin
        inp_csr_rowptr_assig_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        inp_csr_rowptr_assig_address1 = tmp_2_i_reg_6036;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        inp_csr_rowptr_assig_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        inp_csr_rowptr_assig_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        inp_csr_rowptr_assig_address1 = 64'd1;
    end else begin
        inp_csr_rowptr_assig_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state20))) begin
        inp_csr_rowptr_assig_ce0 = 1'b1;
    end else begin
        inp_csr_rowptr_assig_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state20))) begin
        inp_csr_rowptr_assig_ce1 = 1'b1;
    end else begin
        inp_csr_rowptr_assig_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        inp_csr_rowptr_assig_we0 = 1'b1;
    end else begin
        inp_csr_rowptr_assig_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        inp_csr_rowptr_assig_we1 = 1'b1;
    end else begin
        inp_csr_rowptr_assig_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_col_V_address0 = tmp_7_i_fu_3864_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        out_col_V_address0 = tmp_6_i_fu_3859_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out_col_V_address0 = grp_multiply_row_col_fu_3796_col_V_address0;
    end else begin
        out_col_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        out_col_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out_col_V_ce0 = grp_multiply_row_col_fu_3796_col_V_ce0;
    end else begin
        out_col_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_col_V_d0 = inp_csc_data_V_assig_q0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        out_col_V_d0 = 32'd0;
    end else begin
        out_col_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state14) & ((tmp_5_i_fu_3854_p2 == 1'd0) | (tmp_3_i_reg_6069 == 1'd0))))) begin
        out_col_V_we0 = 1'b1;
    end else begin
        out_col_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        out_row_V_address0 = tmp_9_i_fu_3917_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_row_V_address0 = tmp_8_i_fu_3912_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out_row_V_address0 = grp_multiply_row_col_fu_3796_row_V_address0;
    end else begin
        out_row_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        out_row_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        out_row_V_ce0 = grp_multiply_row_col_fu_3796_row_V_ce0;
    end else begin
        out_row_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        out_row_V_d0 = inp_csr_data_V_assig_q0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        out_row_V_d0 = 32'd0;
    end else begin
        out_row_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((1'b1 == ap_CS_fsm_state28) & ((tmp_7_i1_fu_3907_p2 == 1'd0) | (tmp_5_i1_reg_6129 == 1'd0))))) begin
        out_row_V_we0 = 1'b1;
    end else begin
        out_row_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        p_010_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        p_010_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        p_010_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_010_address0 = grp_accumulate_fu_3783_csr2_rowptr_address0;
    end else begin
        p_010_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        p_010_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        p_010_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_010_address1 = grp_accumulate_fu_3783_csr2_rowptr_address1;
    end else begin
        p_010_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        p_010_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_010_ce0 = grp_accumulate_fu_3783_csr2_rowptr_ce0;
    end else begin
        p_010_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        p_010_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_010_ce1 = grp_accumulate_fu_3783_csr2_rowptr_ce1;
    end else begin
        p_010_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        p_010_we0 = 1'b1;
    end else begin
        p_010_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        p_010_we1 = 1'b1;
    end else begin
        p_010_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        p_04_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        p_04_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        p_04_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_04_address0 = grp_accumulate_fu_3783_agg_result_rowptr_address0;
    end else begin
        p_04_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        p_04_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        p_04_address1 = 64'd1;
    end else begin
        p_04_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        p_04_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_04_ce0 = grp_accumulate_fu_3783_agg_result_rowptr_ce0;
    end else begin
        p_04_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state46))) begin
        p_04_ce1 = 1'b1;
    end else begin
        p_04_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        p_04_we0 = grp_accumulate_fu_3783_agg_result_rowptr_we0;
    end else begin
        p_04_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        p_07_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        p_07_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        p_07_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_07_address0 = grp_accumulate_fu_3783_csr1_rowptr_address0;
    end else begin
        p_07_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        p_07_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        p_07_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_07_address1 = grp_accumulate_fu_3783_csr1_rowptr_address1;
    end else begin
        p_07_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        p_07_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_07_ce0 = grp_accumulate_fu_3783_csr1_rowptr_ce0;
    end else begin
        p_07_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        p_07_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_07_ce1 = grp_accumulate_fu_3783_csr1_rowptr_ce1;
    end else begin
        p_07_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        p_07_we0 = 1'b1;
    end else begin
        p_07_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        p_07_we1 = 1'b1;
    end else begin
        p_07_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        p_111_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        p_111_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        p_111_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        p_111_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        p_111_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        p_111_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        p_111_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        p_111_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        p_111_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        p_111_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_111_address0 = grp_accumulate_fu_3783_csr2_colind_address0;
    end else begin
        p_111_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        p_111_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        p_111_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        p_111_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        p_111_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        p_111_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        p_111_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        p_111_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        p_111_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        p_111_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        p_111_address1 = 64'd1;
    end else begin
        p_111_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        p_111_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_111_ce0 = grp_accumulate_fu_3783_csr2_colind_ce0;
    end else begin
        p_111_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        p_111_ce1 = 1'b1;
    end else begin
        p_111_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        p_111_we0 = 1'b1;
    end else begin
        p_111_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        p_111_we1 = 1'b1;
    end else begin
        p_111_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        p_15_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        p_15_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        p_15_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        p_15_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        p_15_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        p_15_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        p_15_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        p_15_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        p_15_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        p_15_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_15_address0 = grp_accumulate_fu_3783_agg_result_colind_address0;
    end else begin
        p_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        p_15_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        p_15_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        p_15_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        p_15_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        p_15_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        p_15_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        p_15_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        p_15_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        p_15_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        p_15_address1 = 64'd1;
    end else begin
        p_15_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        p_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_15_ce0 = grp_accumulate_fu_3783_agg_result_colind_ce0;
    end else begin
        p_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        p_15_ce1 = 1'b1;
    end else begin
        p_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        p_15_we0 = grp_accumulate_fu_3783_agg_result_colind_we0;
    end else begin
        p_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_18_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        p_18_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        p_18_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        p_18_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        p_18_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        p_18_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        p_18_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        p_18_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        p_18_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        p_18_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_18_address0 = grp_accumulate_fu_3783_csr1_colind_address0;
    end else begin
        p_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_18_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        p_18_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        p_18_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        p_18_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        p_18_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        p_18_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        p_18_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        p_18_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        p_18_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        p_18_address1 = 64'd1;
    end else begin
        p_18_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        p_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_18_ce0 = grp_accumulate_fu_3783_csr1_colind_ce0;
    end else begin
        p_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        p_18_ce1 = 1'b1;
    end else begin
        p_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        p_18_we0 = 1'b1;
    end else begin
        p_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        p_18_we1 = 1'b1;
    end else begin
        p_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        p_212_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        p_212_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        p_212_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        p_212_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        p_212_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        p_212_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        p_212_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        p_212_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        p_212_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        p_212_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_212_address0 = grp_accumulate_fu_3783_csr2_data_V_address0;
    end else begin
        p_212_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        p_212_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        p_212_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        p_212_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        p_212_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        p_212_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        p_212_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        p_212_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        p_212_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        p_212_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        p_212_address1 = 64'd1;
    end else begin
        p_212_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        p_212_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_212_ce0 = grp_accumulate_fu_3783_csr2_data_V_ce0;
    end else begin
        p_212_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        p_212_ce1 = 1'b1;
    end else begin
        p_212_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        p_212_we0 = 1'b1;
    end else begin
        p_212_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        p_212_we1 = 1'b1;
    end else begin
        p_212_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        p_26_address0 = p_i0_0_i1_cast5_fu_3928_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_26_address0 = grp_accumulate_fu_3783_agg_result_data_V_address0;
    end else begin
        p_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        p_26_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_26_ce0 = grp_accumulate_fu_3783_agg_result_data_V_ce0;
    end else begin
        p_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        p_26_we0 = grp_accumulate_fu_3783_agg_result_data_V_we0;
    end else begin
        p_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_29_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        p_29_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        p_29_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        p_29_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        p_29_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        p_29_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        p_29_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        p_29_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        p_29_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        p_29_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_29_address0 = grp_accumulate_fu_3783_csr1_data_V_address0;
    end else begin
        p_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        p_29_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        p_29_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        p_29_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        p_29_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        p_29_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        p_29_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        p_29_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        p_29_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        p_29_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        p_29_address1 = 64'd1;
    end else begin
        p_29_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        p_29_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        p_29_ce0 = grp_accumulate_fu_3783_csr1_data_V_ce0;
    end else begin
        p_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        p_29_ce1 = 1'b1;
    end else begin
        p_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        p_29_we0 = 1'b1;
    end else begin
        p_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        p_29_we1 = 1'b1;
    end else begin
        p_29_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state67))) begin
        partial_z_colind_address0 = 64'd18;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state40))) begin
        partial_z_colind_address0 = 64'd16;
    end else if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state39))) begin
        partial_z_colind_address0 = 64'd14;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state38))) begin
        partial_z_colind_address0 = 64'd12;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state37))) begin
        partial_z_colind_address0 = 64'd10;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state36))) begin
        partial_z_colind_address0 = 64'd8;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state61))) begin
        partial_z_colind_address0 = 64'd6;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state60))) begin
        partial_z_colind_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state33))) begin
        partial_z_colind_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state32))) begin
        partial_z_colind_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        partial_z_colind_address0 = grp_multiply_row_col_fu_3796_agg_result_colind_address0;
    end else begin
        partial_z_colind_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state67))) begin
        partial_z_colind_address1 = 64'd19;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state40))) begin
        partial_z_colind_address1 = 64'd17;
    end else if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state39))) begin
        partial_z_colind_address1 = 64'd15;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state38))) begin
        partial_z_colind_address1 = 64'd13;
    end else if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state37))) begin
        partial_z_colind_address1 = 64'd11;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state36))) begin
        partial_z_colind_address1 = 64'd9;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state61))) begin
        partial_z_colind_address1 = 64'd7;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state60))) begin
        partial_z_colind_address1 = 64'd5;
    end else if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state33))) begin
        partial_z_colind_address1 = 64'd3;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state32))) begin
        partial_z_colind_address1 = 64'd1;
    end else begin
        partial_z_colind_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        partial_z_colind_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        partial_z_colind_ce0 = grp_multiply_row_col_fu_3796_agg_result_colind_ce0;
    end else begin
        partial_z_colind_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        partial_z_colind_ce1 = 1'b1;
    end else begin
        partial_z_colind_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        partial_z_colind_we0 = grp_multiply_row_col_fu_3796_agg_result_colind_we0;
    end else begin
        partial_z_colind_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        partial_z_data_V_address0 = p_i0_0_i_cast6_fu_4045_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        partial_z_data_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        partial_z_data_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        partial_z_data_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        partial_z_data_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        partial_z_data_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        partial_z_data_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        partial_z_data_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        partial_z_data_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        partial_z_data_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        partial_z_data_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        partial_z_data_V_address0 = grp_multiply_row_col_fu_3796_agg_result_data_V_address0;
    end else begin
        partial_z_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        partial_z_data_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        partial_z_data_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        partial_z_data_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        partial_z_data_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        partial_z_data_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        partial_z_data_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        partial_z_data_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        partial_z_data_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        partial_z_data_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        partial_z_data_V_address1 = 64'd1;
    end else begin
        partial_z_data_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state69))) begin
        partial_z_data_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        partial_z_data_V_ce0 = grp_multiply_row_col_fu_3796_agg_result_data_V_ce0;
    end else begin
        partial_z_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        partial_z_data_V_ce1 = 1'b1;
    end else begin
        partial_z_data_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        partial_z_data_V_we0 = grp_multiply_row_col_fu_3796_agg_result_data_V_we0;
    end else begin
        partial_z_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        partial_z_rowptr_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        partial_z_rowptr_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        partial_z_rowptr_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        partial_z_rowptr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        partial_z_rowptr_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        partial_z_rowptr_address0 = grp_multiply_row_col_fu_3796_agg_result_rowptr_address0;
    end else begin
        partial_z_rowptr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        partial_z_rowptr_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        partial_z_rowptr_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        partial_z_rowptr_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        partial_z_rowptr_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        partial_z_rowptr_address1 = 64'd1;
    end else begin
        partial_z_rowptr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        partial_z_rowptr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        partial_z_rowptr_ce0 = grp_multiply_row_col_fu_3796_agg_result_rowptr_ce0;
    end else begin
        partial_z_rowptr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32))) begin
        partial_z_rowptr_ce1 = 1'b1;
    end else begin
        partial_z_rowptr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        partial_z_rowptr_we0 = grp_multiply_row_col_fu_3796_agg_result_rowptr_we0;
    end else begin
        partial_z_rowptr_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_csc_colptr_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        x_csc_colptr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_csc_colptr_address0 = 64'd0;
    end else begin
        x_csc_colptr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_csc_colptr_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        x_csc_colptr_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_csc_colptr_address1 = 64'd1;
    end else begin
        x_csc_colptr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        x_csc_colptr_ce0 = 1'b1;
    end else begin
        x_csc_colptr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        x_csc_colptr_ce1 = 1'b1;
    end else begin
        x_csc_colptr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        x_csc_data_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        x_csc_data_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        x_csc_data_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        x_csc_data_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        x_csc_data_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        x_csc_data_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        x_csc_data_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        x_csc_data_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        x_csc_data_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_csc_data_V_address0 = 64'd0;
    end else begin
        x_csc_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        x_csc_data_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        x_csc_data_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        x_csc_data_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        x_csc_data_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        x_csc_data_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        x_csc_data_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        x_csc_data_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        x_csc_data_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        x_csc_data_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_csc_data_V_address1 = 64'd1;
    end else begin
        x_csc_data_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        x_csc_data_V_ce0 = 1'b1;
    end else begin
        x_csc_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        x_csc_data_V_ce1 = 1'b1;
    end else begin
        x_csc_data_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        x_csc_rowind_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        x_csc_rowind_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        x_csc_rowind_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        x_csc_rowind_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        x_csc_rowind_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        x_csc_rowind_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        x_csc_rowind_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        x_csc_rowind_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        x_csc_rowind_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_csc_rowind_address0 = 64'd0;
    end else begin
        x_csc_rowind_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        x_csc_rowind_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        x_csc_rowind_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        x_csc_rowind_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        x_csc_rowind_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        x_csc_rowind_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        x_csc_rowind_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        x_csc_rowind_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        x_csc_rowind_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        x_csc_rowind_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_csc_rowind_address1 = 64'd1;
    end else begin
        x_csc_rowind_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        x_csc_rowind_ce0 = 1'b1;
    end else begin
        x_csc_rowind_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        x_csc_rowind_ce1 = 1'b1;
    end else begin
        x_csc_rowind_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        y_csr_colind_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        y_csr_colind_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        y_csr_colind_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        y_csr_colind_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        y_csr_colind_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        y_csr_colind_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        y_csr_colind_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        y_csr_colind_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        y_csr_colind_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        y_csr_colind_address0 = 64'd0;
    end else begin
        y_csr_colind_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        y_csr_colind_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        y_csr_colind_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        y_csr_colind_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        y_csr_colind_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        y_csr_colind_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        y_csr_colind_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        y_csr_colind_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        y_csr_colind_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        y_csr_colind_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        y_csr_colind_address1 = 64'd1;
    end else begin
        y_csr_colind_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13))) begin
        y_csr_colind_ce0 = 1'b1;
    end else begin
        y_csr_colind_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13))) begin
        y_csr_colind_ce1 = 1'b1;
    end else begin
        y_csr_colind_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        y_csr_data_V_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        y_csr_data_V_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        y_csr_data_V_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        y_csr_data_V_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        y_csr_data_V_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        y_csr_data_V_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        y_csr_data_V_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        y_csr_data_V_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        y_csr_data_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        y_csr_data_V_address0 = 64'd0;
    end else begin
        y_csr_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        y_csr_data_V_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        y_csr_data_V_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        y_csr_data_V_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        y_csr_data_V_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        y_csr_data_V_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        y_csr_data_V_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        y_csr_data_V_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        y_csr_data_V_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        y_csr_data_V_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        y_csr_data_V_address1 = 64'd1;
    end else begin
        y_csr_data_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13))) begin
        y_csr_data_V_ce0 = 1'b1;
    end else begin
        y_csr_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13))) begin
        y_csr_data_V_ce1 = 1'b1;
    end else begin
        y_csr_data_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        y_csr_rowptr_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        y_csr_rowptr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        y_csr_rowptr_address0 = 64'd0;
    end else begin
        y_csr_rowptr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        y_csr_rowptr_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        y_csr_rowptr_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        y_csr_rowptr_address1 = 64'd1;
    end else begin
        y_csr_rowptr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13))) begin
        y_csr_rowptr_ce0 = 1'b1;
    end else begin
        y_csr_rowptr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13))) begin
        y_csr_rowptr_ce1 = 1'b1;
    end else begin
        y_csr_rowptr_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond_fu_3807_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (exitcond_i_fu_3832_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & ((tmp_5_i_fu_3854_p2 == 1'd0) | (tmp_3_i_reg_6069 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (exitcond_i1_fu_3879_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & ((tmp_7_i1_fu_3907_p2 == 1'd0) | (tmp_5_i1_reg_6129 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (grp_multiply_row_col_fu_3796_ap_done == 1'b1) & (tmp_reg_6143 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else if (((1'b1 == ap_CS_fsm_state31) & (grp_multiply_row_col_fu_3796_ap_done == 1'b1) & (tmp_reg_6143 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((1'b1 == ap_CS_fsm_state56) & ((tmp_2_fu_3933_p2 == 1'd1) | (tmp_reg_6143 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((1'b1 == ap_CS_fsm_state69) & (tmp_1_fu_4050_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign agg_result_data_V_d0 = p_26_q0;

assign agg_result_data_V_d1 = partial_z_data_V_q0;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state44_on_subcall_done = ((ap_sync_grp_accumulate_fu_3783_ap_ready & ap_sync_grp_accumulate_fu_3783_ap_done) == 1'b0);
end

assign ap_sync_grp_accumulate_fu_3783_ap_done = (grp_accumulate_fu_3783_ap_done | ap_sync_reg_grp_accumulate_fu_3783_ap_done);

assign ap_sync_grp_accumulate_fu_3783_ap_ready = (grp_accumulate_fu_3783_ap_ready | ap_sync_reg_grp_accumulate_fu_3783_ap_ready);

assign exitcond_fu_3807_p2 = ((col_assign_reg_3681 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond_i1_fu_3879_p2 = ((i_i1_reg_3737 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond_i_fu_3832_p2 = ((i_i_reg_3703 == 3'd4) ? 1'b1 : 1'b0);

assign extLd10_fu_3995_p1 = partial_z_colind_q0;

assign extLd11_fu_4000_p1 = partial_z_colind_q1;

assign extLd12_fu_4005_p1 = partial_z_colind_q0;

assign extLd13_fu_4010_p1 = partial_z_colind_q1;

assign extLd14_fu_4015_p1 = partial_z_colind_q0;

assign extLd15_fu_4020_p1 = partial_z_colind_q1;

assign extLd16_fu_4025_p1 = partial_z_colind_q0;

assign extLd17_fu_4030_p1 = partial_z_colind_q1;

assign extLd18_fu_4035_p1 = partial_z_colind_q0;

assign extLd19_fu_4040_p1 = partial_z_colind_q1;

assign extLd1_fu_3950_p1 = partial_z_colind_q1;

assign extLd2_fu_3955_p1 = partial_z_colind_q0;

assign extLd3_fu_3960_p1 = partial_z_colind_q1;

assign extLd4_fu_3965_p1 = partial_z_colind_q0;

assign extLd5_fu_3970_p1 = partial_z_colind_q1;

assign extLd6_fu_3975_p1 = partial_z_colind_q0;

assign extLd7_fu_3980_p1 = partial_z_colind_q1;

assign extLd8_fu_3985_p1 = partial_z_colind_q0;

assign extLd9_fu_3990_p1 = partial_z_colind_q1;

assign extLd_fu_3945_p1 = partial_z_colind_q0;

assign grp_accumulate_fu_3783_ap_start = grp_accumulate_fu_3783_ap_start_reg;

assign grp_multiply_row_col_fu_3796_ap_start = grp_multiply_row_col_fu_3796_ap_start_reg;

assign i_1_fu_3885_p2 = (i_i1_reg_3737 + 3'd1);

assign i_2_fu_3813_p2 = (col_assign_reg_3681 + 3'd1);

assign i_cast1_i1_fu_3875_p1 = i_i1_reg_3737;

assign i_cast1_i_fu_3828_p1 = i_i_reg_3703;

assign i_fu_3838_p2 = (i_i_reg_3703 + 3'd1);

assign j_2_fu_3869_p2 = ($signed(j4_i_reg_3693) + $signed(32'd1));

assign j_3_fu_3922_p2 = ($signed(j2_i_reg_3727) + $signed(32'd1));

assign p_i0_0_i1_cast5_fu_3928_p1 = p_i0_0_i1_reg_3761;

assign p_i0_0_i_cast6_fu_4045_p1 = p_i0_0_i_reg_3772;

assign p_i0_1_fu_3939_p2 = (p_i0_0_i1_reg_3761 + 5'd1);

assign p_i0_fu_4056_p2 = (p_i0_0_i_reg_3772 + 5'd1);

assign tmp_1_fu_4050_p2 = ((p_i0_0_i_reg_3772 == 5'd20) ? 1'b1 : 1'b0);

assign tmp_2_fu_3933_p2 = ((p_i0_0_i1_reg_3761 == 5'd20) ? 1'b1 : 1'b0);

assign tmp_2_i_fu_3824_p1 = i_2_reg_6020;

assign tmp_3_i_fu_3844_p2 = (($signed(j4_i_reg_3693) < $signed(end_idx_reg_6051)) ? 1'b1 : 1'b0);

assign tmp_4_i_fu_3849_p1 = j4_i_reg_3693;

assign tmp_5_i1_fu_3891_p2 = (($signed(j2_i_reg_3727) < $signed(end_idx_1_reg_6111)) ? 1'b1 : 1'b0);

assign tmp_5_i_fu_3854_p2 = ((inp_csc_rowind_assig_q0 == i_cast1_i_reg_6056) ? 1'b1 : 1'b0);

assign tmp_6_i1_fu_3896_p1 = j2_i_reg_3727;

assign tmp_6_i_fu_3859_p1 = i_i_reg_3703;

assign tmp_7_i1_fu_3907_p2 = ((inp_csr_colind_assig_q0 == i_cast1_i1_reg_6116) ? 1'b1 : 1'b0);

assign tmp_7_i_fu_3864_p1 = i_i_reg_3703;

assign tmp_8_i_fu_3912_p1 = i_i1_reg_3737;

assign tmp_9_i_fu_3917_p1 = i_i1_reg_3737;

assign tmp_fu_3901_p2 = ((col_assign_reg_3681 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_i_fu_3819_p1 = col_assign_reg_3681;

always @ (posedge ap_clk) begin
    tmp_i_reg_6026[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    tmp_2_i_reg_6036[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    i_cast1_i_reg_6056[31:3] <= 29'b00000000000000000000000000000;
    i_cast1_i1_reg_6116[31:3] <= 29'b00000000000000000000000000000;
    p_i0_0_i1_cast5_reg_6160[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    p_i0_0_i_cast6_reg_6178[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //outer_product
