
---------- Begin Simulation Statistics ----------
final_tick                                51579145000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74448                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718240                       # Number of bytes of host memory used
host_op_rate                                   123598                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1343.23                       # Real time elapsed on the host
host_tick_rate                               38399477                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051579                       # Number of seconds simulated
sim_ticks                                 51579145000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33132551                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73458032                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.031583                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.031583                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47718963                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29446038                       # number of floating regfile writes
system.cpu.idleCycles                          193088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               172959                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5761252                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.888057                       # Inst execution rate
system.cpu.iew.exec_refs                     55009220                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16802146                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18609663                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38464300                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                280                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8295                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18269458                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           198045235                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38207074                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            421138                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194768696                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 106209                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3715326                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 409440                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3805956                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            612                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        95501                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          77458                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257642066                       # num instructions consuming a value
system.cpu.iew.wb_count                     190936760                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569708                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146780707                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.850910                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194384836                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321468321                       # number of integer regfile reads
system.cpu.int_regfile_writes               144749771                       # number of integer regfile writes
system.cpu.ipc                               0.969384                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.969384                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4239286      2.17%      2.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111621660     57.19%     59.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6335693      3.25%     62.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                106963      0.05%     62.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1449640      0.74%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3043      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2863712      1.47%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   72      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7771      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869774      1.47%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2770      0.00%     66.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781111      2.45%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386447      1.22%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              20      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347072      1.71%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26684837     13.67%     85.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10759467      5.51%     90.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11608550      5.95%     96.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6121669      3.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195189837                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39246724                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76618334                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     36761729                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           51009148                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3703780                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018975                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  588476     15.89%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    103      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     37      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    18      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   48      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                21      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                3      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 427279     11.54%     27.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                787992     21.28%     48.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1622026     43.79%     92.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           277777      7.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155407607                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          420497377                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154175031                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         179062369                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197939610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195189837                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              105625                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        32025700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             67057                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         100236                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12731692                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102965203                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.895687                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.150046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44367675     43.09%     43.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9896989      9.61%     52.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13116476     12.74%     65.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11148946     10.83%     76.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10137286      9.85%     86.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6341703      6.16%     92.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3882882      3.77%     96.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2527861      2.46%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1545385      1.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102965203                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.892139                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2316032                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2143186                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38464300                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18269458                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70318104                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        103158291                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        767050                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       426571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1284                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       854166                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1284                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6672821                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4700456                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            130378                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3461693                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3440511                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.388103                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  692391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          650552                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             572548                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            78004                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1614                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        26238174                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            129357                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99244976                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.672825                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.565479                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        49792057     50.17%     50.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19938430     20.09%     70.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8641616      8.71%     78.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3100979      3.12%     82.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3167848      3.19%     85.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1821143      1.83%     87.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1184517      1.19%     88.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2176441      2.19%     90.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9421945      9.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99244976                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9421945                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42671515                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42671515                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44050825                       # number of overall hits
system.cpu.dcache.overall_hits::total        44050825                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       498325                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         498325                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       652043                       # number of overall misses
system.cpu.dcache.overall_misses::total        652043                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33065265951                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33065265951                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33065265951                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33065265951                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43169840                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43169840                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44702868                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44702868                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011543                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011543                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014586                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014586                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66352.813828                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66352.813828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50710.253696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50710.253696                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       346689                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5279                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.673234                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172620                       # number of writebacks
system.cpu.dcache.writebacks::total            172620                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       131668                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       131668                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       131668                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       131668                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       366657                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366657                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423606                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423606                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24224677451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24224677451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28479123451                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28479123451                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008493                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008493                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009476                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009476                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66069.043959                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66069.043959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67230.217351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67230.217351                       # average overall mshr miss latency
system.cpu.dcache.replacements                 423094                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34316071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34316071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       330485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        330485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20741004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20741004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34646556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34646556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62759.290134                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62759.290134                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       131660                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       131660                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198825                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198825                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12068567500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12068567500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60699.446750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60699.446750                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167840                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167840                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12324261951                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12324261951                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73428.634122                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73428.634122                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12156109951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12156109951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72430.227555                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72430.227555                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1379310                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1379310                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       153718                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       153718                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1533028                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1533028                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.100271                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.100271                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56949                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56949                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4254446000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4254446000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.037148                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.037148                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74706.245939                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74706.245939                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.686581                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44474431                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423606                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.990087                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.686581                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999388                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999388                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89829342                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89829342                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  8014724                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68458170                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11328615                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14754254                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 409440                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3102326                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2141                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              201721383                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 10015                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38181934                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16802240                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5686                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        183134                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           13322450                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      120116048                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6672821                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4705450                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89218223                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  823028                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1130                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         11849                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12956683                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 53410                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102965203                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.072991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.224853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 67700081     65.75%     65.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2006512      1.95%     67.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3701767      3.60%     71.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2604806      2.53%     73.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1983340      1.93%     75.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2059476      2.00%     77.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1427233      1.39%     79.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2428534      2.36%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 19053454     18.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102965203                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.064685                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.164386                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12951638                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12951638                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12951638                       # number of overall hits
system.cpu.icache.overall_hits::total        12951638                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5045                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5045                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5045                       # number of overall misses
system.cpu.icache.overall_misses::total          5045                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    290382500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    290382500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    290382500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    290382500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12956683                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12956683                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12956683                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12956683                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000389                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000389                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000389                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000389                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57558.473736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57558.473736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57558.473736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57558.473736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          815                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.692308                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3477                       # number of writebacks
system.cpu.icache.writebacks::total              3477                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1056                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1056                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1056                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1056                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3989                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3989                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3989                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3989                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    232378000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    232378000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    232378000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    232378000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000308                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000308                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000308                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000308                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58254.700426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58254.700426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58254.700426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58254.700426                       # average overall mshr miss latency
system.cpu.icache.replacements                   3477                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12951638                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12951638                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5045                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5045                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    290382500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    290382500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12956683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12956683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000389                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000389                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57558.473736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57558.473736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1056                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1056                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    232378000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    232378000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58254.700426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58254.700426                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.683231                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12955627                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3989                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3247.838305                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.683231                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999381                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999381                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25917355                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25917355                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12958137                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1739                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1992144                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7723354                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1127                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 612                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9746254                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 9300                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   4408                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51579145000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 409440                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12781675                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25898064                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3067                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  21090619                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              42782338                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              199359643                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 24899                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               22006513                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1537107                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16135698                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              13                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           251843322                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   486210461                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                329842833                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  49106289                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 26727308                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      47                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  33                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66486044                       # count of insts added to the skid buffer
system.cpu.rob.reads                        278446445                       # The number of ROB reads
system.cpu.rob.writes                       388236184                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1011                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38697                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39708                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1011                       # number of overall hits
system.l2.overall_hits::.cpu.data               38697                       # number of overall hits
system.l2.overall_hits::total                   39708                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2976                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384909                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387885                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2976                       # number of overall misses
system.l2.overall_misses::.cpu.data            384909                       # number of overall misses
system.l2.overall_misses::total                387885                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    215513500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27414706000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27630219500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    215513500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27414706000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27630219500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3987                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423606                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427593                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3987                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423606                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427593                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.746426                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.908649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907136                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.746426                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.908649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907136                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72417.170699                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71223.863303                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71233.018807                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72417.170699                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71223.863303                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71233.018807                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165749                       # number of writebacks
system.l2.writebacks::total                    165749                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387885                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387885                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    185121750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23479703000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23664824750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    185121750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23479703000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23664824750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.746426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.908649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907136                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.746426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.908649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907136                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62204.889113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61000.659896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61009.899197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62204.889113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61000.659896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61009.899197                       # average overall mshr miss latency
system.l2.replacements                         380413                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172620                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172620                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172620                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172620                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3474                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3474                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3474                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3474                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2174                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165658                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11863940000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11863940000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71617.066486                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71617.066486                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165658                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165658                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10170004000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10170004000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61391.565756                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61391.565756                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1011                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1011                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2976                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2976                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    215513500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    215513500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.746426                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.746426                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72417.170699                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72417.170699                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    185121750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    185121750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.746426                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.746426                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62204.889113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62204.889113                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219251                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15550766000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15550766000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255774                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255774                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.857206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.857206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70926.773424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70926.773424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13309699000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13309699000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.857206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857206                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60705.305791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60705.305791                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8127.181873                       # Cycle average of tags in use
system.l2.tags.total_refs                      854083                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388605                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.197818                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.462804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.357872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8032.361197                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992088                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2862                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7221557                       # Number of tag accesses
system.l2.tags.data_accesses                  7221557                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004060404500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9922                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9922                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941849                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             156018                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387885                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165749                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387885                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165749                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387885                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  353457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.039307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.583997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.964598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9883     99.61%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           25      0.25%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            8      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9922                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.702782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.673148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.012596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6551     66.02%     66.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              140      1.41%     67.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2923     29.46%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              259      2.61%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.35%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9922                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24824640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10607936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    481.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51579056000                       # Total gap between requests
system.mem_ctrls.avgGap                      93164.54                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       190464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24633536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3692655.238856712356                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 477587133.326851367950                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 205633497.802260965109                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2976                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384909                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165749                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     86906750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10777686250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1227102068500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29202.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28000.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7403375.40                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       190464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24634176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24824640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       190464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       190464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10607936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10607936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2976                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384909                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387885                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3692655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    477599541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        481292197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3692655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3692655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    205663277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       205663277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    205663277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3692655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    477599541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       686955474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387875                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165725                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        24000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3591936750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1939375000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10864593000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9260.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28010.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              325971                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             138851                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        88773                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   399.097203                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   248.991111                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   348.262434                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23478     26.45%     26.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17483     19.69%     46.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9103     10.25%     56.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8961     10.09%     66.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5510      6.21%     72.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3692      4.16%     76.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4673      5.26%     82.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3721      4.19%     86.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12152     13.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        88773                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24824000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              481.279789                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              205.633498                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       314931120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       167378475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1391336100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429809580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4071375360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19315688610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3540548640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29231067885                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.722614                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8961629500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1722240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40895275500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       318943800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       169515060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1378091400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435274920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4071375360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19136163690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3691727520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29201091750                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   566.141446                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9352115750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1722240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40504789250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222227                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165749                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213416                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165658                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165658                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222227                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154935                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154935                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154935                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35432576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35432576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35432576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387885                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387885    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387885                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357511500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484856250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            259763                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338369                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3477                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          465138                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167832                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3989                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255774                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11453                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1270306                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1281759                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       477696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38158464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38636160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380415                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           808008                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001647                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040553                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806677     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1331      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             808008                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51579145000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          603180000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5985496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         635409499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
