$date
	Sun Aug 10 23:19:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu_4bit $end
$var wire 1 ! zero $end
$var wire 4 " result [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 2 % opcode [1:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 2 ( opcode [1:0] $end
$var wire 1 ! zero $end
$var reg 4 ) result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 )
b0 (
b11 '
b101 &
b0 %
b11 $
b101 #
b1000 "
0!
$end
#10000
b10 "
b10 )
b1 %
b1 (
#20000
b1 "
b1 )
b10 %
b10 (
#30000
b111 "
b111 )
b11 %
b11 (
#40000
1!
b0 "
b0 )
b1 %
b1 (
b1 $
b1 '
b1 #
b1 &
#50000
