// Seed: 453464890
module module_0 #(
    parameter id_15 = 32'd92,
    parameter id_16 = 32'd72
) (
    output tri0 id_0,
    output wand id_1,
    output supply1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wand id_7,
    output tri0 id_8,
    input wire id_9,
    input supply0 id_10,
    output uwire id_11,
    output uwire id_12
);
  wire id_14;
  defparam id_15.id_16 = 1;
endmodule
module module_1 (
    output wor   id_0,
    input  tri1  id_1,
    output uwire id_2
);
  wire id_4;
  assign id_2 = 1;
  logic [7:0] id_5;
  assign id_5[1] = id_1;
  module_0(
      id_0, id_2, id_2, id_0, id_0, id_1, id_1, id_1, id_0, id_1, id_1, id_2, id_0
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
