INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_up_clr_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/mux_4t1_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4t1_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/mux_4t1_nb.v:41]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/mux_4t1_nb.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/rca_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/rca_nb.v:36]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/rca_nb.v:37]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/rca_nb.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/OTTER_MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/univ_sseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/univ_sseg.v:116]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/tb_alu_lab3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sim_1/new/tb_alu_lab3.v:48]
