GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy_top.v'
Analyzing included file 'usb2_0_softphy_name.v'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy_top.v":4)
Back to file 'C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy_top.v'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy_top.v":4)
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy_top.v":6)
Back to file 'C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy_top.v'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy_top.v":6)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v'
Analyzing included file 'usb2_0_softphy_name.v'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":2867)
Back to file 'C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":2867)
Analyzing included file 'C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":2867)
Back to file 'C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":2867)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Undeclared symbol '**', assumed default net type '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
WARN  (EX3628) : Redeclaration of ANSI port '**' is not allowed("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module 'USB2_0_SoftPHY_Top'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy_top.v":8)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
WARN  (EX1997) : Net '**' is already driven by input port '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Port is declared here("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
WARN  (EX2420) : Latch inferred for net '**'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
NOTE  (EX0101) : Current top module is "USB2_0_SoftPHY_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
WARN  (IF0007) : Attribute value of 'syn_ramstyle/syn_srlstyle' is not applicable("C:\Gowin\Gowin_V1.9.8.02\IDE\ipcore\USBTwoSoftPHY\data\usb2_0_softphy.v":0)
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\Winson\USB\Trunk\usb_device_controller\RefDesign\project\src\usb2_0_softphy\temp\USBTwoSoftPHY\usb2_0_softphy.vg" completed
Generate template file "F:\Winson\USB\Trunk\usb_device_controller\RefDesign\project\src\usb2_0_softphy\temp\USBTwoSoftPHY\usb2_0_softphy_tmp.v" completed
[100%] Generate report file "F:\Winson\USB\Trunk\usb_device_controller\RefDesign\project\src\usb2_0_softphy\temp\USBTwoSoftPHY\usb2_0_softphy_syn.rpt.html" completed
GowinSynthesis finish
