module uart_tx #(
    parameter CLK_FREQ = 100000000,
    parameter BAUD_RATE = 1152000 // ğŸš€ æé†’ï¼šä¸»äººçš„æ¨¡æ“¬æ˜¯ 1152000
)(
    input clk,
    input rst_n,
    input [7:0] data_i,
    input valid_i,
    input test_mode_i, 
    output busy_o,
    output reg tx_o
);

    parameter BIT_PERIOD = CLK_FREQ / BAUD_RATE;
    reg [15:0] clk_cnt;
    reg [3:0] bit_cnt;
    reg [7:0] tx_data;
    reg active;

    // --- âœ¨ æ¸¬è©¦æ¨¡å¼å„ªåŒ–é‚è¼¯ ---
    reg [3:0] test_ptr;
    reg test_mode_q;
    reg [7:0] test_rom [0:14];

    // ğŸ† ä¿®æ­£ 1ï¼šé‚Šç·£åµæ¸¬ã€‚ç•¶ test_mode_i å¾ 0 è®Š 1 æ™‚ï¼Œå¼·åˆ¶é‡ç½®æŒ‡æ¨™
    wire test_start_edge = test_mode_i && !test_mode_q;

    initial begin
        test_rom[0]="H"; test_rom[1]="e"; test_rom[2]="l"; test_rom[3]="l"; test_rom[4]="o";
        test_rom[5]="!"; test_rom[6]=" "; test_rom[7]="R"; test_rom[8]="I"; test_rom[9]="S";
        test_rom[10]="C"; test_rom[11]="-"; test_rom[12]="V"; test_rom[13]="!"; test_rom[14]="\n";
    end

    // ğŸ† ä¿®æ­£ 2ï¼šæ›´åš´è¬¹çš„å¤šå·¥å™¨é‚è¼¯
    // ç•¶è™•æ–¼æ¸¬è©¦æ¨¡å¼æ™‚ï¼Œå®Œå…¨ç„¡è¦– CPU çš„ valid_iï¼Œé¿å…æ’è»Š
    wire [7:0] final_data  = (test_mode_i) ? test_rom[test_ptr] : data_i;
    wire       final_valid = (test_mode_i) ? (test_ptr < 15 && !active) : (valid_i && !active);

    assign busy_o = active;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            clk_cnt <= 0; bit_cnt <= 0; tx_o <= 1; active <= 0; 
            test_ptr <= 0; test_mode_q <= 0;
        end else begin
            test_mode_q <= test_mode_i; // å„²å­˜ä¸Šä¸€æ³¢ç‹€æ…‹

            // ğŸ† ä¿®æ­£ 3ï¼šåµæ¸¬åˆ°å•Ÿå‹•é‚Šç·£ï¼Œç«‹å³æ­¸é›¶æŒ‡æ¨™ï¼Œç¢ºä¿å¾ 'H' é–‹å§‹
            if (test_start_edge) begin
                test_ptr <= 0;
                tx_data <= final_data;
            end

            if (!active) begin
                if (final_valid) begin
                    tx_data <= final_data;
                    active <= 1;
                    clk_cnt <= 0;
                    bit_cnt <= 0;
                    tx_o <= 0; // Start bit
                end
            end else begin
                if (clk_cnt < BIT_PERIOD - 1) begin
                    clk_cnt <= clk_cnt + 1;
                end else begin
                    clk_cnt <= 0;
                    if (bit_cnt < 8) begin
                        tx_o <= tx_data[bit_cnt];
                        bit_cnt <= bit_cnt + 1;
                    end else if (bit_cnt == 8) begin
                        tx_o <= 1; // Stop bit
                        bit_cnt <= bit_cnt + 1;
                    end else begin
                        active <= 0;
                        // ğŸ† ä¿®æ­£ 4ï¼šåªæœ‰åœ¨ç™¼é€å®Œä¸€å€‹å­—å…ƒå¾Œï¼Œæ‰è·³ä¸‹ä¸€å€‹
                        if (test_mode_i && test_ptr < 15) begin
                            test_ptr <= test_ptr + 1;
                        end
                    end
                end
            end
        end
    end
endmodule