<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/x86/include/x86_registers.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_9e461ebd9532e8d73200c614b68c26fe.html">x86</a></li><li class="navelem"><a class="el" href="dir_e491a0e905f992d3363c11966e61a552.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">x86_registers.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86__registers_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2014  René Kijewski  &lt;rene.kijewski@fu-berlin.de&gt;</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This library is free software; you can redistribute it and/or</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * modify it under the terms of the GNU Lesser General Public</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * License as published by the Free Software Foundation; either</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * version 2.1 of the License, or (at your option) any later version.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Lesser General Public License for more details.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * License along with this library; if not, write to the Free Software</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef CPU__X86__REGISTERS__H__</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define CPU__X86__REGISTERS__H__</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* see &quot;Intel® Quark SoC X1000 Core Developer’s Manual&quot;, § 4.4.1.1 (p. 47) */</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#aa899fa0a2a7dd414343fb2fada767622">   38</a></span>&#160;<span class="preprocessor">#define CR0_PE (1u &lt;&lt; 0)  </span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a301019ca375756ccb75c7f207473e02d">   39</a></span>&#160;<span class="preprocessor">#define CR0_MP (1u &lt;&lt; 1)  </span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a39a8caf6348b3eae36171b43146025f6">   40</a></span>&#160;<span class="preprocessor">#define CR0_EM (1u &lt;&lt; 2)  </span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define CR0_TS (1u &lt;&lt; 3)  </span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define CR0_ET (1u &lt;&lt; 4)  </span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define CR0_NE (1u &lt;&lt; 5)  </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define CR0_WP (1u &lt;&lt; 16) </span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ad13fdf98c38ada8515b3d490feba86e7">   48</a></span>&#160;<span class="preprocessor">#define CR0_AM (1u &lt;&lt; 18) </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a219c459acf834242afdd99cda9c6a42c">   49</a></span>&#160;<span class="preprocessor">#define CR0_NW (1u &lt;&lt; 29) </span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a2897f244bf55b3cf87c13869db57f6c8">   50</a></span>&#160;<span class="preprocessor">#define CR0_CD (1u &lt;&lt; 30) </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a88b8c1f08a286fdaf7b58e10e4223771">   51</a></span>&#160;<span class="preprocessor">#define CR0_PG (1u &lt;&lt; 31) </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ae2abb4033838584afd1413b3fcfe3e20">   53</a></span>&#160;<span class="preprocessor">#define CR3_PWT (1u &lt;&lt; 3) </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a4f3b70ba40d96e55cae6026acc12cfed">   54</a></span>&#160;<span class="preprocessor">#define CR3_PCD (1u &lt;&lt; 4) </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a45314e4724863812d9c9cb180d13bd70">   56</a></span>&#160;<span class="preprocessor">#define CR4_VME        (1u &lt;&lt; 0)  </span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a06357ecca86b84ff5f2fc2dec4cfd9ab">   57</a></span>&#160;<span class="preprocessor">#define CR4_PVI        (1u &lt;&lt; 1)  </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define CR4_TSD        (1u &lt;&lt; 2)  </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a3aec83d9449f58f6f1a09855bf7d3297">   59</a></span>&#160;<span class="preprocessor">#define CR4_DE         (1u &lt;&lt; 3)  </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ab8a1ef093092453d29b2a8248820d9bd">   60</a></span>&#160;<span class="preprocessor">#define CR4_PSE        (1u &lt;&lt; 4)  </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#acc96e6133fb4103b631c2cc1e6cb1115">   61</a></span>&#160;<span class="preprocessor">#define CR4_PAE        (1u &lt;&lt; 5)  </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#aa91ada39839d383d1e01bb9859e54cd5">   62</a></span>&#160;<span class="preprocessor">#define CR4_MCE        (1u &lt;&lt; 6)  </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#acdc818c9179c6112b2d065bd9d91a420">   63</a></span>&#160;<span class="preprocessor">#define CR4_PGE        (1u &lt;&lt; 7)  </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a1ca5cfd0c966d604caca75537046dd84">   64</a></span>&#160;<span class="preprocessor">#define CR4_PCE        (1u &lt;&lt; 8)  </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a8cdcc96465b880dc37f3210e39e26317">   65</a></span>&#160;<span class="preprocessor">#define CR4_OSFXSR     (1u &lt;&lt; 9)  </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a23d4fb2887ed4baa4f202060f6aec230">   66</a></span>&#160;<span class="preprocessor">#define CR4_OSXMMEXCPT (1u &lt;&lt; 10) </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a92add74eb1a9c5057034487a15b7f941">   67</a></span>&#160;<span class="preprocessor">#define CR4_SMEP       (1u &lt;&lt; 10) </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a4088c95f25bf56b187b5725a96e1b766">   69</a></span>&#160;<span class="preprocessor">#define X86_CR_ATTR __attribute__ ((always_inline, no_instrument_function))</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a8de2f83792141d9861ece49c73761b7e">   70</a></span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t <a class="code" href="x86__registers_8h.html#a96eab653303b7520624b787ae7c08f4e">X86_CR_ATTR</a> cr0_read(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    uint32_t result;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    __asm__ <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mov %%cr0, %%eax&quot;</span> : <span class="stringliteral">&quot;=a&quot;</span>(result));</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="x86__registers_8h.html#a96eab653303b7520624b787ae7c08f4e">X86_CR_ATTR</a> cr0_write(uint32_t value)</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    __asm__ <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mov %%eax, %%cr0&quot;</span> :: <span class="stringliteral">&quot;a&quot;</span>(value));</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t <a class="code" href="x86__registers_8h.html#a96eab653303b7520624b787ae7c08f4e">X86_CR_ATTR</a> cr2_read(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;{</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    uint32_t result;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    __asm__ <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mov %%cr2, %%eax&quot;</span> : <span class="stringliteral">&quot;=a&quot;</span>(result));</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t <a class="code" href="x86__registers_8h.html#a96eab653303b7520624b787ae7c08f4e">X86_CR_ATTR</a> cr3_read(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;{</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    uint32_t result;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    __asm__ <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mov %%cr3, %%eax&quot;</span> : <span class="stringliteral">&quot;=a&quot;</span>(result));</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;}</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="x86__registers_8h.html#a96eab653303b7520624b787ae7c08f4e">X86_CR_ATTR</a> cr3_write(uint32_t value)</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;{</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    __asm__ <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mov %%eax, %%cr3&quot;</span> :: <span class="stringliteral">&quot;a&quot;</span>(value));</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t <a class="code" href="x86__registers_8h.html#a96eab653303b7520624b787ae7c08f4e">X86_CR_ATTR</a> cr4_read(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    uint32_t result;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    __asm__ <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mov %%cr4, %%eax&quot;</span> : <span class="stringliteral">&quot;=a&quot;</span>(result));</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;}</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="x86__registers_8h.html#a96eab653303b7520624b787ae7c08f4e">X86_CR_ATTR</a> cr4_write(uint32_t value)</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;{</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    __asm__ <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mov %%eax, %%cr4&quot;</span> :: <span class="stringliteral">&quot;a&quot;</span>(value));</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;}</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define EFER_SCE   (1u &lt;&lt;  0)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define EFER_LME   (1u &lt;&lt;  8)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define EFER_LMA   (1u &lt;&lt; 10)</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a90351b9670dc923361ae15e7f8d4f8ec">  153</a></span>&#160;<span class="preprocessor">#define EFER_NXE   (1u &lt;&lt; 11)</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a05c0411b1a835027c94b2e7c22a4b064">  154</a></span>&#160;<span class="preprocessor">#define EFER_SVME  (1u &lt;&lt; 12)</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ac2160d35ce4d77ce515193badd9d61c0">  155</a></span>&#160;<span class="preprocessor">#define EFER_LMSLE (1u &lt;&lt; 12)</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a7ca3f2c09ac184d32bf656d27076f7c6">  156</a></span>&#160;<span class="preprocessor">#define EFER_FFXSR (1u &lt;&lt; 14)</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a9e9a280d140c271d43763a64be0745c3">  157</a></span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a1ef1c8816f102790ca50d9ef0f671aef">  158</a></span>&#160;<span class="preprocessor">#define MSR_EFER (0xC0000080)</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ad812e628d6a059592e98ef105545cd09">  159</a></span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="x86__registers_8h.html#a96eab653303b7520624b787ae7c08f4e">X86_CR_ATTR</a> msr_read(uint32_t msr)</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;{</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    uint32_t eax, edx;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    __asm__ <span class="keyword">volatile</span> (</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="stringliteral">&quot;rdmsr&quot;</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        : <span class="stringliteral">&quot;=a&quot;</span>(eax), <span class="stringliteral">&quot;=d&quot;</span>(edx)</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        : <span class="stringliteral">&quot;c&quot;</span>(msr)</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    );</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">return</span> (((uint64_t) edx) &lt;&lt; 32) | eax;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;}</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="x86__registers_8h.html#a96eab653303b7520624b787ae7c08f4e">X86_CR_ATTR</a> msr_set(uint32_t msr, uint64_t value)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    __asm__ <span class="keyword">volatile</span> (</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <span class="stringliteral">&quot;wrmsr&quot;</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        :: <span class="stringliteral">&quot;a&quot;</span>((uint32_t) value), <span class="stringliteral">&quot;d&quot;</span>((uint32_t) (value &gt;&gt; 32)), <span class="stringliteral">&quot;c&quot;</span>(msr)</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    );</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define CPUID_FPU     (1ull &lt;&lt; 0)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define CPUID_VME     (1ull &lt;&lt; 1)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define CPUID_DE      (1ull &lt;&lt; 2)</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a24a3afea93e03535cbd8188e8ee250fa">  192</a></span>&#160;<span class="preprocessor">#define CPUID_PSE     (1ull &lt;&lt; 3)</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a7d93cb6536972ec07607aded48d16fce">  193</a></span>&#160;<span class="preprocessor">#define CPUID_TSC     (1ull &lt;&lt; 4)</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ae2eb957110d85d35fa2e3efb6d3f4afa">  194</a></span>&#160;<span class="preprocessor">#define CPUID_MSR     (1ull &lt;&lt; 5)</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a24963c996b275ec6b54657a30a7a3967">  195</a></span>&#160;<span class="preprocessor">#define CPUID_PAE     (1ull &lt;&lt; 6)</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a1b01d0ea8b1fc938f61ce1000cf99ecb">  196</a></span>&#160;<span class="preprocessor">#define CPUID_MCE     (1ull &lt;&lt; 7)</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a8ab6b31cdd4d7c7407be57e6e5c3e391">  197</a></span>&#160;<span class="preprocessor">#define CPUID_CX8     (1ull &lt;&lt; 8)</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a98fcaa2e7b9de25cec6ad8ea55f24220">  198</a></span>&#160;<span class="preprocessor">#define CPUID_APIC    (1ull &lt;&lt; 9)</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a0826727e46fe20778d50bb76b45afa15">  199</a></span>&#160;<span class="preprocessor">#define CPUID_SEP     (1ull &lt;&lt; 11)</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a18799aec2029c2032c0c56db27776a02">  200</a></span>&#160;<span class="preprocessor">#define CPUID_MTRR    (1ull &lt;&lt; 12)</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ab722971532074062350bdd235ab39dc3">  201</a></span>&#160;<span class="preprocessor">#define CPUID_PGE     (1ull &lt;&lt; 13)</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a1b00d447ce01843309cacc7c85fcf6e4">  202</a></span>&#160;<span class="preprocessor">#define CPUID_MCA     (1ull &lt;&lt; 14)</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a9bbe3a7c203ef6b5940b1fc88e620957">  203</a></span>&#160;<span class="preprocessor">#define CPUID_CMOV    (1ull &lt;&lt; 15)</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a1c32f0fcbd9e0b0ec6afaac2a4672a04">  204</a></span>&#160;<span class="preprocessor">#define CPUID_PAT     (1ull &lt;&lt; 16)</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a890334ef8e4ec3aac60ed7bd7fa8b885">  205</a></span>&#160;<span class="preprocessor">#define CPUID_PSE36   (1ull &lt;&lt; 17)</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a1dc9a86806431c188718cd1d1455d450">  206</a></span>&#160;<span class="preprocessor">#define CPUID_PSN     (1ull &lt;&lt; 18)</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a62a6432ab143fed58f721318b66210f4">  207</a></span>&#160;<span class="preprocessor">#define CPUID_CLF     (1ull &lt;&lt; 19)</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a3cc780b016064d7885ccc6dcfa7c6eb4">  208</a></span>&#160;<span class="preprocessor">#define CPUID_DTES    (1ull &lt;&lt; 21)</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a73b4078ddc3276f2d961a7a9e4d91818">  209</a></span>&#160;<span class="preprocessor">#define CPUID_ACPI    (1ull &lt;&lt; 22)</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a4a79ceab6f7dbd6785e9a1febb5c63e6">  210</a></span>&#160;<span class="preprocessor">#define CPUID_MMX     (1ull &lt;&lt; 23)</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ad28eb8c1026e697bc7aab9a3eb724662">  211</a></span>&#160;<span class="preprocessor">#define CPUID_FXSR    (1ull &lt;&lt; 24)</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a06ac9dc781d3040b4988037203c2fb90">  212</a></span>&#160;<span class="preprocessor">#define CPUID_SSE     (1ull &lt;&lt; 25)</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ad36fa8e823eda8fb4fb539bde811334b">  213</a></span>&#160;<span class="preprocessor">#define CPUID_SSE2    (1ull &lt;&lt; 26)</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ab4cd1206dcc6e464c4724bdbf4719b9c">  214</a></span>&#160;<span class="preprocessor">#define CPUID_SS      (1ull &lt;&lt; 27)</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ad14675cc4756164c25ae5ec62aa07a29">  215</a></span>&#160;<span class="preprocessor">#define CPUID_HTT     (1ull &lt;&lt; 28)</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ad1df58aacd9342065aaf44ef18e00d7b">  216</a></span>&#160;<span class="preprocessor">#define CPUID_TM1     (1ull &lt;&lt; 29)</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ad6cda47601cada7c83f244055ce95fa3">  217</a></span>&#160;<span class="preprocessor">#define CPUID_IA64    (1ull &lt;&lt; 30)</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a6ca55780aa49f070d833c81f03797fe4">  218</a></span>&#160;<span class="preprocessor">#define CPUID_PBE     (1ull &lt;&lt; 31)</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a0383870bd6e4656cf39c33fb1e57165b">  219</a></span>&#160;<span class="preprocessor">#define CPUID_SSE3    (1ull &lt;&lt; (32 + 0))</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a6bc4993b89f29317305856a95398c717">  220</a></span>&#160;<span class="preprocessor">#define CPUID_PCLMUL  (1ull &lt;&lt; (32 + 1))</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a1225ce4cb07a00315290a0008a22d1f7">  221</a></span>&#160;<span class="preprocessor">#define CPUID_DTES64  (1ull &lt;&lt; (32 + 2))</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ac07101f6263ee1e9ff8e2a5de1a144b5">  222</a></span>&#160;<span class="preprocessor">#define CPUID_MONITOR (1ull &lt;&lt; (32 + 3))</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a206791b4d2feea83b8946a8a0fa160e8">  223</a></span>&#160;<span class="preprocessor">#define CPUID_DS_CPL  (1ull &lt;&lt; (32 + 4))</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a11457bc748026ef33d01dbe336687d7d">  224</a></span>&#160;<span class="preprocessor">#define CPUID_VMX     (1ull &lt;&lt; (32 + 5))</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ad8f3d4e77f6daad0e5923bdba1402651">  225</a></span>&#160;<span class="preprocessor">#define CPUID_SMX     (1ull &lt;&lt; (32 + 6))</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a6505beb670fad85872580259c2957eeb">  226</a></span>&#160;<span class="preprocessor">#define CPUID_EST     (1ull &lt;&lt; (32 + 7))</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ac82603a236005e1d7408158a4aed71c5">  227</a></span>&#160;<span class="preprocessor">#define CPUID_TM2     (1ull &lt;&lt; (32 + 8))</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#afbabf29631472bb2708ede7cee7117c6">  228</a></span>&#160;<span class="preprocessor">#define CPUID_SSSE3   (1ull &lt;&lt; (32 + 9))</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#aeadf3e82f14519c68d0515aec11810a8">  229</a></span>&#160;<span class="preprocessor">#define CPUID_CID     (1ull &lt;&lt; (32 + 10))</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a12b9044fcaaae36555e6c488d9978ccb">  230</a></span>&#160;<span class="preprocessor">#define CPUID_FMA     (1ull &lt;&lt; (32 + 12))</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a09d355a6a8c90496f73df0f5373dc381">  231</a></span>&#160;<span class="preprocessor">#define CPUID_CX16    (1ull &lt;&lt; (32 + 13))</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a92c408c6bc6919a31edb559e36118bd1">  232</a></span>&#160;<span class="preprocessor">#define CPUID_ETPRD   (1ull &lt;&lt; (32 + 14))</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a0a16f10c5075193bfe2b13190cbbf7ce">  233</a></span>&#160;<span class="preprocessor">#define CPUID_PDCM    (1ull &lt;&lt; (32 + 15))</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a7851868eb5fa76b7bc94cfd78cfc5254">  234</a></span>&#160;<span class="preprocessor">#define CPUID_DCA     (1ull &lt;&lt; (32 + 18))</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a6f6615bfe663c743673d47b485b62f70">  235</a></span>&#160;<span class="preprocessor">#define CPUID_SSE4_1  (1ull &lt;&lt; (32 + 19))</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#acaa9de291c1a66b4748a26c4a44e7a73">  236</a></span>&#160;<span class="preprocessor">#define CPUID_SSE4_2  (1ull &lt;&lt; (32 + 20))</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ad46b6b4ef2f0421c5ed759d1ce96daa3">  237</a></span>&#160;<span class="preprocessor">#define CPUID_x2APIC  (1ull &lt;&lt; (32 + 21))</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#af75252e0d06890860186aa40fe32eda9">  238</a></span>&#160;<span class="preprocessor">#define CPUID_MOVBE   (1ull &lt;&lt; (32 + 22))</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a3e6602146ea7f1fb52cca5f6c442da24">  239</a></span>&#160;<span class="preprocessor">#define CPUID_POPCNT  (1ull &lt;&lt; (32 + 23))</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a693cac73fe529768fb65f2d5fc197a38">  240</a></span>&#160;<span class="preprocessor">#define CPUID_AES     (1ull &lt;&lt; (32 + 25))</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#ab3f4ba7cf486c0afdd5ebc1044561fc6">  241</a></span>&#160;<span class="preprocessor">#define CPUID_XSAVE   (1ull &lt;&lt; (32 + 26))</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a9065bfae13a3179ec5762095dfacc314">  242</a></span>&#160;<span class="preprocessor">#define CPUID_OSXSAVE (1ull &lt;&lt; (32 + 27))</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a9f591b9319eebf8ff56d14d9e2a1bc12">  243</a></span>&#160;<span class="preprocessor">#define CPUID_AVX     (1ull &lt;&lt; (32 + 28))</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="x86__registers_8h.html#a8f541c41e31e922fae1de2e1627b94f4">  244</a></span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="x86__registers_8h.html#a96eab653303b7520624b787ae7c08f4e">X86_CR_ATTR</a> cpuid_caps(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    uint32_t edx, ecx;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    __asm__ <span class="keyword">volatile</span> (<span class="stringliteral">&quot;cpuid&quot;</span> : <span class="stringliteral">&quot;=d&quot;</span>(edx), <span class="stringliteral">&quot;=c&quot;</span>(ecx) : <span class="stringliteral">&quot;a&quot;</span>(1) : <span class="stringliteral">&quot;ebx&quot;</span>);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">return</span> ((uint64_t) ecx &lt;&lt; 32) | edx;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;}</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="ttc" id="x86__registers_8h_html_a96eab653303b7520624b787ae7c08f4e"><div class="ttname"><a href="x86__registers_8h.html#a96eab653303b7520624b787ae7c08f4e">X86_CR_ATTR</a></div><div class="ttdeci">#define X86_CR_ATTR</div><div class="ttdef"><b>Definition:</b> <a href="x86__registers_8h_source.html#l00072">x86_registers.h:72</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:05 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
