Analysis & Synthesis report for Bit-Serial_Logic_Processor
Thu Feb 12 10:48:36 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Port Connectivity Checks: "reg_17:myregister"
 13. Port Connectivity Checks: "adder16:myadder"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 12 10:48:36 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; Bit-Serial_Logic_Processor                 ;
; Top-level Entity Name              ; cra_datapath                               ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 149                                        ;
;     Total combinational functions  ; 149                                        ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 109                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+----------------------------------------------------------------------------+--------------------+----------------------------+
; Option                                                                     ; Setting            ; Default Value              ;
+----------------------------------------------------------------------------+--------------------+----------------------------+
; Device                                                                     ; EP4CE115F29C7      ;                            ;
; Top-level entity name                                                      ; cra_datapath       ; Bit-Serial_Logic_Processor ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX              ;
; Use smart compilation                                                      ; Off                ; Off                        ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                         ;
; Enable compact report table                                                ; Off                ; Off                        ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                       ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                        ;
; Preserve fewer node names                                                  ; On                 ; On                         ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                        ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001               ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                  ;
; State Machine Processing                                                   ; Auto               ; Auto                       ;
; Safe State Machine                                                         ; Off                ; Off                        ;
; Extract Verilog State Machines                                             ; On                 ; On                         ;
; Extract VHDL State Machines                                                ; On                 ; On                         ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                        ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                       ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                        ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                         ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                         ;
; Parallel Synthesis                                                         ; On                 ; On                         ;
; DSP Block Balancing                                                        ; Auto               ; Auto                       ;
; NOT Gate Push-Back                                                         ; On                 ; On                         ;
; Power-Up Don't Care                                                        ; On                 ; On                         ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                        ;
; Remove Duplicate Registers                                                 ; On                 ; On                         ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                        ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                        ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                        ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                        ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                        ;
; Ignore SOFT Buffers                                                        ; On                 ; On                         ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                        ;
; Optimization Technique                                                     ; Balanced           ; Balanced                   ;
; Carry Chain Length                                                         ; 70                 ; 70                         ;
; Auto Carry Chains                                                          ; On                 ; On                         ;
; Auto Open-Drain Pins                                                       ; On                 ; On                         ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                        ;
; Auto ROM Replacement                                                       ; On                 ; On                         ;
; Auto RAM Replacement                                                       ; On                 ; On                         ;
; Auto DSP Block Replacement                                                 ; On                 ; On                         ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                       ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                       ;
; Auto Clock Enable Replacement                                              ; On                 ; On                         ;
; Strict RAM Replacement                                                     ; Off                ; Off                        ;
; Allow Synchronous Control Signals                                          ; On                 ; On                         ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                        ;
; Auto RAM Block Balancing                                                   ; On                 ; On                         ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                        ;
; Auto Resource Sharing                                                      ; Off                ; Off                        ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                        ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                        ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                        ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                         ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                        ;
; Timing-Driven Synthesis                                                    ; On                 ; On                         ;
; Report Parameter Settings                                                  ; On                 ; On                         ;
; Report Source Assignments                                                  ; On                 ; On                         ;
; Report Connectivity Checks                                                 ; On                 ; On                         ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                        ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                          ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation         ;
; HDL message level                                                          ; Level2             ; Level2                     ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                        ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                       ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                       ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                        ;
; Clock MUX Protection                                                       ; On                 ; On                         ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                        ;
; Block Design Naming                                                        ; Auto               ; Auto                       ;
; SDC constraint protection                                                  ; Off                ; Off                        ;
; Synthesis Effort                                                           ; Auto               ; Auto                       ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                         ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                        ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                     ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                       ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                         ;
; Synthesis Seed                                                             ; 1                  ; 1                          ;
+----------------------------------------------------------------------------+--------------------+----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; control.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/control.sv      ;         ;
; Reg_17.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/Reg_17.sv       ;         ;
; HexDriver.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/HexDriver.sv    ;         ;
; full_adder.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/full_adder.sv   ;         ;
; adder16.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/adder16.sv      ;         ;
; cra_datapath.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/cra_datapath.sv ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 149         ;
;                                             ;             ;
; Total combinational functions               ; 149         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 122         ;
;     -- 3 input functions                    ; 15          ;
;     -- <=2 input functions                  ; 12          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 149         ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 0           ;
;     -- Dedicated logic registers            ; 0           ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 109         ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; Reset~input ;
; Maximum fan-out                             ; 33          ;
; Total fan-out                               ; 755         ;
; Average fan-out                             ; 2.06        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                   ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                           ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------+--------------+
; |cra_datapath              ; 149 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 109  ; 0            ; |cra_datapath                                 ; work         ;
;    |HexDriver:Ahex0_mod|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|HexDriver:Ahex0_mod             ; work         ;
;    |HexDriver:Ahex1_mod|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|HexDriver:Ahex1_mod             ; work         ;
;    |HexDriver:Ahex2_mod|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|HexDriver:Ahex2_mod             ; work         ;
;    |HexDriver:Ahex3_mod|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|HexDriver:Ahex3_mod             ; work         ;
;    |HexDriver:Bhex0_mod|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|HexDriver:Bhex0_mod             ; work         ;
;    |HexDriver:Bhex1_mod|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|HexDriver:Bhex1_mod             ; work         ;
;    |HexDriver:Bhex2_mod|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|HexDriver:Bhex2_mod             ; work         ;
;    |HexDriver:Bhex3_mod|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|HexDriver:Bhex3_mod             ; work         ;
;    |adder16:myadder|       ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder                 ; work         ;
;       |full_adder:FA0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA0  ; work         ;
;       |full_adder:FA10|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA10 ; work         ;
;       |full_adder:FA11|    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA11 ; work         ;
;       |full_adder:FA12|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA12 ; work         ;
;       |full_adder:FA13|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA13 ; work         ;
;       |full_adder:FA14|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA14 ; work         ;
;       |full_adder:FA15|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA15 ; work         ;
;       |full_adder:FA1|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA1  ; work         ;
;       |full_adder:FA2|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA2  ; work         ;
;       |full_adder:FA3|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA3  ; work         ;
;       |full_adder:FA4|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA4  ; work         ;
;       |full_adder:FA5|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA5  ; work         ;
;       |full_adder:FA6|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA6  ; work         ;
;       |full_adder:FA7|     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA7  ; work         ;
;       |full_adder:FA8|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA8  ; work         ;
;       |full_adder:FA9|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|adder16:myadder|full_adder:FA9  ; work         ;
;    |control:control_unit|  ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|control:control_unit            ; work         ;
;    |reg_17:myregister|     ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cra_datapath|reg_17:myregister               ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; control:control_unit|Selector0~0                       ;   ;
; control:control_unit|Selector0~1                       ;   ;
; Number of logic cells representing combinational loops ; 2 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+------------------------------------------+--------------------------------------+
; Register name                            ; Reason for Removal                   ;
+------------------------------------------+--------------------------------------+
; reg_17:myregister|Data_Out[15]~_emulated ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[16]~_emulated ; Lost fanout                          ;
; reg_17:myregister|Data_Out[14]~_emulated ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[13]~_emulated ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[12]~_emulated ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[11]~_emulated ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[10]~_emulated ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[9]~_emulated  ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[8]~_emulated  ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[7]~_emulated  ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[6]~_emulated  ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[5]~_emulated  ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[4]~_emulated  ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[3]~_emulated  ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[2]~_emulated  ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[0]~_emulated  ; Stuck at GND due to stuck port clock ;
; reg_17:myregister|Data_Out[1]~_emulated  ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 17   ;                                      ;
+------------------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                   ;
+------------------------------------------+-------------------------+------------------------------------------+
; Register name                            ; Reason for Removal      ; Registers Removed due to This Register   ;
+------------------------------------------+-------------------------+------------------------------------------+
; reg_17:myregister|Data_Out[15]~_emulated ; Stuck at GND            ; reg_17:myregister|Data_Out[16]~_emulated ;
;                                          ; due to stuck port clock ;                                          ;
+------------------------------------------+-------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_17:myregister"                                                                                                                   ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Shift_In  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; Shift_En  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; Shift_Out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
; Data_Out  ; Output ; Warning  ; Output or bidir port (17 bits) is wider than the port expression (16 bits) it drives; bit(s) "Data_Out[16..16]" have no fanouts ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "adder16:myadder" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; Cin  ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 109                         ;
; cycloneiii_lcell_comb ; 157                         ;
;     normal            ; 157                         ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 122                         ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 6.20                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Feb 12 10:48:15 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CRA -c Bit-Serial_Logic_Processor
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file reg_17.sv
    Info (12023): Found entity 1: reg_17
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file adder16.sv
    Info (12023): Found entity 1: adder16
Info (12021): Found 1 design units, including 1 entities, in source file cra_datapath.sv
    Info (12023): Found entity 1: cra_datapath
Info (12127): Elaborating entity "cra_datapath" for the top level hierarchy
Info (12128): Elaborating entity "control" for hierarchy "control:control_unit"
Info (10264): Verilog HDL Case Statement information at control.sv(75): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "adder16" for hierarchy "adder16:myadder"
Info (12128): Elaborating entity "full_adder" for hierarchy "adder16:myadder|full_adder:FA0"
Info (12128): Elaborating entity "reg_17" for hierarchy "reg_17:myregister"
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:Ahex0_mod"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "reg_17:myregister|Data_Out[15]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[15]~_emulated" and latch "reg_17:myregister|Data_Out[15]~1"
    Warning (13310): Register "reg_17:myregister|Data_Out[14]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[14]~_emulated" and latch "reg_17:myregister|Data_Out[14]~6"
    Warning (13310): Register "reg_17:myregister|Data_Out[13]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[13]~_emulated" and latch "reg_17:myregister|Data_Out[13]~11"
    Warning (13310): Register "reg_17:myregister|Data_Out[12]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[12]~_emulated" and latch "reg_17:myregister|Data_Out[12]~16"
    Warning (13310): Register "reg_17:myregister|Data_Out[11]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[11]~_emulated" and latch "reg_17:myregister|Data_Out[11]~21"
    Warning (13310): Register "reg_17:myregister|Data_Out[10]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[10]~_emulated" and latch "reg_17:myregister|Data_Out[10]~26"
    Warning (13310): Register "reg_17:myregister|Data_Out[9]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[9]~_emulated" and latch "reg_17:myregister|Data_Out[9]~31"
    Warning (13310): Register "reg_17:myregister|Data_Out[8]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[8]~_emulated" and latch "reg_17:myregister|Data_Out[8]~36"
    Warning (13310): Register "reg_17:myregister|Data_Out[7]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[7]~_emulated" and latch "reg_17:myregister|Data_Out[7]~41"
    Warning (13310): Register "reg_17:myregister|Data_Out[6]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[6]~_emulated" and latch "reg_17:myregister|Data_Out[6]~46"
    Warning (13310): Register "reg_17:myregister|Data_Out[5]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[5]~_emulated" and latch "reg_17:myregister|Data_Out[5]~51"
    Warning (13310): Register "reg_17:myregister|Data_Out[4]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[4]~_emulated" and latch "reg_17:myregister|Data_Out[4]~56"
    Warning (13310): Register "reg_17:myregister|Data_Out[3]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[3]~_emulated" and latch "reg_17:myregister|Data_Out[3]~61"
    Warning (13310): Register "reg_17:myregister|Data_Out[2]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[2]~_emulated" and latch "reg_17:myregister|Data_Out[2]~66"
    Warning (13310): Register "reg_17:myregister|Data_Out[0]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[0]~_emulated" and latch "reg_17:myregister|Data_Out[0]~71"
    Warning (13310): Register "reg_17:myregister|Data_Out[1]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[1]~_emulated" and latch "reg_17:myregister|Data_Out[1]~76"
    Warning (13310): Register "reg_17:myregister|Data_Out[16]" is converted into an equivalent circuit using register "reg_17:myregister|Data_Out[16]~_emulated" and latch "reg_17:myregister|Data_Out[16]~81"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/output_files/Bit-Serial_Logic_Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Clk"
Info (21057): Implemented 258 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 89 output pins
    Info (21061): Implemented 149 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 637 megabytes
    Info: Processing ended: Thu Feb 12 10:48:36 2015
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/output_files/Bit-Serial_Logic_Processor.map.smsg.


