[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/Arbitor_Memory1/memory_assignment_1.lo.fir"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~memory_assignment_1|memory_assignment_1>io_memory_out_bits",
    "sources":[
      "~memory_assignment_1|memory_assignment_1>io_Readaddr"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~memory_assignment_1|Queue",
    "duplicate":"~memory_assignment_1|memory_assignment_1/queue0:Queue",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~memory_assignment_1|Queue_1",
    "duplicate":"~memory_assignment_1|memory_assignment_1/queue1:Queue",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~memory_assignment_1|Queue_2",
    "duplicate":"~memory_assignment_1|memory_assignment_1/queue2:Queue",
    "index":0.4
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~memory_assignment_1|Queue_3",
    "duplicate":"~memory_assignment_1|memory_assignment_1/queue3:Queue",
    "index":0.6
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/Arbitor_Memory1"
  }
]