{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 12:32:50 2015 " "Info: Processing started: Fri Dec 11 12:32:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UP2_TOP -c UP2_TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UP2_TOP -c UP2_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek1\|seg\[0\] " "Warning: Node \"dek7seg:dek1\|seg\[0\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek1\|seg\[1\] " "Warning: Node \"dek7seg:dek1\|seg\[1\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek1\|seg\[2\] " "Warning: Node \"dek7seg:dek1\|seg\[2\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek1\|seg\[3\] " "Warning: Node \"dek7seg:dek1\|seg\[3\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek1\|seg\[4\] " "Warning: Node \"dek7seg:dek1\|seg\[4\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek1\|seg\[5\] " "Warning: Node \"dek7seg:dek1\|seg\[5\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek1\|seg\[6\] " "Warning: Node \"dek7seg:dek1\|seg\[6\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek2\|seg\[0\] " "Warning: Node \"dek7seg:dek2\|seg\[0\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek2\|seg\[1\] " "Warning: Node \"dek7seg:dek2\|seg\[1\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek2\|seg\[2\] " "Warning: Node \"dek7seg:dek2\|seg\[2\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek2\|seg\[3\] " "Warning: Node \"dek7seg:dek2\|seg\[3\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek2\|seg\[4\] " "Warning: Node \"dek7seg:dek2\|seg\[4\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek2\|seg\[5\] " "Warning: Node \"dek7seg:dek2\|seg\[5\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek2\|seg\[6\] " "Warning: Node \"dek7seg:dek2\|seg\[6\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek3\|seg\[0\] " "Warning: Node \"dek7seg:dek3\|seg\[0\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek3\|seg\[1\] " "Warning: Node \"dek7seg:dek3\|seg\[1\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek3\|seg\[2\] " "Warning: Node \"dek7seg:dek3\|seg\[2\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek3\|seg\[3\] " "Warning: Node \"dek7seg:dek3\|seg\[3\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek3\|seg\[4\] " "Warning: Node \"dek7seg:dek3\|seg\[4\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek3\|seg\[5\] " "Warning: Node \"dek7seg:dek3\|seg\[5\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek3\|seg\[6\] " "Warning: Node \"dek7seg:dek3\|seg\[6\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek4\|seg\[0\] " "Warning: Node \"dek7seg:dek4\|seg\[0\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek4\|seg\[1\] " "Warning: Node \"dek7seg:dek4\|seg\[1\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek4\|seg\[2\] " "Warning: Node \"dek7seg:dek4\|seg\[2\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek4\|seg\[3\] " "Warning: Node \"dek7seg:dek4\|seg\[3\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek4\|seg\[4\] " "Warning: Node \"dek7seg:dek4\|seg\[4\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek4\|seg\[5\] " "Warning: Node \"dek7seg:dek4\|seg\[5\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dek7seg:dek4\|seg\[6\] " "Warning: Node \"dek7seg:dek4\|seg\[6\]\" is a latch" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "UP2_TOP.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/UP2_TOP.v" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "dek7seg:dek4\|Mux7~0 " "Info: Detected gated clock \"dek7seg:dek4\|Mux7~0\" as buffer" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dek7seg:dek4\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dek7seg:dek3\|Mux7~0 " "Info: Detected gated clock \"dek7seg:dek3\|Mux7~0\" as buffer" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dek7seg:dek3\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dek7seg:dek2\|Mux7~0 " "Info: Detected gated clock \"dek7seg:dek2\|Mux7~0\" as buffer" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dek7seg:dek2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dek7seg:dek1\|Mux7~0 " "Info: Detected gated clock \"dek7seg:dek1\|Mux7~0\" as buffer" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dek7seg:dek1\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[31\] " "Info: Detected ripple clock \"lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[31\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[30\] " "Info: Detected ripple clock \"lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[30\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[29\] " "Info: Detected ripple clock \"lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[29\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\] " "Info: Detected ripple clock \"lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\] " "Info: Detected ripple clock \"lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] " "Info: Detected ripple clock \"lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\] " "Info: Detected ripple clock \"lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] " "Info: Detected ripple clock \"lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\] " "Info: Detected ripple clock \"lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[25\] " "Info: Detected ripple clock \"lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[25\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[26\] " "Info: Detected ripple clock \"lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[26\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[27\] " "Info: Detected ripple clock \"lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[27\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register prescaler:mod1\|lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] register prescaler:mod1\|lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\] 37.04 MHz 27.0 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 37.04 MHz between source register \"prescaler:mod1\|lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" and destination register \"prescaler:mod1\|lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]\" (period= 27.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.000 ns + Longest register register " "Info: + Longest register to register delay is 23.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prescaler:mod1\|lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 1 REG LC6_H31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_H31; Fanout = 3; REG Node = 'prescaler:mod1\|lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 5.500 ns prescaler:mod1\|LessThan0~5 2 COMB LC5_H34 1 " "Info: 2: + IC(2.800 ns) + CELL(2.700 ns) = 5.500 ns; Loc. = LC5_H34; Fanout = 1; COMB Node = 'prescaler:mod1\|LessThan0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] prescaler:mod1|LessThan0~5 } "NODE_NAME" } } { "prescaler.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/prescaler.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.400 ns prescaler:mod1\|LessThan0~6 3 COMB LC6_H34 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 8.400 ns; Loc. = LC6_H34; Fanout = 1; COMB Node = 'prescaler:mod1\|LessThan0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { prescaler:mod1|LessThan0~5 prescaler:mod1|LessThan0~6 } "NODE_NAME" } } { "prescaler.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/prescaler.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 11.300 ns prescaler:mod1\|LessThan0~7 4 COMB LC7_H34 1 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 11.300 ns; Loc. = LC7_H34; Fanout = 1; COMB Node = 'prescaler:mod1\|LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { prescaler:mod1|LessThan0~6 prescaler:mod1|LessThan0~7 } "NODE_NAME" } } { "prescaler.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/prescaler.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 14.500 ns prescaler:mod1\|LessThan0~8 5 COMB LC8_H34 1 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 14.500 ns; Loc. = LC8_H34; Fanout = 1; COMB Node = 'prescaler:mod1\|LessThan0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { prescaler:mod1|LessThan0~7 prescaler:mod1|LessThan0~8 } "NODE_NAME" } } { "prescaler.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/prescaler.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 17.700 ns prescaler:mod1\|LessThan0~9 6 COMB LC1_H34 32 " "Info: 6: + IC(0.500 ns) + CELL(2.700 ns) = 17.700 ns; Loc. = LC1_H34; Fanout = 32; COMB Node = 'prescaler:mod1\|LessThan0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { prescaler:mod1|LessThan0~8 prescaler:mod1|LessThan0~9 } "NODE_NAME" } } { "prescaler.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/prescaler.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.000 ns) 23.000 ns prescaler:mod1\|lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\] 7 REG LC1_H37 5 " "Info: 7: + IC(3.300 ns) + CELL(2.000 ns) = 23.000 ns; Loc. = LC1_H37; Fanout = 5; REG Node = 'prescaler:mod1\|lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { prescaler:mod1|LessThan0~9 prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.900 ns ( 64.78 % ) " "Info: Total cell delay = 14.900 ns ( 64.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 35.22 % ) " "Info: Total interconnect delay = 8.100 ns ( 35.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.000 ns" { prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] prescaler:mod1|LessThan0~5 prescaler:mod1|LessThan0~6 prescaler:mod1|LessThan0~7 prescaler:mod1|LessThan0~8 prescaler:mod1|LessThan0~9 prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.000 ns" { prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] {} prescaler:mod1|LessThan0~5 {} prescaler:mod1|LessThan0~6 {} prescaler:mod1|LessThan0~7 {} prescaler:mod1|LessThan0~8 {} prescaler:mod1|LessThan0~9 {} prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] {} } { 0.000ns 2.800ns 0.500ns 0.500ns 0.500ns 0.500ns 3.300ns } { 0.000ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns MCLK 1 CLK PIN_91 64 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 64; CLK Node = 'MCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "UP2_TOP.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/UP2_TOP.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns prescaler:mod1\|lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\] 2 REG LC1_H37 5 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_H37; Fanout = 5; REG Node = 'prescaler:mod1\|lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { MCLK {} MCLK~out {} prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns MCLK 1 CLK PIN_91 64 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 64; CLK Node = 'MCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "UP2_TOP.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/UP2_TOP.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns prescaler:mod1\|lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] 2 REG LC6_H31 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_H31; Fanout = 3; REG Node = 'prescaler:mod1\|lpm_counter:cntr_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { MCLK {} MCLK~out {} prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { MCLK {} MCLK~out {} prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { MCLK {} MCLK~out {} prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.000 ns" { prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] prescaler:mod1|LessThan0~5 prescaler:mod1|LessThan0~6 prescaler:mod1|LessThan0~7 prescaler:mod1|LessThan0~8 prescaler:mod1|LessThan0~9 prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.000 ns" { prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] {} prescaler:mod1|LessThan0~5 {} prescaler:mod1|LessThan0~6 {} prescaler:mod1|LessThan0~7 {} prescaler:mod1|LessThan0~8 {} prescaler:mod1|LessThan0~9 {} prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] {} } { 0.000ns 2.800ns 0.500ns 0.500ns 0.500ns 0.500ns 3.300ns } { 0.000ns 2.700ns 2.400ns 2.400ns 2.700ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { MCLK {} MCLK~out {} prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[24] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { MCLK prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { MCLK {} MCLK~out {} prescaler:mod1|lpm_counter:cntr_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 100 " "Warning: Circuit may not operate. Detected 100 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\] dek7seg:dek3\|seg\[3\] MCLK 4.7 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]\" and destination pin or register \"dek7seg:dek3\|seg\[3\]\" for clock \"MCLK\" (Hold time is 4.7 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "15.900 ns + Largest " "Info: + Largest clock skew is 15.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 22.900 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 22.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns MCLK 1 CLK PIN_91 64 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 64; CLK Node = 'MCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "UP2_TOP.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/UP2_TOP.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC7_C22 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_C22; Fanout = 10; REG Node = 'lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { MCLK lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.700 ns) 16.300 ns dek7seg:dek3\|Mux7~0 3 COMB LC1_A9 7 " "Info: 3: + IC(5.200 ns) + CELL(2.700 ns) = 16.300 ns; Loc. = LC1_A9; Fanout = 7; COMB Node = 'dek7seg:dek3\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] dek7seg:dek3|Mux7~0 } "NODE_NAME" } } { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.700 ns) 22.900 ns dek7seg:dek3\|seg\[3\] 4 REG LC8_A22 1 " "Info: 4: + IC(3.900 ns) + CELL(2.700 ns) = 22.900 ns; Loc. = LC8_A22; Fanout = 1; REG Node = 'dek7seg:dek3\|seg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { dek7seg:dek3|Mux7~0 dek7seg:dek3|seg[3] } "NODE_NAME" } } { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.700 ns ( 42.36 % ) " "Info: Total cell delay = 9.700 ns ( 42.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.200 ns ( 57.64 % ) " "Info: Total interconnect delay = 13.200 ns ( 57.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.900 ns" { MCLK lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] dek7seg:dek3|Mux7~0 dek7seg:dek3|seg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.900 ns" { MCLK {} MCLK~out {} lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} dek7seg:dek3|Mux7~0 {} dek7seg:dek3|seg[3] {} } { 0.000ns 0.000ns 4.100ns 5.200ns 3.900ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns MCLK 1 CLK PIN_91 64 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 64; CLK Node = 'MCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "UP2_TOP.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/UP2_TOP.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\] 2 REG LC5_C22 9 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_C22; Fanout = 9; REG Node = 'lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { MCLK lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { MCLK lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { MCLK {} MCLK~out {} lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.900 ns" { MCLK lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] dek7seg:dek3|Mux7~0 dek7seg:dek3|seg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.900 ns" { MCLK {} MCLK~out {} lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} dek7seg:dek3|Mux7~0 {} dek7seg:dek3|seg[3] {} } { 0.000ns 0.000ns 4.100ns 5.200ns 3.900ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { MCLK lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { MCLK {} MCLK~out {} lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.800 ns - Shortest register register " "Info: - Shortest register to register delay is 9.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\] 1 REG LC5_C22 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_C22; Fanout = 9; REG Node = 'lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(2.400 ns) 6.900 ns dek7seg:dek3\|Mux3~6 2 COMB LC5_A22 1 " "Info: 2: + IC(4.500 ns) + CELL(2.400 ns) = 6.900 ns; Loc. = LC5_A22; Fanout = 1; COMB Node = 'dek7seg:dek3\|Mux3~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] dek7seg:dek3|Mux3~6 } "NODE_NAME" } } { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 9.800 ns dek7seg:dek3\|seg\[3\] 3 REG LC8_A22 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 9.800 ns; Loc. = LC8_A22; Fanout = 1; REG Node = 'dek7seg:dek3\|seg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { dek7seg:dek3|Mux3~6 dek7seg:dek3|seg[3] } "NODE_NAME" } } { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.800 ns ( 48.98 % ) " "Info: Total cell delay = 4.800 ns ( 48.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 51.02 % ) " "Info: Total interconnect delay = 5.000 ns ( 51.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] dek7seg:dek3|Mux3~6 dek7seg:dek3|seg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} dek7seg:dek3|Mux3~6 {} dek7seg:dek3|seg[3] {} } { 0.000ns 4.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.900 ns" { MCLK lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] dek7seg:dek3|Mux7~0 dek7seg:dek3|seg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.900 ns" { MCLK {} MCLK~out {} lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} dek7seg:dek3|Mux7~0 {} dek7seg:dek3|seg[3] {} } { 0.000ns 0.000ns 4.100ns 5.200ns 3.900ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { MCLK lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { MCLK {} MCLK~out {} lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] dek7seg:dek3|Mux3~6 dek7seg:dek3|seg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] {} dek7seg:dek3|Mux3~6 {} dek7seg:dek3|seg[3] {} } { 0.000ns 4.500ns 0.500ns } { 0.000ns 2.400ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "MCLK DISP3\[6\] dek7seg:dek3\|seg\[6\] 28.800 ns register " "Info: tco from clock \"MCLK\" to destination pin \"DISP3\[6\]\" through register \"dek7seg:dek3\|seg\[6\]\" is 28.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 22.900 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to source register is 22.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns MCLK 1 CLK PIN_91 64 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 64; CLK Node = 'MCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "UP2_TOP.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/UP2_TOP.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC7_C22 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_C22; Fanout = 10; REG Node = 'lpm_counter:cntr_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { MCLK lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.700 ns) 16.300 ns dek7seg:dek3\|Mux7~0 3 COMB LC1_A9 7 " "Info: 3: + IC(5.200 ns) + CELL(2.700 ns) = 16.300 ns; Loc. = LC1_A9; Fanout = 7; COMB Node = 'dek7seg:dek3\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] dek7seg:dek3|Mux7~0 } "NODE_NAME" } } { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.700 ns) 22.900 ns dek7seg:dek3\|seg\[6\] 4 REG LC3_A22 1 " "Info: 4: + IC(3.900 ns) + CELL(2.700 ns) = 22.900 ns; Loc. = LC3_A22; Fanout = 1; REG Node = 'dek7seg:dek3\|seg\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { dek7seg:dek3|Mux7~0 dek7seg:dek3|seg[6] } "NODE_NAME" } } { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.700 ns ( 42.36 % ) " "Info: Total cell delay = 9.700 ns ( 42.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.200 ns ( 57.64 % ) " "Info: Total interconnect delay = 13.200 ns ( 57.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.900 ns" { MCLK lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] dek7seg:dek3|Mux7~0 dek7seg:dek3|seg[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.900 ns" { MCLK {} MCLK~out {} lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} dek7seg:dek3|Mux7~0 {} dek7seg:dek3|seg[6] {} } { 0.000ns 0.000ns 4.100ns 5.200ns 3.900ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.900 ns + Longest register pin " "Info: + Longest register to pin delay is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dek7seg:dek3\|seg\[6\] 1 REG LC3_A22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_A22; Fanout = 1; REG Node = 'dek7seg:dek3\|seg\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dek7seg:dek3|seg[6] } "NODE_NAME" } } { "dek7seg.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/dek7seg.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(5.000 ns) 5.900 ns DISP3\[6\] 2 PIN PIN_202 0 " "Info: 2: + IC(0.900 ns) + CELL(5.000 ns) = 5.900 ns; Loc. = PIN_202; Fanout = 0; PIN Node = 'DISP3\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { dek7seg:dek3|seg[6] DISP3[6] } "NODE_NAME" } } { "UP2_TOP.v" "" { Text "C:/Documents and Settings/student/Moje dokumenty/Pobrane/UP2_TOP/UP2_TOP.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 84.75 % ) " "Info: Total cell delay = 5.000 ns ( 84.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 15.25 % ) " "Info: Total interconnect delay = 0.900 ns ( 15.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { dek7seg:dek3|seg[6] DISP3[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { dek7seg:dek3|seg[6] {} DISP3[6] {} } { 0.000ns 0.900ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.900 ns" { MCLK lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] dek7seg:dek3|Mux7~0 dek7seg:dek3|seg[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.900 ns" { MCLK {} MCLK~out {} lpm_counter:cntr_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} dek7seg:dek3|Mux7~0 {} dek7seg:dek3|seg[6] {} } { 0.000ns 0.000ns 4.100ns 5.200ns 3.900ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { dek7seg:dek3|seg[6] DISP3[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { dek7seg:dek3|seg[6] {} DISP3[6] {} } { 0.000ns 0.900ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 32 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 12:32:51 2015 " "Info: Processing ended: Fri Dec 11 12:32:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
