--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7117 paths analyzed, 600 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.856ns.
--------------------------------------------------------------------------------

Paths for end point kbd/data_cur_5 (SLICE_X52Y31.AX), 92 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kbd/data_cur_6 (FF)
  Destination:          kbd/data_cur_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.821ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kbd/data_cur_6 to kbd/data_cur_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y31.BQ      Tcko                  0.408   kbd/data_cur<6>
                                                       kbd/data_cur_6
    SLICE_X45Y32.C4      net (fanout=18)       1.184   kbd/data_cur<6>
    SLICE_X45Y32.C       Tilo                  0.259   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT623
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT2101_SW0
    SLICE_X45Y32.B4      net (fanout=1)        0.327   N23
    SLICE_X45Y32.B       Tilo                  0.259   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT623
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT2101
    SLICE_X45Y32.D2      net (fanout=2)        0.436   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT2101
    SLICE_X45Y32.D       Tilo                  0.259   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT623
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT6231
    SLICE_X49Y31.B2      net (fanout=7)        0.931   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT623
    SLICE_X49Y31.B       Tilo                  0.259   kbd/data_cur_5_1
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT5610
    SLICE_X49Y31.A5      net (fanout=1)        0.187   kbd/col_ix[1]_data_cur[23]_wide_mux_54_OUT<5>
    SLICE_X49Y31.A       Tilo                  0.259   kbd/data_cur_5_1
                                                       kbd/data_cur_5_dpot
    SLICE_X52Y31.AX      net (fanout=1)        0.917   kbd/data_cur_5_dpot
    SLICE_X52Y31.CLK     Tdick                 0.136   kbd/data_cur<6>
                                                       kbd/data_cur_5
    -------------------------------------------------  ---------------------------
    Total                                      5.821ns (1.839ns logic, 3.982ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kbd/data_cur_3_1 (FF)
  Destination:          kbd/data_cur_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.679ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.441 - 0.462)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kbd/data_cur_3_1 to kbd/data_cur_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y32.AQ      Tcko                  0.447   kbd/data_cur_3_2
                                                       kbd/data_cur_3_1
    SLICE_X50Y33.D1      net (fanout=4)        1.646   kbd/data_cur_3_1
    SLICE_X50Y33.D       Tilo                  0.203   kbd/data_cur<4>
                                                       kbd/GND_2_o_data_cur[7]_LessThan_19_o1
    SLICE_X48Y33.B1      net (fanout=4)        0.830   kbd/GND_2_o_data_cur[7]_LessThan_19_o
    SLICE_X48Y33.B       Tilo                  0.205   N41
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT569
    SLICE_X49Y31.B3      net (fanout=1)        0.590   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT568
    SLICE_X49Y31.B       Tilo                  0.259   kbd/data_cur_5_1
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT5610
    SLICE_X49Y31.A5      net (fanout=1)        0.187   kbd/col_ix[1]_data_cur[23]_wide_mux_54_OUT<5>
    SLICE_X49Y31.A       Tilo                  0.259   kbd/data_cur_5_1
                                                       kbd/data_cur_5_dpot
    SLICE_X52Y31.AX      net (fanout=1)        0.917   kbd/data_cur_5_dpot
    SLICE_X52Y31.CLK     Tdick                 0.136   kbd/data_cur<6>
                                                       kbd/data_cur_5
    -------------------------------------------------  ---------------------------
    Total                                      5.679ns (1.509ns logic, 4.170ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kbd/data_cur_3_2 (FF)
  Destination:          kbd/data_cur_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.612ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.441 - 0.462)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kbd/data_cur_3_2 to kbd/data_cur_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y32.BQ      Tcko                  0.447   kbd/data_cur_3_2
                                                       kbd/data_cur_3_2
    SLICE_X49Y32.B1      net (fanout=2)        1.349   kbd/data_cur_3_2
    SLICE_X49Y32.B       Tilo                  0.259   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT475
                                                       kbd/Msub_data_cur[7]_GND_2_o_sub_23_OUT_cy<3>11
    SLICE_X49Y32.A4      net (fanout=2)        0.444   kbd/Msub_data_cur[7]_GND_2_o_sub_23_OUT_cy<3>
    SLICE_X49Y32.A       Tilo                  0.259   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT475
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT567
    SLICE_X48Y32.D2      net (fanout=1)        0.612   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT566
    SLICE_X48Y32.D       Tilo                  0.205   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT567
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT568
    SLICE_X49Y31.B6      net (fanout=1)        0.279   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT567
    SLICE_X49Y31.B       Tilo                  0.259   kbd/data_cur_5_1
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT5610
    SLICE_X49Y31.A5      net (fanout=1)        0.187   kbd/col_ix[1]_data_cur[23]_wide_mux_54_OUT<5>
    SLICE_X49Y31.A       Tilo                  0.259   kbd/data_cur_5_1
                                                       kbd/data_cur_5_dpot
    SLICE_X52Y31.AX      net (fanout=1)        0.917   kbd/data_cur_5_dpot
    SLICE_X52Y31.CLK     Tdick                 0.136   kbd/data_cur<6>
                                                       kbd/data_cur_5
    -------------------------------------------------  ---------------------------
    Total                                      5.612ns (1.824ns logic, 3.788ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point kbd/data_cur_2 (SLICE_X51Y32.BX), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kbd/data_cur_3_1 (FF)
  Destination:          kbd/data_cur_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.777ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.156 - 0.165)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kbd/data_cur_3_1 to kbd/data_cur_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y32.AQ      Tcko                  0.447   kbd/data_cur_3_2
                                                       kbd/data_cur_3_1
    SLICE_X50Y33.D1      net (fanout=4)        1.646   kbd/data_cur_3_1
    SLICE_X50Y33.D       Tilo                  0.203   kbd/data_cur<4>
                                                       kbd/GND_2_o_data_cur[7]_LessThan_19_o1
    SLICE_X51Y33.D4      net (fanout=4)        0.358   kbd/GND_2_o_data_cur[7]_LessThan_19_o
    SLICE_X51Y33.D       Tilo                  0.259   kbd/data_cur_2_1
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT5111
    SLICE_X51Y33.C1      net (fanout=2)        0.823   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT511
    SLICE_X51Y33.C       Tilo                  0.259   kbd/data_cur_2_1
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT474
    SLICE_X51Y33.B3      net (fanout=1)        0.633   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT473
    SLICE_X51Y33.B       Tilo                  0.259   kbd/data_cur_2_1
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT479
    SLICE_X51Y33.A5      net (fanout=1)        0.187   kbd/col_ix[1]_data_cur[23]_wide_mux_54_OUT<2>
    SLICE_X51Y33.A       Tilo                  0.259   kbd/data_cur_2_1
                                                       kbd/data_cur_2_dpot
    SLICE_X51Y32.BX      net (fanout=1)        0.381   kbd/data_cur_2_dpot
    SLICE_X51Y32.CLK     Tdick                 0.063   kbd/data_cur<3>
                                                       kbd/data_cur_2
    -------------------------------------------------  ---------------------------
    Total                                      5.777ns (1.749ns logic, 4.028ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kbd/data_cur_6 (FF)
  Destination:          kbd/data_cur_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.265ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.443 - 0.460)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kbd/data_cur_6 to kbd/data_cur_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y31.BQ      Tcko                  0.408   kbd/data_cur<6>
                                                       kbd/data_cur_6
    SLICE_X45Y32.C4      net (fanout=18)       1.184   kbd/data_cur<6>
    SLICE_X45Y32.C       Tilo                  0.259   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT623
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT2101_SW0
    SLICE_X45Y32.B4      net (fanout=1)        0.327   N23
    SLICE_X45Y32.B       Tilo                  0.259   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT623
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT2101
    SLICE_X45Y32.D2      net (fanout=2)        0.436   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT2101
    SLICE_X45Y32.D       Tilo                  0.259   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT623
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT6231
    SLICE_X51Y33.B4      net (fanout=7)        0.984   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT623
    SLICE_X51Y33.B       Tilo                  0.259   kbd/data_cur_2_1
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT479
    SLICE_X51Y33.A5      net (fanout=1)        0.187   kbd/col_ix[1]_data_cur[23]_wide_mux_54_OUT<2>
    SLICE_X51Y33.A       Tilo                  0.259   kbd/data_cur_2_1
                                                       kbd/data_cur_2_dpot
    SLICE_X51Y32.BX      net (fanout=1)        0.381   kbd/data_cur_2_dpot
    SLICE_X51Y32.CLK     Tdick                 0.063   kbd/data_cur<3>
                                                       kbd/data_cur_2
    -------------------------------------------------  ---------------------------
    Total                                      5.265ns (1.766ns logic, 3.499ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kbd/data_cur_2_1 (FF)
  Destination:          kbd/data_cur_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.253ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.156 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kbd/data_cur_2_1 to kbd/data_cur_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y33.AQ      Tcko                  0.391   kbd/data_cur_2_1
                                                       kbd/data_cur_2_1
    SLICE_X50Y33.D2      net (fanout=5)        1.178   kbd/data_cur_2_1
    SLICE_X50Y33.D       Tilo                  0.203   kbd/data_cur<4>
                                                       kbd/GND_2_o_data_cur[7]_LessThan_19_o1
    SLICE_X51Y33.D4      net (fanout=4)        0.358   kbd/GND_2_o_data_cur[7]_LessThan_19_o
    SLICE_X51Y33.D       Tilo                  0.259   kbd/data_cur_2_1
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT5111
    SLICE_X51Y33.C1      net (fanout=2)        0.823   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT511
    SLICE_X51Y33.C       Tilo                  0.259   kbd/data_cur_2_1
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT474
    SLICE_X51Y33.B3      net (fanout=1)        0.633   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT473
    SLICE_X51Y33.B       Tilo                  0.259   kbd/data_cur_2_1
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT479
    SLICE_X51Y33.A5      net (fanout=1)        0.187   kbd/col_ix[1]_data_cur[23]_wide_mux_54_OUT<2>
    SLICE_X51Y33.A       Tilo                  0.259   kbd/data_cur_2_1
                                                       kbd/data_cur_2_dpot
    SLICE_X51Y32.BX      net (fanout=1)        0.381   kbd/data_cur_2_dpot
    SLICE_X51Y32.CLK     Tdick                 0.063   kbd/data_cur<3>
                                                       kbd/data_cur_2
    -------------------------------------------------  ---------------------------
    Total                                      5.253ns (1.693ns logic, 3.560ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point kbd/data_cur_13_1 (SLICE_X48Y38.A2), 92 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kbd/data_cur_8_1 (FF)
  Destination:          kbd/data_cur_13_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.426ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.325 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kbd/data_cur_8_1 to kbd/data_cur_13_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y38.AQ      Tcko                  0.391   kbd/data_cur_8_1
                                                       kbd/data_cur_8_1
    SLICE_X47Y37.D3      net (fanout=4)        0.936   kbd/data_cur_8_1
    SLICE_X47Y37.D       Tilo                  0.259   kbd/data_cur<16>
                                                       kbd/GND_2_o_data_cur[15]_LessThan_34_o1_SW0
    SLICE_X50Y38.A3      net (fanout=2)        0.890   N39
    SLICE_X50Y38.A       Tilo                  0.203   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT59
                                                       kbd/GND_2_o_data_cur[15]_LessThan_34_o1
    SLICE_X50Y38.C1      net (fanout=7)        0.492   kbd/GND_2_o_data_cur[15]_LessThan_34_o
    SLICE_X50Y38.C       Tilo                  0.204   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT59
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT143
    SLICE_X48Y38.B3      net (fanout=1)        0.692   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT142
    SLICE_X48Y38.B       Tilo                  0.205   kbd/data_cur<14>
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT1410
    SLICE_X48Y38.A5      net (fanout=1)        0.169   kbd/col_ix[1]_data_cur[23]_wide_mux_54_OUT<13>
    SLICE_X48Y38.A       Tilo                  0.205   kbd/data_cur<14>
                                                       kbd/data_cur_13_dpot
    SLICE_X48Y38.A2      net (fanout=1)        0.567   kbd/data_cur_13_dpot
    SLICE_X48Y38.CLK     Tas                   0.213   kbd/data_cur<14>
                                                       kbd/data_cur_13_dpot_rt
                                                       kbd/data_cur_13_1
    -------------------------------------------------  ---------------------------
    Total                                      5.426ns (1.680ns logic, 3.746ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kbd/data_cur_13 (FF)
  Destination:          kbd/data_cur_13_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.329ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kbd/data_cur_13 to kbd/data_cur_13_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.AQ      Tcko                  0.408   kbd/data_cur<14>
                                                       kbd/data_cur_13
    SLICE_X52Y35.D1      net (fanout=19)       1.395   kbd/data_cur<13>
    SLICE_X52Y35.D       Tilo                  0.205   kbd/data_cur<12>
                                                       kbd/GND_2_o_data_cur[15]_LessThan_31_o1
    SLICE_X53Y38.B3      net (fanout=4)        0.665   kbd/GND_2_o_data_cur[15]_LessThan_31_o
    SLICE_X53Y38.B       Tilo                  0.259   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT143
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT144
    SLICE_X48Y38.B1      net (fanout=1)        1.038   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT143
    SLICE_X48Y38.B       Tilo                  0.205   kbd/data_cur<14>
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT1410
    SLICE_X48Y38.A5      net (fanout=1)        0.169   kbd/col_ix[1]_data_cur[23]_wide_mux_54_OUT<13>
    SLICE_X48Y38.A       Tilo                  0.205   kbd/data_cur<14>
                                                       kbd/data_cur_13_dpot
    SLICE_X48Y38.A2      net (fanout=1)        0.567   kbd/data_cur_13_dpot
    SLICE_X48Y38.CLK     Tas                   0.213   kbd/data_cur<14>
                                                       kbd/data_cur_13_dpot_rt
                                                       kbd/data_cur_13_1
    -------------------------------------------------  ---------------------------
    Total                                      5.329ns (1.495ns logic, 3.834ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kbd/data_cur_15 (FF)
  Destination:          kbd/data_cur_13_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.123ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.325 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kbd/data_cur_15 to kbd/data_cur_13_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y37.AQ      Tcko                  0.391   kbd/data_cur<16>
                                                       kbd/data_cur_15
    SLICE_X47Y37.D2      net (fanout=10)       0.633   kbd/data_cur<15>
    SLICE_X47Y37.D       Tilo                  0.259   kbd/data_cur<16>
                                                       kbd/GND_2_o_data_cur[15]_LessThan_34_o1_SW0
    SLICE_X50Y38.A3      net (fanout=2)        0.890   N39
    SLICE_X50Y38.A       Tilo                  0.203   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT59
                                                       kbd/GND_2_o_data_cur[15]_LessThan_34_o1
    SLICE_X50Y38.C1      net (fanout=7)        0.492   kbd/GND_2_o_data_cur[15]_LessThan_34_o
    SLICE_X50Y38.C       Tilo                  0.204   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT59
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT143
    SLICE_X48Y38.B3      net (fanout=1)        0.692   kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT142
    SLICE_X48Y38.B       Tilo                  0.205   kbd/data_cur<14>
                                                       kbd/Mmux_col_ix[1]_data_cur[23]_wide_mux_54_OUT1410
    SLICE_X48Y38.A5      net (fanout=1)        0.169   kbd/col_ix[1]_data_cur[23]_wide_mux_54_OUT<13>
    SLICE_X48Y38.A       Tilo                  0.205   kbd/data_cur<14>
                                                       kbd/data_cur_13_dpot
    SLICE_X48Y38.A2      net (fanout=1)        0.567   kbd/data_cur_13_dpot
    SLICE_X48Y38.CLK     Tas                   0.213   kbd/data_cur<14>
                                                       kbd/data_cur_13_dpot_rt
                                                       kbd/data_cur_13_1
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (1.680ns logic, 3.443ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point kbd/data_out_14 (SLICE_X36Y24.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kbd/data_out_14 (FF)
  Destination:          kbd/data_out_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: kbd/data_out_14 to kbd/data_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.DQ      Tcko                  0.200   kbd/data_out<14>
                                                       kbd/data_out_14
    SLICE_X36Y24.D6      net (fanout=2)        0.022   kbd/data_out<14>
    SLICE_X36Y24.CLK     Tah         (-Th)    -0.190   kbd/data_out<14>
                                                       kbd/data_out_14_dpot
                                                       kbd/data_out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point kbd/data_out_23 (SLICE_X36Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kbd/data_out_23 (FF)
  Destination:          kbd/data_out_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: kbd/data_out_23 to kbd/data_out_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y30.AQ      Tcko                  0.200   kbd/data_out<23>
                                                       kbd/data_out_23
    SLICE_X36Y30.A6      net (fanout=2)        0.023   kbd/data_out<23>
    SLICE_X36Y30.CLK     Tah         (-Th)    -0.190   kbd/data_out<23>
                                                       kbd/data_out_23_dpot
                                                       kbd/data_out_23
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point kbd/data_out_0 (SLICE_X40Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kbd/data_out_0 (FF)
  Destination:          kbd/data_out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: kbd/data_out_0 to kbd/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y31.AQ      Tcko                  0.200   kbd/data_out<2>
                                                       kbd/data_out_0
    SLICE_X40Y31.A6      net (fanout=2)        0.025   kbd/data_out<0>
    SLICE_X40Y31.CLK     Tah         (-Th)    -0.190   kbd/data_out<2>
                                                       kbd/data_out_0_dpot
                                                       kbd/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X24Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_1/CK
  Location pin: SLICE_X24Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.856|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7117 paths, 0 nets, and 1550 connections

Design statistics:
   Minimum period:   5.856ns{1}   (Maximum frequency: 170.765MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 21 04:33:46 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 407 MB



