// Seed: 3911408125
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    output id_2
);
  defparam id_3.id_4 = 1'b0;
  assign id_0 = id_1;
  logic id_5;
  logic id_6 = id_3;
  if (id_5) begin
    defparam id_7.id_8 = "";
  end
  logic id_9;
  assign id_5 = "" == 1;
  logic id_10 = id_6;
  assign id_3 = 0;
  logic id_11;
  assign id_11 = id_4;
  logic id_12;
  logic id_13;
  id_14 :
  assert property (@(negedge id_14) id_1 - 1)
  else;
  assign id_12 = id_3;
  type_23(
      ~(1), id_10, id_12, id_13
  );
  integer id_15;
endmodule
