module module_0 (
    input logic id_1,
    output logic id_2,
    input logic [!  id_1[id_2[id_1]] : 1] id_3,
    output id_4,
    id_5,
    output [id_5 : id_2] id_6,
    id_7
);
  assign id_4 = id_4;
endmodule
