Classic Timing Analyzer report for Lab2
Thu Sep 17 12:22:40 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tco
  9. tpd
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                 ; To                                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 14.774 ns                        ; Block3:inst2|74669:inst|15                                                                           ; Dc[8]                                                                                               ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 11.027 ns                        ; mod[0]                                                                                               ; Dc[8]                                                                                               ; --         ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 270.49 MHz ( period = 3.697 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Lab2:inst|74669:inst|29                                                                              ; Lab2:inst|inst20                                                                                    ; CLK        ; CLK      ; 12           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                      ;                                                                                                     ;            ;          ; 12           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; 270.49 MHz ( period = 3.697 ns )               ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; 272.70 MHz ( period = 3.667 ns )               ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; 272.70 MHz ( period = 3.667 ns )               ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; 272.70 MHz ( period = 3.667 ns )               ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; 272.70 MHz ( period = 3.667 ns )               ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; 286.37 MHz ( period = 3.492 ns )               ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; 286.37 MHz ( period = 3.492 ns )               ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; 286.37 MHz ( period = 3.492 ns )               ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; 286.37 MHz ( period = 3.492 ns )               ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; 412.20 MHz ( period = 2.426 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; 412.20 MHz ( period = 2.426 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; 412.20 MHz ( period = 2.426 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; 412.20 MHz ( period = 2.426 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; 423.01 MHz ( period = 2.364 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; 423.01 MHz ( period = 2.364 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; 423.01 MHz ( period = 2.364 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; 423.01 MHz ( period = 2.364 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.853 ns                ;
; N/A   ; 429.00 MHz ( period = 2.331 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; 429.00 MHz ( period = 2.331 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; 429.00 MHz ( period = 2.331 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; 429.00 MHz ( period = 2.331 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; 455.58 MHz ( period = 2.195 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; 455.58 MHz ( period = 2.195 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; 455.58 MHz ( period = 2.195 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; 455.58 MHz ( period = 2.195 ns )               ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; 458.09 MHz ( period = 2.183 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.999 ns                ;
; N/A   ; 458.09 MHz ( period = 2.183 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.999 ns                ;
; N/A   ; 458.09 MHz ( period = 2.183 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.999 ns                ;
; N/A   ; 458.09 MHz ( period = 2.183 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.999 ns                ;
; N/A   ; 467.07 MHz ( period = 2.141 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 467.07 MHz ( period = 2.141 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 467.07 MHz ( period = 2.141 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 467.07 MHz ( period = 2.141 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; 478.24 MHz ( period = 2.091 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; 478.24 MHz ( period = 2.091 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; 478.24 MHz ( period = 2.091 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; 478.24 MHz ( period = 2.091 ns )               ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block3:inst2|74669:inst|15                                                                           ; Block3:inst2|74669:inst|49                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.799 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.989 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.989 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.989 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.989 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block3:inst2|74669:inst|3                                                                            ; Block3:inst2|74669:inst|49                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.645 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block3:inst2|74669:inst|15                                                                           ; Block3:inst2|74669:inst|29                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block3:inst2|74669:inst|29                                                                           ; Block3:inst2|74669:inst|29                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block3:inst2|74669:inst|15                                                                           ; Block3:inst2|74669:inst|15                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block3:inst2|74669:inst|3                                                                            ; Block3:inst2|74669:inst|3                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block3:inst2|74669:inst|49                                                                           ; Block3:inst2|74669:inst|49                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block3:inst2|74669:inst|3                                                                            ; Block3:inst2|74669:inst|15                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.434 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block3:inst2|74669:inst|3                                                                            ; Block3:inst2|74669:inst|29                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.433 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block3:inst2|74669:inst|29                                                                           ; Block3:inst2|74669:inst|49                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 0.420 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Lab2:inst|74669:inst|3                                                                               ; Lab2:inst|74669:inst|29                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Lab2:inst|74669:inst|3                                                                               ; Lab2:inst|74669:inst|15                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.692 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Lab2:inst|74669:inst|29                                                                              ; Lab2:inst|74669:inst|29                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Lab2:inst|74669:inst|15                                                                              ; Lab2:inst|74669:inst|29                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.432 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Lab2:inst|74669:inst|15                                                                              ; Lab2:inst|74669:inst|15                                                                              ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Lab2:inst|74669:inst|3                                                                               ; Lab2:inst|74669:inst|3                                                                               ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                               ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                       ; To                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Lab2:inst|74669:inst|29    ; Lab2:inst|inst20           ; CLK        ; CLK      ; None                       ; None                       ; 0.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Lab2:inst|74669:inst|3     ; Lab2:inst|inst20           ; CLK        ; CLK      ; None                       ; None                       ; 0.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; Lab2:inst|74669:inst|15    ; Lab2:inst|inst20           ; CLK        ; CLK      ; None                       ; None                       ; 0.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74669:inst|29 ; Block3:inst2|74669:inst|49 ; CLK        ; CLK      ; None                       ; None                       ; 0.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74669:inst|3  ; Block3:inst2|74669:inst|29 ; CLK        ; CLK      ; None                       ; None                       ; 0.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74669:inst|3  ; Block3:inst2|74669:inst|15 ; CLK        ; CLK      ; None                       ; None                       ; 0.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74669:inst|29 ; Block3:inst2|74669:inst|29 ; CLK        ; CLK      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74669:inst|15 ; Block3:inst2|74669:inst|15 ; CLK        ; CLK      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74669:inst|3  ; Block3:inst2|74669:inst|3  ; CLK        ; CLK      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74669:inst|49 ; Block3:inst2|74669:inst|49 ; CLK        ; CLK      ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74669:inst|15 ; Block3:inst2|74669:inst|29 ; CLK        ; CLK      ; None                       ; None                       ; 0.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|74669:inst|3  ; Block3:inst2|74669:inst|49 ; CLK        ; CLK      ; None                       ; None                       ; 0.645 ns                 ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                           ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                ; To     ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 14.774 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[8]  ; CLK        ;
; N/A   ; None         ; 14.691 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[8]  ; CLK        ;
; N/A   ; None         ; 14.618 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[12] ; CLK        ;
; N/A   ; None         ; 14.549 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[12] ; CLK        ;
; N/A   ; None         ; 14.429 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[15] ; CLK        ;
; N/A   ; None         ; 14.360 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[15] ; CLK        ;
; N/A   ; None         ; 14.151 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[10] ; CLK        ;
; N/A   ; None         ; 14.137 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[8]  ; CLK        ;
; N/A   ; None         ; 14.123 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[10] ; CLK        ;
; N/A   ; None         ; 14.058 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[13] ; CLK        ;
; N/A   ; None         ; 14.031 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[8]  ; CLK        ;
; N/A   ; None         ; 13.993 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[7]  ; CLK        ;
; N/A   ; None         ; 13.989 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[13] ; CLK        ;
; N/A   ; None         ; 13.935 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[11] ; CLK        ;
; N/A   ; None         ; 13.929 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[5]  ; CLK        ;
; N/A   ; None         ; 13.924 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[7]  ; CLK        ;
; N/A   ; None         ; 13.915 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[11] ; CLK        ;
; N/A   ; None         ; 13.860 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[5]  ; CLK        ;
; N/A   ; None         ; 13.834 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[0]  ; CLK        ;
; N/A   ; None         ; 13.779 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[2]  ; CLK        ;
; N/A   ; None         ; 13.773 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[6]  ; CLK        ;
; N/A   ; None         ; 13.758 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[14] ; CLK        ;
; N/A   ; None         ; 13.751 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[0]  ; CLK        ;
; N/A   ; None         ; 13.751 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[2]  ; CLK        ;
; N/A   ; None         ; 13.734 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[12] ; CLK        ;
; N/A   ; None         ; 13.704 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[6]  ; CLK        ;
; N/A   ; None         ; 13.689 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[14] ; CLK        ;
; N/A   ; None         ; 13.626 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[15] ; CLK        ;
; N/A   ; None         ; 13.625 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[9]  ; CLK        ;
; N/A   ; None         ; 13.606 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[15] ; CLK        ;
; N/A   ; None         ; 13.554 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[4]  ; CLK        ;
; N/A   ; None         ; 13.542 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[7]  ; CLK        ;
; N/A   ; None         ; 13.527 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[3]  ; CLK        ;
; N/A   ; None         ; 13.522 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[7]  ; CLK        ;
; N/A   ; None         ; 13.507 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[3]  ; CLK        ;
; N/A   ; None         ; 13.486 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[9]  ; CLK        ;
; N/A   ; None         ; 13.485 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[4]  ; CLK        ;
; N/A   ; None         ; 13.473 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[11] ; CLK        ;
; N/A   ; None         ; 13.456 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[12] ; CLK        ;
; N/A   ; None         ; 13.444 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[5]  ; CLK        ;
; N/A   ; None         ; 13.395 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[10] ; CLK        ;
; N/A   ; None         ; 13.369 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[13] ; CLK        ;
; N/A   ; None         ; 13.305 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[5]  ; CLK        ;
; N/A   ; None         ; 13.300 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[10] ; CLK        ;
; N/A   ; None         ; 13.237 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[1]  ; CLK        ;
; N/A   ; None         ; 13.230 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[13] ; CLK        ;
; N/A   ; None         ; 13.197 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[0]  ; CLK        ;
; N/A   ; None         ; 13.179 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[9]  ; CLK        ;
; N/A   ; None         ; 13.098 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[1]  ; CLK        ;
; N/A   ; None         ; 13.069 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[11] ; CLK        ;
; N/A   ; None         ; 13.056 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[0]  ; CLK        ;
; N/A   ; None         ; 13.023 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[2]  ; CLK        ;
; N/A   ; None         ; 12.950 ns  ; Lab2:inst|inst20                                                                                    ; CLK_in ; CLK        ;
; N/A   ; None         ; 12.943 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[3]  ; CLK        ;
; N/A   ; None         ; 12.893 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[2]  ; CLK        ;
; N/A   ; None         ; 12.871 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[6]  ; CLK        ;
; N/A   ; None         ; 12.868 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[1]  ; CLK        ;
; N/A   ; None         ; 12.863 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[14] ; CLK        ;
; N/A   ; None         ; 12.857 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[3]  ; CLK        ;
; N/A   ; None         ; 12.782 ns  ; Block3:inst2|74669:inst|29                                                                          ; Dc[1]  ; CLK        ;
; N/A   ; None         ; 12.774 ns  ; Block3:inst2|74669:inst|49                                                                          ; Dc[9]  ; CLK        ;
; N/A   ; None         ; 12.663 ns  ; Block3:inst2|74669:inst|3                                                                           ; Dc[4]  ; CLK        ;
; N/A   ; None         ; 12.604 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[6]  ; CLK        ;
; N/A   ; None         ; 12.592 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[14] ; CLK        ;
; N/A   ; None         ; 12.381 ns  ; Block3:inst2|74669:inst|15                                                                          ; Dc[4]  ; CLK        ;
; N/A   ; None         ; 12.352 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[8]  ; CLK        ;
; N/A   ; None         ; 12.249 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[8]  ; CLK        ;
; N/A   ; None         ; 12.187 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[8]  ; CLK        ;
; N/A   ; None         ; 12.018 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[8]  ; CLK        ;
; N/A   ; None         ; 11.608 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[10] ; CLK        ;
; N/A   ; None         ; 11.505 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[10] ; CLK        ;
; N/A   ; None         ; 11.443 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[10] ; CLK        ;
; N/A   ; None         ; 11.431 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[12] ; CLK        ;
; N/A   ; None         ; 11.412 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[0]  ; CLK        ;
; N/A   ; None         ; 11.328 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[12] ; CLK        ;
; N/A   ; None         ; 11.309 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[0]  ; CLK        ;
; N/A   ; None         ; 11.274 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[10] ; CLK        ;
; N/A   ; None         ; 11.266 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[12] ; CLK        ;
; N/A   ; None         ; 11.247 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[0]  ; CLK        ;
; N/A   ; None         ; 11.236 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[2]  ; CLK        ;
; N/A   ; None         ; 11.146 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[11] ; CLK        ;
; N/A   ; None         ; 11.133 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[2]  ; CLK        ;
; N/A   ; None         ; 11.097 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[12] ; CLK        ;
; N/A   ; None         ; 11.078 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[0]  ; CLK        ;
; N/A   ; None         ; 11.071 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[2]  ; CLK        ;
; N/A   ; None         ; 11.043 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[11] ; CLK        ;
; N/A   ; None         ; 10.981 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[11] ; CLK        ;
; N/A   ; None         ; 10.962 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[15] ; CLK        ;
; N/A   ; None         ; 10.902 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[2]  ; CLK        ;
; N/A   ; None         ; 10.876 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[7]  ; CLK        ;
; N/A   ; None         ; 10.859 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[15] ; CLK        ;
; N/A   ; None         ; 10.852 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[9]  ; CLK        ;
; N/A   ; None         ; 10.813 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[5]  ; CLK        ;
; N/A   ; None         ; 10.812 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[11] ; CLK        ;
; N/A   ; None         ; 10.797 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[15] ; CLK        ;
; N/A   ; None         ; 10.773 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[7]  ; CLK        ;
; N/A   ; None         ; 10.749 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[9]  ; CLK        ;
; N/A   ; None         ; 10.711 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[7]  ; CLK        ;
; N/A   ; None         ; 10.710 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[5]  ; CLK        ;
; N/A   ; None         ; 10.702 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[3]  ; CLK        ;
; N/A   ; None         ; 10.687 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[9]  ; CLK        ;
; N/A   ; None         ; 10.648 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[5]  ; CLK        ;
; N/A   ; None         ; 10.628 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[15] ; CLK        ;
; N/A   ; None         ; 10.627 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[1]  ; CLK        ;
; N/A   ; None         ; 10.599 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[3]  ; CLK        ;
; N/A   ; None         ; 10.591 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[13] ; CLK        ;
; N/A   ; None         ; 10.566 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[6]  ; CLK        ;
; N/A   ; None         ; 10.558 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[14] ; CLK        ;
; N/A   ; None         ; 10.542 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[7]  ; CLK        ;
; N/A   ; None         ; 10.537 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[3]  ; CLK        ;
; N/A   ; None         ; 10.524 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[1]  ; CLK        ;
; N/A   ; None         ; 10.518 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[9]  ; CLK        ;
; N/A   ; None         ; 10.488 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[13] ; CLK        ;
; N/A   ; None         ; 10.479 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[5]  ; CLK        ;
; N/A   ; None         ; 10.463 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[6]  ; CLK        ;
; N/A   ; None         ; 10.462 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[1]  ; CLK        ;
; N/A   ; None         ; 10.455 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[14] ; CLK        ;
; N/A   ; None         ; 10.426 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[13] ; CLK        ;
; N/A   ; None         ; 10.401 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[6]  ; CLK        ;
; N/A   ; None         ; 10.393 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[14] ; CLK        ;
; N/A   ; None         ; 10.368 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[3]  ; CLK        ;
; N/A   ; None         ; 10.360 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; Dc[4]  ; CLK        ;
; N/A   ; None         ; 10.293 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[1]  ; CLK        ;
; N/A   ; None         ; 10.257 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; Dc[4]  ; CLK        ;
; N/A   ; None         ; 10.257 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[13] ; CLK        ;
; N/A   ; None         ; 10.232 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[6]  ; CLK        ;
; N/A   ; None         ; 10.224 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[14] ; CLK        ;
; N/A   ; None         ; 10.195 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; Dc[4]  ; CLK        ;
; N/A   ; None         ; 10.026 ns  ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; Dc[4]  ; CLK        ;
; N/A   ; None         ; 9.254 ns   ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0] ; CLK_D  ; CLK        ;
; N/A   ; None         ; 9.151 ns   ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3] ; CLK_D  ; CLK        ;
; N/A   ; None         ; 9.089 ns   ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1] ; CLK_D  ; CLK        ;
; N/A   ; None         ; 8.920 ns   ; Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2] ; CLK_D  ; CLK        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------+--------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+--------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To     ;
+-------+-------------------+-----------------+--------+--------+
; N/A   ; None              ; 11.027 ns       ; mod[0] ; Dc[8]  ;
; N/A   ; None              ; 10.358 ns       ; mod[1] ; Dc[8]  ;
; N/A   ; None              ; 10.291 ns       ; mod[0] ; Dc[10] ;
; N/A   ; None              ; 10.191 ns       ; mod[0] ; Dc[12] ;
; N/A   ; None              ; 10.087 ns       ; mod[0] ; Dc[0]  ;
; N/A   ; None              ; 9.966 ns        ; mod[1] ; Dc[12] ;
; N/A   ; None              ; 9.919 ns        ; mod[0] ; Dc[2]  ;
; N/A   ; None              ; 9.867 ns        ; mod[1] ; Dc[11] ;
; N/A   ; None              ; 9.617 ns        ; mod[1] ; Dc[10] ;
; N/A   ; None              ; 9.573 ns        ; mod[1] ; Dc[9]  ;
; N/A   ; None              ; 9.446 ns        ; mod[1] ; Dc[7]  ;
; N/A   ; None              ; 9.417 ns        ; mod[1] ; Dc[0]  ;
; N/A   ; None              ; 9.403 ns        ; mod[1] ; Dc[3]  ;
; N/A   ; None              ; 9.383 ns        ; mod[1] ; Dc[5]  ;
; N/A   ; None              ; 9.363 ns        ; mod[1] ; Dc[15] ;
; N/A   ; None              ; 9.353 ns        ; mod[0] ; Dc[5]  ;
; N/A   ; None              ; 9.346 ns        ; mod[0] ; Dc[11] ;
; N/A   ; None              ; 9.340 ns        ; mod[0] ; Dc[6]  ;
; N/A   ; None              ; 9.332 ns        ; mod[0] ; Dc[14] ;
; N/A   ; None              ; 9.328 ns        ; mod[1] ; Dc[1]  ;
; N/A   ; None              ; 9.278 ns        ; mod[0] ; Dc[15] ;
; N/A   ; None              ; 9.244 ns        ; mod[1] ; Dc[2]  ;
; N/A   ; None              ; 9.226 ns        ; mod[0] ; Dc[7]  ;
; N/A   ; None              ; 9.120 ns        ; mod[0] ; Dc[4]  ;
; N/A   ; None              ; 9.113 ns        ; mod[1] ; Dc[6]  ;
; N/A   ; None              ; 9.105 ns        ; mod[1] ; Dc[14] ;
; N/A   ; None              ; 9.052 ns        ; mod[0] ; Dc[9]  ;
; N/A   ; None              ; 8.958 ns        ; mod[1] ; Dc[13] ;
; N/A   ; None              ; 8.906 ns        ; mod[0] ; Dc[13] ;
; N/A   ; None              ; 8.895 ns        ; mod[1] ; Dc[4]  ;
; N/A   ; None              ; 8.734 ns        ; mod[0] ; Dc[3]  ;
; N/A   ; None              ; 8.659 ns        ; mod[0] ; Dc[1]  ;
+-------+-------------------+-----------------+--------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 17 12:22:40 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Lab2:inst|74669:inst|3" as buffer
    Info: Detected ripple clock "Lab2:inst|74669:inst|29" as buffer
    Info: Detected ripple clock "Lab2:inst|74669:inst|15" as buffer
    Info: Detected gated clock "Lab2:inst|inst23" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "Block2:inst1|lpm_compare0:inst17|lpm_compare:lpm_compare_component|cmpr_mni:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "Block2:inst1|lpm_compare1:inst33|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|aeb_int" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]" as buffer
Info: Clock "CLK" has Internal fmax of 270.49 MHz between source register "Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]" and destination register "Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]" (period= 3.697 ns)
    Info: + Longest register to register delay is 1.707 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y26_N19; Fanout = 3; REG Node = 'Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]'
        Info: 2: + IC(0.240 ns) + CELL(0.228 ns) = 0.468 ns; Loc. = LCCOMB_X23_Y26_N10; Fanout = 9; COMB Node = 'Block2:inst1|inst36~0'
        Info: 3: + IC(0.206 ns) + CELL(0.053 ns) = 0.727 ns; Loc. = LCCOMB_X23_Y26_N8; Fanout = 4; COMB Node = 'Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|_~0'
        Info: 4: + IC(0.234 ns) + CELL(0.746 ns) = 1.707 ns; Loc. = LCFF_X23_Y26_N1; Fanout = 3; REG Node = 'Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.027 ns ( 60.16 % )
        Info: Total interconnect delay = 0.680 ns ( 39.84 % )
    Info: - Smallest clock skew is -1.806 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 4.179 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H9; Fanout = 7; CLK Node = 'CLK'
            Info: 2: + IC(1.245 ns) + CELL(0.712 ns) = 2.764 ns; Loc. = LCFF_X27_Y26_N7; Fanout = 3; REG Node = 'Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[3]'
            Info: 3: + IC(0.512 ns) + CELL(0.053 ns) = 3.329 ns; Loc. = LCCOMB_X23_Y26_N30; Fanout = 6; COMB Node = 'Block2:inst1|lpm_compare1:inst33|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|aeb_int'
            Info: 4: + IC(0.232 ns) + CELL(0.618 ns) = 4.179 ns; Loc. = LCFF_X23_Y26_N1; Fanout = 3; REG Node = 'Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.190 ns ( 52.40 % )
            Info: Total interconnect delay = 1.989 ns ( 47.60 % )
        Info: - Longest clock path from clock "CLK" to source register is 5.985 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H9; Fanout = 7; CLK Node = 'CLK'
            Info: 2: + IC(1.245 ns) + CELL(0.712 ns) = 2.764 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]'
            Info: 3: + IC(0.526 ns) + CELL(0.366 ns) = 3.656 ns; Loc. = LCCOMB_X23_Y26_N30; Fanout = 6; COMB Node = 'Block2:inst1|lpm_compare1:inst33|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|aeb_int'
            Info: 4: + IC(1.048 ns) + CELL(0.000 ns) = 4.704 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Block2:inst1|lpm_compare1:inst33|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|aeb_int~clkctrl'
            Info: 5: + IC(0.663 ns) + CELL(0.618 ns) = 5.985 ns; Loc. = LCFF_X23_Y26_N19; Fanout = 3; REG Node = 'Block2:inst1|lpm_counter0:inst11|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[1]'
            Info: Total cell delay = 2.503 ns ( 41.82 % )
            Info: Total interconnect delay = 3.482 ns ( 58.18 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Lab2:inst|74669:inst|29" and destination pin or register "Lab2:inst|inst20" for clock "CLK" (Hold time is 5.29 ns)
    Info: + Largest clock skew is 5.840 ns
        Info: + Longest clock path from clock "CLK" to destination register is 8.127 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H9; Fanout = 7; CLK Node = 'CLK'
            Info: 2: + IC(0.862 ns) + CELL(0.712 ns) = 2.381 ns; Loc. = LCFF_X33_Y26_N29; Fanout = 5; REG Node = 'Lab2:inst|74669:inst|3'
            Info: 3: + IC(2.236 ns) + CELL(0.272 ns) = 4.889 ns; Loc. = LCCOMB_X33_Y26_N22; Fanout = 1; COMB Node = 'Lab2:inst|inst23'
            Info: 4: + IC(2.620 ns) + CELL(0.618 ns) = 8.127 ns; Loc. = LCFF_X33_Y26_N27; Fanout = 1; REG Node = 'Lab2:inst|inst20'
            Info: Total cell delay = 2.409 ns ( 29.64 % )
            Info: Total interconnect delay = 5.718 ns ( 70.36 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.287 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H9; Fanout = 7; CLK Node = 'CLK'
            Info: 2: + IC(0.862 ns) + CELL(0.618 ns) = 2.287 ns; Loc. = LCFF_X33_Y26_N25; Fanout = 3; REG Node = 'Lab2:inst|74669:inst|29'
            Info: Total cell delay = 1.425 ns ( 62.31 % )
            Info: Total interconnect delay = 0.862 ns ( 37.69 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.605 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y26_N25; Fanout = 3; REG Node = 'Lab2:inst|74669:inst|29'
        Info: 2: + IC(0.225 ns) + CELL(0.225 ns) = 0.450 ns; Loc. = LCCOMB_X33_Y26_N26; Fanout = 1; COMB Node = 'Lab2:inst|inst31'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.605 ns; Loc. = LCFF_X33_Y26_N27; Fanout = 1; REG Node = 'Lab2:inst|inst20'
        Info: Total cell delay = 0.380 ns ( 62.81 % )
        Info: Total interconnect delay = 0.225 ns ( 37.19 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tco from clock "CLK" to destination pin "Dc[8]" through register "Block3:inst2|74669:inst|15" is 14.774 ns
    Info: + Longest clock path from clock "CLK" to source register is 8.583 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H9; Fanout = 7; CLK Node = 'CLK'
        Info: 2: + IC(1.245 ns) + CELL(0.712 ns) = 2.764 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]'
        Info: 3: + IC(0.526 ns) + CELL(0.366 ns) = 3.656 ns; Loc. = LCCOMB_X23_Y26_N30; Fanout = 6; COMB Node = 'Block2:inst1|lpm_compare1:inst33|lpm_compare:lpm_compare_component|cmpr_1jj:auto_generated|aeb_int'
        Info: 4: + IC(0.232 ns) + CELL(0.712 ns) = 4.600 ns; Loc. = LCFF_X23_Y26_N1; Fanout = 3; REG Node = 'Block2:inst1|lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_i1k:auto_generated|safe_q[0]'
        Info: 5: + IC(0.252 ns) + CELL(0.346 ns) = 5.198 ns; Loc. = LCCOMB_X23_Y26_N28; Fanout = 17; COMB Node = 'Block2:inst1|lpm_compare0:inst17|lpm_compare:lpm_compare_component|cmpr_mni:auto_generated|aneb_result_wire[0]'
        Info: 6: + IC(2.070 ns) + CELL(0.000 ns) = 7.268 ns; Loc. = CLKCTRL_G8; Fanout = 4; COMB Node = 'Block2:inst1|lpm_compare0:inst17|lpm_compare:lpm_compare_component|cmpr_mni:auto_generated|aneb_result_wire[0]~clkctrl'
        Info: 7: + IC(0.697 ns) + CELL(0.618 ns) = 8.583 ns; Loc. = LCFF_X27_Y11_N31; Fanout = 11; REG Node = 'Block3:inst2|74669:inst|15'
        Info: Total cell delay = 3.561 ns ( 41.49 % )
        Info: Total interconnect delay = 5.022 ns ( 58.51 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.097 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N31; Fanout = 11; REG Node = 'Block3:inst2|74669:inst|15'
        Info: 2: + IC(0.278 ns) + CELL(0.366 ns) = 0.644 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 2; COMB Node = 'Block3:inst2|74154:inst1|32~0'
        Info: 3: + IC(0.594 ns) + CELL(0.366 ns) = 1.604 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 1; COMB Node = 'Block3:inst2|inst9[8]'
        Info: 4: + IC(2.379 ns) + CELL(2.114 ns) = 6.097 ns; Loc. = PIN_P16; Fanout = 0; PIN Node = 'Dc[8]'
        Info: Total cell delay = 2.846 ns ( 46.68 % )
        Info: Total interconnect delay = 3.251 ns ( 53.32 % )
Info: Longest tpd from source pin "mod[0]" to destination pin "Dc[8]" is 11.027 ns
    Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 14; PIN Node = 'mod[0]'
    Info: 2: + IC(4.537 ns) + CELL(0.228 ns) = 5.574 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 2; COMB Node = 'Block3:inst2|74154:inst1|32~0'
    Info: 3: + IC(0.594 ns) + CELL(0.366 ns) = 6.534 ns; Loc. = LCCOMB_X27_Y12_N12; Fanout = 1; COMB Node = 'Block3:inst2|inst9[8]'
    Info: 4: + IC(2.379 ns) + CELL(2.114 ns) = 11.027 ns; Loc. = PIN_P16; Fanout = 0; PIN Node = 'Dc[8]'
    Info: Total cell delay = 3.517 ns ( 31.89 % )
    Info: Total interconnect delay = 7.510 ns ( 68.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Thu Sep 17 12:22:40 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


