
drone_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069e8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08006b88  08006b88  00007b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c14  08006c14  0000807c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006c14  08006c14  00007c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c1c  08006c1c  0000807c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c1c  08006c1c  00007c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006c20  08006c20  00007c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08006c24  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004614  2000007c  08006ca0  0000807c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004690  08006ca0  00008690  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000807c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017370  00000000  00000000  000080ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034cd  00000000  00000000  0001f41c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001460  00000000  00000000  000228f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fc4  00000000  00000000  00023d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001965e  00000000  00000000  00024d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016e06  00000000  00000000  0003e372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a30b  00000000  00000000  00055178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ef483  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059b8  00000000  00000000  000ef4c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000f4e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006b70 	.word	0x08006b70

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	08006b70 	.word	0x08006b70

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <Calculate_Reference>:
 */

#include "Drone_control.h"

void Calculate_Reference(Drone_Calculation_Typedef *dr,Drone_Control_Typedef *dc)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
	dr->picth_reference=(dc->RV-1500)*0.1f;//we can send reference direct from control
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	885b      	ldrh	r3, [r3, #2]
 80005ba:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80005be:	ee07 3a90 	vmov	s15, r3
 80005c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80005c6:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800063c <Calculate_Reference+0x90>
 80005ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	edc3 7a00 	vstr	s15, [r3]
	dr->roll_reference=(dc->RH-1500)*0.1f;
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	881b      	ldrh	r3, [r3, #0]
 80005d8:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80005dc:	ee07 3a90 	vmov	s15, r3
 80005e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80005e4:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800063c <Calculate_Reference+0x90>
 80005e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	edc3 7a01 	vstr	s15, [r3, #4]
	dr->yaw_reference=(dc->LH-1500)*0.1f;
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	88db      	ldrh	r3, [r3, #6]
 80005f6:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80005fa:	ee07 3a90 	vmov	s15, r3
 80005fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000602:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800063c <Calculate_Reference+0x90>
 8000606:	ee67 7a87 	vmul.f32	s15, s15, s14
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	edc3 7a02 	vstr	s15, [r3, #8]
	dr->high_reference=(dc->LV-1000)*10;
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	889b      	ldrh	r3, [r3, #4]
 8000614:	f5a3 727a 	sub.w	r2, r3, #1000	@ 0x3e8
 8000618:	4613      	mov	r3, r2
 800061a:	009b      	lsls	r3, r3, #2
 800061c:	4413      	add	r3, r2
 800061e:	005b      	lsls	r3, r3, #1
 8000620:	ee07 3a90 	vmov	s15, r3
 8000624:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
}
 800062e:	bf00      	nop
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	3dcccccd 	.word	0x3dcccccd

08000640 <escNormalOneshot125>:
	HAL_Delay(8000);
	HAL_Delay(1000);
}

void escNormalOneshot125(TIM_HandleTypeDef *htim,uint32_t speed,Timer_channel_enumTypedef CHANNEL)
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	60f8      	str	r0, [r7, #12]
 8000648:	60b9      	str	r1, [r7, #8]
 800064a:	4613      	mov	r3, r2
 800064c:	71fb      	strb	r3, [r7, #7]
	if(speed>=MAXIMUM_SPEED)
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	f642 1203 	movw	r2, #10499	@ 0x2903
 8000654:	4293      	cmp	r3, r2
 8000656:	d903      	bls.n	8000660 <escNormalOneshot125+0x20>
	{
		speed=MAXIMUM_SPEED;
 8000658:	f642 1304 	movw	r3, #10500	@ 0x2904
 800065c:	60bb      	str	r3, [r7, #8]
 800065e:	e004      	b.n	800066a <escNormalOneshot125+0x2a>
	}
	else if(speed<=MINIMUM_SPEED)
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d101      	bne.n	800066a <escNormalOneshot125+0x2a>
	{
		speed=MINIMUM_SPEED;
 8000666:	2300      	movs	r3, #0
 8000668:	60bb      	str	r3, [r7, #8]
	}
	switch(CHANNEL)
 800066a:	79fb      	ldrb	r3, [r7, #7]
 800066c:	2b0c      	cmp	r3, #12
 800066e:	d83d      	bhi.n	80006ec <escNormalOneshot125+0xac>
 8000670:	a201      	add	r2, pc, #4	@ (adr r2, 8000678 <escNormalOneshot125+0x38>)
 8000672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000676:	bf00      	nop
 8000678:	080006ad 	.word	0x080006ad
 800067c:	080006ed 	.word	0x080006ed
 8000680:	080006ed 	.word	0x080006ed
 8000684:	080006ed 	.word	0x080006ed
 8000688:	080006bd 	.word	0x080006bd
 800068c:	080006ed 	.word	0x080006ed
 8000690:	080006ed 	.word	0x080006ed
 8000694:	080006ed 	.word	0x080006ed
 8000698:	080006cd 	.word	0x080006cd
 800069c:	080006ed 	.word	0x080006ed
 80006a0:	080006ed 	.word	0x080006ed
 80006a4:	080006ed 	.word	0x080006ed
 80006a8:	080006dd 	.word	0x080006dd
	{
	case CHANNEL1:
		htim->Instance->CCR1=speed+MINIMUM_ESC_PWM;
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80006b6:	3304      	adds	r3, #4
 80006b8:	6353      	str	r3, [r2, #52]	@ 0x34
		break;
 80006ba:	e017      	b.n	80006ec <escNormalOneshot125+0xac>
	case CHANNEL2:
			htim->Instance->CCR2=speed+MINIMUM_ESC_PWM;
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	681a      	ldr	r2, [r3, #0]
 80006c0:	68bb      	ldr	r3, [r7, #8]
 80006c2:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80006c6:	3304      	adds	r3, #4
 80006c8:	6393      	str	r3, [r2, #56]	@ 0x38
			break;
 80006ca:	e00f      	b.n	80006ec <escNormalOneshot125+0xac>
	case CHANNEL3:
			htim->Instance->CCR3=speed+MINIMUM_ESC_PWM;
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	681a      	ldr	r2, [r3, #0]
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80006d6:	3304      	adds	r3, #4
 80006d8:	63d3      	str	r3, [r2, #60]	@ 0x3c
			break;
 80006da:	e007      	b.n	80006ec <escNormalOneshot125+0xac>
	case CHANNEL4:
			htim->Instance->CCR4=speed+MINIMUM_ESC_PWM;
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	681a      	ldr	r2, [r3, #0]
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 80006e6:	3304      	adds	r3, #4
 80006e8:	6413      	str	r3, [r2, #64]	@ 0x40
			break;
 80006ea:	bf00      	nop
	}
}
 80006ec:	bf00      	nop
 80006ee:	3714      	adds	r7, #20
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr

080006f8 <Control4Motor>:

void Control4Motor(TIM_HandleTypeDef *htim,Motor_speed_Typedef *speed)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
 8000700:	6039      	str	r1, [r7, #0]
	escNormalOneshot125(htim, speed->speed1, CHANNEL1);
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	2200      	movs	r2, #0
 8000708:	4619      	mov	r1, r3
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f7ff ff98 	bl	8000640 <escNormalOneshot125>
	escNormalOneshot125(htim, speed->speed2, CHANNEL2);
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	685b      	ldr	r3, [r3, #4]
 8000714:	2204      	movs	r2, #4
 8000716:	4619      	mov	r1, r3
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f7ff ff91 	bl	8000640 <escNormalOneshot125>
	escNormalOneshot125(htim, speed->speed3, CHANNEL3);
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	689b      	ldr	r3, [r3, #8]
 8000722:	2208      	movs	r2, #8
 8000724:	4619      	mov	r1, r3
 8000726:	6878      	ldr	r0, [r7, #4]
 8000728:	f7ff ff8a 	bl	8000640 <escNormalOneshot125>
	escNormalOneshot125(htim, speed->speed4, CHANNEL4);
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	68db      	ldr	r3, [r3, #12]
 8000730:	220c      	movs	r2, #12
 8000732:	4619      	mov	r1, r3
 8000734:	6878      	ldr	r0, [r7, #4]
 8000736:	f7ff ff83 	bl	8000640 <escNormalOneshot125>

}
 800073a:	bf00      	nop
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}

08000742 <pidControllersInit>:
 */

#include "PID.h"

void pidControllersInit(PIDControllers_Typedef* pid,float Kp,float Ki,float Kd,float to,float T,float upper_saturation,float lower_saturation)
{
 8000742:	b480      	push	{r7}
 8000744:	b089      	sub	sp, #36	@ 0x24
 8000746:	af00      	add	r7, sp, #0
 8000748:	61f8      	str	r0, [r7, #28]
 800074a:	ed87 0a06 	vstr	s0, [r7, #24]
 800074e:	edc7 0a05 	vstr	s1, [r7, #20]
 8000752:	ed87 1a04 	vstr	s2, [r7, #16]
 8000756:	edc7 1a03 	vstr	s3, [r7, #12]
 800075a:	ed87 2a02 	vstr	s4, [r7, #8]
 800075e:	edc7 2a01 	vstr	s5, [r7, #4]
 8000762:	ed87 3a00 	vstr	s6, [r7]
	pid->Kp=Kp;
 8000766:	69fb      	ldr	r3, [r7, #28]
 8000768:	69ba      	ldr	r2, [r7, #24]
 800076a:	601a      	str	r2, [r3, #0]
	pid->Ki=Ki;
 800076c:	69fb      	ldr	r3, [r7, #28]
 800076e:	697a      	ldr	r2, [r7, #20]
 8000770:	605a      	str	r2, [r3, #4]
	pid->Kd=Kd;
 8000772:	69fb      	ldr	r3, [r7, #28]
 8000774:	693a      	ldr	r2, [r7, #16]
 8000776:	609a      	str	r2, [r3, #8]
	pid->to=to;
 8000778:	69fb      	ldr	r3, [r7, #28]
 800077a:	68fa      	ldr	r2, [r7, #12]
 800077c:	60da      	str	r2, [r3, #12]
	pid->T=T;
 800077e:	69fb      	ldr	r3, [r7, #28]
 8000780:	68ba      	ldr	r2, [r7, #8]
 8000782:	611a      	str	r2, [r3, #16]

	pid->et=0;
 8000784:	69fb      	ldr	r3, [r7, #28]
 8000786:	f04f 0200 	mov.w	r2, #0
 800078a:	615a      	str	r2, [r3, #20]
	pid->ek1=0;
 800078c:	69fb      	ldr	r3, [r7, #28]
 800078e:	f04f 0200 	mov.w	r2, #0
 8000792:	619a      	str	r2, [r3, #24]

	pid->eKit=0;
 8000794:	69fb      	ldr	r3, [r7, #28]
 8000796:	f04f 0200 	mov.w	r2, #0
 800079a:	61da      	str	r2, [r3, #28]
	pid->eKik1=0;
 800079c:	69fb      	ldr	r3, [r7, #28]
 800079e:	f04f 0200 	mov.w	r2, #0
 80007a2:	621a      	str	r2, [r3, #32]

	pid->propotion=0;
 80007a4:	69fb      	ldr	r3, [r7, #28]
 80007a6:	f04f 0200 	mov.w	r2, #0
 80007aa:	625a      	str	r2, [r3, #36]	@ 0x24
	pid->integrator=0;
 80007ac:	69fb      	ldr	r3, [r7, #28]
 80007ae:	f04f 0200 	mov.w	r2, #0
 80007b2:	629a      	str	r2, [r3, #40]	@ 0x28
	pid->deviator=0;
 80007b4:	69fb      	ldr	r3, [r7, #28]
 80007b6:	f04f 0200 	mov.w	r2, #0
 80007ba:	631a      	str	r2, [r3, #48]	@ 0x30
	pid->integratork1=0;
 80007bc:	69fb      	ldr	r3, [r7, #28]
 80007be:	f04f 0200 	mov.w	r2, #0
 80007c2:	62da      	str	r2, [r3, #44]	@ 0x2c
	pid->deviatork1=0;
 80007c4:	69fb      	ldr	r3, [r7, #28]
 80007c6:	f04f 0200 	mov.w	r2, #0
 80007ca:	635a      	str	r2, [r3, #52]	@ 0x34

	pid->upper_saturation=upper_saturation;
 80007cc:	69fb      	ldr	r3, [r7, #28]
 80007ce:	687a      	ldr	r2, [r7, #4]
 80007d0:	641a      	str	r2, [r3, #64]	@ 0x40
	pid->lower_saturation=lower_saturation;
 80007d2:	69fb      	ldr	r3, [r7, #28]
 80007d4:	683a      	ldr	r2, [r7, #0]
 80007d6:	645a      	str	r2, [r3, #68]	@ 0x44

	pid->measurement=0;
 80007d8:	69fb      	ldr	r3, [r7, #28]
 80007da:	f04f 0200 	mov.w	r2, #0
 80007de:	639a      	str	r2, [r3, #56]	@ 0x38

	pid->u=0;
 80007e0:	69fb      	ldr	r3, [r7, #28]
 80007e2:	f04f 0200 	mov.w	r2, #0
 80007e6:	64da      	str	r2, [r3, #76]	@ 0x4c

}
 80007e8:	bf00      	nop
 80007ea:	3724      	adds	r7, #36	@ 0x24
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr

080007f4 <pidUpdate>:
	pid->Ki=Ki;
	pid->Kd=Kd;
}

float pidUpdate(PIDControllers_Typedef* pid,float measurement,float input)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b085      	sub	sp, #20
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	60f8      	str	r0, [r7, #12]
 80007fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8000800:	edc7 0a01 	vstr	s1, [r7, #4]
	//get pid input
	pid->expected=input;
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	687a      	ldr	r2, [r7, #4]
 8000808:	63da      	str	r2, [r3, #60]	@ 0x3c
	pid->measurement=measurement;
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	68ba      	ldr	r2, [r7, #8]
 800080e:	639a      	str	r2, [r3, #56]	@ 0x38
	pid->et=pid->expected-pid->measurement;
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800081c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	edc3 7a05 	vstr	s15, [r3, #20]
	{
		pid->eKik1=0;
		pid->eKit=0;
	}
#else
	pid->eKit=pid->et;
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	695a      	ldr	r2, [r3, #20]
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	61da      	str	r2, [r3, #28]
	pid->eKik1=pid->ek1;
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	699a      	ldr	r2, [r3, #24]
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	621a      	str	r2, [r3, #32]
#endif
	//PID calculation
	pid->propotion=pid->Kp*pid->et;
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	ed93 7a00 	vldr	s14, [r3]
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	edd3 7a05 	vldr	s15, [r3, #20]
 8000842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	pid->integrator=((pid->Ki*pid->T)/2)*(pid->eKit+pid->eKik1)+pid->integratork1;
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	ed93 7a01 	vldr	s14, [r3, #4]
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	edd3 7a04 	vldr	s15, [r3, #16]
 8000858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800085c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000860:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	edd3 6a07 	vldr	s13, [r3, #28]
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	edd3 7a08 	vldr	s15, [r3, #32]
 8000870:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000874:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800087e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	pid->deviator=((2*pid->Kd)/(2*pid->to+pid->T))*(pid->et-pid->ek1)+((2*pid->to-pid->T)
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	edd3 7a02 	vldr	s15, [r3, #8]
 800088e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	edd3 7a03 	vldr	s15, [r3, #12]
 8000898:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	edd3 7a04 	vldr	s15, [r3, #16]
 80008a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	edd3 6a05 	vldr	s13, [r3, #20]
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	edd3 7a06 	vldr	s15, [r3, #24]
 80008b6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80008ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	edd3 7a03 	vldr	s15, [r3, #12]
 80008c4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	edd3 7a04 	vldr	s15, [r3, #16]
 80008ce:	ee36 6ae7 	vsub.f32	s12, s13, s15
			/(2*pid->to+pid->T))*pid->deviatork1;
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	edd3 7a03 	vldr	s15, [r3, #12]
 80008d8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	edd3 7a04 	vldr	s15, [r3, #16]
 80008e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80008e6:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80008f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
	pid->deviator=((2*pid->Kd)/(2*pid->to+pid->T))*(pid->et-pid->ek1)+((2*pid->to-pid->T)
 80008f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	pid->ek1=pid->et;
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	695a      	ldr	r2, [r3, #20]
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	619a      	str	r2, [r3, #24]
	pid->integratork1=pid->integrator;
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	62da      	str	r2, [r3, #44]	@ 0x2c
	pid->deviatork1=pid->deviator;
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	635a      	str	r2, [r3, #52]	@ 0x34
	pid->v=pid->propotion+pid->integrator+pid->deviator;
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8000922:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800092c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48

	//saturation
	if(pid->v>pid->upper_saturation)
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8000942:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800094a:	dd04      	ble.n	8000956 <pidUpdate+0x162>
	{
		pid->u=pid->upper_saturation;
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000954:	e013      	b.n	800097e <pidUpdate+0x18a>
	}
	else if(pid->v<(pid->lower_saturation))
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8000962:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800096a:	d504      	bpl.n	8000976 <pidUpdate+0x182>
	{
		pid->u=pid->lower_saturation;
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000974:	e003      	b.n	800097e <pidUpdate+0x18a>
	}
	else
	{
		pid->u=pid->v;
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	64da      	str	r2, [r3, #76]	@ 0x4c
	}

	return pid->u;
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000982:	ee07 3a90 	vmov	s15, r3
}
 8000986:	eeb0 0a67 	vmov.f32	s0, s15
 800098a:	3714      	adds	r7, #20
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000994:	b480      	push	{r7}
 8000996:	b085      	sub	sp, #20
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	4a07      	ldr	r2, [pc, #28]	@ (80009c0 <vApplicationGetIdleTaskMemory+0x2c>)
 80009a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80009a6:	68bb      	ldr	r3, [r7, #8]
 80009a8:	4a06      	ldr	r2, [pc, #24]	@ (80009c4 <vApplicationGetIdleTaskMemory+0x30>)
 80009aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2280      	movs	r2, #128	@ 0x80
 80009b0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80009b2:	bf00      	nop
 80009b4:	3714      	adds	r7, #20
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	20000098 	.word	0x20000098
 80009c4:	20000138 	.word	0x20000138

080009c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009c8:	b5b0      	push	{r4, r5, r7, lr}
 80009ca:	b08a      	sub	sp, #40	@ 0x28
 80009cc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ce:	f001 f967 	bl	8001ca0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009d2:	f000 f909 	bl	8000be8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009d6:	f000 facd 	bl	8000f74 <MX_GPIO_Init>
  MX_SPI1_Init();
 80009da:	f000 f96d 	bl	8000cb8 <MX_SPI1_Init>
  MX_TIM2_Init();
 80009de:	f000 f9d7 	bl	8000d90 <MX_TIM2_Init>
  MX_TIM3_Init();
 80009e2:	f000 fa4f 	bl	8000e84 <MX_TIM3_Init>
  MX_SPI2_Init();
 80009e6:	f000 f99d 	bl	8000d24 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80009ea:	f000 fa99 	bl	8000f20 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */



  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 80009ee:	2201      	movs	r2, #1
 80009f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009f4:	4860      	ldr	r0, [pc, #384]	@ (8000b78 <main+0x1b0>)
 80009f6:	f001 fc37 	bl	8002268 <HAL_GPIO_WritePin>
  float sample=powf(10,-3);
 80009fa:	4b60      	ldr	r3, [pc, #384]	@ (8000b7c <main+0x1b4>)
 80009fc:	61fb      	str	r3, [r7, #28]
  pidControllersInit(&yaw, 20, 15, 5,0.1,sample,0.1,-0.1);
 80009fe:	ed9f 3a60 	vldr	s6, [pc, #384]	@ 8000b80 <main+0x1b8>
 8000a02:	eddf 2a60 	vldr	s5, [pc, #384]	@ 8000b84 <main+0x1bc>
 8000a06:	ed97 2a07 	vldr	s4, [r7, #28]
 8000a0a:	eddf 1a5e 	vldr	s3, [pc, #376]	@ 8000b84 <main+0x1bc>
 8000a0e:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 8000a12:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 8000a16:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8000a1a:	485b      	ldr	r0, [pc, #364]	@ (8000b88 <main+0x1c0>)
 8000a1c:	f7ff fe91 	bl	8000742 <pidControllersInit>
  pidControllersInit(&yaw_rate, 100, 50,10, 0.1,sample,1500,-1500);
 8000a20:	ed9f 3a5a 	vldr	s6, [pc, #360]	@ 8000b8c <main+0x1c4>
 8000a24:	eddf 2a5a 	vldr	s5, [pc, #360]	@ 8000b90 <main+0x1c8>
 8000a28:	ed97 2a07 	vldr	s4, [r7, #28]
 8000a2c:	eddf 1a55 	vldr	s3, [pc, #340]	@ 8000b84 <main+0x1bc>
 8000a30:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8000a34:	eddf 0a57 	vldr	s1, [pc, #348]	@ 8000b94 <main+0x1cc>
 8000a38:	ed9f 0a57 	vldr	s0, [pc, #348]	@ 8000b98 <main+0x1d0>
 8000a3c:	4857      	ldr	r0, [pc, #348]	@ (8000b9c <main+0x1d4>)
 8000a3e:	f7ff fe80 	bl	8000742 <pidControllersInit>
  pidControllersInit(&pitch, 20, 15,5, 0.1,sample,0.1,-0.1);
 8000a42:	ed9f 3a4f 	vldr	s6, [pc, #316]	@ 8000b80 <main+0x1b8>
 8000a46:	eddf 2a4f 	vldr	s5, [pc, #316]	@ 8000b84 <main+0x1bc>
 8000a4a:	ed97 2a07 	vldr	s4, [r7, #28]
 8000a4e:	eddf 1a4d 	vldr	s3, [pc, #308]	@ 8000b84 <main+0x1bc>
 8000a52:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 8000a56:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 8000a5a:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8000a5e:	4850      	ldr	r0, [pc, #320]	@ (8000ba0 <main+0x1d8>)
 8000a60:	f7ff fe6f 	bl	8000742 <pidControllersInit>
  pidControllersInit(&pitch_rate, 100, 50,10, 0.1,sample,1500,-1500);
 8000a64:	ed9f 3a49 	vldr	s6, [pc, #292]	@ 8000b8c <main+0x1c4>
 8000a68:	eddf 2a49 	vldr	s5, [pc, #292]	@ 8000b90 <main+0x1c8>
 8000a6c:	ed97 2a07 	vldr	s4, [r7, #28]
 8000a70:	eddf 1a44 	vldr	s3, [pc, #272]	@ 8000b84 <main+0x1bc>
 8000a74:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8000a78:	eddf 0a46 	vldr	s1, [pc, #280]	@ 8000b94 <main+0x1cc>
 8000a7c:	ed9f 0a46 	vldr	s0, [pc, #280]	@ 8000b98 <main+0x1d0>
 8000a80:	4848      	ldr	r0, [pc, #288]	@ (8000ba4 <main+0x1dc>)
 8000a82:	f7ff fe5e 	bl	8000742 <pidControllersInit>
  pidControllersInit(&roll, 20, 15,5 ,0.1,sample,0.1,-0.1);
 8000a86:	ed9f 3a3e 	vldr	s6, [pc, #248]	@ 8000b80 <main+0x1b8>
 8000a8a:	eddf 2a3e 	vldr	s5, [pc, #248]	@ 8000b84 <main+0x1bc>
 8000a8e:	ed97 2a07 	vldr	s4, [r7, #28]
 8000a92:	eddf 1a3c 	vldr	s3, [pc, #240]	@ 8000b84 <main+0x1bc>
 8000a96:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 8000a9a:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 8000a9e:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8000aa2:	4841      	ldr	r0, [pc, #260]	@ (8000ba8 <main+0x1e0>)
 8000aa4:	f7ff fe4d 	bl	8000742 <pidControllersInit>
  pidControllersInit(&roll_rate, 100, 50,10, 0.1,sample,1500,-1500);
 8000aa8:	ed9f 3a38 	vldr	s6, [pc, #224]	@ 8000b8c <main+0x1c4>
 8000aac:	eddf 2a38 	vldr	s5, [pc, #224]	@ 8000b90 <main+0x1c8>
 8000ab0:	ed97 2a07 	vldr	s4, [r7, #28]
 8000ab4:	eddf 1a33 	vldr	s3, [pc, #204]	@ 8000b84 <main+0x1bc>
 8000ab8:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8000abc:	eddf 0a35 	vldr	s1, [pc, #212]	@ 8000b94 <main+0x1cc>
 8000ac0:	ed9f 0a35 	vldr	s0, [pc, #212]	@ 8000b98 <main+0x1d0>
 8000ac4:	4839      	ldr	r0, [pc, #228]	@ (8000bac <main+0x1e4>)
 8000ac6:	f7ff fe3c 	bl	8000742 <pidControllersInit>
  pidControllersInit(&high, 50, 25,10 ,0.1,sample,6000,0);
 8000aca:	ed9f 3a39 	vldr	s6, [pc, #228]	@ 8000bb0 <main+0x1e8>
 8000ace:	eddf 2a39 	vldr	s5, [pc, #228]	@ 8000bb4 <main+0x1ec>
 8000ad2:	ed97 2a07 	vldr	s4, [r7, #28]
 8000ad6:	eddf 1a2b 	vldr	s3, [pc, #172]	@ 8000b84 <main+0x1bc>
 8000ada:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 8000ade:	eef3 0a09 	vmov.f32	s1, #57	@ 0x41c80000  25.0
 8000ae2:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 8000b94 <main+0x1cc>
 8000ae6:	4834      	ldr	r0, [pc, #208]	@ (8000bb8 <main+0x1f0>)
 8000ae8:	f7ff fe2b 	bl	8000742 <pidControllersInit>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000aec:	2100      	movs	r1, #0
 8000aee:	4833      	ldr	r0, [pc, #204]	@ (8000bbc <main+0x1f4>)
 8000af0:	f002 ff4c 	bl	800398c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000af4:	2104      	movs	r1, #4
 8000af6:	4831      	ldr	r0, [pc, #196]	@ (8000bbc <main+0x1f4>)
 8000af8:	f002 ff48 	bl	800398c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000afc:	2108      	movs	r1, #8
 8000afe:	482f      	ldr	r0, [pc, #188]	@ (8000bbc <main+0x1f4>)
 8000b00:	f002 ff44 	bl	800398c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000b04:	210c      	movs	r1, #12
 8000b06:	482d      	ldr	r0, [pc, #180]	@ (8000bbc <main+0x1f4>)
 8000b08:	f002 ff40 	bl	800398c <HAL_TIM_PWM_Start>
 // Calibration(&htim2);
  HAL_TIM_Base_Start_IT(&htim3);
 8000b0c:	482c      	ldr	r0, [pc, #176]	@ (8000bc0 <main+0x1f8>)
 8000b0e:	f002 fe8b 	bl	8003828 <HAL_TIM_Base_Start_IT>
  TX_Enhanced_ShockBurst_Config(&nrf1, 0xA2A2A2A2A2);
 8000b12:	f04f 32a2 	mov.w	r2, #2728567458	@ 0xa2a2a2a2
 8000b16:	f04f 03a2 	mov.w	r3, #162	@ 0xa2
 8000b1a:	482a      	ldr	r0, [pc, #168]	@ (8000bc4 <main+0x1fc>)
 8000b1c:	f000 fd76 	bl	800160c <TX_Enhanced_ShockBurst_Config>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000b20:	4b29      	ldr	r3, [pc, #164]	@ (8000bc8 <main+0x200>)
 8000b22:	463c      	mov	r4, r7
 8000b24:	461d      	mov	r5, r3
 8000b26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b2a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b2e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000b32:	463b      	mov	r3, r7
 8000b34:	2100      	movs	r1, #0
 8000b36:	4618      	mov	r0, r3
 8000b38:	f004 f8b1 	bl	8004c9e <osThreadCreate>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	4a23      	ldr	r2, [pc, #140]	@ (8000bcc <main+0x204>)
 8000b40:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  xTaskCreate(ESC_Task, "ESC", 256,NULL,1, &ESC_Handle);
 8000b42:	4b23      	ldr	r3, [pc, #140]	@ (8000bd0 <main+0x208>)
 8000b44:	9301      	str	r3, [sp, #4]
 8000b46:	2301      	movs	r3, #1
 8000b48:	9300      	str	r3, [sp, #0]
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b50:	4920      	ldr	r1, [pc, #128]	@ (8000bd4 <main+0x20c>)
 8000b52:	4821      	ldr	r0, [pc, #132]	@ (8000bd8 <main+0x210>)
 8000b54:	f004 fa17 	bl	8004f86 <xTaskCreate>
  xTaskCreate(NRF_Task, "NRF", 256, NULL, 0, &NRF_Handle);
 8000b58:	4b20      	ldr	r3, [pc, #128]	@ (8000bdc <main+0x214>)
 8000b5a:	9301      	str	r3, [sp, #4]
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	9300      	str	r3, [sp, #0]
 8000b60:	2300      	movs	r3, #0
 8000b62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b66:	491e      	ldr	r1, [pc, #120]	@ (8000be0 <main+0x218>)
 8000b68:	481e      	ldr	r0, [pc, #120]	@ (8000be4 <main+0x21c>)
 8000b6a:	f004 fa0c 	bl	8004f86 <xTaskCreate>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000b6e:	f004 f88f 	bl	8004c90 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b72:	bf00      	nop
 8000b74:	e7fd      	b.n	8000b72 <main+0x1aa>
 8000b76:	bf00      	nop
 8000b78:	40020800 	.word	0x40020800
 8000b7c:	3a83126f 	.word	0x3a83126f
 8000b80:	bdcccccd 	.word	0xbdcccccd
 8000b84:	3dcccccd 	.word	0x3dcccccd
 8000b88:	20000648 	.word	0x20000648
 8000b8c:	c4bb8000 	.word	0xc4bb8000
 8000b90:	44bb8000 	.word	0x44bb8000
 8000b94:	42480000 	.word	0x42480000
 8000b98:	42c80000 	.word	0x42c80000
 8000b9c:	2000069c 	.word	0x2000069c
 8000ba0:	200004f8 	.word	0x200004f8
 8000ba4:	2000054c 	.word	0x2000054c
 8000ba8:	200005a0 	.word	0x200005a0
 8000bac:	200005f4 	.word	0x200005f4
 8000bb0:	00000000 	.word	0x00000000
 8000bb4:	45bb8000 	.word	0x45bb8000
 8000bb8:	200006f0 	.word	0x200006f0
 8000bbc:	200003e8 	.word	0x200003e8
 8000bc0:	20000430 	.word	0x20000430
 8000bc4:	20000000 	.word	0x20000000
 8000bc8:	08006b9c 	.word	0x08006b9c
 8000bcc:	200004c0 	.word	0x200004c0
 8000bd0:	20000794 	.word	0x20000794
 8000bd4:	08006b88 	.word	0x08006b88
 8000bd8:	080010a1 	.word	0x080010a1
 8000bdc:	20000798 	.word	0x20000798
 8000be0:	08006b8c 	.word	0x08006b8c
 8000be4:	080012a1 	.word	0x080012a1

08000be8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b094      	sub	sp, #80	@ 0x50
 8000bec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bee:	f107 0320 	add.w	r3, r7, #32
 8000bf2:	2230      	movs	r2, #48	@ 0x30
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f005 fade 	bl	80061b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bfc:	f107 030c 	add.w	r3, r7, #12
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]
 8000c0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	60bb      	str	r3, [r7, #8]
 8000c10:	4b27      	ldr	r3, [pc, #156]	@ (8000cb0 <SystemClock_Config+0xc8>)
 8000c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c14:	4a26      	ldr	r2, [pc, #152]	@ (8000cb0 <SystemClock_Config+0xc8>)
 8000c16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c1c:	4b24      	ldr	r3, [pc, #144]	@ (8000cb0 <SystemClock_Config+0xc8>)
 8000c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c24:	60bb      	str	r3, [r7, #8]
 8000c26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c28:	2300      	movs	r3, #0
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	4b21      	ldr	r3, [pc, #132]	@ (8000cb4 <SystemClock_Config+0xcc>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a20      	ldr	r2, [pc, #128]	@ (8000cb4 <SystemClock_Config+0xcc>)
 8000c32:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c36:	6013      	str	r3, [r2, #0]
 8000c38:	4b1e      	ldr	r3, [pc, #120]	@ (8000cb4 <SystemClock_Config+0xcc>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c40:	607b      	str	r3, [r7, #4]
 8000c42:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c44:	2301      	movs	r3, #1
 8000c46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c48:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c52:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000c58:	2319      	movs	r3, #25
 8000c5a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000c5c:	23a8      	movs	r3, #168	@ 0xa8
 8000c5e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c60:	2302      	movs	r3, #2
 8000c62:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c64:	2304      	movs	r3, #4
 8000c66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c68:	f107 0320 	add.w	r3, r7, #32
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f001 fb2f 	bl	80022d0 <HAL_RCC_OscConfig>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000c78:	f000 fb6a 	bl	8001350 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c7c:	230f      	movs	r3, #15
 8000c7e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c80:	2302      	movs	r3, #2
 8000c82:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c84:	2300      	movs	r3, #0
 8000c86:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c8c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c92:	f107 030c 	add.w	r3, r7, #12
 8000c96:	2102      	movs	r1, #2
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f001 fd91 	bl	80027c0 <HAL_RCC_ClockConfig>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000ca4:	f000 fb54 	bl	8001350 <Error_Handler>
  }
}
 8000ca8:	bf00      	nop
 8000caa:	3750      	adds	r7, #80	@ 0x50
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	40023800 	.word	0x40023800
 8000cb4:	40007000 	.word	0x40007000

08000cb8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000cbc:	4b17      	ldr	r3, [pc, #92]	@ (8000d1c <MX_SPI1_Init+0x64>)
 8000cbe:	4a18      	ldr	r2, [pc, #96]	@ (8000d20 <MX_SPI1_Init+0x68>)
 8000cc0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000cc2:	4b16      	ldr	r3, [pc, #88]	@ (8000d1c <MX_SPI1_Init+0x64>)
 8000cc4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000cc8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000cca:	4b14      	ldr	r3, [pc, #80]	@ (8000d1c <MX_SPI1_Init+0x64>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cd0:	4b12      	ldr	r3, [pc, #72]	@ (8000d1c <MX_SPI1_Init+0x64>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cd6:	4b11      	ldr	r3, [pc, #68]	@ (8000d1c <MX_SPI1_Init+0x64>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d1c <MX_SPI1_Init+0x64>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <MX_SPI1_Init+0x64>)
 8000ce4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ce8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <MX_SPI1_Init+0x64>)
 8000cec:	2210      	movs	r2, #16
 8000cee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8000d1c <MX_SPI1_Init+0x64>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cf6:	4b09      	ldr	r3, [pc, #36]	@ (8000d1c <MX_SPI1_Init+0x64>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cfc:	4b07      	ldr	r3, [pc, #28]	@ (8000d1c <MX_SPI1_Init+0x64>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000d02:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <MX_SPI1_Init+0x64>)
 8000d04:	220a      	movs	r2, #10
 8000d06:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d08:	4804      	ldr	r0, [pc, #16]	@ (8000d1c <MX_SPI1_Init+0x64>)
 8000d0a:	f001 ff6b 	bl	8002be4 <HAL_SPI_Init>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000d14:	f000 fb1c 	bl	8001350 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d18:	bf00      	nop
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20000338 	.word	0x20000338
 8000d20:	40013000 	.word	0x40013000

08000d24 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000d28:	4b17      	ldr	r3, [pc, #92]	@ (8000d88 <MX_SPI2_Init+0x64>)
 8000d2a:	4a18      	ldr	r2, [pc, #96]	@ (8000d8c <MX_SPI2_Init+0x68>)
 8000d2c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000d2e:	4b16      	ldr	r3, [pc, #88]	@ (8000d88 <MX_SPI2_Init+0x64>)
 8000d30:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d34:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000d36:	4b14      	ldr	r3, [pc, #80]	@ (8000d88 <MX_SPI2_Init+0x64>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d3c:	4b12      	ldr	r3, [pc, #72]	@ (8000d88 <MX_SPI2_Init+0x64>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d42:	4b11      	ldr	r3, [pc, #68]	@ (8000d88 <MX_SPI2_Init+0x64>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d48:	4b0f      	ldr	r3, [pc, #60]	@ (8000d88 <MX_SPI2_Init+0x64>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d88 <MX_SPI2_Init+0x64>)
 8000d50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d54:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000d56:	4b0c      	ldr	r3, [pc, #48]	@ (8000d88 <MX_SPI2_Init+0x64>)
 8000d58:	2208      	movs	r2, #8
 8000d5a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000d88 <MX_SPI2_Init+0x64>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d62:	4b09      	ldr	r3, [pc, #36]	@ (8000d88 <MX_SPI2_Init+0x64>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d68:	4b07      	ldr	r3, [pc, #28]	@ (8000d88 <MX_SPI2_Init+0x64>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000d6e:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <MX_SPI2_Init+0x64>)
 8000d70:	220a      	movs	r2, #10
 8000d72:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000d74:	4804      	ldr	r0, [pc, #16]	@ (8000d88 <MX_SPI2_Init+0x64>)
 8000d76:	f001 ff35 	bl	8002be4 <HAL_SPI_Init>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000d80:	f000 fae6 	bl	8001350 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000d84:	bf00      	nop
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20000390 	.word	0x20000390
 8000d8c:	40003800 	.word	0x40003800

08000d90 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08a      	sub	sp, #40	@ 0x28
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d96:	f107 0320 	add.w	r3, r7, #32
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
 8000d9e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000da0:	1d3b      	adds	r3, r7, #4
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	605a      	str	r2, [r3, #4]
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	60da      	str	r2, [r3, #12]
 8000dac:	611a      	str	r2, [r3, #16]
 8000dae:	615a      	str	r2, [r3, #20]
 8000db0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000db2:	4b33      	ldr	r3, [pc, #204]	@ (8000e80 <MX_TIM2_Init+0xf0>)
 8000db4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000db8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000dba:	4b31      	ldr	r3, [pc, #196]	@ (8000e80 <MX_TIM2_Init+0xf0>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc0:	4b2f      	ldr	r3, [pc, #188]	@ (8000e80 <MX_TIM2_Init+0xf0>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000dc6:	4b2e      	ldr	r3, [pc, #184]	@ (8000e80 <MX_TIM2_Init+0xf0>)
 8000dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dcc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dce:	4b2c      	ldr	r3, [pc, #176]	@ (8000e80 <MX_TIM2_Init+0xf0>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dd4:	4b2a      	ldr	r3, [pc, #168]	@ (8000e80 <MX_TIM2_Init+0xf0>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000dda:	4829      	ldr	r0, [pc, #164]	@ (8000e80 <MX_TIM2_Init+0xf0>)
 8000ddc:	f002 fd86 	bl	80038ec <HAL_TIM_PWM_Init>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000de6:	f000 fab3 	bl	8001350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dea:	2300      	movs	r3, #0
 8000dec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dee:	2300      	movs	r3, #0
 8000df0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000df2:	f107 0320 	add.w	r3, r7, #32
 8000df6:	4619      	mov	r1, r3
 8000df8:	4821      	ldr	r0, [pc, #132]	@ (8000e80 <MX_TIM2_Init+0xf0>)
 8000dfa:	f003 fbeb 	bl	80045d4 <HAL_TIMEx_MasterConfigSynchronization>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000e04:	f000 faa4 	bl	8001350 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e08:	2360      	movs	r3, #96	@ 0x60
 8000e0a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e10:	2300      	movs	r3, #0
 8000e12:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e14:	2300      	movs	r3, #0
 8000e16:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4818      	ldr	r0, [pc, #96]	@ (8000e80 <MX_TIM2_Init+0xf0>)
 8000e20:	f002 ff54 	bl	8003ccc <HAL_TIM_PWM_ConfigChannel>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000e2a:	f000 fa91 	bl	8001350 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e2e:	1d3b      	adds	r3, r7, #4
 8000e30:	2204      	movs	r2, #4
 8000e32:	4619      	mov	r1, r3
 8000e34:	4812      	ldr	r0, [pc, #72]	@ (8000e80 <MX_TIM2_Init+0xf0>)
 8000e36:	f002 ff49 	bl	8003ccc <HAL_TIM_PWM_ConfigChannel>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000e40:	f000 fa86 	bl	8001350 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e44:	1d3b      	adds	r3, r7, #4
 8000e46:	2208      	movs	r2, #8
 8000e48:	4619      	mov	r1, r3
 8000e4a:	480d      	ldr	r0, [pc, #52]	@ (8000e80 <MX_TIM2_Init+0xf0>)
 8000e4c:	f002 ff3e 	bl	8003ccc <HAL_TIM_PWM_ConfigChannel>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8000e56:	f000 fa7b 	bl	8001350 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	220c      	movs	r2, #12
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4807      	ldr	r0, [pc, #28]	@ (8000e80 <MX_TIM2_Init+0xf0>)
 8000e62:	f002 ff33 	bl	8003ccc <HAL_TIM_PWM_ConfigChannel>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8000e6c:	f000 fa70 	bl	8001350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000e70:	4803      	ldr	r0, [pc, #12]	@ (8000e80 <MX_TIM2_Init+0xf0>)
 8000e72:	f000 fd81 	bl	8001978 <HAL_TIM_MspPostInit>

}
 8000e76:	bf00      	nop
 8000e78:	3728      	adds	r7, #40	@ 0x28
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	200003e8 	.word	0x200003e8

08000e84 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e8a:	f107 0308 	add.w	r3, r7, #8
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	605a      	str	r2, [r3, #4]
 8000e94:	609a      	str	r2, [r3, #8]
 8000e96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e98:	463b      	mov	r3, r7
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f18 <MX_TIM3_Init+0x94>)
 8000ea2:	4a1e      	ldr	r2, [pc, #120]	@ (8000f1c <MX_TIM3_Init+0x98>)
 8000ea4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8000ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f18 <MX_TIM3_Init+0x94>)
 8000ea8:	2253      	movs	r2, #83	@ 0x53
 8000eaa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eac:	4b1a      	ldr	r3, [pc, #104]	@ (8000f18 <MX_TIM3_Init+0x94>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8000eb2:	4b19      	ldr	r3, [pc, #100]	@ (8000f18 <MX_TIM3_Init+0x94>)
 8000eb4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000eb8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eba:	4b17      	ldr	r3, [pc, #92]	@ (8000f18 <MX_TIM3_Init+0x94>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ec0:	4b15      	ldr	r3, [pc, #84]	@ (8000f18 <MX_TIM3_Init+0x94>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ec6:	4814      	ldr	r0, [pc, #80]	@ (8000f18 <MX_TIM3_Init+0x94>)
 8000ec8:	f002 fc5e 	bl	8003788 <HAL_TIM_Base_Init>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000ed2:	f000 fa3d 	bl	8001350 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ed6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000eda:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000edc:	f107 0308 	add.w	r3, r7, #8
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	480d      	ldr	r0, [pc, #52]	@ (8000f18 <MX_TIM3_Init+0x94>)
 8000ee4:	f002 ffb4 	bl	8003e50 <HAL_TIM_ConfigClockSource>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000eee:	f000 fa2f 	bl	8001350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000efa:	463b      	mov	r3, r7
 8000efc:	4619      	mov	r1, r3
 8000efe:	4806      	ldr	r0, [pc, #24]	@ (8000f18 <MX_TIM3_Init+0x94>)
 8000f00:	f003 fb68 	bl	80045d4 <HAL_TIMEx_MasterConfigSynchronization>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000f0a:	f000 fa21 	bl	8001350 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000f0e:	bf00      	nop
 8000f10:	3718      	adds	r7, #24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000430 	.word	0x20000430
 8000f1c:	40000400 	.word	0x40000400

08000f20 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f24:	4b11      	ldr	r3, [pc, #68]	@ (8000f6c <MX_USART1_UART_Init+0x4c>)
 8000f26:	4a12      	ldr	r2, [pc, #72]	@ (8000f70 <MX_USART1_UART_Init+0x50>)
 8000f28:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f2a:	4b10      	ldr	r3, [pc, #64]	@ (8000f6c <MX_USART1_UART_Init+0x4c>)
 8000f2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f30:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f32:	4b0e      	ldr	r3, [pc, #56]	@ (8000f6c <MX_USART1_UART_Init+0x4c>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f38:	4b0c      	ldr	r3, [pc, #48]	@ (8000f6c <MX_USART1_UART_Init+0x4c>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <MX_USART1_UART_Init+0x4c>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f44:	4b09      	ldr	r3, [pc, #36]	@ (8000f6c <MX_USART1_UART_Init+0x4c>)
 8000f46:	220c      	movs	r2, #12
 8000f48:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f4a:	4b08      	ldr	r3, [pc, #32]	@ (8000f6c <MX_USART1_UART_Init+0x4c>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f50:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <MX_USART1_UART_Init+0x4c>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f56:	4805      	ldr	r0, [pc, #20]	@ (8000f6c <MX_USART1_UART_Init+0x4c>)
 8000f58:	f003 fbbe 	bl	80046d8 <HAL_UART_Init>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f62:	f000 f9f5 	bl	8001350 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000478 	.word	0x20000478
 8000f70:	40011000 	.word	0x40011000

08000f74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08a      	sub	sp, #40	@ 0x28
 8000f78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7a:	f107 0314 	add.w	r3, r7, #20
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
 8000f88:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	613b      	str	r3, [r7, #16]
 8000f8e:	4b40      	ldr	r3, [pc, #256]	@ (8001090 <MX_GPIO_Init+0x11c>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a3f      	ldr	r2, [pc, #252]	@ (8001090 <MX_GPIO_Init+0x11c>)
 8000f94:	f043 0304 	orr.w	r3, r3, #4
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001090 <MX_GPIO_Init+0x11c>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f003 0304 	and.w	r3, r3, #4
 8000fa2:	613b      	str	r3, [r7, #16]
 8000fa4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	60fb      	str	r3, [r7, #12]
 8000faa:	4b39      	ldr	r3, [pc, #228]	@ (8001090 <MX_GPIO_Init+0x11c>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a38      	ldr	r2, [pc, #224]	@ (8001090 <MX_GPIO_Init+0x11c>)
 8000fb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b36      	ldr	r3, [pc, #216]	@ (8001090 <MX_GPIO_Init+0x11c>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fbe:	60fb      	str	r3, [r7, #12]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60bb      	str	r3, [r7, #8]
 8000fc6:	4b32      	ldr	r3, [pc, #200]	@ (8001090 <MX_GPIO_Init+0x11c>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	4a31      	ldr	r2, [pc, #196]	@ (8001090 <MX_GPIO_Init+0x11c>)
 8000fcc:	f043 0301 	orr.w	r3, r3, #1
 8000fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd2:	4b2f      	ldr	r3, [pc, #188]	@ (8001090 <MX_GPIO_Init+0x11c>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	60bb      	str	r3, [r7, #8]
 8000fdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	607b      	str	r3, [r7, #4]
 8000fe2:	4b2b      	ldr	r3, [pc, #172]	@ (8001090 <MX_GPIO_Init+0x11c>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	4a2a      	ldr	r2, [pc, #168]	@ (8001090 <MX_GPIO_Init+0x11c>)
 8000fe8:	f043 0302 	orr.w	r3, r3, #2
 8000fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fee:	4b28      	ldr	r3, [pc, #160]	@ (8001090 <MX_GPIO_Init+0x11c>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	f003 0302 	and.w	r3, r3, #2
 8000ff6:	607b      	str	r3, [r7, #4]
 8000ff8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001000:	4824      	ldr	r0, [pc, #144]	@ (8001094 <MX_GPIO_Init+0x120>)
 8001002:	f001 f931 	bl	8002268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CS_GPIO_Port, NRF_CS_Pin, GPIO_PIN_RESET);
 8001006:	2200      	movs	r2, #0
 8001008:	2110      	movs	r1, #16
 800100a:	4823      	ldr	r0, [pc, #140]	@ (8001098 <MX_GPIO_Init+0x124>)
 800100c:	f001 f92c 	bl	8002268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF_CE_Pin|ICM_CS_Pin, GPIO_PIN_RESET);
 8001010:	2200      	movs	r2, #0
 8001012:	2105      	movs	r1, #5
 8001014:	4821      	ldr	r0, [pc, #132]	@ (800109c <MX_GPIO_Init+0x128>)
 8001016:	f001 f927 	bl	8002268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800101a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800101e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001020:	2301      	movs	r3, #1
 8001022:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001028:	2300      	movs	r3, #0
 800102a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	4619      	mov	r1, r3
 8001032:	4818      	ldr	r0, [pc, #96]	@ (8001094 <MX_GPIO_Init+0x120>)
 8001034:	f000 ff7c 	bl	8001f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_CS_Pin */
  GPIO_InitStruct.Pin = NRF_CS_Pin;
 8001038:	2310      	movs	r3, #16
 800103a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800103c:	2301      	movs	r3, #1
 800103e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001044:	2300      	movs	r3, #0
 8001046:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRF_CS_GPIO_Port, &GPIO_InitStruct);
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	4619      	mov	r1, r3
 800104e:	4812      	ldr	r0, [pc, #72]	@ (8001098 <MX_GPIO_Init+0x124>)
 8001050:	f000 ff6e 	bl	8001f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF_CE_Pin ICM_CS_Pin */
  GPIO_InitStruct.Pin = NRF_CE_Pin|ICM_CS_Pin;
 8001054:	2305      	movs	r3, #5
 8001056:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001058:	2301      	movs	r3, #1
 800105a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001060:	2300      	movs	r3, #0
 8001062:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001064:	f107 0314 	add.w	r3, r7, #20
 8001068:	4619      	mov	r1, r3
 800106a:	480c      	ldr	r0, [pc, #48]	@ (800109c <MX_GPIO_Init+0x128>)
 800106c:	f000 ff60 	bl	8001f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 8001070:	2302      	movs	r3, #2
 8001072:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001074:	2300      	movs	r3, #0
 8001076:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 800107c:	f107 0314 	add.w	r3, r7, #20
 8001080:	4619      	mov	r1, r3
 8001082:	4806      	ldr	r0, [pc, #24]	@ (800109c <MX_GPIO_Init+0x128>)
 8001084:	f000 ff54 	bl	8001f30 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001088:	bf00      	nop
 800108a:	3728      	adds	r7, #40	@ 0x28
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40023800 	.word	0x40023800
 8001094:	40020800 	.word	0x40020800
 8001098:	40020000 	.word	0x40020000
 800109c:	40020400 	.word	0x40020400

080010a0 <ESC_Task>:

/* USER CODE BEGIN 4 */
void ESC_Task(void *argument)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]

	while(1)
	{
			if(timer3_flag==1)
 80010a8:	4b70      	ldr	r3, [pc, #448]	@ (800126c <ESC_Task+0x1cc>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	f040 80d9 	bne.w	8001264 <ESC_Task+0x1c4>
			{
				Calculate_Reference(&calculation, &control);
 80010b2:	496f      	ldr	r1, [pc, #444]	@ (8001270 <ESC_Task+0x1d0>)
 80010b4:	486f      	ldr	r0, [pc, #444]	@ (8001274 <ESC_Task+0x1d4>)
 80010b6:	f7ff fa79 	bl	80005ac <Calculate_Reference>
				pidUpdate(&pitch, calculation.picth_measurement, calculation.picth_reference);
 80010ba:	4b6e      	ldr	r3, [pc, #440]	@ (8001274 <ESC_Task+0x1d4>)
 80010bc:	edd3 7a03 	vldr	s15, [r3, #12]
 80010c0:	4b6c      	ldr	r3, [pc, #432]	@ (8001274 <ESC_Task+0x1d4>)
 80010c2:	ed93 7a00 	vldr	s14, [r3]
 80010c6:	eef0 0a47 	vmov.f32	s1, s14
 80010ca:	eeb0 0a67 	vmov.f32	s0, s15
 80010ce:	486a      	ldr	r0, [pc, #424]	@ (8001278 <ESC_Task+0x1d8>)
 80010d0:	f7ff fb90 	bl	80007f4 <pidUpdate>
				/*
				 * get picth rate measuremet
				 */
				calculation.picth_rate_reference=pitch.u;
 80010d4:	4b68      	ldr	r3, [pc, #416]	@ (8001278 <ESC_Task+0x1d8>)
 80010d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d8:	4a66      	ldr	r2, [pc, #408]	@ (8001274 <ESC_Task+0x1d4>)
 80010da:	6193      	str	r3, [r2, #24]
				pidUpdate(&pitch_rate, calculation.picth_rate_measurement, calculation.picth_rate_reference);
 80010dc:	4b65      	ldr	r3, [pc, #404]	@ (8001274 <ESC_Task+0x1d4>)
 80010de:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80010e2:	4b64      	ldr	r3, [pc, #400]	@ (8001274 <ESC_Task+0x1d4>)
 80010e4:	ed93 7a06 	vldr	s14, [r3, #24]
 80010e8:	eef0 0a47 	vmov.f32	s1, s14
 80010ec:	eeb0 0a67 	vmov.f32	s0, s15
 80010f0:	4862      	ldr	r0, [pc, #392]	@ (800127c <ESC_Task+0x1dc>)
 80010f2:	f7ff fb7f 	bl	80007f4 <pidUpdate>

				/*
				 * get roll measurement
				 */
				pidUpdate(&roll, calculation.roll_measurement, calculation.roll_reference);
 80010f6:	4b5f      	ldr	r3, [pc, #380]	@ (8001274 <ESC_Task+0x1d4>)
 80010f8:	edd3 7a04 	vldr	s15, [r3, #16]
 80010fc:	4b5d      	ldr	r3, [pc, #372]	@ (8001274 <ESC_Task+0x1d4>)
 80010fe:	ed93 7a01 	vldr	s14, [r3, #4]
 8001102:	eef0 0a47 	vmov.f32	s1, s14
 8001106:	eeb0 0a67 	vmov.f32	s0, s15
 800110a:	485d      	ldr	r0, [pc, #372]	@ (8001280 <ESC_Task+0x1e0>)
 800110c:	f7ff fb72 	bl	80007f4 <pidUpdate>
				/*
				 * get roll rate measurement
				 */
				calculation.roll_rate_reference=roll.u;
 8001110:	4b5b      	ldr	r3, [pc, #364]	@ (8001280 <ESC_Task+0x1e0>)
 8001112:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001114:	4a57      	ldr	r2, [pc, #348]	@ (8001274 <ESC_Task+0x1d4>)
 8001116:	61d3      	str	r3, [r2, #28]
				pidUpdate(&roll_rate, calculation.roll_rate_measurement, calculation.roll_rate_reference);
 8001118:	4b56      	ldr	r3, [pc, #344]	@ (8001274 <ESC_Task+0x1d4>)
 800111a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800111e:	4b55      	ldr	r3, [pc, #340]	@ (8001274 <ESC_Task+0x1d4>)
 8001120:	ed93 7a07 	vldr	s14, [r3, #28]
 8001124:	eef0 0a47 	vmov.f32	s1, s14
 8001128:	eeb0 0a67 	vmov.f32	s0, s15
 800112c:	4855      	ldr	r0, [pc, #340]	@ (8001284 <ESC_Task+0x1e4>)
 800112e:	f7ff fb61 	bl	80007f4 <pidUpdate>
				/*
				 * get yaw measurement
				 */
				pidUpdate(&yaw, calculation.yaw_measurement, calculation.yaw_reference);
 8001132:	4b50      	ldr	r3, [pc, #320]	@ (8001274 <ESC_Task+0x1d4>)
 8001134:	edd3 7a05 	vldr	s15, [r3, #20]
 8001138:	4b4e      	ldr	r3, [pc, #312]	@ (8001274 <ESC_Task+0x1d4>)
 800113a:	ed93 7a02 	vldr	s14, [r3, #8]
 800113e:	eef0 0a47 	vmov.f32	s1, s14
 8001142:	eeb0 0a67 	vmov.f32	s0, s15
 8001146:	4850      	ldr	r0, [pc, #320]	@ (8001288 <ESC_Task+0x1e8>)
 8001148:	f7ff fb54 	bl	80007f4 <pidUpdate>
				/*
				* get yaw measurement
				*/
				calculation.yaw_rate_reference=yaw.u;
 800114c:	4b4e      	ldr	r3, [pc, #312]	@ (8001288 <ESC_Task+0x1e8>)
 800114e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001150:	4a48      	ldr	r2, [pc, #288]	@ (8001274 <ESC_Task+0x1d4>)
 8001152:	6213      	str	r3, [r2, #32]
				pidUpdate(&yaw_rate, calculation.yaw_rate_measurement, calculation.yaw_rate_reference);
 8001154:	4b47      	ldr	r3, [pc, #284]	@ (8001274 <ESC_Task+0x1d4>)
 8001156:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800115a:	4b46      	ldr	r3, [pc, #280]	@ (8001274 <ESC_Task+0x1d4>)
 800115c:	ed93 7a08 	vldr	s14, [r3, #32]
 8001160:	eef0 0a47 	vmov.f32	s1, s14
 8001164:	eeb0 0a67 	vmov.f32	s0, s15
 8001168:	4848      	ldr	r0, [pc, #288]	@ (800128c <ESC_Task+0x1ec>)
 800116a:	f7ff fb43 	bl	80007f4 <pidUpdate>
				/*
				* get high measurement and high reference
				*/
				pidUpdate(&high, calculation.high_measurement, calculation.high_reference);
 800116e:	4b41      	ldr	r3, [pc, #260]	@ (8001274 <ESC_Task+0x1d4>)
 8001170:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001174:	4b3f      	ldr	r3, [pc, #252]	@ (8001274 <ESC_Task+0x1d4>)
 8001176:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800117a:	eef0 0a47 	vmov.f32	s1, s14
 800117e:	eeb0 0a67 	vmov.f32	s0, s15
 8001182:	4843      	ldr	r0, [pc, #268]	@ (8001290 <ESC_Task+0x1f0>)
 8001184:	f7ff fb36 	bl	80007f4 <pidUpdate>

				speed.speed1=-pitch_rate.u+roll_rate.u-yaw_rate.u+high.u;
 8001188:	4b3e      	ldr	r3, [pc, #248]	@ (8001284 <ESC_Task+0x1e4>)
 800118a:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 800118e:	4b3b      	ldr	r3, [pc, #236]	@ (800127c <ESC_Task+0x1dc>)
 8001190:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001194:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001198:	4b3c      	ldr	r3, [pc, #240]	@ (800128c <ESC_Task+0x1ec>)
 800119a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800119e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80011a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001290 <ESC_Task+0x1f0>)
 80011a4:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80011a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011b0:	ee17 2a90 	vmov	r2, s15
 80011b4:	4b37      	ldr	r3, [pc, #220]	@ (8001294 <ESC_Task+0x1f4>)
 80011b6:	601a      	str	r2, [r3, #0]
				speed.speed2=+pitch_rate.u+roll_rate.u+yaw_rate.u+high.u;
 80011b8:	4b30      	ldr	r3, [pc, #192]	@ (800127c <ESC_Task+0x1dc>)
 80011ba:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 80011be:	4b31      	ldr	r3, [pc, #196]	@ (8001284 <ESC_Task+0x1e4>)
 80011c0:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80011c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011c8:	4b30      	ldr	r3, [pc, #192]	@ (800128c <ESC_Task+0x1ec>)
 80011ca:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80011ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011d2:	4b2f      	ldr	r3, [pc, #188]	@ (8001290 <ESC_Task+0x1f0>)
 80011d4:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80011d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011e0:	ee17 2a90 	vmov	r2, s15
 80011e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001294 <ESC_Task+0x1f4>)
 80011e6:	605a      	str	r2, [r3, #4]
				speed.speed3=+pitch_rate.u-roll_rate.u-yaw_rate.u+high.u;
 80011e8:	4b24      	ldr	r3, [pc, #144]	@ (800127c <ESC_Task+0x1dc>)
 80011ea:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 80011ee:	4b25      	ldr	r3, [pc, #148]	@ (8001284 <ESC_Task+0x1e4>)
 80011f0:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80011f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80011f8:	4b24      	ldr	r3, [pc, #144]	@ (800128c <ESC_Task+0x1ec>)
 80011fa:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80011fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001202:	4b23      	ldr	r3, [pc, #140]	@ (8001290 <ESC_Task+0x1f0>)
 8001204:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001208:	ee77 7a27 	vadd.f32	s15, s14, s15
 800120c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001210:	ee17 2a90 	vmov	r2, s15
 8001214:	4b1f      	ldr	r3, [pc, #124]	@ (8001294 <ESC_Task+0x1f4>)
 8001216:	609a      	str	r2, [r3, #8]
				speed.speed4=-pitch_rate.u-roll_rate.u-yaw_rate.u+high.u;
 8001218:	4b18      	ldr	r3, [pc, #96]	@ (800127c <ESC_Task+0x1dc>)
 800121a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800121e:	eeb1 7a67 	vneg.f32	s14, s15
 8001222:	4b18      	ldr	r3, [pc, #96]	@ (8001284 <ESC_Task+0x1e4>)
 8001224:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001228:	ee37 7a67 	vsub.f32	s14, s14, s15
 800122c:	4b17      	ldr	r3, [pc, #92]	@ (800128c <ESC_Task+0x1ec>)
 800122e:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001232:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001236:	4b16      	ldr	r3, [pc, #88]	@ (8001290 <ESC_Task+0x1f0>)
 8001238:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800123c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001240:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001244:	ee17 2a90 	vmov	r2, s15
 8001248:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <ESC_Task+0x1f4>)
 800124a:	60da      	str	r2, [r3, #12]
				Control4Motor(&htim2, &speed);
 800124c:	4911      	ldr	r1, [pc, #68]	@ (8001294 <ESC_Task+0x1f4>)
 800124e:	4812      	ldr	r0, [pc, #72]	@ (8001298 <ESC_Task+0x1f8>)
 8001250:	f7ff fa52 	bl	80006f8 <Control4Motor>
				a++;
 8001254:	4b11      	ldr	r3, [pc, #68]	@ (800129c <ESC_Task+0x1fc>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	3301      	adds	r3, #1
 800125a:	4a10      	ldr	r2, [pc, #64]	@ (800129c <ESC_Task+0x1fc>)
 800125c:	6013      	str	r3, [r2, #0]
				timer3_flag=0;
 800125e:	4b03      	ldr	r3, [pc, #12]	@ (800126c <ESC_Task+0x1cc>)
 8001260:	2200      	movs	r2, #0
 8001262:	701a      	strb	r2, [r3, #0]
			}
			vTaskDelay(pdMS_TO_TICKS(1));
 8001264:	2001      	movs	r0, #1
 8001266:	f003 ffdd 	bl	8005224 <vTaskDelay>
			if(timer3_flag==1)
 800126a:	e71d      	b.n	80010a8 <ESC_Task+0x8>
 800126c:	200004e4 	.word	0x200004e4
 8001270:	2000077c 	.word	0x2000077c
 8001274:	20000744 	.word	0x20000744
 8001278:	200004f8 	.word	0x200004f8
 800127c:	2000054c 	.word	0x2000054c
 8001280:	200005a0 	.word	0x200005a0
 8001284:	200005f4 	.word	0x200005f4
 8001288:	20000648 	.word	0x20000648
 800128c:	2000069c 	.word	0x2000069c
 8001290:	200006f0 	.word	0x200006f0
 8001294:	200004e8 	.word	0x200004e8
 8001298:	200003e8 	.word	0x200003e8
 800129c:	2000079c 	.word	0x2000079c

080012a0 <NRF_Task>:

	}
}

void NRF_Task(void *argument)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
	int i=0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		sprintf((char*)spi_tx,"ngu+%d",i);
 80012ac:	68fa      	ldr	r2, [r7, #12]
 80012ae:	490c      	ldr	r1, [pc, #48]	@ (80012e0 <NRF_Task+0x40>)
 80012b0:	480c      	ldr	r0, [pc, #48]	@ (80012e4 <NRF_Task+0x44>)
 80012b2:	f004 ff5f 	bl	8006174 <siprintf>
		if(TX_Communication(&nrf1, spi_tx)==STATUS_TX_OK)
 80012b6:	490b      	ldr	r1, [pc, #44]	@ (80012e4 <NRF_Task+0x44>)
 80012b8:	480b      	ldr	r0, [pc, #44]	@ (80012e8 <NRF_Task+0x48>)
 80012ba:	f000 f9d8 	bl	800166e <TX_Communication>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d105      	bne.n	80012d0 <NRF_Task+0x30>
		{
			stat++;
 80012c4:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <NRF_Task+0x4c>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	3301      	adds	r3, #1
 80012ca:	b2da      	uxtb	r2, r3
 80012cc:	4b07      	ldr	r3, [pc, #28]	@ (80012ec <NRF_Task+0x4c>)
 80012ce:	701a      	strb	r2, [r3, #0]
		}
		vTaskDelay(pdMS_TO_TICKS(10));
 80012d0:	200a      	movs	r0, #10
 80012d2:	f003 ffa7 	bl	8005224 <vTaskDelay>
		i++;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	3301      	adds	r3, #1
 80012da:	60fb      	str	r3, [r7, #12]
		sprintf((char*)spi_tx,"ngu+%d",i);
 80012dc:	e7e6      	b.n	80012ac <NRF_Task+0xc>
 80012de:	bf00      	nop
 80012e0:	08006bb8 	.word	0x08006bb8
 80012e4:	200004c4 	.word	0x200004c4
 80012e8:	20000000 	.word	0x20000000
 80012ec:	200007a0 	.word	0x200007a0

080012f0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80012f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012fc:	4804      	ldr	r0, [pc, #16]	@ (8001310 <StartDefaultTask+0x20>)
 80012fe:	f000 ffcc 	bl	800229a <HAL_GPIO_TogglePin>
    osDelay(500);
 8001302:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001306:	f003 fd16 	bl	8004d36 <osDelay>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800130a:	bf00      	nop
 800130c:	e7f4      	b.n	80012f8 <StartDefaultTask+0x8>
 800130e:	bf00      	nop
 8001310:	40020800 	.word	0x40020800

08001314 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
//	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a08      	ldr	r2, [pc, #32]	@ (8001344 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d101      	bne.n	800132a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001326:	f000 fcdd 	bl	8001ce4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance==TIM3)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a06      	ldr	r2, [pc, #24]	@ (8001348 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d102      	bne.n	800133a <HAL_TIM_PeriodElapsedCallback+0x26>
  {
	  timer3_flag=1;
 8001334:	4b05      	ldr	r3, [pc, #20]	@ (800134c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001336:	2201      	movs	r2, #1
 8001338:	701a      	strb	r2, [r3, #0]
//	  xSemaphoreGiveFromISR(TimerISR_Semaphore,&xHigherPriorityTaskWoken);
  }
//  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
  /* USER CODE END Callback 1 */
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40010000 	.word	0x40010000
 8001348:	40000400 	.word	0x40000400
 800134c:	200004e4 	.word	0x200004e4

08001350 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001354:	b672      	cpsid	i
}
 8001356:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001358:	bf00      	nop
 800135a:	e7fd      	b.n	8001358 <Error_Handler+0x8>

0800135c <Chip_Select>:

#include "nRF24L01.h"
#include "main.h"

void Chip_Select(NRF_HandleTypeDef *nrf)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(nrf->CS_GPIO, nrf->CS_PIN, 0);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6818      	ldr	r0, [r3, #0]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	899b      	ldrh	r3, [r3, #12]
 800136c:	2200      	movs	r2, #0
 800136e:	4619      	mov	r1, r3
 8001370:	f000 ff7a 	bl	8002268 <HAL_GPIO_WritePin>
}
 8001374:	bf00      	nop
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <Chip_Deselect>:

void Chip_Deselect(NRF_HandleTypeDef *nrf)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(nrf->CS_GPIO, nrf->CS_PIN, 1);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6818      	ldr	r0, [r3, #0]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	899b      	ldrh	r3, [r3, #12]
 800138c:	2201      	movs	r2, #1
 800138e:	4619      	mov	r1, r3
 8001390:	f000 ff6a 	bl	8002268 <HAL_GPIO_WritePin>
}
 8001394:	bf00      	nop
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <Set_CE_High>:

void Set_CE_High(NRF_HandleTypeDef *nrf)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(nrf->CE_GPIO, nrf->CE_PIN, 1);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6858      	ldr	r0, [r3, #4]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	89db      	ldrh	r3, [r3, #14]
 80013ac:	2201      	movs	r2, #1
 80013ae:	4619      	mov	r1, r3
 80013b0:	f000 ff5a 	bl	8002268 <HAL_GPIO_WritePin>
}
 80013b4:	bf00      	nop
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}

080013bc <Set_CE_Low>:

void Set_CE_Low(NRF_HandleTypeDef *nrf)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(nrf->CE_GPIO, nrf->CE_PIN, 0);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6858      	ldr	r0, [r3, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	89db      	ldrh	r3, [r3, #14]
 80013cc:	2200      	movs	r2, #0
 80013ce:	4619      	mov	r1, r3
 80013d0:	f000 ff4a 	bl	8002268 <HAL_GPIO_WritePin>
}
 80013d4:	bf00      	nop
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <WaitForIRQ>:

void WaitForIRQ(NRF_HandleTypeDef *nrf)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	while (HAL_GPIO_ReadPin(nrf->IRQ_GPIO, nrf->IRQ_PIN) == 1)
 80013e4:	bf00      	nop
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	689a      	ldr	r2, [r3, #8]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	8a1b      	ldrh	r3, [r3, #16]
 80013ee:	4619      	mov	r1, r3
 80013f0:	4610      	mov	r0, r2
 80013f2:	f000 ff21 	bl	8002238 <HAL_GPIO_ReadPin>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d0f4      	beq.n	80013e6 <WaitForIRQ+0xa>
		;
}
 80013fc:	bf00      	nop
 80013fe:	bf00      	nop
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <nRF_WriteRegister>:

void nRF_WriteRegister(NRF_HandleTypeDef *nrf, uint8_t reg, uint8_t *data, int size)
{
 8001406:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800140a:	b089      	sub	sp, #36	@ 0x24
 800140c:	af00      	add	r7, sp, #0
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	607a      	str	r2, [r7, #4]
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	460b      	mov	r3, r1
 8001416:	72fb      	strb	r3, [r7, #11]
 8001418:	466b      	mov	r3, sp
 800141a:	461e      	mov	r6, r3
	uint8_t buff[size + 1];
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	1c59      	adds	r1, r3, #1
 8001420:	1e4b      	subs	r3, r1, #1
 8001422:	61bb      	str	r3, [r7, #24]
 8001424:	460a      	mov	r2, r1
 8001426:	2300      	movs	r3, #0
 8001428:	4690      	mov	r8, r2
 800142a:	4699      	mov	r9, r3
 800142c:	f04f 0200 	mov.w	r2, #0
 8001430:	f04f 0300 	mov.w	r3, #0
 8001434:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001438:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800143c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001440:	460a      	mov	r2, r1
 8001442:	2300      	movs	r3, #0
 8001444:	4614      	mov	r4, r2
 8001446:	461d      	mov	r5, r3
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	00eb      	lsls	r3, r5, #3
 8001452:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001456:	00e2      	lsls	r2, r4, #3
 8001458:	460b      	mov	r3, r1
 800145a:	3307      	adds	r3, #7
 800145c:	08db      	lsrs	r3, r3, #3
 800145e:	00db      	lsls	r3, r3, #3
 8001460:	ebad 0d03 	sub.w	sp, sp, r3
 8001464:	466b      	mov	r3, sp
 8001466:	3300      	adds	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
	buff[0] = reg | (1 << 5);
 800146a:	7afb      	ldrb	r3, [r7, #11]
 800146c:	f043 0320 	orr.w	r3, r3, #32
 8001470:	b2da      	uxtb	r2, r3
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < size; i++)
 8001476:	2300      	movs	r3, #0
 8001478:	61fb      	str	r3, [r7, #28]
 800147a:	e00a      	b.n	8001492 <nRF_WriteRegister+0x8c>
	{
		buff[i + 1] = data[i];
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	441a      	add	r2, r3
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	3301      	adds	r3, #1
 8001486:	7811      	ldrb	r1, [r2, #0]
 8001488:	697a      	ldr	r2, [r7, #20]
 800148a:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < size; i++)
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	3301      	adds	r3, #1
 8001490:	61fb      	str	r3, [r7, #28]
 8001492:	69fa      	ldr	r2, [r7, #28]
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	429a      	cmp	r2, r3
 8001498:	dbf0      	blt.n	800147c <nRF_WriteRegister+0x76>
	}
	Chip_Select(nrf);
 800149a:	68f8      	ldr	r0, [r7, #12]
 800149c:	f7ff ff5e 	bl	800135c <Chip_Select>
	HAL_SPI_Transmit(nrf->hspi, buff, (uint16_t)size + 1, NRF_SPI_TIMEOUT);
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	6958      	ldr	r0, [r3, #20]
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	3301      	adds	r3, #1
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	2364      	movs	r3, #100	@ 0x64
 80014ae:	6979      	ldr	r1, [r7, #20]
 80014b0:	f001 fc21 	bl	8002cf6 <HAL_SPI_Transmit>
	Chip_Deselect(nrf);
 80014b4:	68f8      	ldr	r0, [r7, #12]
 80014b6:	f7ff ff61 	bl	800137c <Chip_Deselect>
 80014ba:	46b5      	mov	sp, r6
}
 80014bc:	bf00      	nop
 80014be:	3724      	adds	r7, #36	@ 0x24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080014c6 <nRF_WriteOneRegister>:

void nRF_WriteOneRegister(NRF_HandleTypeDef *nrf, uint8_t reg, uint8_t data)
{
 80014c6:	b580      	push	{r7, lr}
 80014c8:	b084      	sub	sp, #16
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
 80014ce:	460b      	mov	r3, r1
 80014d0:	70fb      	strb	r3, [r7, #3]
 80014d2:	4613      	mov	r3, r2
 80014d4:	70bb      	strb	r3, [r7, #2]
	uint8_t buff[2];
	buff[0] = reg | (1 << 5);
 80014d6:	78fb      	ldrb	r3, [r7, #3]
 80014d8:	f043 0320 	orr.w	r3, r3, #32
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	733b      	strb	r3, [r7, #12]
	buff[1] = data;
 80014e0:	78bb      	ldrb	r3, [r7, #2]
 80014e2:	737b      	strb	r3, [r7, #13]
	Chip_Select(nrf);
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f7ff ff39 	bl	800135c <Chip_Select>
	HAL_SPI_Transmit(nrf->hspi, buff, 2, NRF_SPI_TIMEOUT);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6958      	ldr	r0, [r3, #20]
 80014ee:	f107 010c 	add.w	r1, r7, #12
 80014f2:	2364      	movs	r3, #100	@ 0x64
 80014f4:	2202      	movs	r2, #2
 80014f6:	f001 fbfe 	bl	8002cf6 <HAL_SPI_Transmit>
	Chip_Deselect(nrf);
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f7ff ff3e 	bl	800137c <Chip_Deselect>
}
 8001500:	bf00      	nop
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <nRF_ReadOneRegister>:
	HAL_SPI_Receive(nrf->hspi, receive_data, size, NRF_SPI_TIMEOUT * 10);
	Chip_Deselect(nrf);
}

void nRF_ReadOneRegister(NRF_HandleTypeDef *nrf, uint8_t reg, uint8_t *receive_data)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af00      	add	r7, sp, #0
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	460b      	mov	r3, r1
 8001512:	607a      	str	r2, [r7, #4]
 8001514:	72fb      	strb	r3, [r7, #11]

	uint8_t buff = reg;
 8001516:	7afb      	ldrb	r3, [r7, #11]
 8001518:	75fb      	strb	r3, [r7, #23]
	Chip_Select(nrf);
 800151a:	68f8      	ldr	r0, [r7, #12]
 800151c:	f7ff ff1e 	bl	800135c <Chip_Select>
	HAL_SPI_Transmit(nrf->hspi, &buff, 1, NRF_SPI_TIMEOUT);
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	6958      	ldr	r0, [r3, #20]
 8001524:	f107 0117 	add.w	r1, r7, #23
 8001528:	2364      	movs	r3, #100	@ 0x64
 800152a:	2201      	movs	r2, #1
 800152c:	f001 fbe3 	bl	8002cf6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(nrf->hspi, receive_data, 1, NRF_SPI_TIMEOUT);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	6958      	ldr	r0, [r3, #20]
 8001534:	2364      	movs	r3, #100	@ 0x64
 8001536:	2201      	movs	r2, #1
 8001538:	6879      	ldr	r1, [r7, #4]
 800153a:	f001 fd20 	bl	8002f7e <HAL_SPI_Receive>
	Chip_Deselect(nrf);
 800153e:	68f8      	ldr	r0, [r7, #12]
 8001540:	f7ff ff1c 	bl	800137c <Chip_Deselect>
}
 8001544:	bf00      	nop
 8001546:	3718      	adds	r7, #24
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <nRF_SendCmd>:
void nRF_SendCmd(NRF_HandleTypeDef *nrf, uint8_t cmd)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	460b      	mov	r3, r1
 8001556:	70fb      	strb	r3, [r7, #3]

	uint8_t buff = cmd;
 8001558:	78fb      	ldrb	r3, [r7, #3]
 800155a:	73fb      	strb	r3, [r7, #15]
	Chip_Select(nrf);
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f7ff fefd 	bl	800135c <Chip_Select>
	HAL_SPI_Transmit(nrf->hspi, &buff, 1, NRF_SPI_TIMEOUT);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6958      	ldr	r0, [r3, #20]
 8001566:	f107 010f 	add.w	r1, r7, #15
 800156a:	2364      	movs	r3, #100	@ 0x64
 800156c:	2201      	movs	r2, #1
 800156e:	f001 fbc2 	bl	8002cf6 <HAL_SPI_Transmit>
	Chip_Deselect(nrf);
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f7ff ff02 	bl	800137c <Chip_Deselect>
}
 8001578:	bf00      	nop
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <nRF_GetStatus>:

uint8_t nRF_GetStatus(NRF_HandleTypeDef *nrf)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]

	uint8_t buff = STATUS;
 8001588:	2307      	movs	r3, #7
 800158a:	73fb      	strb	r3, [r7, #15]
	uint8_t rx_data = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	73bb      	strb	r3, [r7, #14]
	Chip_Select(nrf);
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff fee3 	bl	800135c <Chip_Select>
	HAL_SPI_Transmit(nrf->hspi, &buff, 1, NRF_SPI_TIMEOUT);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6958      	ldr	r0, [r3, #20]
 800159a:	f107 010f 	add.w	r1, r7, #15
 800159e:	2364      	movs	r3, #100	@ 0x64
 80015a0:	2201      	movs	r2, #1
 80015a2:	f001 fba8 	bl	8002cf6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(nrf->hspi, &rx_data, 1, NRF_SPI_TIMEOUT * 10);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6958      	ldr	r0, [r3, #20]
 80015aa:	f107 010e 	add.w	r1, r7, #14
 80015ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015b2:	2201      	movs	r2, #1
 80015b4:	f001 fce3 	bl	8002f7e <HAL_SPI_Receive>
	Chip_Deselect(nrf);
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f7ff fedf 	bl	800137c <Chip_Deselect>
	return rx_data;
 80015be:	7bbb      	ldrb	r3, [r7, #14]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3710      	adds	r7, #16
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <nRF_TX_Payload>:

void nRF_TX_Payload(NRF_HandleTypeDef *nrf, uint8_t *data, uint16_t size)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	4613      	mov	r3, r2
 80015d4:	80fb      	strh	r3, [r7, #6]
	Chip_Select(nrf);
 80015d6:	68f8      	ldr	r0, [r7, #12]
 80015d8:	f7ff fec0 	bl	800135c <Chip_Select>
	uint8_t buff = W_TX_PAYLOAD;
 80015dc:	23a0      	movs	r3, #160	@ 0xa0
 80015de:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(nrf->hspi, &buff, 1, NRF_SPI_TIMEOUT);
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6958      	ldr	r0, [r3, #20]
 80015e4:	f107 0117 	add.w	r1, r7, #23
 80015e8:	2364      	movs	r3, #100	@ 0x64
 80015ea:	2201      	movs	r2, #1
 80015ec:	f001 fb83 	bl	8002cf6 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(nrf->hspi, data, size, NRF_SPI_TIMEOUT);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	6958      	ldr	r0, [r3, #20]
 80015f4:	88fa      	ldrh	r2, [r7, #6]
 80015f6:	2364      	movs	r3, #100	@ 0x64
 80015f8:	68b9      	ldr	r1, [r7, #8]
 80015fa:	f001 fb7c 	bl	8002cf6 <HAL_SPI_Transmit>
	Chip_Deselect(nrf);
 80015fe:	68f8      	ldr	r0, [r7, #12]
 8001600:	f7ff febc 	bl	800137c <Chip_Deselect>
}
 8001604:	bf00      	nop
 8001606:	3718      	adds	r7, #24
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <TX_Enhanced_ShockBurst_Config>:
	HAL_SPI_Receive(nrf->hspi, rx_data, size, NRF_SPI_TIMEOUT * 10);
	Chip_Deselect(nrf);
}

void TX_Enhanced_ShockBurst_Config(NRF_HandleTypeDef *nrf,uint64_t tx_addr)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	e9c7 2300 	strd	r2, r3, [r7]
	uint8_t buff = 0x0a;
 8001618:	230a      	movs	r3, #10
 800161a:	75fb      	strb	r3, [r7, #23]
	Set_CE_Low(nrf);
 800161c:	68f8      	ldr	r0, [r7, #12]
 800161e:	f7ff fecd 	bl	80013bc <Set_CE_Low>
	TX_ADDR_Write(nrf, tx_addr);
 8001622:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001626:	68f8      	ldr	r0, [r7, #12]
 8001628:	f000 f881 	bl	800172e <TX_ADDR_Write>
	nRF_WriteOneRegister(nrf, EN_AA, 0x00);
 800162c:	2200      	movs	r2, #0
 800162e:	2101      	movs	r1, #1
 8001630:	68f8      	ldr	r0, [r7, #12]
 8001632:	f7ff ff48 	bl	80014c6 <nRF_WriteOneRegister>
	nRF_WriteOneRegister(nrf, RX_PW_P0, 32);
 8001636:	2220      	movs	r2, #32
 8001638:	2111      	movs	r1, #17
 800163a:	68f8      	ldr	r0, [r7, #12]
 800163c:	f7ff ff43 	bl	80014c6 <nRF_WriteOneRegister>
	nRF_WriteOneRegister(nrf, RF_SETUP, 0x7);
 8001640:	2207      	movs	r2, #7
 8001642:	2106      	movs	r1, #6
 8001644:	68f8      	ldr	r0, [r7, #12]
 8001646:	f7ff ff3e 	bl	80014c6 <nRF_WriteOneRegister>
	CONFIG_REG_Write(nrf, buff);
 800164a:	7dfb      	ldrb	r3, [r7, #23]
 800164c:	4619      	mov	r1, r3
 800164e:	68f8      	ldr	r0, [r7, #12]
 8001650:	f000 f851 	bl	80016f6 <CONFIG_REG_Write>
	Set_CE_High(nrf);
 8001654:	68f8      	ldr	r0, [r7, #12]
 8001656:	f7ff fea1 	bl	800139c <Set_CE_High>
	HAL_Delay(2);
 800165a:	2002      	movs	r0, #2
 800165c:	f000 fb62 	bl	8001d24 <HAL_Delay>
	nrf->nrfmode = MODE_TX;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2200      	movs	r2, #0
 8001664:	761a      	strb	r2, [r3, #24]
}
 8001666:	bf00      	nop
 8001668:	3718      	adds	r7, #24
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}

0800166e <TX_Communication>:
	Set_CE_High(nrf);
	HAL_Delay(2);
}

uint8_t TX_Communication(NRF_HandleTypeDef *nrf, uint8_t *data)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b084      	sub	sp, #16
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
 8001676:	6039      	str	r1, [r7, #0]
	if (nrf->nrfmode == MODE_TX)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	7e1b      	ldrb	r3, [r3, #24]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d135      	bne.n	80016ec <TX_Communication+0x7e>
	{
		nRF_TX_Payload(nrf, data, 32);
 8001680:	2220      	movs	r2, #32
 8001682:	6839      	ldr	r1, [r7, #0]
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7ff ff9f 	bl	80015c8 <nRF_TX_Payload>
		Set_CE_High(nrf);
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff fe86 	bl	800139c <Set_CE_High>
		WaitForIRQ(nrf);
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff fea3 	bl	80013dc <WaitForIRQ>
		nRF_SendCmd(nrf, FLUSH_TX);
 8001696:	21e1      	movs	r1, #225	@ 0xe1
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f7ff ff57 	bl	800154c <nRF_SendCmd>
		uint8_t status = nRF_GetStatus(nrf);
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff ff6e 	bl	8001580 <nRF_GetStatus>
 80016a4:	4603      	mov	r3, r0
 80016a6:	73fb      	strb	r3, [r7, #15]
		if ((status & (1 << MAX_RT)) != 0)
 80016a8:	7bfb      	ldrb	r3, [r7, #15]
 80016aa:	f003 0310 	and.w	r3, r3, #16
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d00b      	beq.n	80016ca <TX_Communication+0x5c>
		{
			status |= ((1 << MAX_RT) | (1 << TX_FULL));
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
 80016b4:	f043 0311 	orr.w	r3, r3, #17
 80016b8:	73fb      	strb	r3, [r7, #15]
			nRF_WriteOneRegister(nrf, STATUS, status);
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	461a      	mov	r2, r3
 80016be:	2107      	movs	r1, #7
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff ff00 	bl	80014c6 <nRF_WriteOneRegister>
			return STATUS_TX_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e011      	b.n	80016ee <TX_Communication+0x80>
		}
		else if ((status & (1 << 5)) != 0)
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
 80016cc:	f003 0320 	and.w	r3, r3, #32
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d00b      	beq.n	80016ec <TX_Communication+0x7e>
		{
			status |= ((1 << TX_DS) | (1 << TX_FULL));
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	f043 0321 	orr.w	r3, r3, #33	@ 0x21
 80016da:	73fb      	strb	r3, [r7, #15]
			nRF_WriteOneRegister(nrf, STATUS, status);
 80016dc:	7bfb      	ldrb	r3, [r7, #15]
 80016de:	461a      	mov	r2, r3
 80016e0:	2107      	movs	r1, #7
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f7ff feef 	bl	80014c6 <nRF_WriteOneRegister>
			return STATUS_TX_OK;
 80016e8:	2302      	movs	r3, #2
 80016ea:	e000      	b.n	80016ee <TX_Communication+0x80>
		}
	}
	return STATUS_TX_NONDEFINE;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <CONFIG_REG_Write>:
}



void CONFIG_REG_Write(NRF_HandleTypeDef *nrf, uint8_t data)
{
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b084      	sub	sp, #16
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
 80016fe:	460b      	mov	r3, r1
 8001700:	70fb      	strb	r3, [r7, #3]
	uint8_t read_reg;
	do
	{
		nRF_WriteOneRegister(nrf, CONFIG, data);
 8001702:	78fb      	ldrb	r3, [r7, #3]
 8001704:	461a      	mov	r2, r3
 8001706:	2100      	movs	r1, #0
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f7ff fedc 	bl	80014c6 <nRF_WriteOneRegister>
		nRF_ReadOneRegister(nrf, CONFIG, &read_reg);
 800170e:	f107 030f 	add.w	r3, r7, #15
 8001712:	461a      	mov	r2, r3
 8001714:	2100      	movs	r1, #0
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	f7ff fef6 	bl	8001508 <nRF_ReadOneRegister>
	} while (read_reg != data);
 800171c:	7bfb      	ldrb	r3, [r7, #15]
 800171e:	78fa      	ldrb	r2, [r7, #3]
 8001720:	429a      	cmp	r2, r3
 8001722:	d1ee      	bne.n	8001702 <CONFIG_REG_Write+0xc>
}
 8001724:	bf00      	nop
 8001726:	bf00      	nop
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <TX_ADDR_Write>:
	}
	nRF_WriteOneRegister(nrf, reg, data);
}

void TX_ADDR_Write(NRF_HandleTypeDef *nrf, uint64_t data)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b08a      	sub	sp, #40	@ 0x28
 8001732:	af00      	add	r7, sp, #0
 8001734:	60f8      	str	r0, [r7, #12]
 8001736:	e9c7 2300 	strd	r2, r3, [r7]
	uint8_t buff[5];
	uint64_t temp = data;
 800173a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800173e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	for (int i = 0; i < 5; i++)
 8001742:	2300      	movs	r3, #0
 8001744:	61fb      	str	r3, [r7, #28]
 8001746:	e016      	b.n	8001776 <TX_ADDR_Write+0x48>
	{
		buff[i] = (uint8_t)((temp) & 0xff);
 8001748:	f897 1020 	ldrb.w	r1, [r7, #32]
 800174c:	f107 0214 	add.w	r2, r7, #20
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	4413      	add	r3, r2
 8001754:	460a      	mov	r2, r1
 8001756:	701a      	strb	r2, [r3, #0]
		temp = temp >> 8;
 8001758:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800175c:	f04f 0200 	mov.w	r2, #0
 8001760:	f04f 0300 	mov.w	r3, #0
 8001764:	0a02      	lsrs	r2, r0, #8
 8001766:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800176a:	0a0b      	lsrs	r3, r1, #8
 800176c:	e9c7 2308 	strd	r2, r3, [r7, #32]
	for (int i = 0; i < 5; i++)
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	3301      	adds	r3, #1
 8001774:	61fb      	str	r3, [r7, #28]
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	2b04      	cmp	r3, #4
 800177a:	dde5      	ble.n	8001748 <TX_ADDR_Write+0x1a>
	}
	nRF_WriteRegister(nrf, TX_ADDR, buff, 5);
 800177c:	f107 0214 	add.w	r2, r7, #20
 8001780:	2305      	movs	r3, #5
 8001782:	2110      	movs	r1, #16
 8001784:	68f8      	ldr	r0, [r7, #12]
 8001786:	f7ff fe3e 	bl	8001406 <nRF_WriteRegister>
}
 800178a:	bf00      	nop
 800178c:	3728      	adds	r7, #40	@ 0x28
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
	...

08001794 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	607b      	str	r3, [r7, #4]
 800179e:	4b12      	ldr	r3, [pc, #72]	@ (80017e8 <HAL_MspInit+0x54>)
 80017a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017a2:	4a11      	ldr	r2, [pc, #68]	@ (80017e8 <HAL_MspInit+0x54>)
 80017a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017aa:	4b0f      	ldr	r3, [pc, #60]	@ (80017e8 <HAL_MspInit+0x54>)
 80017ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017b2:	607b      	str	r3, [r7, #4]
 80017b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	603b      	str	r3, [r7, #0]
 80017ba:	4b0b      	ldr	r3, [pc, #44]	@ (80017e8 <HAL_MspInit+0x54>)
 80017bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017be:	4a0a      	ldr	r2, [pc, #40]	@ (80017e8 <HAL_MspInit+0x54>)
 80017c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80017c6:	4b08      	ldr	r3, [pc, #32]	@ (80017e8 <HAL_MspInit+0x54>)
 80017c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ce:	603b      	str	r3, [r7, #0]
 80017d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017d2:	2200      	movs	r2, #0
 80017d4:	210f      	movs	r1, #15
 80017d6:	f06f 0001 	mvn.w	r0, #1
 80017da:	f000 fb7f 	bl	8001edc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017de:	bf00      	nop
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40023800 	.word	0x40023800

080017ec <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08c      	sub	sp, #48	@ 0x30
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f4:	f107 031c 	add.w	r3, r7, #28
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a32      	ldr	r2, [pc, #200]	@ (80018d4 <HAL_SPI_MspInit+0xe8>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d12c      	bne.n	8001868 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	61bb      	str	r3, [r7, #24]
 8001812:	4b31      	ldr	r3, [pc, #196]	@ (80018d8 <HAL_SPI_MspInit+0xec>)
 8001814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001816:	4a30      	ldr	r2, [pc, #192]	@ (80018d8 <HAL_SPI_MspInit+0xec>)
 8001818:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800181c:	6453      	str	r3, [r2, #68]	@ 0x44
 800181e:	4b2e      	ldr	r3, [pc, #184]	@ (80018d8 <HAL_SPI_MspInit+0xec>)
 8001820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001822:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001826:	61bb      	str	r3, [r7, #24]
 8001828:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
 800182e:	4b2a      	ldr	r3, [pc, #168]	@ (80018d8 <HAL_SPI_MspInit+0xec>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001832:	4a29      	ldr	r2, [pc, #164]	@ (80018d8 <HAL_SPI_MspInit+0xec>)
 8001834:	f043 0301 	orr.w	r3, r3, #1
 8001838:	6313      	str	r3, [r2, #48]	@ 0x30
 800183a:	4b27      	ldr	r3, [pc, #156]	@ (80018d8 <HAL_SPI_MspInit+0xec>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	617b      	str	r3, [r7, #20]
 8001844:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001846:	23e0      	movs	r3, #224	@ 0xe0
 8001848:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184a:	2302      	movs	r3, #2
 800184c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	2300      	movs	r3, #0
 8001850:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001852:	2303      	movs	r3, #3
 8001854:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001856:	2305      	movs	r3, #5
 8001858:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185a:	f107 031c 	add.w	r3, r7, #28
 800185e:	4619      	mov	r1, r3
 8001860:	481e      	ldr	r0, [pc, #120]	@ (80018dc <HAL_SPI_MspInit+0xf0>)
 8001862:	f000 fb65 	bl	8001f30 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001866:	e031      	b.n	80018cc <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a1c      	ldr	r2, [pc, #112]	@ (80018e0 <HAL_SPI_MspInit+0xf4>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d12c      	bne.n	80018cc <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]
 8001876:	4b18      	ldr	r3, [pc, #96]	@ (80018d8 <HAL_SPI_MspInit+0xec>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800187a:	4a17      	ldr	r2, [pc, #92]	@ (80018d8 <HAL_SPI_MspInit+0xec>)
 800187c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001880:	6413      	str	r3, [r2, #64]	@ 0x40
 8001882:	4b15      	ldr	r3, [pc, #84]	@ (80018d8 <HAL_SPI_MspInit+0xec>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001886:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800188a:	613b      	str	r3, [r7, #16]
 800188c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	4b11      	ldr	r3, [pc, #68]	@ (80018d8 <HAL_SPI_MspInit+0xec>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	4a10      	ldr	r2, [pc, #64]	@ (80018d8 <HAL_SPI_MspInit+0xec>)
 8001898:	f043 0302 	orr.w	r3, r3, #2
 800189c:	6313      	str	r3, [r2, #48]	@ 0x30
 800189e:	4b0e      	ldr	r3, [pc, #56]	@ (80018d8 <HAL_SPI_MspInit+0xec>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a2:	f003 0302 	and.w	r3, r3, #2
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 80018aa:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 80018ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b0:	2302      	movs	r3, #2
 80018b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b8:	2303      	movs	r3, #3
 80018ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018bc:	2305      	movs	r3, #5
 80018be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c0:	f107 031c 	add.w	r3, r7, #28
 80018c4:	4619      	mov	r1, r3
 80018c6:	4807      	ldr	r0, [pc, #28]	@ (80018e4 <HAL_SPI_MspInit+0xf8>)
 80018c8:	f000 fb32 	bl	8001f30 <HAL_GPIO_Init>
}
 80018cc:	bf00      	nop
 80018ce:	3730      	adds	r7, #48	@ 0x30
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40013000 	.word	0x40013000
 80018d8:	40023800 	.word	0x40023800
 80018dc:	40020000 	.word	0x40020000
 80018e0:	40003800 	.word	0x40003800
 80018e4:	40020400 	.word	0x40020400

080018e8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018f8:	d10d      	bne.n	8001916 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	4b09      	ldr	r3, [pc, #36]	@ (8001924 <HAL_TIM_PWM_MspInit+0x3c>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001902:	4a08      	ldr	r2, [pc, #32]	@ (8001924 <HAL_TIM_PWM_MspInit+0x3c>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6413      	str	r3, [r2, #64]	@ 0x40
 800190a:	4b06      	ldr	r3, [pc, #24]	@ (8001924 <HAL_TIM_PWM_MspInit+0x3c>)
 800190c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001916:	bf00      	nop
 8001918:	3714      	adds	r7, #20
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	40023800 	.word	0x40023800

08001928 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a0e      	ldr	r2, [pc, #56]	@ (8001970 <HAL_TIM_Base_MspInit+0x48>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d115      	bne.n	8001966 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	4b0d      	ldr	r3, [pc, #52]	@ (8001974 <HAL_TIM_Base_MspInit+0x4c>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001942:	4a0c      	ldr	r2, [pc, #48]	@ (8001974 <HAL_TIM_Base_MspInit+0x4c>)
 8001944:	f043 0302 	orr.w	r3, r3, #2
 8001948:	6413      	str	r3, [r2, #64]	@ 0x40
 800194a:	4b0a      	ldr	r3, [pc, #40]	@ (8001974 <HAL_TIM_Base_MspInit+0x4c>)
 800194c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	60fb      	str	r3, [r7, #12]
 8001954:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001956:	2200      	movs	r2, #0
 8001958:	2105      	movs	r1, #5
 800195a:	201d      	movs	r0, #29
 800195c:	f000 fabe 	bl	8001edc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001960:	201d      	movs	r0, #29
 8001962:	f000 fad7 	bl	8001f14 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001966:	bf00      	nop
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40000400 	.word	0x40000400
 8001974:	40023800 	.word	0x40023800

08001978 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b088      	sub	sp, #32
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001980:	f107 030c 	add.w	r3, r7, #12
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	609a      	str	r2, [r3, #8]
 800198c:	60da      	str	r2, [r3, #12]
 800198e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001998:	d11d      	bne.n	80019d6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60bb      	str	r3, [r7, #8]
 800199e:	4b10      	ldr	r3, [pc, #64]	@ (80019e0 <HAL_TIM_MspPostInit+0x68>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	4a0f      	ldr	r2, [pc, #60]	@ (80019e0 <HAL_TIM_MspPostInit+0x68>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019aa:	4b0d      	ldr	r3, [pc, #52]	@ (80019e0 <HAL_TIM_MspPostInit+0x68>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80019b6:	230f      	movs	r3, #15
 80019b8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ba:	2302      	movs	r3, #2
 80019bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c2:	2300      	movs	r3, #0
 80019c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019c6:	2301      	movs	r3, #1
 80019c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ca:	f107 030c 	add.w	r3, r7, #12
 80019ce:	4619      	mov	r1, r3
 80019d0:	4804      	ldr	r0, [pc, #16]	@ (80019e4 <HAL_TIM_MspPostInit+0x6c>)
 80019d2:	f000 faad 	bl	8001f30 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80019d6:	bf00      	nop
 80019d8:	3720      	adds	r7, #32
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40023800 	.word	0x40023800
 80019e4:	40020000 	.word	0x40020000

080019e8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b08a      	sub	sp, #40	@ 0x28
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f0:	f107 0314 	add.w	r3, r7, #20
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	605a      	str	r2, [r3, #4]
 80019fa:	609a      	str	r2, [r3, #8]
 80019fc:	60da      	str	r2, [r3, #12]
 80019fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a19      	ldr	r2, [pc, #100]	@ (8001a6c <HAL_UART_MspInit+0x84>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d12c      	bne.n	8001a64 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	613b      	str	r3, [r7, #16]
 8001a0e:	4b18      	ldr	r3, [pc, #96]	@ (8001a70 <HAL_UART_MspInit+0x88>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a12:	4a17      	ldr	r2, [pc, #92]	@ (8001a70 <HAL_UART_MspInit+0x88>)
 8001a14:	f043 0310 	orr.w	r3, r3, #16
 8001a18:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a1a:	4b15      	ldr	r3, [pc, #84]	@ (8001a70 <HAL_UART_MspInit+0x88>)
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a1e:	f003 0310 	and.w	r3, r3, #16
 8001a22:	613b      	str	r3, [r7, #16]
 8001a24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	4b11      	ldr	r3, [pc, #68]	@ (8001a70 <HAL_UART_MspInit+0x88>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	4a10      	ldr	r2, [pc, #64]	@ (8001a70 <HAL_UART_MspInit+0x88>)
 8001a30:	f043 0301 	orr.w	r3, r3, #1
 8001a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a36:	4b0e      	ldr	r3, [pc, #56]	@ (8001a70 <HAL_UART_MspInit+0x88>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	60fb      	str	r3, [r7, #12]
 8001a40:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001a42:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001a46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a50:	2303      	movs	r3, #3
 8001a52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a54:	2307      	movs	r3, #7
 8001a56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4805      	ldr	r0, [pc, #20]	@ (8001a74 <HAL_UART_MspInit+0x8c>)
 8001a60:	f000 fa66 	bl	8001f30 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001a64:	bf00      	nop
 8001a66:	3728      	adds	r7, #40	@ 0x28
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	40011000 	.word	0x40011000
 8001a70:	40023800 	.word	0x40023800
 8001a74:	40020000 	.word	0x40020000

08001a78 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08c      	sub	sp, #48	@ 0x30
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001a80:	2300      	movs	r3, #0
 8001a82:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001a84:	2300      	movs	r3, #0
 8001a86:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60bb      	str	r3, [r7, #8]
 8001a8c:	4b2e      	ldr	r3, [pc, #184]	@ (8001b48 <HAL_InitTick+0xd0>)
 8001a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a90:	4a2d      	ldr	r2, [pc, #180]	@ (8001b48 <HAL_InitTick+0xd0>)
 8001a92:	f043 0301 	orr.w	r3, r3, #1
 8001a96:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a98:	4b2b      	ldr	r3, [pc, #172]	@ (8001b48 <HAL_InitTick+0xd0>)
 8001a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a9c:	f003 0301 	and.w	r3, r3, #1
 8001aa0:	60bb      	str	r3, [r7, #8]
 8001aa2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001aa4:	f107 020c 	add.w	r2, r7, #12
 8001aa8:	f107 0310 	add.w	r3, r7, #16
 8001aac:	4611      	mov	r1, r2
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f001 f866 	bl	8002b80 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001ab4:	f001 f850 	bl	8002b58 <HAL_RCC_GetPCLK2Freq>
 8001ab8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001abc:	4a23      	ldr	r2, [pc, #140]	@ (8001b4c <HAL_InitTick+0xd4>)
 8001abe:	fba2 2303 	umull	r2, r3, r2, r3
 8001ac2:	0c9b      	lsrs	r3, r3, #18
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001ac8:	4b21      	ldr	r3, [pc, #132]	@ (8001b50 <HAL_InitTick+0xd8>)
 8001aca:	4a22      	ldr	r2, [pc, #136]	@ (8001b54 <HAL_InitTick+0xdc>)
 8001acc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001ace:	4b20      	ldr	r3, [pc, #128]	@ (8001b50 <HAL_InitTick+0xd8>)
 8001ad0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ad4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001ad6:	4a1e      	ldr	r2, [pc, #120]	@ (8001b50 <HAL_InitTick+0xd8>)
 8001ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ada:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001adc:	4b1c      	ldr	r3, [pc, #112]	@ (8001b50 <HAL_InitTick+0xd8>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b50 <HAL_InitTick+0xd8>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae8:	4b19      	ldr	r3, [pc, #100]	@ (8001b50 <HAL_InitTick+0xd8>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001aee:	4818      	ldr	r0, [pc, #96]	@ (8001b50 <HAL_InitTick+0xd8>)
 8001af0:	f001 fe4a 	bl	8003788 <HAL_TIM_Base_Init>
 8001af4:	4603      	mov	r3, r0
 8001af6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001afa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d11b      	bne.n	8001b3a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001b02:	4813      	ldr	r0, [pc, #76]	@ (8001b50 <HAL_InitTick+0xd8>)
 8001b04:	f001 fe90 	bl	8003828 <HAL_TIM_Base_Start_IT>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001b0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d111      	bne.n	8001b3a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001b16:	2019      	movs	r0, #25
 8001b18:	f000 f9fc 	bl	8001f14 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b0f      	cmp	r3, #15
 8001b20:	d808      	bhi.n	8001b34 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001b22:	2200      	movs	r2, #0
 8001b24:	6879      	ldr	r1, [r7, #4]
 8001b26:	2019      	movs	r0, #25
 8001b28:	f000 f9d8 	bl	8001edc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b2c:	4a0a      	ldr	r2, [pc, #40]	@ (8001b58 <HAL_InitTick+0xe0>)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6013      	str	r3, [r2, #0]
 8001b32:	e002      	b.n	8001b3a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001b3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3730      	adds	r7, #48	@ 0x30
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	431bde83 	.word	0x431bde83
 8001b50:	200007a4 	.word	0x200007a4
 8001b54:	40010000 	.word	0x40010000
 8001b58:	20000020 	.word	0x20000020

08001b5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <NMI_Handler+0x4>

08001b64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b68:	bf00      	nop
 8001b6a:	e7fd      	b.n	8001b68 <HardFault_Handler+0x4>

08001b6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b70:	bf00      	nop
 8001b72:	e7fd      	b.n	8001b70 <MemManage_Handler+0x4>

08001b74 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b78:	bf00      	nop
 8001b7a:	e7fd      	b.n	8001b78 <BusFault_Handler+0x4>

08001b7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b80:	bf00      	nop
 8001b82:	e7fd      	b.n	8001b80 <UsageFault_Handler+0x4>

08001b84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b88:	bf00      	nop
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
	...

08001b94 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b98:	4802      	ldr	r0, [pc, #8]	@ (8001ba4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001b9a:	f001 ffa7 	bl	8003aec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	200007a4 	.word	0x200007a4

08001ba8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001bac:	4802      	ldr	r0, [pc, #8]	@ (8001bb8 <TIM3_IRQHandler+0x10>)
 8001bae:	f001 ff9d 	bl	8003aec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000430 	.word	0x20000430

08001bbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bc4:	4a14      	ldr	r2, [pc, #80]	@ (8001c18 <_sbrk+0x5c>)
 8001bc6:	4b15      	ldr	r3, [pc, #84]	@ (8001c1c <_sbrk+0x60>)
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bd0:	4b13      	ldr	r3, [pc, #76]	@ (8001c20 <_sbrk+0x64>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d102      	bne.n	8001bde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bd8:	4b11      	ldr	r3, [pc, #68]	@ (8001c20 <_sbrk+0x64>)
 8001bda:	4a12      	ldr	r2, [pc, #72]	@ (8001c24 <_sbrk+0x68>)
 8001bdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bde:	4b10      	ldr	r3, [pc, #64]	@ (8001c20 <_sbrk+0x64>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4413      	add	r3, r2
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d207      	bcs.n	8001bfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bec:	f004 fb4a 	bl	8006284 <__errno>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	220c      	movs	r2, #12
 8001bf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfa:	e009      	b.n	8001c10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bfc:	4b08      	ldr	r3, [pc, #32]	@ (8001c20 <_sbrk+0x64>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c02:	4b07      	ldr	r3, [pc, #28]	@ (8001c20 <_sbrk+0x64>)
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4413      	add	r3, r2
 8001c0a:	4a05      	ldr	r2, [pc, #20]	@ (8001c20 <_sbrk+0x64>)
 8001c0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	20020000 	.word	0x20020000
 8001c1c:	00000400 	.word	0x00000400
 8001c20:	200007ec 	.word	0x200007ec
 8001c24:	20004690 	.word	0x20004690

08001c28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c2c:	4b06      	ldr	r3, [pc, #24]	@ (8001c48 <SystemInit+0x20>)
 8001c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c32:	4a05      	ldr	r2, [pc, #20]	@ (8001c48 <SystemInit+0x20>)
 8001c34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	e000ed00 	.word	0xe000ed00

08001c4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c84 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c50:	f7ff ffea 	bl	8001c28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c54:	480c      	ldr	r0, [pc, #48]	@ (8001c88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c56:	490d      	ldr	r1, [pc, #52]	@ (8001c8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c58:	4a0d      	ldr	r2, [pc, #52]	@ (8001c90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c5c:	e002      	b.n	8001c64 <LoopCopyDataInit>

08001c5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c62:	3304      	adds	r3, #4

08001c64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c68:	d3f9      	bcc.n	8001c5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c6c:	4c0a      	ldr	r4, [pc, #40]	@ (8001c98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c70:	e001      	b.n	8001c76 <LoopFillZerobss>

08001c72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c74:	3204      	adds	r2, #4

08001c76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c78:	d3fb      	bcc.n	8001c72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c7a:	f004 fb09 	bl	8006290 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c7e:	f7fe fea3 	bl	80009c8 <main>
  bx  lr    
 8001c82:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c8c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001c90:	08006c24 	.word	0x08006c24
  ldr r2, =_sbss
 8001c94:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001c98:	20004690 	.word	0x20004690

08001c9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c9c:	e7fe      	b.n	8001c9c <ADC_IRQHandler>
	...

08001ca0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ca4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce0 <HAL_Init+0x40>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a0d      	ldr	r2, [pc, #52]	@ (8001ce0 <HAL_Init+0x40>)
 8001caa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce0 <HAL_Init+0x40>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce0 <HAL_Init+0x40>)
 8001cb6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cbc:	4b08      	ldr	r3, [pc, #32]	@ (8001ce0 <HAL_Init+0x40>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a07      	ldr	r2, [pc, #28]	@ (8001ce0 <HAL_Init+0x40>)
 8001cc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cc8:	2003      	movs	r0, #3
 8001cca:	f000 f8fc 	bl	8001ec6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cce:	200f      	movs	r0, #15
 8001cd0:	f7ff fed2 	bl	8001a78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cd4:	f7ff fd5e 	bl	8001794 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40023c00 	.word	0x40023c00

08001ce4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ce8:	4b06      	ldr	r3, [pc, #24]	@ (8001d04 <HAL_IncTick+0x20>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	461a      	mov	r2, r3
 8001cee:	4b06      	ldr	r3, [pc, #24]	@ (8001d08 <HAL_IncTick+0x24>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	4a04      	ldr	r2, [pc, #16]	@ (8001d08 <HAL_IncTick+0x24>)
 8001cf6:	6013      	str	r3, [r2, #0]
}
 8001cf8:	bf00      	nop
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	20000024 	.word	0x20000024
 8001d08:	200007f0 	.word	0x200007f0

08001d0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d10:	4b03      	ldr	r3, [pc, #12]	@ (8001d20 <HAL_GetTick+0x14>)
 8001d12:	681b      	ldr	r3, [r3, #0]
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	200007f0 	.word	0x200007f0

08001d24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d2c:	f7ff ffee 	bl	8001d0c <HAL_GetTick>
 8001d30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d3c:	d005      	beq.n	8001d4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d68 <HAL_Delay+0x44>)
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	461a      	mov	r2, r3
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	4413      	add	r3, r2
 8001d48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d4a:	bf00      	nop
 8001d4c:	f7ff ffde 	bl	8001d0c <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d8f7      	bhi.n	8001d4c <HAL_Delay+0x28>
  {
  }
}
 8001d5c:	bf00      	nop
 8001d5e:	bf00      	nop
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000024 	.word	0x20000024

08001d6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001db0 <__NVIC_SetPriorityGrouping+0x44>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d82:	68ba      	ldr	r2, [r7, #8]
 8001d84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d88:	4013      	ands	r3, r2
 8001d8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d9e:	4a04      	ldr	r2, [pc, #16]	@ (8001db0 <__NVIC_SetPriorityGrouping+0x44>)
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	60d3      	str	r3, [r2, #12]
}
 8001da4:	bf00      	nop
 8001da6:	3714      	adds	r7, #20
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001db8:	4b04      	ldr	r3, [pc, #16]	@ (8001dcc <__NVIC_GetPriorityGrouping+0x18>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	0a1b      	lsrs	r3, r3, #8
 8001dbe:	f003 0307 	and.w	r3, r3, #7
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	e000ed00 	.word	0xe000ed00

08001dd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	db0b      	blt.n	8001dfa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	f003 021f 	and.w	r2, r3, #31
 8001de8:	4907      	ldr	r1, [pc, #28]	@ (8001e08 <__NVIC_EnableIRQ+0x38>)
 8001dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dee:	095b      	lsrs	r3, r3, #5
 8001df0:	2001      	movs	r0, #1
 8001df2:	fa00 f202 	lsl.w	r2, r0, r2
 8001df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dfa:	bf00      	nop
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	e000e100 	.word	0xe000e100

08001e0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	6039      	str	r1, [r7, #0]
 8001e16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	db0a      	blt.n	8001e36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	b2da      	uxtb	r2, r3
 8001e24:	490c      	ldr	r1, [pc, #48]	@ (8001e58 <__NVIC_SetPriority+0x4c>)
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	0112      	lsls	r2, r2, #4
 8001e2c:	b2d2      	uxtb	r2, r2
 8001e2e:	440b      	add	r3, r1
 8001e30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e34:	e00a      	b.n	8001e4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	b2da      	uxtb	r2, r3
 8001e3a:	4908      	ldr	r1, [pc, #32]	@ (8001e5c <__NVIC_SetPriority+0x50>)
 8001e3c:	79fb      	ldrb	r3, [r7, #7]
 8001e3e:	f003 030f 	and.w	r3, r3, #15
 8001e42:	3b04      	subs	r3, #4
 8001e44:	0112      	lsls	r2, r2, #4
 8001e46:	b2d2      	uxtb	r2, r2
 8001e48:	440b      	add	r3, r1
 8001e4a:	761a      	strb	r2, [r3, #24]
}
 8001e4c:	bf00      	nop
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	e000e100 	.word	0xe000e100
 8001e5c:	e000ed00 	.word	0xe000ed00

08001e60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b089      	sub	sp, #36	@ 0x24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	60f8      	str	r0, [r7, #12]
 8001e68:	60b9      	str	r1, [r7, #8]
 8001e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f003 0307 	and.w	r3, r3, #7
 8001e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	f1c3 0307 	rsb	r3, r3, #7
 8001e7a:	2b04      	cmp	r3, #4
 8001e7c:	bf28      	it	cs
 8001e7e:	2304      	movcs	r3, #4
 8001e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	3304      	adds	r3, #4
 8001e86:	2b06      	cmp	r3, #6
 8001e88:	d902      	bls.n	8001e90 <NVIC_EncodePriority+0x30>
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	3b03      	subs	r3, #3
 8001e8e:	e000      	b.n	8001e92 <NVIC_EncodePriority+0x32>
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e94:	f04f 32ff 	mov.w	r2, #4294967295
 8001e98:	69bb      	ldr	r3, [r7, #24]
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	43da      	mvns	r2, r3
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	401a      	ands	r2, r3
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb2:	43d9      	mvns	r1, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eb8:	4313      	orrs	r3, r2
         );
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3724      	adds	r7, #36	@ 0x24
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr

08001ec6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7ff ff4c 	bl	8001d6c <__NVIC_SetPriorityGrouping>
}
 8001ed4:	bf00      	nop
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	607a      	str	r2, [r7, #4]
 8001ee8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001eea:	2300      	movs	r3, #0
 8001eec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001eee:	f7ff ff61 	bl	8001db4 <__NVIC_GetPriorityGrouping>
 8001ef2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	68b9      	ldr	r1, [r7, #8]
 8001ef8:	6978      	ldr	r0, [r7, #20]
 8001efa:	f7ff ffb1 	bl	8001e60 <NVIC_EncodePriority>
 8001efe:	4602      	mov	r2, r0
 8001f00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f04:	4611      	mov	r1, r2
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff ff80 	bl	8001e0c <__NVIC_SetPriority>
}
 8001f0c:	bf00      	nop
 8001f0e:	3718      	adds	r7, #24
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff ff54 	bl	8001dd0 <__NVIC_EnableIRQ>
}
 8001f28:	bf00      	nop
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b089      	sub	sp, #36	@ 0x24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f42:	2300      	movs	r3, #0
 8001f44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f46:	2300      	movs	r3, #0
 8001f48:	61fb      	str	r3, [r7, #28]
 8001f4a:	e159      	b.n	8002200 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	fa02 f303 	lsl.w	r3, r2, r3
 8001f54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	697a      	ldr	r2, [r7, #20]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	f040 8148 	bne.w	80021fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f003 0303 	and.w	r3, r3, #3
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d005      	beq.n	8001f82 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d130      	bne.n	8001fe4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	2203      	movs	r2, #3
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43db      	mvns	r3, r3
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4013      	ands	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	005b      	lsls	r3, r3, #1
 8001fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fb8:	2201      	movs	r2, #1
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	43db      	mvns	r3, r3
 8001fc2:	69ba      	ldr	r2, [r7, #24]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	091b      	lsrs	r3, r3, #4
 8001fce:	f003 0201 	and.w	r2, r3, #1
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f003 0303 	and.w	r3, r3, #3
 8001fec:	2b03      	cmp	r3, #3
 8001fee:	d017      	beq.n	8002020 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	2203      	movs	r2, #3
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	43db      	mvns	r3, r3
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	4013      	ands	r3, r2
 8002006:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	689a      	ldr	r2, [r3, #8]
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	fa02 f303 	lsl.w	r3, r2, r3
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	4313      	orrs	r3, r2
 8002018:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f003 0303 	and.w	r3, r3, #3
 8002028:	2b02      	cmp	r3, #2
 800202a:	d123      	bne.n	8002074 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	08da      	lsrs	r2, r3, #3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	3208      	adds	r2, #8
 8002034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002038:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	f003 0307 	and.w	r3, r3, #7
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	220f      	movs	r2, #15
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	43db      	mvns	r3, r3
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	4013      	ands	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	691a      	ldr	r2, [r3, #16]
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	f003 0307 	and.w	r3, r3, #7
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	4313      	orrs	r3, r2
 8002064:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	08da      	lsrs	r2, r3, #3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	3208      	adds	r2, #8
 800206e:	69b9      	ldr	r1, [r7, #24]
 8002070:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	2203      	movs	r2, #3
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	43db      	mvns	r3, r3
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	4013      	ands	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f003 0203 	and.w	r2, r3, #3
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4313      	orrs	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	f000 80a2 	beq.w	80021fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	4b57      	ldr	r3, [pc, #348]	@ (8002218 <HAL_GPIO_Init+0x2e8>)
 80020bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020be:	4a56      	ldr	r2, [pc, #344]	@ (8002218 <HAL_GPIO_Init+0x2e8>)
 80020c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80020c6:	4b54      	ldr	r3, [pc, #336]	@ (8002218 <HAL_GPIO_Init+0x2e8>)
 80020c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020ce:	60fb      	str	r3, [r7, #12]
 80020d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020d2:	4a52      	ldr	r2, [pc, #328]	@ (800221c <HAL_GPIO_Init+0x2ec>)
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	089b      	lsrs	r3, r3, #2
 80020d8:	3302      	adds	r3, #2
 80020da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	f003 0303 	and.w	r3, r3, #3
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	220f      	movs	r2, #15
 80020ea:	fa02 f303 	lsl.w	r3, r2, r3
 80020ee:	43db      	mvns	r3, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4013      	ands	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a49      	ldr	r2, [pc, #292]	@ (8002220 <HAL_GPIO_Init+0x2f0>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d019      	beq.n	8002132 <HAL_GPIO_Init+0x202>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a48      	ldr	r2, [pc, #288]	@ (8002224 <HAL_GPIO_Init+0x2f4>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d013      	beq.n	800212e <HAL_GPIO_Init+0x1fe>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a47      	ldr	r2, [pc, #284]	@ (8002228 <HAL_GPIO_Init+0x2f8>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d00d      	beq.n	800212a <HAL_GPIO_Init+0x1fa>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a46      	ldr	r2, [pc, #280]	@ (800222c <HAL_GPIO_Init+0x2fc>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d007      	beq.n	8002126 <HAL_GPIO_Init+0x1f6>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a45      	ldr	r2, [pc, #276]	@ (8002230 <HAL_GPIO_Init+0x300>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d101      	bne.n	8002122 <HAL_GPIO_Init+0x1f2>
 800211e:	2304      	movs	r3, #4
 8002120:	e008      	b.n	8002134 <HAL_GPIO_Init+0x204>
 8002122:	2307      	movs	r3, #7
 8002124:	e006      	b.n	8002134 <HAL_GPIO_Init+0x204>
 8002126:	2303      	movs	r3, #3
 8002128:	e004      	b.n	8002134 <HAL_GPIO_Init+0x204>
 800212a:	2302      	movs	r3, #2
 800212c:	e002      	b.n	8002134 <HAL_GPIO_Init+0x204>
 800212e:	2301      	movs	r3, #1
 8002130:	e000      	b.n	8002134 <HAL_GPIO_Init+0x204>
 8002132:	2300      	movs	r3, #0
 8002134:	69fa      	ldr	r2, [r7, #28]
 8002136:	f002 0203 	and.w	r2, r2, #3
 800213a:	0092      	lsls	r2, r2, #2
 800213c:	4093      	lsls	r3, r2
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4313      	orrs	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002144:	4935      	ldr	r1, [pc, #212]	@ (800221c <HAL_GPIO_Init+0x2ec>)
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	089b      	lsrs	r3, r3, #2
 800214a:	3302      	adds	r3, #2
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002152:	4b38      	ldr	r3, [pc, #224]	@ (8002234 <HAL_GPIO_Init+0x304>)
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	43db      	mvns	r3, r3
 800215c:	69ba      	ldr	r2, [r7, #24]
 800215e:	4013      	ands	r3, r2
 8002160:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d003      	beq.n	8002176 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800216e:	69ba      	ldr	r2, [r7, #24]
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	4313      	orrs	r3, r2
 8002174:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002176:	4a2f      	ldr	r2, [pc, #188]	@ (8002234 <HAL_GPIO_Init+0x304>)
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800217c:	4b2d      	ldr	r3, [pc, #180]	@ (8002234 <HAL_GPIO_Init+0x304>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	43db      	mvns	r3, r3
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	4013      	ands	r3, r2
 800218a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d003      	beq.n	80021a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	4313      	orrs	r3, r2
 800219e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021a0:	4a24      	ldr	r2, [pc, #144]	@ (8002234 <HAL_GPIO_Init+0x304>)
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021a6:	4b23      	ldr	r3, [pc, #140]	@ (8002234 <HAL_GPIO_Init+0x304>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	43db      	mvns	r3, r3
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4013      	ands	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d003      	beq.n	80021ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021ca:	4a1a      	ldr	r2, [pc, #104]	@ (8002234 <HAL_GPIO_Init+0x304>)
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021d0:	4b18      	ldr	r3, [pc, #96]	@ (8002234 <HAL_GPIO_Init+0x304>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	43db      	mvns	r3, r3
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	4013      	ands	r3, r2
 80021de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d003      	beq.n	80021f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021f4:	4a0f      	ldr	r2, [pc, #60]	@ (8002234 <HAL_GPIO_Init+0x304>)
 80021f6:	69bb      	ldr	r3, [r7, #24]
 80021f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	3301      	adds	r3, #1
 80021fe:	61fb      	str	r3, [r7, #28]
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	2b0f      	cmp	r3, #15
 8002204:	f67f aea2 	bls.w	8001f4c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002208:	bf00      	nop
 800220a:	bf00      	nop
 800220c:	3724      	adds	r7, #36	@ 0x24
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	40023800 	.word	0x40023800
 800221c:	40013800 	.word	0x40013800
 8002220:	40020000 	.word	0x40020000
 8002224:	40020400 	.word	0x40020400
 8002228:	40020800 	.word	0x40020800
 800222c:	40020c00 	.word	0x40020c00
 8002230:	40021000 	.word	0x40021000
 8002234:	40013c00 	.word	0x40013c00

08002238 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002238:	b480      	push	{r7}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	460b      	mov	r3, r1
 8002242:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	691a      	ldr	r2, [r3, #16]
 8002248:	887b      	ldrh	r3, [r7, #2]
 800224a:	4013      	ands	r3, r2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d002      	beq.n	8002256 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002250:	2301      	movs	r3, #1
 8002252:	73fb      	strb	r3, [r7, #15]
 8002254:	e001      	b.n	800225a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002256:	2300      	movs	r3, #0
 8002258:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800225a:	7bfb      	ldrb	r3, [r7, #15]
}
 800225c:	4618      	mov	r0, r3
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	460b      	mov	r3, r1
 8002272:	807b      	strh	r3, [r7, #2]
 8002274:	4613      	mov	r3, r2
 8002276:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002278:	787b      	ldrb	r3, [r7, #1]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800227e:	887a      	ldrh	r2, [r7, #2]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002284:	e003      	b.n	800228e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002286:	887b      	ldrh	r3, [r7, #2]
 8002288:	041a      	lsls	r2, r3, #16
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	619a      	str	r2, [r3, #24]
}
 800228e:	bf00      	nop
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr

0800229a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800229a:	b480      	push	{r7}
 800229c:	b085      	sub	sp, #20
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
 80022a2:	460b      	mov	r3, r1
 80022a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80022ac:	887a      	ldrh	r2, [r7, #2]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	4013      	ands	r3, r2
 80022b2:	041a      	lsls	r2, r3, #16
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	43d9      	mvns	r1, r3
 80022b8:	887b      	ldrh	r3, [r7, #2]
 80022ba:	400b      	ands	r3, r1
 80022bc:	431a      	orrs	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	619a      	str	r2, [r3, #24]
}
 80022c2:	bf00      	nop
 80022c4:	3714      	adds	r7, #20
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
	...

080022d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d101      	bne.n	80022e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e267      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d075      	beq.n	80023da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80022ee:	4b88      	ldr	r3, [pc, #544]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f003 030c 	and.w	r3, r3, #12
 80022f6:	2b04      	cmp	r3, #4
 80022f8:	d00c      	beq.n	8002314 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022fa:	4b85      	ldr	r3, [pc, #532]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002302:	2b08      	cmp	r3, #8
 8002304:	d112      	bne.n	800232c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002306:	4b82      	ldr	r3, [pc, #520]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800230e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002312:	d10b      	bne.n	800232c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002314:	4b7e      	ldr	r3, [pc, #504]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d05b      	beq.n	80023d8 <HAL_RCC_OscConfig+0x108>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d157      	bne.n	80023d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e242      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002334:	d106      	bne.n	8002344 <HAL_RCC_OscConfig+0x74>
 8002336:	4b76      	ldr	r3, [pc, #472]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a75      	ldr	r2, [pc, #468]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800233c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002340:	6013      	str	r3, [r2, #0]
 8002342:	e01d      	b.n	8002380 <HAL_RCC_OscConfig+0xb0>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800234c:	d10c      	bne.n	8002368 <HAL_RCC_OscConfig+0x98>
 800234e:	4b70      	ldr	r3, [pc, #448]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a6f      	ldr	r2, [pc, #444]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002354:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002358:	6013      	str	r3, [r2, #0]
 800235a:	4b6d      	ldr	r3, [pc, #436]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a6c      	ldr	r2, [pc, #432]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002360:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002364:	6013      	str	r3, [r2, #0]
 8002366:	e00b      	b.n	8002380 <HAL_RCC_OscConfig+0xb0>
 8002368:	4b69      	ldr	r3, [pc, #420]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a68      	ldr	r2, [pc, #416]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800236e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002372:	6013      	str	r3, [r2, #0]
 8002374:	4b66      	ldr	r3, [pc, #408]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a65      	ldr	r2, [pc, #404]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800237a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800237e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d013      	beq.n	80023b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002388:	f7ff fcc0 	bl	8001d0c <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002390:	f7ff fcbc 	bl	8001d0c <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b64      	cmp	r3, #100	@ 0x64
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e207      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023a2:	4b5b      	ldr	r3, [pc, #364]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f0      	beq.n	8002390 <HAL_RCC_OscConfig+0xc0>
 80023ae:	e014      	b.n	80023da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b0:	f7ff fcac 	bl	8001d0c <HAL_GetTick>
 80023b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023b6:	e008      	b.n	80023ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023b8:	f7ff fca8 	bl	8001d0c <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	2b64      	cmp	r3, #100	@ 0x64
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e1f3      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023ca:	4b51      	ldr	r3, [pc, #324]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1f0      	bne.n	80023b8 <HAL_RCC_OscConfig+0xe8>
 80023d6:	e000      	b.n	80023da <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d063      	beq.n	80024ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80023e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f003 030c 	and.w	r3, r3, #12
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d00b      	beq.n	800240a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023f2:	4b47      	ldr	r3, [pc, #284]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80023fa:	2b08      	cmp	r3, #8
 80023fc:	d11c      	bne.n	8002438 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023fe:	4b44      	ldr	r3, [pc, #272]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d116      	bne.n	8002438 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800240a:	4b41      	ldr	r3, [pc, #260]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b00      	cmp	r3, #0
 8002414:	d005      	beq.n	8002422 <HAL_RCC_OscConfig+0x152>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d001      	beq.n	8002422 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e1c7      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002422:	4b3b      	ldr	r3, [pc, #236]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	691b      	ldr	r3, [r3, #16]
 800242e:	00db      	lsls	r3, r3, #3
 8002430:	4937      	ldr	r1, [pc, #220]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002432:	4313      	orrs	r3, r2
 8002434:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002436:	e03a      	b.n	80024ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d020      	beq.n	8002482 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002440:	4b34      	ldr	r3, [pc, #208]	@ (8002514 <HAL_RCC_OscConfig+0x244>)
 8002442:	2201      	movs	r2, #1
 8002444:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002446:	f7ff fc61 	bl	8001d0c <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800244e:	f7ff fc5d 	bl	8001d0c <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e1a8      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002460:	4b2b      	ldr	r3, [pc, #172]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0302 	and.w	r3, r3, #2
 8002468:	2b00      	cmp	r3, #0
 800246a:	d0f0      	beq.n	800244e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800246c:	4b28      	ldr	r3, [pc, #160]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	691b      	ldr	r3, [r3, #16]
 8002478:	00db      	lsls	r3, r3, #3
 800247a:	4925      	ldr	r1, [pc, #148]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 800247c:	4313      	orrs	r3, r2
 800247e:	600b      	str	r3, [r1, #0]
 8002480:	e015      	b.n	80024ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002482:	4b24      	ldr	r3, [pc, #144]	@ (8002514 <HAL_RCC_OscConfig+0x244>)
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002488:	f7ff fc40 	bl	8001d0c <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800248e:	e008      	b.n	80024a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002490:	f7ff fc3c 	bl	8001d0c <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e187      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f003 0302 	and.w	r3, r3, #2
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f0      	bne.n	8002490 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0308 	and.w	r3, r3, #8
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d036      	beq.n	8002528 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d016      	beq.n	80024f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024c2:	4b15      	ldr	r3, [pc, #84]	@ (8002518 <HAL_RCC_OscConfig+0x248>)
 80024c4:	2201      	movs	r2, #1
 80024c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c8:	f7ff fc20 	bl	8001d0c <HAL_GetTick>
 80024cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024ce:	e008      	b.n	80024e2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024d0:	f7ff fc1c 	bl	8001d0c <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e167      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002510 <HAL_RCC_OscConfig+0x240>)
 80024e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d0f0      	beq.n	80024d0 <HAL_RCC_OscConfig+0x200>
 80024ee:	e01b      	b.n	8002528 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024f0:	4b09      	ldr	r3, [pc, #36]	@ (8002518 <HAL_RCC_OscConfig+0x248>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024f6:	f7ff fc09 	bl	8001d0c <HAL_GetTick>
 80024fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024fc:	e00e      	b.n	800251c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024fe:	f7ff fc05 	bl	8001d0c <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d907      	bls.n	800251c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e150      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
 8002510:	40023800 	.word	0x40023800
 8002514:	42470000 	.word	0x42470000
 8002518:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800251c:	4b88      	ldr	r3, [pc, #544]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 800251e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002520:	f003 0302 	and.w	r3, r3, #2
 8002524:	2b00      	cmp	r3, #0
 8002526:	d1ea      	bne.n	80024fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0304 	and.w	r3, r3, #4
 8002530:	2b00      	cmp	r3, #0
 8002532:	f000 8097 	beq.w	8002664 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002536:	2300      	movs	r3, #0
 8002538:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800253a:	4b81      	ldr	r3, [pc, #516]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 800253c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d10f      	bne.n	8002566 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002546:	2300      	movs	r3, #0
 8002548:	60bb      	str	r3, [r7, #8]
 800254a:	4b7d      	ldr	r3, [pc, #500]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	4a7c      	ldr	r2, [pc, #496]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 8002550:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002554:	6413      	str	r3, [r2, #64]	@ 0x40
 8002556:	4b7a      	ldr	r3, [pc, #488]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 8002558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800255e:	60bb      	str	r3, [r7, #8]
 8002560:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002562:	2301      	movs	r3, #1
 8002564:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002566:	4b77      	ldr	r3, [pc, #476]	@ (8002744 <HAL_RCC_OscConfig+0x474>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800256e:	2b00      	cmp	r3, #0
 8002570:	d118      	bne.n	80025a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002572:	4b74      	ldr	r3, [pc, #464]	@ (8002744 <HAL_RCC_OscConfig+0x474>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a73      	ldr	r2, [pc, #460]	@ (8002744 <HAL_RCC_OscConfig+0x474>)
 8002578:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800257c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800257e:	f7ff fbc5 	bl	8001d0c <HAL_GetTick>
 8002582:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002584:	e008      	b.n	8002598 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002586:	f7ff fbc1 	bl	8001d0c <HAL_GetTick>
 800258a:	4602      	mov	r2, r0
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	2b02      	cmp	r3, #2
 8002592:	d901      	bls.n	8002598 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002594:	2303      	movs	r3, #3
 8002596:	e10c      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002598:	4b6a      	ldr	r3, [pc, #424]	@ (8002744 <HAL_RCC_OscConfig+0x474>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d0f0      	beq.n	8002586 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d106      	bne.n	80025ba <HAL_RCC_OscConfig+0x2ea>
 80025ac:	4b64      	ldr	r3, [pc, #400]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025b0:	4a63      	ldr	r2, [pc, #396]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025b2:	f043 0301 	orr.w	r3, r3, #1
 80025b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80025b8:	e01c      	b.n	80025f4 <HAL_RCC_OscConfig+0x324>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	2b05      	cmp	r3, #5
 80025c0:	d10c      	bne.n	80025dc <HAL_RCC_OscConfig+0x30c>
 80025c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025c6:	4a5e      	ldr	r2, [pc, #376]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025c8:	f043 0304 	orr.w	r3, r3, #4
 80025cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80025ce:	4b5c      	ldr	r3, [pc, #368]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025d2:	4a5b      	ldr	r2, [pc, #364]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025d4:	f043 0301 	orr.w	r3, r3, #1
 80025d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80025da:	e00b      	b.n	80025f4 <HAL_RCC_OscConfig+0x324>
 80025dc:	4b58      	ldr	r3, [pc, #352]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025e0:	4a57      	ldr	r2, [pc, #348]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025e2:	f023 0301 	bic.w	r3, r3, #1
 80025e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80025e8:	4b55      	ldr	r3, [pc, #340]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025ec:	4a54      	ldr	r2, [pc, #336]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80025ee:	f023 0304 	bic.w	r3, r3, #4
 80025f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d015      	beq.n	8002628 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025fc:	f7ff fb86 	bl	8001d0c <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002602:	e00a      	b.n	800261a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002604:	f7ff fb82 	bl	8001d0c <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002612:	4293      	cmp	r3, r2
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e0cb      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800261a:	4b49      	ldr	r3, [pc, #292]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 800261c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	2b00      	cmp	r3, #0
 8002624:	d0ee      	beq.n	8002604 <HAL_RCC_OscConfig+0x334>
 8002626:	e014      	b.n	8002652 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002628:	f7ff fb70 	bl	8001d0c <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800262e:	e00a      	b.n	8002646 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002630:	f7ff fb6c 	bl	8001d0c <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800263e:	4293      	cmp	r3, r2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e0b5      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002646:	4b3e      	ldr	r3, [pc, #248]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 8002648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1ee      	bne.n	8002630 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002652:	7dfb      	ldrb	r3, [r7, #23]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d105      	bne.n	8002664 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002658:	4b39      	ldr	r3, [pc, #228]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 800265a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265c:	4a38      	ldr	r2, [pc, #224]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 800265e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002662:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	699b      	ldr	r3, [r3, #24]
 8002668:	2b00      	cmp	r3, #0
 800266a:	f000 80a1 	beq.w	80027b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800266e:	4b34      	ldr	r3, [pc, #208]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 030c 	and.w	r3, r3, #12
 8002676:	2b08      	cmp	r3, #8
 8002678:	d05c      	beq.n	8002734 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	2b02      	cmp	r3, #2
 8002680:	d141      	bne.n	8002706 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002682:	4b31      	ldr	r3, [pc, #196]	@ (8002748 <HAL_RCC_OscConfig+0x478>)
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002688:	f7ff fb40 	bl	8001d0c <HAL_GetTick>
 800268c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002690:	f7ff fb3c 	bl	8001d0c <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e087      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026a2:	4b27      	ldr	r3, [pc, #156]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1f0      	bne.n	8002690 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	69da      	ldr	r2, [r3, #28]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	431a      	orrs	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026bc:	019b      	lsls	r3, r3, #6
 80026be:	431a      	orrs	r2, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c4:	085b      	lsrs	r3, r3, #1
 80026c6:	3b01      	subs	r3, #1
 80026c8:	041b      	lsls	r3, r3, #16
 80026ca:	431a      	orrs	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d0:	061b      	lsls	r3, r3, #24
 80026d2:	491b      	ldr	r1, [pc, #108]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002748 <HAL_RCC_OscConfig+0x478>)
 80026da:	2201      	movs	r2, #1
 80026dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026de:	f7ff fb15 	bl	8001d0c <HAL_GetTick>
 80026e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026e4:	e008      	b.n	80026f8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026e6:	f7ff fb11 	bl	8001d0c <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d901      	bls.n	80026f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80026f4:	2303      	movs	r3, #3
 80026f6:	e05c      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026f8:	4b11      	ldr	r3, [pc, #68]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d0f0      	beq.n	80026e6 <HAL_RCC_OscConfig+0x416>
 8002704:	e054      	b.n	80027b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002706:	4b10      	ldr	r3, [pc, #64]	@ (8002748 <HAL_RCC_OscConfig+0x478>)
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270c:	f7ff fafe 	bl	8001d0c <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002714:	f7ff fafa 	bl	8001d0c <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e045      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002726:	4b06      	ldr	r3, [pc, #24]	@ (8002740 <HAL_RCC_OscConfig+0x470>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1f0      	bne.n	8002714 <HAL_RCC_OscConfig+0x444>
 8002732:	e03d      	b.n	80027b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d107      	bne.n	800274c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e038      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
 8002740:	40023800 	.word	0x40023800
 8002744:	40007000 	.word	0x40007000
 8002748:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800274c:	4b1b      	ldr	r3, [pc, #108]	@ (80027bc <HAL_RCC_OscConfig+0x4ec>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	699b      	ldr	r3, [r3, #24]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d028      	beq.n	80027ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002764:	429a      	cmp	r2, r3
 8002766:	d121      	bne.n	80027ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002772:	429a      	cmp	r2, r3
 8002774:	d11a      	bne.n	80027ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800277c:	4013      	ands	r3, r2
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002782:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002784:	4293      	cmp	r3, r2
 8002786:	d111      	bne.n	80027ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002792:	085b      	lsrs	r3, r3, #1
 8002794:	3b01      	subs	r3, #1
 8002796:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002798:	429a      	cmp	r2, r3
 800279a:	d107      	bne.n	80027ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d001      	beq.n	80027b0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e000      	b.n	80027b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3718      	adds	r7, #24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	40023800 	.word	0x40023800

080027c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d101      	bne.n	80027d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e0cc      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027d4:	4b68      	ldr	r3, [pc, #416]	@ (8002978 <HAL_RCC_ClockConfig+0x1b8>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0307 	and.w	r3, r3, #7
 80027dc:	683a      	ldr	r2, [r7, #0]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d90c      	bls.n	80027fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027e2:	4b65      	ldr	r3, [pc, #404]	@ (8002978 <HAL_RCC_ClockConfig+0x1b8>)
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ea:	4b63      	ldr	r3, [pc, #396]	@ (8002978 <HAL_RCC_ClockConfig+0x1b8>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0307 	and.w	r3, r3, #7
 80027f2:	683a      	ldr	r2, [r7, #0]
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d001      	beq.n	80027fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e0b8      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0302 	and.w	r3, r3, #2
 8002804:	2b00      	cmp	r3, #0
 8002806:	d020      	beq.n	800284a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 0304 	and.w	r3, r3, #4
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002814:	4b59      	ldr	r3, [pc, #356]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	4a58      	ldr	r2, [pc, #352]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 800281a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800281e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0308 	and.w	r3, r3, #8
 8002828:	2b00      	cmp	r3, #0
 800282a:	d005      	beq.n	8002838 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800282c:	4b53      	ldr	r3, [pc, #332]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	4a52      	ldr	r2, [pc, #328]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002832:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002836:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002838:	4b50      	ldr	r3, [pc, #320]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	494d      	ldr	r1, [pc, #308]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002846:	4313      	orrs	r3, r2
 8002848:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	2b00      	cmp	r3, #0
 8002854:	d044      	beq.n	80028e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	2b01      	cmp	r3, #1
 800285c:	d107      	bne.n	800286e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285e:	4b47      	ldr	r3, [pc, #284]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d119      	bne.n	800289e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e07f      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	2b02      	cmp	r3, #2
 8002874:	d003      	beq.n	800287e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800287a:	2b03      	cmp	r3, #3
 800287c:	d107      	bne.n	800288e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800287e:	4b3f      	ldr	r3, [pc, #252]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d109      	bne.n	800289e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e06f      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800288e:	4b3b      	ldr	r3, [pc, #236]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	2b00      	cmp	r3, #0
 8002898:	d101      	bne.n	800289e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e067      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800289e:	4b37      	ldr	r3, [pc, #220]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f023 0203 	bic.w	r2, r3, #3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	4934      	ldr	r1, [pc, #208]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028b0:	f7ff fa2c 	bl	8001d0c <HAL_GetTick>
 80028b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028b6:	e00a      	b.n	80028ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028b8:	f7ff fa28 	bl	8001d0c <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e04f      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ce:	4b2b      	ldr	r3, [pc, #172]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f003 020c 	and.w	r2, r3, #12
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	429a      	cmp	r2, r3
 80028de:	d1eb      	bne.n	80028b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028e0:	4b25      	ldr	r3, [pc, #148]	@ (8002978 <HAL_RCC_ClockConfig+0x1b8>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0307 	and.w	r3, r3, #7
 80028e8:	683a      	ldr	r2, [r7, #0]
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d20c      	bcs.n	8002908 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ee:	4b22      	ldr	r3, [pc, #136]	@ (8002978 <HAL_RCC_ClockConfig+0x1b8>)
 80028f0:	683a      	ldr	r2, [r7, #0]
 80028f2:	b2d2      	uxtb	r2, r2
 80028f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028f6:	4b20      	ldr	r3, [pc, #128]	@ (8002978 <HAL_RCC_ClockConfig+0x1b8>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	683a      	ldr	r2, [r7, #0]
 8002900:	429a      	cmp	r2, r3
 8002902:	d001      	beq.n	8002908 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e032      	b.n	800296e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0304 	and.w	r3, r3, #4
 8002910:	2b00      	cmp	r3, #0
 8002912:	d008      	beq.n	8002926 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002914:	4b19      	ldr	r3, [pc, #100]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	4916      	ldr	r1, [pc, #88]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002922:	4313      	orrs	r3, r2
 8002924:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0308 	and.w	r3, r3, #8
 800292e:	2b00      	cmp	r3, #0
 8002930:	d009      	beq.n	8002946 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002932:	4b12      	ldr	r3, [pc, #72]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	490e      	ldr	r1, [pc, #56]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 8002942:	4313      	orrs	r3, r2
 8002944:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002946:	f000 f821 	bl	800298c <HAL_RCC_GetSysClockFreq>
 800294a:	4602      	mov	r2, r0
 800294c:	4b0b      	ldr	r3, [pc, #44]	@ (800297c <HAL_RCC_ClockConfig+0x1bc>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	091b      	lsrs	r3, r3, #4
 8002952:	f003 030f 	and.w	r3, r3, #15
 8002956:	490a      	ldr	r1, [pc, #40]	@ (8002980 <HAL_RCC_ClockConfig+0x1c0>)
 8002958:	5ccb      	ldrb	r3, [r1, r3]
 800295a:	fa22 f303 	lsr.w	r3, r2, r3
 800295e:	4a09      	ldr	r2, [pc, #36]	@ (8002984 <HAL_RCC_ClockConfig+0x1c4>)
 8002960:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002962:	4b09      	ldr	r3, [pc, #36]	@ (8002988 <HAL_RCC_ClockConfig+0x1c8>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff f886 	bl	8001a78 <HAL_InitTick>

  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	40023c00 	.word	0x40023c00
 800297c:	40023800 	.word	0x40023800
 8002980:	08006bc8 	.word	0x08006bc8
 8002984:	2000001c 	.word	0x2000001c
 8002988:	20000020 	.word	0x20000020

0800298c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800298c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002990:	b090      	sub	sp, #64	@ 0x40
 8002992:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002994:	2300      	movs	r3, #0
 8002996:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002998:	2300      	movs	r3, #0
 800299a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800299c:	2300      	movs	r3, #0
 800299e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80029a0:	2300      	movs	r3, #0
 80029a2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029a4:	4b59      	ldr	r3, [pc, #356]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x180>)
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f003 030c 	and.w	r3, r3, #12
 80029ac:	2b08      	cmp	r3, #8
 80029ae:	d00d      	beq.n	80029cc <HAL_RCC_GetSysClockFreq+0x40>
 80029b0:	2b08      	cmp	r3, #8
 80029b2:	f200 80a1 	bhi.w	8002af8 <HAL_RCC_GetSysClockFreq+0x16c>
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d002      	beq.n	80029c0 <HAL_RCC_GetSysClockFreq+0x34>
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	d003      	beq.n	80029c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80029be:	e09b      	b.n	8002af8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029c0:	4b53      	ldr	r3, [pc, #332]	@ (8002b10 <HAL_RCC_GetSysClockFreq+0x184>)
 80029c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80029c4:	e09b      	b.n	8002afe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029c6:	4b53      	ldr	r3, [pc, #332]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x188>)
 80029c8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80029ca:	e098      	b.n	8002afe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029cc:	4b4f      	ldr	r3, [pc, #316]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x180>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029d4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029d6:	4b4d      	ldr	r3, [pc, #308]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x180>)
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d028      	beq.n	8002a34 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029e2:	4b4a      	ldr	r3, [pc, #296]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x180>)
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	099b      	lsrs	r3, r3, #6
 80029e8:	2200      	movs	r2, #0
 80029ea:	623b      	str	r3, [r7, #32]
 80029ec:	627a      	str	r2, [r7, #36]	@ 0x24
 80029ee:	6a3b      	ldr	r3, [r7, #32]
 80029f0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80029f4:	2100      	movs	r1, #0
 80029f6:	4b47      	ldr	r3, [pc, #284]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x188>)
 80029f8:	fb03 f201 	mul.w	r2, r3, r1
 80029fc:	2300      	movs	r3, #0
 80029fe:	fb00 f303 	mul.w	r3, r0, r3
 8002a02:	4413      	add	r3, r2
 8002a04:	4a43      	ldr	r2, [pc, #268]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x188>)
 8002a06:	fba0 1202 	umull	r1, r2, r0, r2
 8002a0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a0c:	460a      	mov	r2, r1
 8002a0e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002a10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a12:	4413      	add	r3, r2
 8002a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a18:	2200      	movs	r2, #0
 8002a1a:	61bb      	str	r3, [r7, #24]
 8002a1c:	61fa      	str	r2, [r7, #28]
 8002a1e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a22:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002a26:	f7fd fc2b 	bl	8000280 <__aeabi_uldivmod>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	4613      	mov	r3, r2
 8002a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a32:	e053      	b.n	8002adc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a34:	4b35      	ldr	r3, [pc, #212]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x180>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	099b      	lsrs	r3, r3, #6
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	613b      	str	r3, [r7, #16]
 8002a3e:	617a      	str	r2, [r7, #20]
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002a46:	f04f 0b00 	mov.w	fp, #0
 8002a4a:	4652      	mov	r2, sl
 8002a4c:	465b      	mov	r3, fp
 8002a4e:	f04f 0000 	mov.w	r0, #0
 8002a52:	f04f 0100 	mov.w	r1, #0
 8002a56:	0159      	lsls	r1, r3, #5
 8002a58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a5c:	0150      	lsls	r0, r2, #5
 8002a5e:	4602      	mov	r2, r0
 8002a60:	460b      	mov	r3, r1
 8002a62:	ebb2 080a 	subs.w	r8, r2, sl
 8002a66:	eb63 090b 	sbc.w	r9, r3, fp
 8002a6a:	f04f 0200 	mov.w	r2, #0
 8002a6e:	f04f 0300 	mov.w	r3, #0
 8002a72:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002a76:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002a7a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002a7e:	ebb2 0408 	subs.w	r4, r2, r8
 8002a82:	eb63 0509 	sbc.w	r5, r3, r9
 8002a86:	f04f 0200 	mov.w	r2, #0
 8002a8a:	f04f 0300 	mov.w	r3, #0
 8002a8e:	00eb      	lsls	r3, r5, #3
 8002a90:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a94:	00e2      	lsls	r2, r4, #3
 8002a96:	4614      	mov	r4, r2
 8002a98:	461d      	mov	r5, r3
 8002a9a:	eb14 030a 	adds.w	r3, r4, sl
 8002a9e:	603b      	str	r3, [r7, #0]
 8002aa0:	eb45 030b 	adc.w	r3, r5, fp
 8002aa4:	607b      	str	r3, [r7, #4]
 8002aa6:	f04f 0200 	mov.w	r2, #0
 8002aaa:	f04f 0300 	mov.w	r3, #0
 8002aae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ab2:	4629      	mov	r1, r5
 8002ab4:	028b      	lsls	r3, r1, #10
 8002ab6:	4621      	mov	r1, r4
 8002ab8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002abc:	4621      	mov	r1, r4
 8002abe:	028a      	lsls	r2, r1, #10
 8002ac0:	4610      	mov	r0, r2
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	60bb      	str	r3, [r7, #8]
 8002aca:	60fa      	str	r2, [r7, #12]
 8002acc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ad0:	f7fd fbd6 	bl	8000280 <__aeabi_uldivmod>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	4613      	mov	r3, r2
 8002ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002adc:	4b0b      	ldr	r3, [pc, #44]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x180>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	0c1b      	lsrs	r3, r3, #16
 8002ae2:	f003 0303 	and.w	r3, r3, #3
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002aec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002af4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002af6:	e002      	b.n	8002afe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002af8:	4b05      	ldr	r3, [pc, #20]	@ (8002b10 <HAL_RCC_GetSysClockFreq+0x184>)
 8002afa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002afc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002afe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3740      	adds	r7, #64	@ 0x40
 8002b04:	46bd      	mov	sp, r7
 8002b06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40023800 	.word	0x40023800
 8002b10:	00f42400 	.word	0x00f42400
 8002b14:	017d7840 	.word	0x017d7840

08002b18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b1c:	4b03      	ldr	r3, [pc, #12]	@ (8002b2c <HAL_RCC_GetHCLKFreq+0x14>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	2000001c 	.word	0x2000001c

08002b30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b34:	f7ff fff0 	bl	8002b18 <HAL_RCC_GetHCLKFreq>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	4b05      	ldr	r3, [pc, #20]	@ (8002b50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	0a9b      	lsrs	r3, r3, #10
 8002b40:	f003 0307 	and.w	r3, r3, #7
 8002b44:	4903      	ldr	r1, [pc, #12]	@ (8002b54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b46:	5ccb      	ldrb	r3, [r1, r3]
 8002b48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	40023800 	.word	0x40023800
 8002b54:	08006bd8 	.word	0x08006bd8

08002b58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b5c:	f7ff ffdc 	bl	8002b18 <HAL_RCC_GetHCLKFreq>
 8002b60:	4602      	mov	r2, r0
 8002b62:	4b05      	ldr	r3, [pc, #20]	@ (8002b78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	0b5b      	lsrs	r3, r3, #13
 8002b68:	f003 0307 	and.w	r3, r3, #7
 8002b6c:	4903      	ldr	r1, [pc, #12]	@ (8002b7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b6e:	5ccb      	ldrb	r3, [r1, r3]
 8002b70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40023800 	.word	0x40023800
 8002b7c:	08006bd8 	.word	0x08006bd8

08002b80 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	220f      	movs	r2, #15
 8002b8e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002b90:	4b12      	ldr	r3, [pc, #72]	@ (8002bdc <HAL_RCC_GetClockConfig+0x5c>)
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f003 0203 	and.w	r2, r3, #3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002bdc <HAL_RCC_GetClockConfig+0x5c>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8002bdc <HAL_RCC_GetClockConfig+0x5c>)
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002bb4:	4b09      	ldr	r3, [pc, #36]	@ (8002bdc <HAL_RCC_GetClockConfig+0x5c>)
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	08db      	lsrs	r3, r3, #3
 8002bba:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002bc2:	4b07      	ldr	r3, [pc, #28]	@ (8002be0 <HAL_RCC_GetClockConfig+0x60>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0207 	and.w	r2, r3, #7
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	601a      	str	r2, [r3, #0]
}
 8002bce:	bf00      	nop
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	40023800 	.word	0x40023800
 8002be0:	40023c00 	.word	0x40023c00

08002be4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d101      	bne.n	8002bf6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e07b      	b.n	8002cee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d108      	bne.n	8002c10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c06:	d009      	beq.n	8002c1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	61da      	str	r2, [r3, #28]
 8002c0e:	e005      	b.n	8002c1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d106      	bne.n	8002c3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f7fe fdd8 	bl	80017ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2202      	movs	r2, #2
 8002c40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c52:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002c64:	431a      	orrs	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	431a      	orrs	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	431a      	orrs	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	69db      	ldr	r3, [r3, #28]
 8002c92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c96:	431a      	orrs	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a1b      	ldr	r3, [r3, #32]
 8002c9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ca0:	ea42 0103 	orr.w	r1, r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	430a      	orrs	r2, r1
 8002cb2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	0c1b      	lsrs	r3, r3, #16
 8002cba:	f003 0104 	and.w	r1, r3, #4
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc2:	f003 0210 	and.w	r2, r3, #16
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	69da      	ldr	r2, [r3, #28]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cdc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b088      	sub	sp, #32
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	60f8      	str	r0, [r7, #12]
 8002cfe:	60b9      	str	r1, [r7, #8]
 8002d00:	603b      	str	r3, [r7, #0]
 8002d02:	4613      	mov	r3, r2
 8002d04:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d06:	f7ff f801 	bl	8001d0c <HAL_GetTick>
 8002d0a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002d0c:	88fb      	ldrh	r3, [r7, #6]
 8002d0e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d001      	beq.n	8002d20 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	e12a      	b.n	8002f76 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d002      	beq.n	8002d2c <HAL_SPI_Transmit+0x36>
 8002d26:	88fb      	ldrh	r3, [r7, #6]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d101      	bne.n	8002d30 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e122      	b.n	8002f76 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d101      	bne.n	8002d3e <HAL_SPI_Transmit+0x48>
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	e11b      	b.n	8002f76 <HAL_SPI_Transmit+0x280>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2203      	movs	r2, #3
 8002d4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2200      	movs	r2, #0
 8002d52:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	68ba      	ldr	r2, [r7, #8]
 8002d58:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	88fa      	ldrh	r2, [r7, #6]
 8002d5e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	88fa      	ldrh	r2, [r7, #6]
 8002d64:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d8c:	d10f      	bne.n	8002dae <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d9c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002dac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002db8:	2b40      	cmp	r3, #64	@ 0x40
 8002dba:	d007      	beq.n	8002dcc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002dca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002dd4:	d152      	bne.n	8002e7c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d002      	beq.n	8002de4 <HAL_SPI_Transmit+0xee>
 8002dde:	8b7b      	ldrh	r3, [r7, #26]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d145      	bne.n	8002e70 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de8:	881a      	ldrh	r2, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df4:	1c9a      	adds	r2, r3, #2
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	3b01      	subs	r3, #1
 8002e02:	b29a      	uxth	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002e08:	e032      	b.n	8002e70 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 0302 	and.w	r3, r3, #2
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d112      	bne.n	8002e3e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1c:	881a      	ldrh	r2, [r3, #0]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e28:	1c9a      	adds	r2, r3, #2
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	3b01      	subs	r3, #1
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002e3c:	e018      	b.n	8002e70 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e3e:	f7fe ff65 	bl	8001d0c <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	683a      	ldr	r2, [r7, #0]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d803      	bhi.n	8002e56 <HAL_SPI_Transmit+0x160>
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e54:	d102      	bne.n	8002e5c <HAL_SPI_Transmit+0x166>
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d109      	bne.n	8002e70 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e082      	b.n	8002f76 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1c7      	bne.n	8002e0a <HAL_SPI_Transmit+0x114>
 8002e7a:	e053      	b.n	8002f24 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d002      	beq.n	8002e8a <HAL_SPI_Transmit+0x194>
 8002e84:	8b7b      	ldrh	r3, [r7, #26]
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d147      	bne.n	8002f1a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	330c      	adds	r3, #12
 8002e94:	7812      	ldrb	r2, [r2, #0]
 8002e96:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9c:	1c5a      	adds	r2, r3, #1
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002eb0:	e033      	b.n	8002f1a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f003 0302 	and.w	r3, r3, #2
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d113      	bne.n	8002ee8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	330c      	adds	r3, #12
 8002eca:	7812      	ldrb	r2, [r2, #0]
 8002ecc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed2:	1c5a      	adds	r2, r3, #1
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	b29a      	uxth	r2, r3
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002ee6:	e018      	b.n	8002f1a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ee8:	f7fe ff10 	bl	8001d0c <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d803      	bhi.n	8002f00 <HAL_SPI_Transmit+0x20a>
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002efe:	d102      	bne.n	8002f06 <HAL_SPI_Transmit+0x210>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d109      	bne.n	8002f1a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e02d      	b.n	8002f76 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d1c6      	bne.n	8002eb2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f24:	69fa      	ldr	r2, [r7, #28]
 8002f26:	6839      	ldr	r1, [r7, #0]
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f000 fbd9 	bl	80036e0 <SPI_EndRxTxTransaction>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d002      	beq.n	8002f3a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2220      	movs	r2, #32
 8002f38:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d10a      	bne.n	8002f58 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f42:	2300      	movs	r3, #0
 8002f44:	617b      	str	r3, [r7, #20]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	617b      	str	r3, [r7, #20]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	617b      	str	r3, [r7, #20]
 8002f56:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2200      	movs	r2, #0
 8002f64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e000      	b.n	8002f76 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002f74:	2300      	movs	r3, #0
  }
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3720      	adds	r7, #32
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b088      	sub	sp, #32
 8002f82:	af02      	add	r7, sp, #8
 8002f84:	60f8      	str	r0, [r7, #12]
 8002f86:	60b9      	str	r1, [r7, #8]
 8002f88:	603b      	str	r3, [r7, #0]
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d001      	beq.n	8002f9e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	e104      	b.n	80031a8 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d002      	beq.n	8002faa <HAL_SPI_Receive+0x2c>
 8002fa4:	88fb      	ldrh	r3, [r7, #6]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d101      	bne.n	8002fae <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e0fc      	b.n	80031a8 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002fb6:	d112      	bne.n	8002fde <HAL_SPI_Receive+0x60>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10e      	bne.n	8002fde <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2204      	movs	r2, #4
 8002fc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002fc8:	88fa      	ldrh	r2, [r7, #6]
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	68ba      	ldr	r2, [r7, #8]
 8002fd2:	68b9      	ldr	r1, [r7, #8]
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	f000 f8eb 	bl	80031b0 <HAL_SPI_TransmitReceive>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	e0e4      	b.n	80031a8 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002fde:	f7fe fe95 	bl	8001d0c <HAL_GetTick>
 8002fe2:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d101      	bne.n	8002ff2 <HAL_SPI_Receive+0x74>
 8002fee:	2302      	movs	r3, #2
 8002ff0:	e0da      	b.n	80031a8 <HAL_SPI_Receive+0x22a>
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2204      	movs	r2, #4
 8002ffe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2200      	movs	r2, #0
 8003006:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	88fa      	ldrh	r2, [r7, #6]
 8003012:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	88fa      	ldrh	r2, [r7, #6]
 8003018:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2200      	movs	r2, #0
 8003024:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003040:	d10f      	bne.n	8003062 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003050:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003060:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800306c:	2b40      	cmp	r3, #64	@ 0x40
 800306e:	d007      	beq.n	8003080 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800307e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d170      	bne.n	800316a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003088:	e035      	b.n	80030f6 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f003 0301 	and.w	r3, r3, #1
 8003094:	2b01      	cmp	r3, #1
 8003096:	d115      	bne.n	80030c4 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f103 020c 	add.w	r2, r3, #12
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030a4:	7812      	ldrb	r2, [r2, #0]
 80030a6:	b2d2      	uxtb	r2, r2
 80030a8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ae:	1c5a      	adds	r2, r3, #1
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	3b01      	subs	r3, #1
 80030bc:	b29a      	uxth	r2, r3
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80030c2:	e018      	b.n	80030f6 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030c4:	f7fe fe22 	bl	8001d0c <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d803      	bhi.n	80030dc <HAL_SPI_Receive+0x15e>
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030da:	d102      	bne.n	80030e2 <HAL_SPI_Receive+0x164>
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d109      	bne.n	80030f6 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e058      	b.n	80031a8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d1c4      	bne.n	800308a <HAL_SPI_Receive+0x10c>
 8003100:	e038      	b.n	8003174 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b01      	cmp	r3, #1
 800310e:	d113      	bne.n	8003138 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68da      	ldr	r2, [r3, #12]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800311a:	b292      	uxth	r2, r2
 800311c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003122:	1c9a      	adds	r2, r3, #2
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800312c:	b29b      	uxth	r3, r3
 800312e:	3b01      	subs	r3, #1
 8003130:	b29a      	uxth	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003136:	e018      	b.n	800316a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003138:	f7fe fde8 	bl	8001d0c <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	429a      	cmp	r2, r3
 8003146:	d803      	bhi.n	8003150 <HAL_SPI_Receive+0x1d2>
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314e:	d102      	bne.n	8003156 <HAL_SPI_Receive+0x1d8>
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d109      	bne.n	800316a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2201      	movs	r2, #1
 800315a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e01e      	b.n	80031a8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800316e:	b29b      	uxth	r3, r3
 8003170:	2b00      	cmp	r3, #0
 8003172:	d1c6      	bne.n	8003102 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003174:	697a      	ldr	r2, [r7, #20]
 8003176:	6839      	ldr	r1, [r7, #0]
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f000 fa4b 	bl	8003614 <SPI_EndRxTransaction>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d002      	beq.n	800318a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2220      	movs	r2, #32
 8003188:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e000      	b.n	80031a8 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80031a6:	2300      	movs	r3, #0
  }
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3718      	adds	r7, #24
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b08a      	sub	sp, #40	@ 0x28
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
 80031bc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80031be:	2301      	movs	r3, #1
 80031c0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031c2:	f7fe fda3 	bl	8001d0c <HAL_GetTick>
 80031c6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80031ce:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80031d6:	887b      	ldrh	r3, [r7, #2]
 80031d8:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80031da:	7ffb      	ldrb	r3, [r7, #31]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d00c      	beq.n	80031fa <HAL_SPI_TransmitReceive+0x4a>
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80031e6:	d106      	bne.n	80031f6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d102      	bne.n	80031f6 <HAL_SPI_TransmitReceive+0x46>
 80031f0:	7ffb      	ldrb	r3, [r7, #31]
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	d001      	beq.n	80031fa <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80031f6:	2302      	movs	r3, #2
 80031f8:	e17f      	b.n	80034fa <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d005      	beq.n	800320c <HAL_SPI_TransmitReceive+0x5c>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d002      	beq.n	800320c <HAL_SPI_TransmitReceive+0x5c>
 8003206:	887b      	ldrh	r3, [r7, #2]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d101      	bne.n	8003210 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e174      	b.n	80034fa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003216:	2b01      	cmp	r3, #1
 8003218:	d101      	bne.n	800321e <HAL_SPI_TransmitReceive+0x6e>
 800321a:	2302      	movs	r3, #2
 800321c:	e16d      	b.n	80034fa <HAL_SPI_TransmitReceive+0x34a>
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2201      	movs	r2, #1
 8003222:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800322c:	b2db      	uxtb	r3, r3
 800322e:	2b04      	cmp	r3, #4
 8003230:	d003      	beq.n	800323a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2205      	movs	r2, #5
 8003236:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	887a      	ldrh	r2, [r7, #2]
 800324a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	887a      	ldrh	r2, [r7, #2]
 8003250:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	887a      	ldrh	r2, [r7, #2]
 800325c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	887a      	ldrh	r2, [r7, #2]
 8003262:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2200      	movs	r2, #0
 8003268:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2200      	movs	r2, #0
 800326e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800327a:	2b40      	cmp	r3, #64	@ 0x40
 800327c:	d007      	beq.n	800328e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800328c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003296:	d17e      	bne.n	8003396 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d002      	beq.n	80032a6 <HAL_SPI_TransmitReceive+0xf6>
 80032a0:	8afb      	ldrh	r3, [r7, #22]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d16c      	bne.n	8003380 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032aa:	881a      	ldrh	r2, [r3, #0]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b6:	1c9a      	adds	r2, r3, #2
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	3b01      	subs	r3, #1
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032ca:	e059      	b.n	8003380 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b02      	cmp	r3, #2
 80032d8:	d11b      	bne.n	8003312 <HAL_SPI_TransmitReceive+0x162>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032de:	b29b      	uxth	r3, r3
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d016      	beq.n	8003312 <HAL_SPI_TransmitReceive+0x162>
 80032e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d113      	bne.n	8003312 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ee:	881a      	ldrh	r2, [r3, #0]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fa:	1c9a      	adds	r2, r3, #2
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003304:	b29b      	uxth	r3, r3
 8003306:	3b01      	subs	r3, #1
 8003308:	b29a      	uxth	r2, r3
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800330e:	2300      	movs	r3, #0
 8003310:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f003 0301 	and.w	r3, r3, #1
 800331c:	2b01      	cmp	r3, #1
 800331e:	d119      	bne.n	8003354 <HAL_SPI_TransmitReceive+0x1a4>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003324:	b29b      	uxth	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d014      	beq.n	8003354 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68da      	ldr	r2, [r3, #12]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003334:	b292      	uxth	r2, r2
 8003336:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800333c:	1c9a      	adds	r2, r3, #2
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003346:	b29b      	uxth	r3, r3
 8003348:	3b01      	subs	r3, #1
 800334a:	b29a      	uxth	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003350:	2301      	movs	r3, #1
 8003352:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003354:	f7fe fcda 	bl	8001d0c <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	6a3b      	ldr	r3, [r7, #32]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003360:	429a      	cmp	r2, r3
 8003362:	d80d      	bhi.n	8003380 <HAL_SPI_TransmitReceive+0x1d0>
 8003364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800336a:	d009      	beq.n	8003380 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e0bc      	b.n	80034fa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003384:	b29b      	uxth	r3, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d1a0      	bne.n	80032cc <HAL_SPI_TransmitReceive+0x11c>
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800338e:	b29b      	uxth	r3, r3
 8003390:	2b00      	cmp	r3, #0
 8003392:	d19b      	bne.n	80032cc <HAL_SPI_TransmitReceive+0x11c>
 8003394:	e082      	b.n	800349c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d002      	beq.n	80033a4 <HAL_SPI_TransmitReceive+0x1f4>
 800339e:	8afb      	ldrh	r3, [r7, #22]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d171      	bne.n	8003488 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	330c      	adds	r3, #12
 80033ae:	7812      	ldrb	r2, [r2, #0]
 80033b0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b6:	1c5a      	adds	r2, r3, #1
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	3b01      	subs	r3, #1
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033ca:	e05d      	b.n	8003488 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d11c      	bne.n	8003414 <HAL_SPI_TransmitReceive+0x264>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033de:	b29b      	uxth	r3, r3
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d017      	beq.n	8003414 <HAL_SPI_TransmitReceive+0x264>
 80033e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d114      	bne.n	8003414 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	330c      	adds	r3, #12
 80033f4:	7812      	ldrb	r2, [r2, #0]
 80033f6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fc:	1c5a      	adds	r2, r3, #1
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003406:	b29b      	uxth	r3, r3
 8003408:	3b01      	subs	r3, #1
 800340a:	b29a      	uxth	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003410:	2300      	movs	r3, #0
 8003412:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b01      	cmp	r3, #1
 8003420:	d119      	bne.n	8003456 <HAL_SPI_TransmitReceive+0x2a6>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003426:	b29b      	uxth	r3, r3
 8003428:	2b00      	cmp	r3, #0
 800342a:	d014      	beq.n	8003456 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	68da      	ldr	r2, [r3, #12]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003436:	b2d2      	uxtb	r2, r2
 8003438:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800343e:	1c5a      	adds	r2, r3, #1
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003448:	b29b      	uxth	r3, r3
 800344a:	3b01      	subs	r3, #1
 800344c:	b29a      	uxth	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003452:	2301      	movs	r3, #1
 8003454:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003456:	f7fe fc59 	bl	8001d0c <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	6a3b      	ldr	r3, [r7, #32]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003462:	429a      	cmp	r2, r3
 8003464:	d803      	bhi.n	800346e <HAL_SPI_TransmitReceive+0x2be>
 8003466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800346c:	d102      	bne.n	8003474 <HAL_SPI_TransmitReceive+0x2c4>
 800346e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003470:	2b00      	cmp	r3, #0
 8003472:	d109      	bne.n	8003488 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e038      	b.n	80034fa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800348c:	b29b      	uxth	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d19c      	bne.n	80033cc <HAL_SPI_TransmitReceive+0x21c>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003496:	b29b      	uxth	r3, r3
 8003498:	2b00      	cmp	r3, #0
 800349a:	d197      	bne.n	80033cc <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800349c:	6a3a      	ldr	r2, [r7, #32]
 800349e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80034a0:	68f8      	ldr	r0, [r7, #12]
 80034a2:	f000 f91d 	bl	80036e0 <SPI_EndRxTxTransaction>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d008      	beq.n	80034be <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2220      	movs	r2, #32
 80034b0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e01d      	b.n	80034fa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10a      	bne.n	80034dc <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034c6:	2300      	movs	r3, #0
 80034c8:	613b      	str	r3, [r7, #16]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	613b      	str	r3, [r7, #16]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	613b      	str	r3, [r7, #16]
 80034da:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2201      	movs	r2, #1
 80034e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e000      	b.n	80034fa <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80034f8:	2300      	movs	r3, #0
  }
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3728      	adds	r7, #40	@ 0x28
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
	...

08003504 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b088      	sub	sp, #32
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	603b      	str	r3, [r7, #0]
 8003510:	4613      	mov	r3, r2
 8003512:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003514:	f7fe fbfa 	bl	8001d0c <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800351c:	1a9b      	subs	r3, r3, r2
 800351e:	683a      	ldr	r2, [r7, #0]
 8003520:	4413      	add	r3, r2
 8003522:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003524:	f7fe fbf2 	bl	8001d0c <HAL_GetTick>
 8003528:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800352a:	4b39      	ldr	r3, [pc, #228]	@ (8003610 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	015b      	lsls	r3, r3, #5
 8003530:	0d1b      	lsrs	r3, r3, #20
 8003532:	69fa      	ldr	r2, [r7, #28]
 8003534:	fb02 f303 	mul.w	r3, r2, r3
 8003538:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800353a:	e055      	b.n	80035e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003542:	d051      	beq.n	80035e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003544:	f7fe fbe2 	bl	8001d0c <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	69fa      	ldr	r2, [r7, #28]
 8003550:	429a      	cmp	r2, r3
 8003552:	d902      	bls.n	800355a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d13d      	bne.n	80035d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685a      	ldr	r2, [r3, #4]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003568:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003572:	d111      	bne.n	8003598 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800357c:	d004      	beq.n	8003588 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003586:	d107      	bne.n	8003598 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003596:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800359c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035a0:	d10f      	bne.n	80035c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80035b0:	601a      	str	r2, [r3, #0]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e018      	b.n	8003608 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d102      	bne.n	80035e2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80035dc:	2300      	movs	r3, #0
 80035de:	61fb      	str	r3, [r7, #28]
 80035e0:	e002      	b.n	80035e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	3b01      	subs	r3, #1
 80035e6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689a      	ldr	r2, [r3, #8]
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	4013      	ands	r3, r2
 80035f2:	68ba      	ldr	r2, [r7, #8]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	bf0c      	ite	eq
 80035f8:	2301      	moveq	r3, #1
 80035fa:	2300      	movne	r3, #0
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	461a      	mov	r2, r3
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	429a      	cmp	r2, r3
 8003604:	d19a      	bne.n	800353c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	3720      	adds	r7, #32
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	2000001c 	.word	0x2000001c

08003614 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af02      	add	r7, sp, #8
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003628:	d111      	bne.n	800364e <SPI_EndRxTransaction+0x3a>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003632:	d004      	beq.n	800363e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800363c:	d107      	bne.n	800364e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800364c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003656:	d12a      	bne.n	80036ae <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003660:	d012      	beq.n	8003688 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	9300      	str	r3, [sp, #0]
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	2200      	movs	r2, #0
 800366a:	2180      	movs	r1, #128	@ 0x80
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f7ff ff49 	bl	8003504 <SPI_WaitFlagStateUntilTimeout>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d02d      	beq.n	80036d4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800367c:	f043 0220 	orr.w	r2, r3, #32
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e026      	b.n	80036d6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	9300      	str	r3, [sp, #0]
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	2200      	movs	r2, #0
 8003690:	2101      	movs	r1, #1
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f7ff ff36 	bl	8003504 <SPI_WaitFlagStateUntilTimeout>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d01a      	beq.n	80036d4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036a2:	f043 0220 	orr.w	r2, r3, #32
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e013      	b.n	80036d6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	9300      	str	r3, [sp, #0]
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	2200      	movs	r2, #0
 80036b6:	2101      	movs	r1, #1
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f7ff ff23 	bl	8003504 <SPI_WaitFlagStateUntilTimeout>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d007      	beq.n	80036d4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c8:	f043 0220 	orr.w	r2, r3, #32
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e000      	b.n	80036d6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3710      	adds	r7, #16
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
	...

080036e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b088      	sub	sp, #32
 80036e4:	af02      	add	r7, sp, #8
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	2201      	movs	r2, #1
 80036f4:	2102      	movs	r1, #2
 80036f6:	68f8      	ldr	r0, [r7, #12]
 80036f8:	f7ff ff04 	bl	8003504 <SPI_WaitFlagStateUntilTimeout>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d007      	beq.n	8003712 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003706:	f043 0220 	orr.w	r2, r3, #32
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e032      	b.n	8003778 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003712:	4b1b      	ldr	r3, [pc, #108]	@ (8003780 <SPI_EndRxTxTransaction+0xa0>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a1b      	ldr	r2, [pc, #108]	@ (8003784 <SPI_EndRxTxTransaction+0xa4>)
 8003718:	fba2 2303 	umull	r2, r3, r2, r3
 800371c:	0d5b      	lsrs	r3, r3, #21
 800371e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003722:	fb02 f303 	mul.w	r3, r2, r3
 8003726:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003730:	d112      	bne.n	8003758 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	9300      	str	r3, [sp, #0]
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	2200      	movs	r2, #0
 800373a:	2180      	movs	r1, #128	@ 0x80
 800373c:	68f8      	ldr	r0, [r7, #12]
 800373e:	f7ff fee1 	bl	8003504 <SPI_WaitFlagStateUntilTimeout>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d016      	beq.n	8003776 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800374c:	f043 0220 	orr.w	r2, r3, #32
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e00f      	b.n	8003778 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d00a      	beq.n	8003774 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	3b01      	subs	r3, #1
 8003762:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800376e:	2b80      	cmp	r3, #128	@ 0x80
 8003770:	d0f2      	beq.n	8003758 <SPI_EndRxTxTransaction+0x78>
 8003772:	e000      	b.n	8003776 <SPI_EndRxTxTransaction+0x96>
        break;
 8003774:	bf00      	nop
  }

  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3718      	adds	r7, #24
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	2000001c 	.word	0x2000001c
 8003784:	165e9f81 	.word	0x165e9f81

08003788 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d101      	bne.n	800379a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e041      	b.n	800381e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d106      	bne.n	80037b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f7fe f8ba 	bl	8001928 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2202      	movs	r2, #2
 80037b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	3304      	adds	r3, #4
 80037c4:	4619      	mov	r1, r3
 80037c6:	4610      	mov	r0, r2
 80037c8:	f000 fc32 	bl	8004030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2201      	movs	r2, #1
 80037e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
	...

08003828 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003836:	b2db      	uxtb	r3, r3
 8003838:	2b01      	cmp	r3, #1
 800383a:	d001      	beq.n	8003840 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e044      	b.n	80038ca <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2202      	movs	r2, #2
 8003844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	68da      	ldr	r2, [r3, #12]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f042 0201 	orr.w	r2, r2, #1
 8003856:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a1e      	ldr	r2, [pc, #120]	@ (80038d8 <HAL_TIM_Base_Start_IT+0xb0>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d018      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x6c>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800386a:	d013      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x6c>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a1a      	ldr	r2, [pc, #104]	@ (80038dc <HAL_TIM_Base_Start_IT+0xb4>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d00e      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x6c>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a19      	ldr	r2, [pc, #100]	@ (80038e0 <HAL_TIM_Base_Start_IT+0xb8>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d009      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x6c>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a17      	ldr	r2, [pc, #92]	@ (80038e4 <HAL_TIM_Base_Start_IT+0xbc>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d004      	beq.n	8003894 <HAL_TIM_Base_Start_IT+0x6c>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a16      	ldr	r2, [pc, #88]	@ (80038e8 <HAL_TIM_Base_Start_IT+0xc0>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d111      	bne.n	80038b8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f003 0307 	and.w	r3, r3, #7
 800389e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2b06      	cmp	r3, #6
 80038a4:	d010      	beq.n	80038c8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f042 0201 	orr.w	r2, r2, #1
 80038b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b6:	e007      	b.n	80038c8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f042 0201 	orr.w	r2, r2, #1
 80038c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3714      	adds	r7, #20
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	40010000 	.word	0x40010000
 80038dc:	40000400 	.word	0x40000400
 80038e0:	40000800 	.word	0x40000800
 80038e4:	40000c00 	.word	0x40000c00
 80038e8:	40014000 	.word	0x40014000

080038ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d101      	bne.n	80038fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e041      	b.n	8003982 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d106      	bne.n	8003918 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7fd ffe8 	bl	80018e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2202      	movs	r2, #2
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	3304      	adds	r3, #4
 8003928:	4619      	mov	r1, r3
 800392a:	4610      	mov	r0, r2
 800392c:	f000 fb80 	bl	8004030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3708      	adds	r7, #8
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
	...

0800398c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d109      	bne.n	80039b0 <HAL_TIM_PWM_Start+0x24>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	bf14      	ite	ne
 80039a8:	2301      	movne	r3, #1
 80039aa:	2300      	moveq	r3, #0
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	e022      	b.n	80039f6 <HAL_TIM_PWM_Start+0x6a>
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	2b04      	cmp	r3, #4
 80039b4:	d109      	bne.n	80039ca <HAL_TIM_PWM_Start+0x3e>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2b01      	cmp	r3, #1
 80039c0:	bf14      	ite	ne
 80039c2:	2301      	movne	r3, #1
 80039c4:	2300      	moveq	r3, #0
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	e015      	b.n	80039f6 <HAL_TIM_PWM_Start+0x6a>
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	2b08      	cmp	r3, #8
 80039ce:	d109      	bne.n	80039e4 <HAL_TIM_PWM_Start+0x58>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b01      	cmp	r3, #1
 80039da:	bf14      	ite	ne
 80039dc:	2301      	movne	r3, #1
 80039de:	2300      	moveq	r3, #0
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	e008      	b.n	80039f6 <HAL_TIM_PWM_Start+0x6a>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	bf14      	ite	ne
 80039f0:	2301      	movne	r3, #1
 80039f2:	2300      	moveq	r3, #0
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d001      	beq.n	80039fe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e068      	b.n	8003ad0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d104      	bne.n	8003a0e <HAL_TIM_PWM_Start+0x82>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2202      	movs	r2, #2
 8003a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a0c:	e013      	b.n	8003a36 <HAL_TIM_PWM_Start+0xaa>
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	2b04      	cmp	r3, #4
 8003a12:	d104      	bne.n	8003a1e <HAL_TIM_PWM_Start+0x92>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2202      	movs	r2, #2
 8003a18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a1c:	e00b      	b.n	8003a36 <HAL_TIM_PWM_Start+0xaa>
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	2b08      	cmp	r3, #8
 8003a22:	d104      	bne.n	8003a2e <HAL_TIM_PWM_Start+0xa2>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2202      	movs	r2, #2
 8003a28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a2c:	e003      	b.n	8003a36 <HAL_TIM_PWM_Start+0xaa>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2202      	movs	r2, #2
 8003a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	6839      	ldr	r1, [r7, #0]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f000 fda2 	bl	8004588 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a23      	ldr	r2, [pc, #140]	@ (8003ad8 <HAL_TIM_PWM_Start+0x14c>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d107      	bne.n	8003a5e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a5c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a1d      	ldr	r2, [pc, #116]	@ (8003ad8 <HAL_TIM_PWM_Start+0x14c>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d018      	beq.n	8003a9a <HAL_TIM_PWM_Start+0x10e>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a70:	d013      	beq.n	8003a9a <HAL_TIM_PWM_Start+0x10e>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a19      	ldr	r2, [pc, #100]	@ (8003adc <HAL_TIM_PWM_Start+0x150>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00e      	beq.n	8003a9a <HAL_TIM_PWM_Start+0x10e>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a17      	ldr	r2, [pc, #92]	@ (8003ae0 <HAL_TIM_PWM_Start+0x154>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d009      	beq.n	8003a9a <HAL_TIM_PWM_Start+0x10e>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a16      	ldr	r2, [pc, #88]	@ (8003ae4 <HAL_TIM_PWM_Start+0x158>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d004      	beq.n	8003a9a <HAL_TIM_PWM_Start+0x10e>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a14      	ldr	r2, [pc, #80]	@ (8003ae8 <HAL_TIM_PWM_Start+0x15c>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d111      	bne.n	8003abe <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f003 0307 	and.w	r3, r3, #7
 8003aa4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2b06      	cmp	r3, #6
 8003aaa:	d010      	beq.n	8003ace <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f042 0201 	orr.w	r2, r2, #1
 8003aba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003abc:	e007      	b.n	8003ace <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f042 0201 	orr.w	r2, r2, #1
 8003acc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	40010000 	.word	0x40010000
 8003adc:	40000400 	.word	0x40000400
 8003ae0:	40000800 	.word	0x40000800
 8003ae4:	40000c00 	.word	0x40000c00
 8003ae8:	40014000 	.word	0x40014000

08003aec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	691b      	ldr	r3, [r3, #16]
 8003b02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	f003 0302 	and.w	r3, r3, #2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d020      	beq.n	8003b50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f003 0302 	and.w	r3, r3, #2
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d01b      	beq.n	8003b50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f06f 0202 	mvn.w	r2, #2
 8003b20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	f003 0303 	and.w	r3, r3, #3
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d003      	beq.n	8003b3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 fa5b 	bl	8003ff2 <HAL_TIM_IC_CaptureCallback>
 8003b3c:	e005      	b.n	8003b4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 fa4d 	bl	8003fde <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f000 fa5e 	bl	8004006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	f003 0304 	and.w	r3, r3, #4
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d020      	beq.n	8003b9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f003 0304 	and.w	r3, r3, #4
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d01b      	beq.n	8003b9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f06f 0204 	mvn.w	r2, #4
 8003b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2202      	movs	r2, #2
 8003b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	699b      	ldr	r3, [r3, #24]
 8003b7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f000 fa35 	bl	8003ff2 <HAL_TIM_IC_CaptureCallback>
 8003b88:	e005      	b.n	8003b96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f000 fa27 	bl	8003fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f000 fa38 	bl	8004006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	f003 0308 	and.w	r3, r3, #8
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d020      	beq.n	8003be8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f003 0308 	and.w	r3, r3, #8
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d01b      	beq.n	8003be8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f06f 0208 	mvn.w	r2, #8
 8003bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2204      	movs	r2, #4
 8003bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	f003 0303 	and.w	r3, r3, #3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d003      	beq.n	8003bd6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 fa0f 	bl	8003ff2 <HAL_TIM_IC_CaptureCallback>
 8003bd4:	e005      	b.n	8003be2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f000 fa01 	bl	8003fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f000 fa12 	bl	8004006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	f003 0310 	and.w	r3, r3, #16
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d020      	beq.n	8003c34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	f003 0310 	and.w	r3, r3, #16
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d01b      	beq.n	8003c34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f06f 0210 	mvn.w	r2, #16
 8003c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2208      	movs	r2, #8
 8003c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	69db      	ldr	r3, [r3, #28]
 8003c12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d003      	beq.n	8003c22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f000 f9e9 	bl	8003ff2 <HAL_TIM_IC_CaptureCallback>
 8003c20:	e005      	b.n	8003c2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f000 f9db 	bl	8003fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f000 f9ec 	bl	8004006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00c      	beq.n	8003c58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d007      	beq.n	8003c58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f06f 0201 	mvn.w	r2, #1
 8003c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f7fd fb5e 	bl	8001314 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00c      	beq.n	8003c7c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d007      	beq.n	8003c7c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 fd24 	bl	80046c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00c      	beq.n	8003ca0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d007      	beq.n	8003ca0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f000 f9bd 	bl	800401a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	f003 0320 	and.w	r3, r3, #32
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00c      	beq.n	8003cc4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	f003 0320 	and.w	r3, r3, #32
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d007      	beq.n	8003cc4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f06f 0220 	mvn.w	r2, #32
 8003cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f000 fcf6 	bl	80046b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cc4:	bf00      	nop
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b086      	sub	sp, #24
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d101      	bne.n	8003cea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	e0ae      	b.n	8003e48 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2b0c      	cmp	r3, #12
 8003cf6:	f200 809f 	bhi.w	8003e38 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8003d00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d00:	08003d35 	.word	0x08003d35
 8003d04:	08003e39 	.word	0x08003e39
 8003d08:	08003e39 	.word	0x08003e39
 8003d0c:	08003e39 	.word	0x08003e39
 8003d10:	08003d75 	.word	0x08003d75
 8003d14:	08003e39 	.word	0x08003e39
 8003d18:	08003e39 	.word	0x08003e39
 8003d1c:	08003e39 	.word	0x08003e39
 8003d20:	08003db7 	.word	0x08003db7
 8003d24:	08003e39 	.word	0x08003e39
 8003d28:	08003e39 	.word	0x08003e39
 8003d2c:	08003e39 	.word	0x08003e39
 8003d30:	08003df7 	.word	0x08003df7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68b9      	ldr	r1, [r7, #8]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f000 f9fe 	bl	800413c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	699a      	ldr	r2, [r3, #24]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f042 0208 	orr.w	r2, r2, #8
 8003d4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	699a      	ldr	r2, [r3, #24]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 0204 	bic.w	r2, r2, #4
 8003d5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	6999      	ldr	r1, [r3, #24]
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	691a      	ldr	r2, [r3, #16]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	430a      	orrs	r2, r1
 8003d70:	619a      	str	r2, [r3, #24]
      break;
 8003d72:	e064      	b.n	8003e3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68b9      	ldr	r1, [r7, #8]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f000 fa44 	bl	8004208 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	699a      	ldr	r2, [r3, #24]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	699a      	ldr	r2, [r3, #24]
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	6999      	ldr	r1, [r3, #24]
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	021a      	lsls	r2, r3, #8
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	430a      	orrs	r2, r1
 8003db2:	619a      	str	r2, [r3, #24]
      break;
 8003db4:	e043      	b.n	8003e3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	68b9      	ldr	r1, [r7, #8]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f000 fa8f 	bl	80042e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	69da      	ldr	r2, [r3, #28]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f042 0208 	orr.w	r2, r2, #8
 8003dd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	69da      	ldr	r2, [r3, #28]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f022 0204 	bic.w	r2, r2, #4
 8003de0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	69d9      	ldr	r1, [r3, #28]
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	691a      	ldr	r2, [r3, #16]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	430a      	orrs	r2, r1
 8003df2:	61da      	str	r2, [r3, #28]
      break;
 8003df4:	e023      	b.n	8003e3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68b9      	ldr	r1, [r7, #8]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f000 fad9 	bl	80043b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	69da      	ldr	r2, [r3, #28]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	69da      	ldr	r2, [r3, #28]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	69d9      	ldr	r1, [r3, #28]
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	021a      	lsls	r2, r3, #8
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	430a      	orrs	r2, r1
 8003e34:	61da      	str	r2, [r3, #28]
      break;
 8003e36:	e002      	b.n	8003e3e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	75fb      	strb	r3, [r7, #23]
      break;
 8003e3c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003e46:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3718      	adds	r7, #24
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d101      	bne.n	8003e6c <HAL_TIM_ConfigClockSource+0x1c>
 8003e68:	2302      	movs	r3, #2
 8003e6a:	e0b4      	b.n	8003fd6 <HAL_TIM_ConfigClockSource+0x186>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2202      	movs	r2, #2
 8003e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003e8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68ba      	ldr	r2, [r7, #8]
 8003e9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ea4:	d03e      	beq.n	8003f24 <HAL_TIM_ConfigClockSource+0xd4>
 8003ea6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003eaa:	f200 8087 	bhi.w	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003eae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eb2:	f000 8086 	beq.w	8003fc2 <HAL_TIM_ConfigClockSource+0x172>
 8003eb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eba:	d87f      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003ebc:	2b70      	cmp	r3, #112	@ 0x70
 8003ebe:	d01a      	beq.n	8003ef6 <HAL_TIM_ConfigClockSource+0xa6>
 8003ec0:	2b70      	cmp	r3, #112	@ 0x70
 8003ec2:	d87b      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003ec4:	2b60      	cmp	r3, #96	@ 0x60
 8003ec6:	d050      	beq.n	8003f6a <HAL_TIM_ConfigClockSource+0x11a>
 8003ec8:	2b60      	cmp	r3, #96	@ 0x60
 8003eca:	d877      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003ecc:	2b50      	cmp	r3, #80	@ 0x50
 8003ece:	d03c      	beq.n	8003f4a <HAL_TIM_ConfigClockSource+0xfa>
 8003ed0:	2b50      	cmp	r3, #80	@ 0x50
 8003ed2:	d873      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003ed4:	2b40      	cmp	r3, #64	@ 0x40
 8003ed6:	d058      	beq.n	8003f8a <HAL_TIM_ConfigClockSource+0x13a>
 8003ed8:	2b40      	cmp	r3, #64	@ 0x40
 8003eda:	d86f      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003edc:	2b30      	cmp	r3, #48	@ 0x30
 8003ede:	d064      	beq.n	8003faa <HAL_TIM_ConfigClockSource+0x15a>
 8003ee0:	2b30      	cmp	r3, #48	@ 0x30
 8003ee2:	d86b      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003ee4:	2b20      	cmp	r3, #32
 8003ee6:	d060      	beq.n	8003faa <HAL_TIM_ConfigClockSource+0x15a>
 8003ee8:	2b20      	cmp	r3, #32
 8003eea:	d867      	bhi.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d05c      	beq.n	8003faa <HAL_TIM_ConfigClockSource+0x15a>
 8003ef0:	2b10      	cmp	r3, #16
 8003ef2:	d05a      	beq.n	8003faa <HAL_TIM_ConfigClockSource+0x15a>
 8003ef4:	e062      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f06:	f000 fb1f 	bl	8004548 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003f18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68ba      	ldr	r2, [r7, #8]
 8003f20:	609a      	str	r2, [r3, #8]
      break;
 8003f22:	e04f      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f34:	f000 fb08 	bl	8004548 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	689a      	ldr	r2, [r3, #8]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f46:	609a      	str	r2, [r3, #8]
      break;
 8003f48:	e03c      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f56:	461a      	mov	r2, r3
 8003f58:	f000 fa7c 	bl	8004454 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2150      	movs	r1, #80	@ 0x50
 8003f62:	4618      	mov	r0, r3
 8003f64:	f000 fad5 	bl	8004512 <TIM_ITRx_SetConfig>
      break;
 8003f68:	e02c      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f76:	461a      	mov	r2, r3
 8003f78:	f000 fa9b 	bl	80044b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2160      	movs	r1, #96	@ 0x60
 8003f82:	4618      	mov	r0, r3
 8003f84:	f000 fac5 	bl	8004512 <TIM_ITRx_SetConfig>
      break;
 8003f88:	e01c      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f96:	461a      	mov	r2, r3
 8003f98:	f000 fa5c 	bl	8004454 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2140      	movs	r1, #64	@ 0x40
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f000 fab5 	bl	8004512 <TIM_ITRx_SetConfig>
      break;
 8003fa8:	e00c      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	4610      	mov	r0, r2
 8003fb6:	f000 faac 	bl	8004512 <TIM_ITRx_SetConfig>
      break;
 8003fba:	e003      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8003fc0:	e000      	b.n	8003fc4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003fc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3710      	adds	r7, #16
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b083      	sub	sp, #12
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fe6:	bf00      	nop
 8003fe8:	370c      	adds	r7, #12
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr

08003ff2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ff2:	b480      	push	{r7}
 8003ff4:	b083      	sub	sp, #12
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ffa:	bf00      	nop
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr

08004006 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004006:	b480      	push	{r7}
 8004008:	b083      	sub	sp, #12
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004022:	bf00      	nop
 8004024:	370c      	adds	r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
	...

08004030 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004030:	b480      	push	{r7}
 8004032:	b085      	sub	sp, #20
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a37      	ldr	r2, [pc, #220]	@ (8004120 <TIM_Base_SetConfig+0xf0>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d00f      	beq.n	8004068 <TIM_Base_SetConfig+0x38>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800404e:	d00b      	beq.n	8004068 <TIM_Base_SetConfig+0x38>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a34      	ldr	r2, [pc, #208]	@ (8004124 <TIM_Base_SetConfig+0xf4>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d007      	beq.n	8004068 <TIM_Base_SetConfig+0x38>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a33      	ldr	r2, [pc, #204]	@ (8004128 <TIM_Base_SetConfig+0xf8>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d003      	beq.n	8004068 <TIM_Base_SetConfig+0x38>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	4a32      	ldr	r2, [pc, #200]	@ (800412c <TIM_Base_SetConfig+0xfc>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d108      	bne.n	800407a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800406e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	68fa      	ldr	r2, [r7, #12]
 8004076:	4313      	orrs	r3, r2
 8004078:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a28      	ldr	r2, [pc, #160]	@ (8004120 <TIM_Base_SetConfig+0xf0>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d01b      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004088:	d017      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a25      	ldr	r2, [pc, #148]	@ (8004124 <TIM_Base_SetConfig+0xf4>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d013      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a24      	ldr	r2, [pc, #144]	@ (8004128 <TIM_Base_SetConfig+0xf8>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d00f      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4a23      	ldr	r2, [pc, #140]	@ (800412c <TIM_Base_SetConfig+0xfc>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d00b      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a22      	ldr	r2, [pc, #136]	@ (8004130 <TIM_Base_SetConfig+0x100>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d007      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a21      	ldr	r2, [pc, #132]	@ (8004134 <TIM_Base_SetConfig+0x104>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d003      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a20      	ldr	r2, [pc, #128]	@ (8004138 <TIM_Base_SetConfig+0x108>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d108      	bne.n	80040cc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	689a      	ldr	r2, [r3, #8]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a0c      	ldr	r2, [pc, #48]	@ (8004120 <TIM_Base_SetConfig+0xf0>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d103      	bne.n	80040fa <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	691a      	ldr	r2, [r3, #16]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f043 0204 	orr.w	r2, r3, #4
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2201      	movs	r2, #1
 800410a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	601a      	str	r2, [r3, #0]
}
 8004112:	bf00      	nop
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	40010000 	.word	0x40010000
 8004124:	40000400 	.word	0x40000400
 8004128:	40000800 	.word	0x40000800
 800412c:	40000c00 	.word	0x40000c00
 8004130:	40014000 	.word	0x40014000
 8004134:	40014400 	.word	0x40014400
 8004138:	40014800 	.word	0x40014800

0800413c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800413c:	b480      	push	{r7}
 800413e:	b087      	sub	sp, #28
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a1b      	ldr	r3, [r3, #32]
 800414a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a1b      	ldr	r3, [r3, #32]
 8004150:	f023 0201 	bic.w	r2, r3, #1
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	699b      	ldr	r3, [r3, #24]
 8004162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800416a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f023 0303 	bic.w	r3, r3, #3
 8004172:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	4313      	orrs	r3, r2
 800417c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	f023 0302 	bic.w	r3, r3, #2
 8004184:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	697a      	ldr	r2, [r7, #20]
 800418c:	4313      	orrs	r3, r2
 800418e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a1c      	ldr	r2, [pc, #112]	@ (8004204 <TIM_OC1_SetConfig+0xc8>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d10c      	bne.n	80041b2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f023 0308 	bic.w	r3, r3, #8
 800419e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	697a      	ldr	r2, [r7, #20]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	f023 0304 	bic.w	r3, r3, #4
 80041b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a13      	ldr	r2, [pc, #76]	@ (8004204 <TIM_OC1_SetConfig+0xc8>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d111      	bne.n	80041de <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80041c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80041c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	695b      	ldr	r3, [r3, #20]
 80041ce:	693a      	ldr	r2, [r7, #16]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	4313      	orrs	r3, r2
 80041dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	685a      	ldr	r2, [r3, #4]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	697a      	ldr	r2, [r7, #20]
 80041f6:	621a      	str	r2, [r3, #32]
}
 80041f8:	bf00      	nop
 80041fa:	371c      	adds	r7, #28
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr
 8004204:	40010000 	.word	0x40010000

08004208 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004208:	b480      	push	{r7}
 800420a:	b087      	sub	sp, #28
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a1b      	ldr	r3, [r3, #32]
 8004216:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a1b      	ldr	r3, [r3, #32]
 800421c:	f023 0210 	bic.w	r2, r3, #16
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	699b      	ldr	r3, [r3, #24]
 800422e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004236:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800423e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	021b      	lsls	r3, r3, #8
 8004246:	68fa      	ldr	r2, [r7, #12]
 8004248:	4313      	orrs	r3, r2
 800424a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	f023 0320 	bic.w	r3, r3, #32
 8004252:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	011b      	lsls	r3, r3, #4
 800425a:	697a      	ldr	r2, [r7, #20]
 800425c:	4313      	orrs	r3, r2
 800425e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	4a1e      	ldr	r2, [pc, #120]	@ (80042dc <TIM_OC2_SetConfig+0xd4>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d10d      	bne.n	8004284 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800426e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	011b      	lsls	r3, r3, #4
 8004276:	697a      	ldr	r2, [r7, #20]
 8004278:	4313      	orrs	r3, r2
 800427a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004282:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a15      	ldr	r2, [pc, #84]	@ (80042dc <TIM_OC2_SetConfig+0xd4>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d113      	bne.n	80042b4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004292:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800429a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	695b      	ldr	r3, [r3, #20]
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	693a      	ldr	r2, [r7, #16]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	685a      	ldr	r2, [r3, #4]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	621a      	str	r2, [r3, #32]
}
 80042ce:	bf00      	nop
 80042d0:	371c      	adds	r7, #28
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	40010000 	.word	0x40010000

080042e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b087      	sub	sp, #28
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a1b      	ldr	r3, [r3, #32]
 80042f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	69db      	ldr	r3, [r3, #28]
 8004306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800430e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f023 0303 	bic.w	r3, r3, #3
 8004316:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	4313      	orrs	r3, r2
 8004320:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004328:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	021b      	lsls	r3, r3, #8
 8004330:	697a      	ldr	r2, [r7, #20]
 8004332:	4313      	orrs	r3, r2
 8004334:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a1d      	ldr	r2, [pc, #116]	@ (80043b0 <TIM_OC3_SetConfig+0xd0>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d10d      	bne.n	800435a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004344:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	021b      	lsls	r3, r3, #8
 800434c:	697a      	ldr	r2, [r7, #20]
 800434e:	4313      	orrs	r3, r2
 8004350:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004358:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a14      	ldr	r2, [pc, #80]	@ (80043b0 <TIM_OC3_SetConfig+0xd0>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d113      	bne.n	800438a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004368:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004370:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	011b      	lsls	r3, r3, #4
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	4313      	orrs	r3, r2
 800437c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	699b      	ldr	r3, [r3, #24]
 8004382:	011b      	lsls	r3, r3, #4
 8004384:	693a      	ldr	r2, [r7, #16]
 8004386:	4313      	orrs	r3, r2
 8004388:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	693a      	ldr	r2, [r7, #16]
 800438e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685a      	ldr	r2, [r3, #4]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	697a      	ldr	r2, [r7, #20]
 80043a2:	621a      	str	r2, [r3, #32]
}
 80043a4:	bf00      	nop
 80043a6:	371c      	adds	r7, #28
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr
 80043b0:	40010000 	.word	0x40010000

080043b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b087      	sub	sp, #28
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	021b      	lsls	r3, r3, #8
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80043fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	031b      	lsls	r3, r3, #12
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	4313      	orrs	r3, r2
 800440a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4a10      	ldr	r2, [pc, #64]	@ (8004450 <TIM_OC4_SetConfig+0x9c>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d109      	bne.n	8004428 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800441a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	695b      	ldr	r3, [r3, #20]
 8004420:	019b      	lsls	r3, r3, #6
 8004422:	697a      	ldr	r2, [r7, #20]
 8004424:	4313      	orrs	r3, r2
 8004426:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	693a      	ldr	r2, [r7, #16]
 8004440:	621a      	str	r2, [r3, #32]
}
 8004442:	bf00      	nop
 8004444:	371c      	adds	r7, #28
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	40010000 	.word	0x40010000

08004454 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004454:	b480      	push	{r7}
 8004456:	b087      	sub	sp, #28
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6a1b      	ldr	r3, [r3, #32]
 8004464:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	f023 0201 	bic.w	r2, r3, #1
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	699b      	ldr	r3, [r3, #24]
 8004476:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800447e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	011b      	lsls	r3, r3, #4
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	4313      	orrs	r3, r2
 8004488:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	f023 030a 	bic.w	r3, r3, #10
 8004490:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	4313      	orrs	r3, r2
 8004498:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	621a      	str	r2, [r3, #32]
}
 80044a6:	bf00      	nop
 80044a8:	371c      	adds	r7, #28
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr

080044b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044b2:	b480      	push	{r7}
 80044b4:	b087      	sub	sp, #28
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	60f8      	str	r0, [r7, #12]
 80044ba:	60b9      	str	r1, [r7, #8]
 80044bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6a1b      	ldr	r3, [r3, #32]
 80044c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	f023 0210 	bic.w	r2, r3, #16
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80044dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	031b      	lsls	r3, r3, #12
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80044ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	011b      	lsls	r3, r3, #4
 80044f4:	697a      	ldr	r2, [r7, #20]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	693a      	ldr	r2, [r7, #16]
 80044fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	697a      	ldr	r2, [r7, #20]
 8004504:	621a      	str	r2, [r3, #32]
}
 8004506:	bf00      	nop
 8004508:	371c      	adds	r7, #28
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr

08004512 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004512:	b480      	push	{r7}
 8004514:	b085      	sub	sp, #20
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
 800451a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004528:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800452a:	683a      	ldr	r2, [r7, #0]
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	4313      	orrs	r3, r2
 8004530:	f043 0307 	orr.w	r3, r3, #7
 8004534:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	68fa      	ldr	r2, [r7, #12]
 800453a:	609a      	str	r2, [r3, #8]
}
 800453c:	bf00      	nop
 800453e:	3714      	adds	r7, #20
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr

08004548 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004548:	b480      	push	{r7}
 800454a:	b087      	sub	sp, #28
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]
 8004554:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004562:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	021a      	lsls	r2, r3, #8
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	431a      	orrs	r2, r3
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	4313      	orrs	r3, r2
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	4313      	orrs	r3, r2
 8004574:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	697a      	ldr	r2, [r7, #20]
 800457a:	609a      	str	r2, [r3, #8]
}
 800457c:	bf00      	nop
 800457e:	371c      	adds	r7, #28
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004588:	b480      	push	{r7}
 800458a:	b087      	sub	sp, #28
 800458c:	af00      	add	r7, sp, #0
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	60b9      	str	r1, [r7, #8]
 8004592:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	f003 031f 	and.w	r3, r3, #31
 800459a:	2201      	movs	r2, #1
 800459c:	fa02 f303 	lsl.w	r3, r2, r3
 80045a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6a1a      	ldr	r2, [r3, #32]
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	43db      	mvns	r3, r3
 80045aa:	401a      	ands	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6a1a      	ldr	r2, [r3, #32]
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f003 031f 	and.w	r3, r3, #31
 80045ba:	6879      	ldr	r1, [r7, #4]
 80045bc:	fa01 f303 	lsl.w	r3, r1, r3
 80045c0:	431a      	orrs	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	621a      	str	r2, [r3, #32]
}
 80045c6:	bf00      	nop
 80045c8:	371c      	adds	r7, #28
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
	...

080045d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b085      	sub	sp, #20
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d101      	bne.n	80045ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045e8:	2302      	movs	r3, #2
 80045ea:	e050      	b.n	800468e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2202      	movs	r2, #2
 80045f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004612:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	4313      	orrs	r3, r2
 800461c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a1c      	ldr	r2, [pc, #112]	@ (800469c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d018      	beq.n	8004662 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004638:	d013      	beq.n	8004662 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a18      	ldr	r2, [pc, #96]	@ (80046a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d00e      	beq.n	8004662 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a16      	ldr	r2, [pc, #88]	@ (80046a4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d009      	beq.n	8004662 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a15      	ldr	r2, [pc, #84]	@ (80046a8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d004      	beq.n	8004662 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a13      	ldr	r2, [pc, #76]	@ (80046ac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d10c      	bne.n	800467c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004668:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	68ba      	ldr	r2, [r7, #8]
 8004670:	4313      	orrs	r3, r2
 8004672:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68ba      	ldr	r2, [r7, #8]
 800467a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3714      	adds	r7, #20
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	40010000 	.word	0x40010000
 80046a0:	40000400 	.word	0x40000400
 80046a4:	40000800 	.word	0x40000800
 80046a8:	40000c00 	.word	0x40000c00
 80046ac:	40014000 	.word	0x40014000

080046b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b082      	sub	sp, #8
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e042      	b.n	8004770 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d106      	bne.n	8004704 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f7fd f972 	bl	80019e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2224      	movs	r2, #36	@ 0x24
 8004708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800471a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f000 f82b 	bl	8004778 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	691a      	ldr	r2, [r3, #16]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004730:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	695a      	ldr	r2, [r3, #20]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004740:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	68da      	ldr	r2, [r3, #12]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004750:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2220      	movs	r2, #32
 800475c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2220      	movs	r2, #32
 8004764:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800476e:	2300      	movs	r3, #0
}
 8004770:	4618      	mov	r0, r3
 8004772:	3708      	adds	r7, #8
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004778:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800477c:	b0c0      	sub	sp, #256	@ 0x100
 800477e:	af00      	add	r7, sp, #0
 8004780:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	691b      	ldr	r3, [r3, #16]
 800478c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004794:	68d9      	ldr	r1, [r3, #12]
 8004796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	ea40 0301 	orr.w	r3, r0, r1
 80047a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80047a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a6:	689a      	ldr	r2, [r3, #8]
 80047a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	431a      	orrs	r2, r3
 80047b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	431a      	orrs	r2, r3
 80047b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047bc:	69db      	ldr	r3, [r3, #28]
 80047be:	4313      	orrs	r3, r2
 80047c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80047c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80047d0:	f021 010c 	bic.w	r1, r1, #12
 80047d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80047de:	430b      	orrs	r3, r1
 80047e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80047ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047f2:	6999      	ldr	r1, [r3, #24]
 80047f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	ea40 0301 	orr.w	r3, r0, r1
 80047fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	4b8f      	ldr	r3, [pc, #572]	@ (8004a44 <UART_SetConfig+0x2cc>)
 8004808:	429a      	cmp	r2, r3
 800480a:	d005      	beq.n	8004818 <UART_SetConfig+0xa0>
 800480c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	4b8d      	ldr	r3, [pc, #564]	@ (8004a48 <UART_SetConfig+0x2d0>)
 8004814:	429a      	cmp	r2, r3
 8004816:	d104      	bne.n	8004822 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004818:	f7fe f99e 	bl	8002b58 <HAL_RCC_GetPCLK2Freq>
 800481c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004820:	e003      	b.n	800482a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004822:	f7fe f985 	bl	8002b30 <HAL_RCC_GetPCLK1Freq>
 8004826:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800482a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800482e:	69db      	ldr	r3, [r3, #28]
 8004830:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004834:	f040 810c 	bne.w	8004a50 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004838:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800483c:	2200      	movs	r2, #0
 800483e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004842:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004846:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800484a:	4622      	mov	r2, r4
 800484c:	462b      	mov	r3, r5
 800484e:	1891      	adds	r1, r2, r2
 8004850:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004852:	415b      	adcs	r3, r3
 8004854:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004856:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800485a:	4621      	mov	r1, r4
 800485c:	eb12 0801 	adds.w	r8, r2, r1
 8004860:	4629      	mov	r1, r5
 8004862:	eb43 0901 	adc.w	r9, r3, r1
 8004866:	f04f 0200 	mov.w	r2, #0
 800486a:	f04f 0300 	mov.w	r3, #0
 800486e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004872:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004876:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800487a:	4690      	mov	r8, r2
 800487c:	4699      	mov	r9, r3
 800487e:	4623      	mov	r3, r4
 8004880:	eb18 0303 	adds.w	r3, r8, r3
 8004884:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004888:	462b      	mov	r3, r5
 800488a:	eb49 0303 	adc.w	r3, r9, r3
 800488e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800489e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80048a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80048a6:	460b      	mov	r3, r1
 80048a8:	18db      	adds	r3, r3, r3
 80048aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80048ac:	4613      	mov	r3, r2
 80048ae:	eb42 0303 	adc.w	r3, r2, r3
 80048b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80048b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80048b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80048bc:	f7fb fce0 	bl	8000280 <__aeabi_uldivmod>
 80048c0:	4602      	mov	r2, r0
 80048c2:	460b      	mov	r3, r1
 80048c4:	4b61      	ldr	r3, [pc, #388]	@ (8004a4c <UART_SetConfig+0x2d4>)
 80048c6:	fba3 2302 	umull	r2, r3, r3, r2
 80048ca:	095b      	lsrs	r3, r3, #5
 80048cc:	011c      	lsls	r4, r3, #4
 80048ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048d2:	2200      	movs	r2, #0
 80048d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80048d8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80048dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80048e0:	4642      	mov	r2, r8
 80048e2:	464b      	mov	r3, r9
 80048e4:	1891      	adds	r1, r2, r2
 80048e6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80048e8:	415b      	adcs	r3, r3
 80048ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80048f0:	4641      	mov	r1, r8
 80048f2:	eb12 0a01 	adds.w	sl, r2, r1
 80048f6:	4649      	mov	r1, r9
 80048f8:	eb43 0b01 	adc.w	fp, r3, r1
 80048fc:	f04f 0200 	mov.w	r2, #0
 8004900:	f04f 0300 	mov.w	r3, #0
 8004904:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004908:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800490c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004910:	4692      	mov	sl, r2
 8004912:	469b      	mov	fp, r3
 8004914:	4643      	mov	r3, r8
 8004916:	eb1a 0303 	adds.w	r3, sl, r3
 800491a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800491e:	464b      	mov	r3, r9
 8004920:	eb4b 0303 	adc.w	r3, fp, r3
 8004924:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004934:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004938:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800493c:	460b      	mov	r3, r1
 800493e:	18db      	adds	r3, r3, r3
 8004940:	643b      	str	r3, [r7, #64]	@ 0x40
 8004942:	4613      	mov	r3, r2
 8004944:	eb42 0303 	adc.w	r3, r2, r3
 8004948:	647b      	str	r3, [r7, #68]	@ 0x44
 800494a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800494e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004952:	f7fb fc95 	bl	8000280 <__aeabi_uldivmod>
 8004956:	4602      	mov	r2, r0
 8004958:	460b      	mov	r3, r1
 800495a:	4611      	mov	r1, r2
 800495c:	4b3b      	ldr	r3, [pc, #236]	@ (8004a4c <UART_SetConfig+0x2d4>)
 800495e:	fba3 2301 	umull	r2, r3, r3, r1
 8004962:	095b      	lsrs	r3, r3, #5
 8004964:	2264      	movs	r2, #100	@ 0x64
 8004966:	fb02 f303 	mul.w	r3, r2, r3
 800496a:	1acb      	subs	r3, r1, r3
 800496c:	00db      	lsls	r3, r3, #3
 800496e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004972:	4b36      	ldr	r3, [pc, #216]	@ (8004a4c <UART_SetConfig+0x2d4>)
 8004974:	fba3 2302 	umull	r2, r3, r3, r2
 8004978:	095b      	lsrs	r3, r3, #5
 800497a:	005b      	lsls	r3, r3, #1
 800497c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004980:	441c      	add	r4, r3
 8004982:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004986:	2200      	movs	r2, #0
 8004988:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800498c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004990:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004994:	4642      	mov	r2, r8
 8004996:	464b      	mov	r3, r9
 8004998:	1891      	adds	r1, r2, r2
 800499a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800499c:	415b      	adcs	r3, r3
 800499e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80049a4:	4641      	mov	r1, r8
 80049a6:	1851      	adds	r1, r2, r1
 80049a8:	6339      	str	r1, [r7, #48]	@ 0x30
 80049aa:	4649      	mov	r1, r9
 80049ac:	414b      	adcs	r3, r1
 80049ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80049b0:	f04f 0200 	mov.w	r2, #0
 80049b4:	f04f 0300 	mov.w	r3, #0
 80049b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80049bc:	4659      	mov	r1, fp
 80049be:	00cb      	lsls	r3, r1, #3
 80049c0:	4651      	mov	r1, sl
 80049c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049c6:	4651      	mov	r1, sl
 80049c8:	00ca      	lsls	r2, r1, #3
 80049ca:	4610      	mov	r0, r2
 80049cc:	4619      	mov	r1, r3
 80049ce:	4603      	mov	r3, r0
 80049d0:	4642      	mov	r2, r8
 80049d2:	189b      	adds	r3, r3, r2
 80049d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80049d8:	464b      	mov	r3, r9
 80049da:	460a      	mov	r2, r1
 80049dc:	eb42 0303 	adc.w	r3, r2, r3
 80049e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80049e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80049f0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80049f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80049f8:	460b      	mov	r3, r1
 80049fa:	18db      	adds	r3, r3, r3
 80049fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80049fe:	4613      	mov	r3, r2
 8004a00:	eb42 0303 	adc.w	r3, r2, r3
 8004a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a0a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004a0e:	f7fb fc37 	bl	8000280 <__aeabi_uldivmod>
 8004a12:	4602      	mov	r2, r0
 8004a14:	460b      	mov	r3, r1
 8004a16:	4b0d      	ldr	r3, [pc, #52]	@ (8004a4c <UART_SetConfig+0x2d4>)
 8004a18:	fba3 1302 	umull	r1, r3, r3, r2
 8004a1c:	095b      	lsrs	r3, r3, #5
 8004a1e:	2164      	movs	r1, #100	@ 0x64
 8004a20:	fb01 f303 	mul.w	r3, r1, r3
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	00db      	lsls	r3, r3, #3
 8004a28:	3332      	adds	r3, #50	@ 0x32
 8004a2a:	4a08      	ldr	r2, [pc, #32]	@ (8004a4c <UART_SetConfig+0x2d4>)
 8004a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a30:	095b      	lsrs	r3, r3, #5
 8004a32:	f003 0207 	and.w	r2, r3, #7
 8004a36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4422      	add	r2, r4
 8004a3e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004a40:	e106      	b.n	8004c50 <UART_SetConfig+0x4d8>
 8004a42:	bf00      	nop
 8004a44:	40011000 	.word	0x40011000
 8004a48:	40011400 	.word	0x40011400
 8004a4c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a54:	2200      	movs	r2, #0
 8004a56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004a5a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004a5e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004a62:	4642      	mov	r2, r8
 8004a64:	464b      	mov	r3, r9
 8004a66:	1891      	adds	r1, r2, r2
 8004a68:	6239      	str	r1, [r7, #32]
 8004a6a:	415b      	adcs	r3, r3
 8004a6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004a72:	4641      	mov	r1, r8
 8004a74:	1854      	adds	r4, r2, r1
 8004a76:	4649      	mov	r1, r9
 8004a78:	eb43 0501 	adc.w	r5, r3, r1
 8004a7c:	f04f 0200 	mov.w	r2, #0
 8004a80:	f04f 0300 	mov.w	r3, #0
 8004a84:	00eb      	lsls	r3, r5, #3
 8004a86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a8a:	00e2      	lsls	r2, r4, #3
 8004a8c:	4614      	mov	r4, r2
 8004a8e:	461d      	mov	r5, r3
 8004a90:	4643      	mov	r3, r8
 8004a92:	18e3      	adds	r3, r4, r3
 8004a94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004a98:	464b      	mov	r3, r9
 8004a9a:	eb45 0303 	adc.w	r3, r5, r3
 8004a9e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004aae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ab2:	f04f 0200 	mov.w	r2, #0
 8004ab6:	f04f 0300 	mov.w	r3, #0
 8004aba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004abe:	4629      	mov	r1, r5
 8004ac0:	008b      	lsls	r3, r1, #2
 8004ac2:	4621      	mov	r1, r4
 8004ac4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ac8:	4621      	mov	r1, r4
 8004aca:	008a      	lsls	r2, r1, #2
 8004acc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004ad0:	f7fb fbd6 	bl	8000280 <__aeabi_uldivmod>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	4b60      	ldr	r3, [pc, #384]	@ (8004c5c <UART_SetConfig+0x4e4>)
 8004ada:	fba3 2302 	umull	r2, r3, r3, r2
 8004ade:	095b      	lsrs	r3, r3, #5
 8004ae0:	011c      	lsls	r4, r3, #4
 8004ae2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004aec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004af0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004af4:	4642      	mov	r2, r8
 8004af6:	464b      	mov	r3, r9
 8004af8:	1891      	adds	r1, r2, r2
 8004afa:	61b9      	str	r1, [r7, #24]
 8004afc:	415b      	adcs	r3, r3
 8004afe:	61fb      	str	r3, [r7, #28]
 8004b00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b04:	4641      	mov	r1, r8
 8004b06:	1851      	adds	r1, r2, r1
 8004b08:	6139      	str	r1, [r7, #16]
 8004b0a:	4649      	mov	r1, r9
 8004b0c:	414b      	adcs	r3, r1
 8004b0e:	617b      	str	r3, [r7, #20]
 8004b10:	f04f 0200 	mov.w	r2, #0
 8004b14:	f04f 0300 	mov.w	r3, #0
 8004b18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b1c:	4659      	mov	r1, fp
 8004b1e:	00cb      	lsls	r3, r1, #3
 8004b20:	4651      	mov	r1, sl
 8004b22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b26:	4651      	mov	r1, sl
 8004b28:	00ca      	lsls	r2, r1, #3
 8004b2a:	4610      	mov	r0, r2
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	4603      	mov	r3, r0
 8004b30:	4642      	mov	r2, r8
 8004b32:	189b      	adds	r3, r3, r2
 8004b34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004b38:	464b      	mov	r3, r9
 8004b3a:	460a      	mov	r2, r1
 8004b3c:	eb42 0303 	adc.w	r3, r2, r3
 8004b40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004b4e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004b50:	f04f 0200 	mov.w	r2, #0
 8004b54:	f04f 0300 	mov.w	r3, #0
 8004b58:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004b5c:	4649      	mov	r1, r9
 8004b5e:	008b      	lsls	r3, r1, #2
 8004b60:	4641      	mov	r1, r8
 8004b62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b66:	4641      	mov	r1, r8
 8004b68:	008a      	lsls	r2, r1, #2
 8004b6a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004b6e:	f7fb fb87 	bl	8000280 <__aeabi_uldivmod>
 8004b72:	4602      	mov	r2, r0
 8004b74:	460b      	mov	r3, r1
 8004b76:	4611      	mov	r1, r2
 8004b78:	4b38      	ldr	r3, [pc, #224]	@ (8004c5c <UART_SetConfig+0x4e4>)
 8004b7a:	fba3 2301 	umull	r2, r3, r3, r1
 8004b7e:	095b      	lsrs	r3, r3, #5
 8004b80:	2264      	movs	r2, #100	@ 0x64
 8004b82:	fb02 f303 	mul.w	r3, r2, r3
 8004b86:	1acb      	subs	r3, r1, r3
 8004b88:	011b      	lsls	r3, r3, #4
 8004b8a:	3332      	adds	r3, #50	@ 0x32
 8004b8c:	4a33      	ldr	r2, [pc, #204]	@ (8004c5c <UART_SetConfig+0x4e4>)
 8004b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b92:	095b      	lsrs	r3, r3, #5
 8004b94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004b98:	441c      	add	r4, r3
 8004b9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ba2:	677a      	str	r2, [r7, #116]	@ 0x74
 8004ba4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004ba8:	4642      	mov	r2, r8
 8004baa:	464b      	mov	r3, r9
 8004bac:	1891      	adds	r1, r2, r2
 8004bae:	60b9      	str	r1, [r7, #8]
 8004bb0:	415b      	adcs	r3, r3
 8004bb2:	60fb      	str	r3, [r7, #12]
 8004bb4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004bb8:	4641      	mov	r1, r8
 8004bba:	1851      	adds	r1, r2, r1
 8004bbc:	6039      	str	r1, [r7, #0]
 8004bbe:	4649      	mov	r1, r9
 8004bc0:	414b      	adcs	r3, r1
 8004bc2:	607b      	str	r3, [r7, #4]
 8004bc4:	f04f 0200 	mov.w	r2, #0
 8004bc8:	f04f 0300 	mov.w	r3, #0
 8004bcc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004bd0:	4659      	mov	r1, fp
 8004bd2:	00cb      	lsls	r3, r1, #3
 8004bd4:	4651      	mov	r1, sl
 8004bd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bda:	4651      	mov	r1, sl
 8004bdc:	00ca      	lsls	r2, r1, #3
 8004bde:	4610      	mov	r0, r2
 8004be0:	4619      	mov	r1, r3
 8004be2:	4603      	mov	r3, r0
 8004be4:	4642      	mov	r2, r8
 8004be6:	189b      	adds	r3, r3, r2
 8004be8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004bea:	464b      	mov	r3, r9
 8004bec:	460a      	mov	r2, r1
 8004bee:	eb42 0303 	adc.w	r3, r2, r3
 8004bf2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	663b      	str	r3, [r7, #96]	@ 0x60
 8004bfe:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c00:	f04f 0200 	mov.w	r2, #0
 8004c04:	f04f 0300 	mov.w	r3, #0
 8004c08:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004c0c:	4649      	mov	r1, r9
 8004c0e:	008b      	lsls	r3, r1, #2
 8004c10:	4641      	mov	r1, r8
 8004c12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c16:	4641      	mov	r1, r8
 8004c18:	008a      	lsls	r2, r1, #2
 8004c1a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004c1e:	f7fb fb2f 	bl	8000280 <__aeabi_uldivmod>
 8004c22:	4602      	mov	r2, r0
 8004c24:	460b      	mov	r3, r1
 8004c26:	4b0d      	ldr	r3, [pc, #52]	@ (8004c5c <UART_SetConfig+0x4e4>)
 8004c28:	fba3 1302 	umull	r1, r3, r3, r2
 8004c2c:	095b      	lsrs	r3, r3, #5
 8004c2e:	2164      	movs	r1, #100	@ 0x64
 8004c30:	fb01 f303 	mul.w	r3, r1, r3
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	011b      	lsls	r3, r3, #4
 8004c38:	3332      	adds	r3, #50	@ 0x32
 8004c3a:	4a08      	ldr	r2, [pc, #32]	@ (8004c5c <UART_SetConfig+0x4e4>)
 8004c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c40:	095b      	lsrs	r3, r3, #5
 8004c42:	f003 020f 	and.w	r2, r3, #15
 8004c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4422      	add	r2, r4
 8004c4e:	609a      	str	r2, [r3, #8]
}
 8004c50:	bf00      	nop
 8004c52:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004c56:	46bd      	mov	sp, r7
 8004c58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c5c:	51eb851f 	.word	0x51eb851f

08004c60 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	4603      	mov	r3, r0
 8004c68:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004c6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c72:	2b84      	cmp	r3, #132	@ 0x84
 8004c74:	d005      	beq.n	8004c82 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004c76:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	4413      	add	r3, r2
 8004c7e:	3303      	adds	r3, #3
 8004c80:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004c82:	68fb      	ldr	r3, [r7, #12]
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3714      	adds	r7, #20
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr

08004c90 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004c94:	f000 fafc 	bl	8005290 <vTaskStartScheduler>
  
  return osOK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	bd80      	pop	{r7, pc}

08004c9e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004c9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ca0:	b089      	sub	sp, #36	@ 0x24
 8004ca2:	af04      	add	r7, sp, #16
 8004ca4:	6078      	str	r0, [r7, #4]
 8004ca6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	695b      	ldr	r3, [r3, #20]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d020      	beq.n	8004cf2 <osThreadCreate+0x54>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d01c      	beq.n	8004cf2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	685c      	ldr	r4, [r3, #4]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	691e      	ldr	r6, [r3, #16]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7ff ffc8 	bl	8004c60 <makeFreeRtosPriority>
 8004cd0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004cda:	9202      	str	r2, [sp, #8]
 8004cdc:	9301      	str	r3, [sp, #4]
 8004cde:	9100      	str	r1, [sp, #0]
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	4632      	mov	r2, r6
 8004ce4:	4629      	mov	r1, r5
 8004ce6:	4620      	mov	r0, r4
 8004ce8:	f000 f8ed 	bl	8004ec6 <xTaskCreateStatic>
 8004cec:	4603      	mov	r3, r0
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	e01c      	b.n	8004d2c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	685c      	ldr	r4, [r3, #4]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004cfe:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d06:	4618      	mov	r0, r3
 8004d08:	f7ff ffaa 	bl	8004c60 <makeFreeRtosPriority>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	f107 030c 	add.w	r3, r7, #12
 8004d12:	9301      	str	r3, [sp, #4]
 8004d14:	9200      	str	r2, [sp, #0]
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	4632      	mov	r2, r6
 8004d1a:	4629      	mov	r1, r5
 8004d1c:	4620      	mov	r0, r4
 8004d1e:	f000 f932 	bl	8004f86 <xTaskCreate>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d001      	beq.n	8004d2c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	e000      	b.n	8004d2e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3714      	adds	r7, #20
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004d36 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b084      	sub	sp, #16
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d001      	beq.n	8004d4c <osDelay+0x16>
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	e000      	b.n	8004d4e <osDelay+0x18>
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f000 fa68 	bl	8005224 <vTaskDelay>
  
  return osOK;
 8004d54:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3710      	adds	r7, #16
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}

08004d5e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004d5e:	b480      	push	{r7}
 8004d60:	b083      	sub	sp, #12
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f103 0208 	add.w	r2, r3, #8
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f04f 32ff 	mov.w	r2, #4294967295
 8004d76:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f103 0208 	add.w	r2, r3, #8
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f103 0208 	add.w	r2, r3, #8
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004d92:	bf00      	nop
 8004d94:	370c      	adds	r7, #12
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr

08004d9e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d9e:	b480      	push	{r7}
 8004da0:	b083      	sub	sp, #12
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004dac:	bf00      	nop
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	689a      	ldr	r2, [r3, #8]
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	683a      	ldr	r2, [r7, #0]
 8004ddc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	683a      	ldr	r2, [r7, #0]
 8004de2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	1c5a      	adds	r2, r3, #1
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	601a      	str	r2, [r3, #0]
}
 8004df4:	bf00      	nop
 8004df6:	3714      	adds	r7, #20
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e16:	d103      	bne.n	8004e20 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	691b      	ldr	r3, [r3, #16]
 8004e1c:	60fb      	str	r3, [r7, #12]
 8004e1e:	e00c      	b.n	8004e3a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	3308      	adds	r3, #8
 8004e24:	60fb      	str	r3, [r7, #12]
 8004e26:	e002      	b.n	8004e2e <vListInsert+0x2e>
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	60fb      	str	r3, [r7, #12]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68ba      	ldr	r2, [r7, #8]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d2f6      	bcs.n	8004e28 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	683a      	ldr	r2, [r7, #0]
 8004e48:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	683a      	ldr	r2, [r7, #0]
 8004e54:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	1c5a      	adds	r2, r3, #1
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	601a      	str	r2, [r3, #0]
}
 8004e66:	bf00      	nop
 8004e68:	3714      	adds	r7, #20
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr

08004e72 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004e72:	b480      	push	{r7}
 8004e74:	b085      	sub	sp, #20
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	6892      	ldr	r2, [r2, #8]
 8004e88:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	6852      	ldr	r2, [r2, #4]
 8004e92:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d103      	bne.n	8004ea6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	689a      	ldr	r2, [r3, #8]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	1e5a      	subs	r2, r3, #1
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3714      	adds	r7, #20
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr

08004ec6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004ec6:	b580      	push	{r7, lr}
 8004ec8:	b08e      	sub	sp, #56	@ 0x38
 8004eca:	af04      	add	r7, sp, #16
 8004ecc:	60f8      	str	r0, [r7, #12]
 8004ece:	60b9      	str	r1, [r7, #8]
 8004ed0:	607a      	str	r2, [r7, #4]
 8004ed2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d10b      	bne.n	8004ef2 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ede:	f383 8811 	msr	BASEPRI, r3
 8004ee2:	f3bf 8f6f 	isb	sy
 8004ee6:	f3bf 8f4f 	dsb	sy
 8004eea:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004eec:	bf00      	nop
 8004eee:	bf00      	nop
 8004ef0:	e7fd      	b.n	8004eee <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d10b      	bne.n	8004f10 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004efc:	f383 8811 	msr	BASEPRI, r3
 8004f00:	f3bf 8f6f 	isb	sy
 8004f04:	f3bf 8f4f 	dsb	sy
 8004f08:	61fb      	str	r3, [r7, #28]
}
 8004f0a:	bf00      	nop
 8004f0c:	bf00      	nop
 8004f0e:	e7fd      	b.n	8004f0c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004f10:	23a0      	movs	r3, #160	@ 0xa0
 8004f12:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	2ba0      	cmp	r3, #160	@ 0xa0
 8004f18:	d00b      	beq.n	8004f32 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f1e:	f383 8811 	msr	BASEPRI, r3
 8004f22:	f3bf 8f6f 	isb	sy
 8004f26:	f3bf 8f4f 	dsb	sy
 8004f2a:	61bb      	str	r3, [r7, #24]
}
 8004f2c:	bf00      	nop
 8004f2e:	bf00      	nop
 8004f30:	e7fd      	b.n	8004f2e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004f32:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d01e      	beq.n	8004f78 <xTaskCreateStatic+0xb2>
 8004f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d01b      	beq.n	8004f78 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f42:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f46:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004f48:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4c:	2202      	movs	r2, #2
 8004f4e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004f52:	2300      	movs	r3, #0
 8004f54:	9303      	str	r3, [sp, #12]
 8004f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f58:	9302      	str	r3, [sp, #8]
 8004f5a:	f107 0314 	add.w	r3, r7, #20
 8004f5e:	9301      	str	r3, [sp, #4]
 8004f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f62:	9300      	str	r3, [sp, #0]
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	68b9      	ldr	r1, [r7, #8]
 8004f6a:	68f8      	ldr	r0, [r7, #12]
 8004f6c:	f000 f850 	bl	8005010 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004f72:	f000 f8ed 	bl	8005150 <prvAddNewTaskToReadyList>
 8004f76:	e001      	b.n	8004f7c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004f7c:	697b      	ldr	r3, [r7, #20]
	}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3728      	adds	r7, #40	@ 0x28
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}

08004f86 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004f86:	b580      	push	{r7, lr}
 8004f88:	b08c      	sub	sp, #48	@ 0x30
 8004f8a:	af04      	add	r7, sp, #16
 8004f8c:	60f8      	str	r0, [r7, #12]
 8004f8e:	60b9      	str	r1, [r7, #8]
 8004f90:	603b      	str	r3, [r7, #0]
 8004f92:	4613      	mov	r3, r2
 8004f94:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004f96:	88fb      	ldrh	r3, [r7, #6]
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f000 fefc 	bl	8005d98 <pvPortMalloc>
 8004fa0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d00e      	beq.n	8004fc6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004fa8:	20a0      	movs	r0, #160	@ 0xa0
 8004faa:	f000 fef5 	bl	8005d98 <pvPortMalloc>
 8004fae:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d003      	beq.n	8004fbe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	631a      	str	r2, [r3, #48]	@ 0x30
 8004fbc:	e005      	b.n	8004fca <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004fbe:	6978      	ldr	r0, [r7, #20]
 8004fc0:	f000 ffb8 	bl	8005f34 <vPortFree>
 8004fc4:	e001      	b.n	8004fca <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d017      	beq.n	8005000 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004fd8:	88fa      	ldrh	r2, [r7, #6]
 8004fda:	2300      	movs	r3, #0
 8004fdc:	9303      	str	r3, [sp, #12]
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	9302      	str	r3, [sp, #8]
 8004fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fe4:	9301      	str	r3, [sp, #4]
 8004fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	68b9      	ldr	r1, [r7, #8]
 8004fee:	68f8      	ldr	r0, [r7, #12]
 8004ff0:	f000 f80e 	bl	8005010 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004ff4:	69f8      	ldr	r0, [r7, #28]
 8004ff6:	f000 f8ab 	bl	8005150 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	61bb      	str	r3, [r7, #24]
 8004ffe:	e002      	b.n	8005006 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005000:	f04f 33ff 	mov.w	r3, #4294967295
 8005004:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005006:	69bb      	ldr	r3, [r7, #24]
	}
 8005008:	4618      	mov	r0, r3
 800500a:	3720      	adds	r7, #32
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b088      	sub	sp, #32
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
 800501c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800501e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005020:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005028:	3b01      	subs	r3, #1
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	4413      	add	r3, r2
 800502e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	f023 0307 	bic.w	r3, r3, #7
 8005036:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	f003 0307 	and.w	r3, r3, #7
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00b      	beq.n	800505a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005046:	f383 8811 	msr	BASEPRI, r3
 800504a:	f3bf 8f6f 	isb	sy
 800504e:	f3bf 8f4f 	dsb	sy
 8005052:	617b      	str	r3, [r7, #20]
}
 8005054:	bf00      	nop
 8005056:	bf00      	nop
 8005058:	e7fd      	b.n	8005056 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d01f      	beq.n	80050a0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005060:	2300      	movs	r3, #0
 8005062:	61fb      	str	r3, [r7, #28]
 8005064:	e012      	b.n	800508c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005066:	68ba      	ldr	r2, [r7, #8]
 8005068:	69fb      	ldr	r3, [r7, #28]
 800506a:	4413      	add	r3, r2
 800506c:	7819      	ldrb	r1, [r3, #0]
 800506e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	4413      	add	r3, r2
 8005074:	3334      	adds	r3, #52	@ 0x34
 8005076:	460a      	mov	r2, r1
 8005078:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	4413      	add	r3, r2
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d006      	beq.n	8005094 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	3301      	adds	r3, #1
 800508a:	61fb      	str	r3, [r7, #28]
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	2b0f      	cmp	r3, #15
 8005090:	d9e9      	bls.n	8005066 <prvInitialiseNewTask+0x56>
 8005092:	e000      	b.n	8005096 <prvInitialiseNewTask+0x86>
			{
				break;
 8005094:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005098:	2200      	movs	r2, #0
 800509a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800509e:	e003      	b.n	80050a8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80050a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80050a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050aa:	2b06      	cmp	r3, #6
 80050ac:	d901      	bls.n	80050b2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80050ae:	2306      	movs	r3, #6
 80050b0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80050b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050b6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80050b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050bc:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80050be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c0:	2200      	movs	r2, #0
 80050c2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80050c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c6:	3304      	adds	r3, #4
 80050c8:	4618      	mov	r0, r3
 80050ca:	f7ff fe68 	bl	8004d9e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80050ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d0:	3318      	adds	r3, #24
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7ff fe63 	bl	8004d9e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80050d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050dc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050e0:	f1c3 0207 	rsb	r2, r3, #7
 80050e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80050e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050ec:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80050ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f0:	2200      	movs	r2, #0
 80050f2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80050f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80050fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005100:	334c      	adds	r3, #76	@ 0x4c
 8005102:	224c      	movs	r2, #76	@ 0x4c
 8005104:	2100      	movs	r1, #0
 8005106:	4618      	mov	r0, r3
 8005108:	f001 f856 	bl	80061b8 <memset>
 800510c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800510e:	4a0d      	ldr	r2, [pc, #52]	@ (8005144 <prvInitialiseNewTask+0x134>)
 8005110:	651a      	str	r2, [r3, #80]	@ 0x50
 8005112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005114:	4a0c      	ldr	r2, [pc, #48]	@ (8005148 <prvInitialiseNewTask+0x138>)
 8005116:	655a      	str	r2, [r3, #84]	@ 0x54
 8005118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800511a:	4a0c      	ldr	r2, [pc, #48]	@ (800514c <prvInitialiseNewTask+0x13c>)
 800511c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800511e:	683a      	ldr	r2, [r7, #0]
 8005120:	68f9      	ldr	r1, [r7, #12]
 8005122:	69b8      	ldr	r0, [r7, #24]
 8005124:	f000 fc2a 	bl	800597c <pxPortInitialiseStack>
 8005128:	4602      	mov	r2, r0
 800512a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800512e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005130:	2b00      	cmp	r3, #0
 8005132:	d002      	beq.n	800513a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005136:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005138:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800513a:	bf00      	nop
 800513c:	3720      	adds	r7, #32
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	20004548 	.word	0x20004548
 8005148:	200045b0 	.word	0x200045b0
 800514c:	20004618 	.word	0x20004618

08005150 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005158:	f000 fd3e 	bl	8005bd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800515c:	4b2a      	ldr	r3, [pc, #168]	@ (8005208 <prvAddNewTaskToReadyList+0xb8>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	3301      	adds	r3, #1
 8005162:	4a29      	ldr	r2, [pc, #164]	@ (8005208 <prvAddNewTaskToReadyList+0xb8>)
 8005164:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005166:	4b29      	ldr	r3, [pc, #164]	@ (800520c <prvAddNewTaskToReadyList+0xbc>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d109      	bne.n	8005182 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800516e:	4a27      	ldr	r2, [pc, #156]	@ (800520c <prvAddNewTaskToReadyList+0xbc>)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005174:	4b24      	ldr	r3, [pc, #144]	@ (8005208 <prvAddNewTaskToReadyList+0xb8>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d110      	bne.n	800519e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800517c:	f000 fad4 	bl	8005728 <prvInitialiseTaskLists>
 8005180:	e00d      	b.n	800519e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005182:	4b23      	ldr	r3, [pc, #140]	@ (8005210 <prvAddNewTaskToReadyList+0xc0>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d109      	bne.n	800519e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800518a:	4b20      	ldr	r3, [pc, #128]	@ (800520c <prvAddNewTaskToReadyList+0xbc>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005194:	429a      	cmp	r2, r3
 8005196:	d802      	bhi.n	800519e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005198:	4a1c      	ldr	r2, [pc, #112]	@ (800520c <prvAddNewTaskToReadyList+0xbc>)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800519e:	4b1d      	ldr	r3, [pc, #116]	@ (8005214 <prvAddNewTaskToReadyList+0xc4>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	3301      	adds	r3, #1
 80051a4:	4a1b      	ldr	r2, [pc, #108]	@ (8005214 <prvAddNewTaskToReadyList+0xc4>)
 80051a6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ac:	2201      	movs	r2, #1
 80051ae:	409a      	lsls	r2, r3
 80051b0:	4b19      	ldr	r3, [pc, #100]	@ (8005218 <prvAddNewTaskToReadyList+0xc8>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	4a18      	ldr	r2, [pc, #96]	@ (8005218 <prvAddNewTaskToReadyList+0xc8>)
 80051b8:	6013      	str	r3, [r2, #0]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051be:	4613      	mov	r3, r2
 80051c0:	009b      	lsls	r3, r3, #2
 80051c2:	4413      	add	r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	4a15      	ldr	r2, [pc, #84]	@ (800521c <prvAddNewTaskToReadyList+0xcc>)
 80051c8:	441a      	add	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	3304      	adds	r3, #4
 80051ce:	4619      	mov	r1, r3
 80051d0:	4610      	mov	r0, r2
 80051d2:	f7ff fdf1 	bl	8004db8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80051d6:	f000 fd31 	bl	8005c3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80051da:	4b0d      	ldr	r3, [pc, #52]	@ (8005210 <prvAddNewTaskToReadyList+0xc0>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00e      	beq.n	8005200 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80051e2:	4b0a      	ldr	r3, [pc, #40]	@ (800520c <prvAddNewTaskToReadyList+0xbc>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d207      	bcs.n	8005200 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80051f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005220 <prvAddNewTaskToReadyList+0xd0>)
 80051f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	f3bf 8f4f 	dsb	sy
 80051fc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005200:	bf00      	nop
 8005202:	3708      	adds	r7, #8
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	200008f4 	.word	0x200008f4
 800520c:	200007f4 	.word	0x200007f4
 8005210:	20000900 	.word	0x20000900
 8005214:	20000910 	.word	0x20000910
 8005218:	200008fc 	.word	0x200008fc
 800521c:	200007f8 	.word	0x200007f8
 8005220:	e000ed04 	.word	0xe000ed04

08005224 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800522c:	2300      	movs	r3, #0
 800522e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d018      	beq.n	8005268 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005236:	4b14      	ldr	r3, [pc, #80]	@ (8005288 <vTaskDelay+0x64>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00b      	beq.n	8005256 <vTaskDelay+0x32>
	__asm volatile
 800523e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005242:	f383 8811 	msr	BASEPRI, r3
 8005246:	f3bf 8f6f 	isb	sy
 800524a:	f3bf 8f4f 	dsb	sy
 800524e:	60bb      	str	r3, [r7, #8]
}
 8005250:	bf00      	nop
 8005252:	bf00      	nop
 8005254:	e7fd      	b.n	8005252 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005256:	f000 f885 	bl	8005364 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800525a:	2100      	movs	r1, #0
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f000 fb27 	bl	80058b0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005262:	f000 f88d 	bl	8005380 <xTaskResumeAll>
 8005266:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d107      	bne.n	800527e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800526e:	4b07      	ldr	r3, [pc, #28]	@ (800528c <vTaskDelay+0x68>)
 8005270:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005274:	601a      	str	r2, [r3, #0]
 8005276:	f3bf 8f4f 	dsb	sy
 800527a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800527e:	bf00      	nop
 8005280:	3710      	adds	r7, #16
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	2000091c 	.word	0x2000091c
 800528c:	e000ed04 	.word	0xe000ed04

08005290 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b08a      	sub	sp, #40	@ 0x28
 8005294:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005296:	2300      	movs	r3, #0
 8005298:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800529a:	2300      	movs	r3, #0
 800529c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800529e:	463a      	mov	r2, r7
 80052a0:	1d39      	adds	r1, r7, #4
 80052a2:	f107 0308 	add.w	r3, r7, #8
 80052a6:	4618      	mov	r0, r3
 80052a8:	f7fb fb74 	bl	8000994 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80052ac:	6839      	ldr	r1, [r7, #0]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	9202      	str	r2, [sp, #8]
 80052b4:	9301      	str	r3, [sp, #4]
 80052b6:	2300      	movs	r3, #0
 80052b8:	9300      	str	r3, [sp, #0]
 80052ba:	2300      	movs	r3, #0
 80052bc:	460a      	mov	r2, r1
 80052be:	4921      	ldr	r1, [pc, #132]	@ (8005344 <vTaskStartScheduler+0xb4>)
 80052c0:	4821      	ldr	r0, [pc, #132]	@ (8005348 <vTaskStartScheduler+0xb8>)
 80052c2:	f7ff fe00 	bl	8004ec6 <xTaskCreateStatic>
 80052c6:	4603      	mov	r3, r0
 80052c8:	4a20      	ldr	r2, [pc, #128]	@ (800534c <vTaskStartScheduler+0xbc>)
 80052ca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80052cc:	4b1f      	ldr	r3, [pc, #124]	@ (800534c <vTaskStartScheduler+0xbc>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d002      	beq.n	80052da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80052d4:	2301      	movs	r3, #1
 80052d6:	617b      	str	r3, [r7, #20]
 80052d8:	e001      	b.n	80052de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80052da:	2300      	movs	r3, #0
 80052dc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d11b      	bne.n	800531c <vTaskStartScheduler+0x8c>
	__asm volatile
 80052e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e8:	f383 8811 	msr	BASEPRI, r3
 80052ec:	f3bf 8f6f 	isb	sy
 80052f0:	f3bf 8f4f 	dsb	sy
 80052f4:	613b      	str	r3, [r7, #16]
}
 80052f6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80052f8:	4b15      	ldr	r3, [pc, #84]	@ (8005350 <vTaskStartScheduler+0xc0>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	334c      	adds	r3, #76	@ 0x4c
 80052fe:	4a15      	ldr	r2, [pc, #84]	@ (8005354 <vTaskStartScheduler+0xc4>)
 8005300:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005302:	4b15      	ldr	r3, [pc, #84]	@ (8005358 <vTaskStartScheduler+0xc8>)
 8005304:	f04f 32ff 	mov.w	r2, #4294967295
 8005308:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800530a:	4b14      	ldr	r3, [pc, #80]	@ (800535c <vTaskStartScheduler+0xcc>)
 800530c:	2201      	movs	r2, #1
 800530e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005310:	4b13      	ldr	r3, [pc, #76]	@ (8005360 <vTaskStartScheduler+0xd0>)
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005316:	f000 fbbb 	bl	8005a90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800531a:	e00f      	b.n	800533c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005322:	d10b      	bne.n	800533c <vTaskStartScheduler+0xac>
	__asm volatile
 8005324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005328:	f383 8811 	msr	BASEPRI, r3
 800532c:	f3bf 8f6f 	isb	sy
 8005330:	f3bf 8f4f 	dsb	sy
 8005334:	60fb      	str	r3, [r7, #12]
}
 8005336:	bf00      	nop
 8005338:	bf00      	nop
 800533a:	e7fd      	b.n	8005338 <vTaskStartScheduler+0xa8>
}
 800533c:	bf00      	nop
 800533e:	3718      	adds	r7, #24
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}
 8005344:	08006bc0 	.word	0x08006bc0
 8005348:	080056f9 	.word	0x080056f9
 800534c:	20000918 	.word	0x20000918
 8005350:	200007f4 	.word	0x200007f4
 8005354:	2000002c 	.word	0x2000002c
 8005358:	20000914 	.word	0x20000914
 800535c:	20000900 	.word	0x20000900
 8005360:	200008f8 	.word	0x200008f8

08005364 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005364:	b480      	push	{r7}
 8005366:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005368:	4b04      	ldr	r3, [pc, #16]	@ (800537c <vTaskSuspendAll+0x18>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	3301      	adds	r3, #1
 800536e:	4a03      	ldr	r2, [pc, #12]	@ (800537c <vTaskSuspendAll+0x18>)
 8005370:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005372:	bf00      	nop
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr
 800537c:	2000091c 	.word	0x2000091c

08005380 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005386:	2300      	movs	r3, #0
 8005388:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800538a:	2300      	movs	r3, #0
 800538c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800538e:	4b42      	ldr	r3, [pc, #264]	@ (8005498 <xTaskResumeAll+0x118>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d10b      	bne.n	80053ae <xTaskResumeAll+0x2e>
	__asm volatile
 8005396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800539a:	f383 8811 	msr	BASEPRI, r3
 800539e:	f3bf 8f6f 	isb	sy
 80053a2:	f3bf 8f4f 	dsb	sy
 80053a6:	603b      	str	r3, [r7, #0]
}
 80053a8:	bf00      	nop
 80053aa:	bf00      	nop
 80053ac:	e7fd      	b.n	80053aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80053ae:	f000 fc13 	bl	8005bd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80053b2:	4b39      	ldr	r3, [pc, #228]	@ (8005498 <xTaskResumeAll+0x118>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	3b01      	subs	r3, #1
 80053b8:	4a37      	ldr	r2, [pc, #220]	@ (8005498 <xTaskResumeAll+0x118>)
 80053ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053bc:	4b36      	ldr	r3, [pc, #216]	@ (8005498 <xTaskResumeAll+0x118>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d161      	bne.n	8005488 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80053c4:	4b35      	ldr	r3, [pc, #212]	@ (800549c <xTaskResumeAll+0x11c>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d05d      	beq.n	8005488 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053cc:	e02e      	b.n	800542c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053ce:	4b34      	ldr	r3, [pc, #208]	@ (80054a0 <xTaskResumeAll+0x120>)
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	3318      	adds	r3, #24
 80053da:	4618      	mov	r0, r3
 80053dc:	f7ff fd49 	bl	8004e72 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	3304      	adds	r3, #4
 80053e4:	4618      	mov	r0, r3
 80053e6:	f7ff fd44 	bl	8004e72 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ee:	2201      	movs	r2, #1
 80053f0:	409a      	lsls	r2, r3
 80053f2:	4b2c      	ldr	r3, [pc, #176]	@ (80054a4 <xTaskResumeAll+0x124>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	4a2a      	ldr	r2, [pc, #168]	@ (80054a4 <xTaskResumeAll+0x124>)
 80053fa:	6013      	str	r3, [r2, #0]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005400:	4613      	mov	r3, r2
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	4413      	add	r3, r2
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	4a27      	ldr	r2, [pc, #156]	@ (80054a8 <xTaskResumeAll+0x128>)
 800540a:	441a      	add	r2, r3
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	3304      	adds	r3, #4
 8005410:	4619      	mov	r1, r3
 8005412:	4610      	mov	r0, r2
 8005414:	f7ff fcd0 	bl	8004db8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800541c:	4b23      	ldr	r3, [pc, #140]	@ (80054ac <xTaskResumeAll+0x12c>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005422:	429a      	cmp	r2, r3
 8005424:	d302      	bcc.n	800542c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005426:	4b22      	ldr	r3, [pc, #136]	@ (80054b0 <xTaskResumeAll+0x130>)
 8005428:	2201      	movs	r2, #1
 800542a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800542c:	4b1c      	ldr	r3, [pc, #112]	@ (80054a0 <xTaskResumeAll+0x120>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d1cc      	bne.n	80053ce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d001      	beq.n	800543e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800543a:	f000 fa19 	bl	8005870 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800543e:	4b1d      	ldr	r3, [pc, #116]	@ (80054b4 <xTaskResumeAll+0x134>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d010      	beq.n	800546c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800544a:	f000 f837 	bl	80054bc <xTaskIncrementTick>
 800544e:	4603      	mov	r3, r0
 8005450:	2b00      	cmp	r3, #0
 8005452:	d002      	beq.n	800545a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005454:	4b16      	ldr	r3, [pc, #88]	@ (80054b0 <xTaskResumeAll+0x130>)
 8005456:	2201      	movs	r2, #1
 8005458:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	3b01      	subs	r3, #1
 800545e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1f1      	bne.n	800544a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005466:	4b13      	ldr	r3, [pc, #76]	@ (80054b4 <xTaskResumeAll+0x134>)
 8005468:	2200      	movs	r2, #0
 800546a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800546c:	4b10      	ldr	r3, [pc, #64]	@ (80054b0 <xTaskResumeAll+0x130>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d009      	beq.n	8005488 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005474:	2301      	movs	r3, #1
 8005476:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005478:	4b0f      	ldr	r3, [pc, #60]	@ (80054b8 <xTaskResumeAll+0x138>)
 800547a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800547e:	601a      	str	r2, [r3, #0]
 8005480:	f3bf 8f4f 	dsb	sy
 8005484:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005488:	f000 fbd8 	bl	8005c3c <vPortExitCritical>

	return xAlreadyYielded;
 800548c:	68bb      	ldr	r3, [r7, #8]
}
 800548e:	4618      	mov	r0, r3
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	2000091c 	.word	0x2000091c
 800549c:	200008f4 	.word	0x200008f4
 80054a0:	200008b4 	.word	0x200008b4
 80054a4:	200008fc 	.word	0x200008fc
 80054a8:	200007f8 	.word	0x200007f8
 80054ac:	200007f4 	.word	0x200007f4
 80054b0:	20000908 	.word	0x20000908
 80054b4:	20000904 	.word	0x20000904
 80054b8:	e000ed04 	.word	0xe000ed04

080054bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b086      	sub	sp, #24
 80054c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80054c2:	2300      	movs	r3, #0
 80054c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054c6:	4b4f      	ldr	r3, [pc, #316]	@ (8005604 <xTaskIncrementTick+0x148>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	f040 808f 	bne.w	80055ee <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80054d0:	4b4d      	ldr	r3, [pc, #308]	@ (8005608 <xTaskIncrementTick+0x14c>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	3301      	adds	r3, #1
 80054d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80054d8:	4a4b      	ldr	r2, [pc, #300]	@ (8005608 <xTaskIncrementTick+0x14c>)
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d121      	bne.n	8005528 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80054e4:	4b49      	ldr	r3, [pc, #292]	@ (800560c <xTaskIncrementTick+0x150>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00b      	beq.n	8005506 <xTaskIncrementTick+0x4a>
	__asm volatile
 80054ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f2:	f383 8811 	msr	BASEPRI, r3
 80054f6:	f3bf 8f6f 	isb	sy
 80054fa:	f3bf 8f4f 	dsb	sy
 80054fe:	603b      	str	r3, [r7, #0]
}
 8005500:	bf00      	nop
 8005502:	bf00      	nop
 8005504:	e7fd      	b.n	8005502 <xTaskIncrementTick+0x46>
 8005506:	4b41      	ldr	r3, [pc, #260]	@ (800560c <xTaskIncrementTick+0x150>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	60fb      	str	r3, [r7, #12]
 800550c:	4b40      	ldr	r3, [pc, #256]	@ (8005610 <xTaskIncrementTick+0x154>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a3e      	ldr	r2, [pc, #248]	@ (800560c <xTaskIncrementTick+0x150>)
 8005512:	6013      	str	r3, [r2, #0]
 8005514:	4a3e      	ldr	r2, [pc, #248]	@ (8005610 <xTaskIncrementTick+0x154>)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6013      	str	r3, [r2, #0]
 800551a:	4b3e      	ldr	r3, [pc, #248]	@ (8005614 <xTaskIncrementTick+0x158>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	3301      	adds	r3, #1
 8005520:	4a3c      	ldr	r2, [pc, #240]	@ (8005614 <xTaskIncrementTick+0x158>)
 8005522:	6013      	str	r3, [r2, #0]
 8005524:	f000 f9a4 	bl	8005870 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005528:	4b3b      	ldr	r3, [pc, #236]	@ (8005618 <xTaskIncrementTick+0x15c>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	693a      	ldr	r2, [r7, #16]
 800552e:	429a      	cmp	r2, r3
 8005530:	d348      	bcc.n	80055c4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005532:	4b36      	ldr	r3, [pc, #216]	@ (800560c <xTaskIncrementTick+0x150>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d104      	bne.n	8005546 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800553c:	4b36      	ldr	r3, [pc, #216]	@ (8005618 <xTaskIncrementTick+0x15c>)
 800553e:	f04f 32ff 	mov.w	r2, #4294967295
 8005542:	601a      	str	r2, [r3, #0]
					break;
 8005544:	e03e      	b.n	80055c4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005546:	4b31      	ldr	r3, [pc, #196]	@ (800560c <xTaskIncrementTick+0x150>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005556:	693a      	ldr	r2, [r7, #16]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	429a      	cmp	r2, r3
 800555c:	d203      	bcs.n	8005566 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800555e:	4a2e      	ldr	r2, [pc, #184]	@ (8005618 <xTaskIncrementTick+0x15c>)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005564:	e02e      	b.n	80055c4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	3304      	adds	r3, #4
 800556a:	4618      	mov	r0, r3
 800556c:	f7ff fc81 	bl	8004e72 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005574:	2b00      	cmp	r3, #0
 8005576:	d004      	beq.n	8005582 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	3318      	adds	r3, #24
 800557c:	4618      	mov	r0, r3
 800557e:	f7ff fc78 	bl	8004e72 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005586:	2201      	movs	r2, #1
 8005588:	409a      	lsls	r2, r3
 800558a:	4b24      	ldr	r3, [pc, #144]	@ (800561c <xTaskIncrementTick+0x160>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4313      	orrs	r3, r2
 8005590:	4a22      	ldr	r2, [pc, #136]	@ (800561c <xTaskIncrementTick+0x160>)
 8005592:	6013      	str	r3, [r2, #0]
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005598:	4613      	mov	r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	4413      	add	r3, r2
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	4a1f      	ldr	r2, [pc, #124]	@ (8005620 <xTaskIncrementTick+0x164>)
 80055a2:	441a      	add	r2, r3
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	3304      	adds	r3, #4
 80055a8:	4619      	mov	r1, r3
 80055aa:	4610      	mov	r0, r2
 80055ac:	f7ff fc04 	bl	8004db8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055b4:	4b1b      	ldr	r3, [pc, #108]	@ (8005624 <xTaskIncrementTick+0x168>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d3b9      	bcc.n	8005532 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80055be:	2301      	movs	r3, #1
 80055c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055c2:	e7b6      	b.n	8005532 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80055c4:	4b17      	ldr	r3, [pc, #92]	@ (8005624 <xTaskIncrementTick+0x168>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055ca:	4915      	ldr	r1, [pc, #84]	@ (8005620 <xTaskIncrementTick+0x164>)
 80055cc:	4613      	mov	r3, r2
 80055ce:	009b      	lsls	r3, r3, #2
 80055d0:	4413      	add	r3, r2
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	440b      	add	r3, r1
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d901      	bls.n	80055e0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80055dc:	2301      	movs	r3, #1
 80055de:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80055e0:	4b11      	ldr	r3, [pc, #68]	@ (8005628 <xTaskIncrementTick+0x16c>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d007      	beq.n	80055f8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80055e8:	2301      	movs	r3, #1
 80055ea:	617b      	str	r3, [r7, #20]
 80055ec:	e004      	b.n	80055f8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80055ee:	4b0f      	ldr	r3, [pc, #60]	@ (800562c <xTaskIncrementTick+0x170>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	3301      	adds	r3, #1
 80055f4:	4a0d      	ldr	r2, [pc, #52]	@ (800562c <xTaskIncrementTick+0x170>)
 80055f6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80055f8:	697b      	ldr	r3, [r7, #20]
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3718      	adds	r7, #24
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}
 8005602:	bf00      	nop
 8005604:	2000091c 	.word	0x2000091c
 8005608:	200008f8 	.word	0x200008f8
 800560c:	200008ac 	.word	0x200008ac
 8005610:	200008b0 	.word	0x200008b0
 8005614:	2000090c 	.word	0x2000090c
 8005618:	20000914 	.word	0x20000914
 800561c:	200008fc 	.word	0x200008fc
 8005620:	200007f8 	.word	0x200007f8
 8005624:	200007f4 	.word	0x200007f4
 8005628:	20000908 	.word	0x20000908
 800562c:	20000904 	.word	0x20000904

08005630 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005630:	b480      	push	{r7}
 8005632:	b087      	sub	sp, #28
 8005634:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005636:	4b2a      	ldr	r3, [pc, #168]	@ (80056e0 <vTaskSwitchContext+0xb0>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d003      	beq.n	8005646 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800563e:	4b29      	ldr	r3, [pc, #164]	@ (80056e4 <vTaskSwitchContext+0xb4>)
 8005640:	2201      	movs	r2, #1
 8005642:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005644:	e045      	b.n	80056d2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8005646:	4b27      	ldr	r3, [pc, #156]	@ (80056e4 <vTaskSwitchContext+0xb4>)
 8005648:	2200      	movs	r2, #0
 800564a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800564c:	4b26      	ldr	r3, [pc, #152]	@ (80056e8 <vTaskSwitchContext+0xb8>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	fab3 f383 	clz	r3, r3
 8005658:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800565a:	7afb      	ldrb	r3, [r7, #11]
 800565c:	f1c3 031f 	rsb	r3, r3, #31
 8005660:	617b      	str	r3, [r7, #20]
 8005662:	4922      	ldr	r1, [pc, #136]	@ (80056ec <vTaskSwitchContext+0xbc>)
 8005664:	697a      	ldr	r2, [r7, #20]
 8005666:	4613      	mov	r3, r2
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	4413      	add	r3, r2
 800566c:	009b      	lsls	r3, r3, #2
 800566e:	440b      	add	r3, r1
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10b      	bne.n	800568e <vTaskSwitchContext+0x5e>
	__asm volatile
 8005676:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800567a:	f383 8811 	msr	BASEPRI, r3
 800567e:	f3bf 8f6f 	isb	sy
 8005682:	f3bf 8f4f 	dsb	sy
 8005686:	607b      	str	r3, [r7, #4]
}
 8005688:	bf00      	nop
 800568a:	bf00      	nop
 800568c:	e7fd      	b.n	800568a <vTaskSwitchContext+0x5a>
 800568e:	697a      	ldr	r2, [r7, #20]
 8005690:	4613      	mov	r3, r2
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	4413      	add	r3, r2
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	4a14      	ldr	r2, [pc, #80]	@ (80056ec <vTaskSwitchContext+0xbc>)
 800569a:	4413      	add	r3, r2
 800569c:	613b      	str	r3, [r7, #16]
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	685a      	ldr	r2, [r3, #4]
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	605a      	str	r2, [r3, #4]
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	685a      	ldr	r2, [r3, #4]
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	3308      	adds	r3, #8
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d104      	bne.n	80056be <vTaskSwitchContext+0x8e>
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	685a      	ldr	r2, [r3, #4]
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	605a      	str	r2, [r3, #4]
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	4a0a      	ldr	r2, [pc, #40]	@ (80056f0 <vTaskSwitchContext+0xc0>)
 80056c6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80056c8:	4b09      	ldr	r3, [pc, #36]	@ (80056f0 <vTaskSwitchContext+0xc0>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	334c      	adds	r3, #76	@ 0x4c
 80056ce:	4a09      	ldr	r2, [pc, #36]	@ (80056f4 <vTaskSwitchContext+0xc4>)
 80056d0:	6013      	str	r3, [r2, #0]
}
 80056d2:	bf00      	nop
 80056d4:	371c      	adds	r7, #28
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
 80056de:	bf00      	nop
 80056e0:	2000091c 	.word	0x2000091c
 80056e4:	20000908 	.word	0x20000908
 80056e8:	200008fc 	.word	0x200008fc
 80056ec:	200007f8 	.word	0x200007f8
 80056f0:	200007f4 	.word	0x200007f4
 80056f4:	2000002c 	.word	0x2000002c

080056f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b082      	sub	sp, #8
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005700:	f000 f852 	bl	80057a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005704:	4b06      	ldr	r3, [pc, #24]	@ (8005720 <prvIdleTask+0x28>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2b01      	cmp	r3, #1
 800570a:	d9f9      	bls.n	8005700 <prvIdleTask+0x8>
			{
				taskYIELD();
 800570c:	4b05      	ldr	r3, [pc, #20]	@ (8005724 <prvIdleTask+0x2c>)
 800570e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005712:	601a      	str	r2, [r3, #0]
 8005714:	f3bf 8f4f 	dsb	sy
 8005718:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800571c:	e7f0      	b.n	8005700 <prvIdleTask+0x8>
 800571e:	bf00      	nop
 8005720:	200007f8 	.word	0x200007f8
 8005724:	e000ed04 	.word	0xe000ed04

08005728 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b082      	sub	sp, #8
 800572c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800572e:	2300      	movs	r3, #0
 8005730:	607b      	str	r3, [r7, #4]
 8005732:	e00c      	b.n	800574e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	4613      	mov	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	4413      	add	r3, r2
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	4a12      	ldr	r2, [pc, #72]	@ (8005788 <prvInitialiseTaskLists+0x60>)
 8005740:	4413      	add	r3, r2
 8005742:	4618      	mov	r0, r3
 8005744:	f7ff fb0b 	bl	8004d5e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	3301      	adds	r3, #1
 800574c:	607b      	str	r3, [r7, #4]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2b06      	cmp	r3, #6
 8005752:	d9ef      	bls.n	8005734 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005754:	480d      	ldr	r0, [pc, #52]	@ (800578c <prvInitialiseTaskLists+0x64>)
 8005756:	f7ff fb02 	bl	8004d5e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800575a:	480d      	ldr	r0, [pc, #52]	@ (8005790 <prvInitialiseTaskLists+0x68>)
 800575c:	f7ff faff 	bl	8004d5e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005760:	480c      	ldr	r0, [pc, #48]	@ (8005794 <prvInitialiseTaskLists+0x6c>)
 8005762:	f7ff fafc 	bl	8004d5e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005766:	480c      	ldr	r0, [pc, #48]	@ (8005798 <prvInitialiseTaskLists+0x70>)
 8005768:	f7ff faf9 	bl	8004d5e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800576c:	480b      	ldr	r0, [pc, #44]	@ (800579c <prvInitialiseTaskLists+0x74>)
 800576e:	f7ff faf6 	bl	8004d5e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005772:	4b0b      	ldr	r3, [pc, #44]	@ (80057a0 <prvInitialiseTaskLists+0x78>)
 8005774:	4a05      	ldr	r2, [pc, #20]	@ (800578c <prvInitialiseTaskLists+0x64>)
 8005776:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005778:	4b0a      	ldr	r3, [pc, #40]	@ (80057a4 <prvInitialiseTaskLists+0x7c>)
 800577a:	4a05      	ldr	r2, [pc, #20]	@ (8005790 <prvInitialiseTaskLists+0x68>)
 800577c:	601a      	str	r2, [r3, #0]
}
 800577e:	bf00      	nop
 8005780:	3708      	adds	r7, #8
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	200007f8 	.word	0x200007f8
 800578c:	20000884 	.word	0x20000884
 8005790:	20000898 	.word	0x20000898
 8005794:	200008b4 	.word	0x200008b4
 8005798:	200008c8 	.word	0x200008c8
 800579c:	200008e0 	.word	0x200008e0
 80057a0:	200008ac 	.word	0x200008ac
 80057a4:	200008b0 	.word	0x200008b0

080057a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b082      	sub	sp, #8
 80057ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80057ae:	e019      	b.n	80057e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80057b0:	f000 fa12 	bl	8005bd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057b4:	4b10      	ldr	r3, [pc, #64]	@ (80057f8 <prvCheckTasksWaitingTermination+0x50>)
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	3304      	adds	r3, #4
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7ff fb56 	bl	8004e72 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80057c6:	4b0d      	ldr	r3, [pc, #52]	@ (80057fc <prvCheckTasksWaitingTermination+0x54>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	3b01      	subs	r3, #1
 80057cc:	4a0b      	ldr	r2, [pc, #44]	@ (80057fc <prvCheckTasksWaitingTermination+0x54>)
 80057ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80057d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005800 <prvCheckTasksWaitingTermination+0x58>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	3b01      	subs	r3, #1
 80057d6:	4a0a      	ldr	r2, [pc, #40]	@ (8005800 <prvCheckTasksWaitingTermination+0x58>)
 80057d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80057da:	f000 fa2f 	bl	8005c3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f810 	bl	8005804 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80057e4:	4b06      	ldr	r3, [pc, #24]	@ (8005800 <prvCheckTasksWaitingTermination+0x58>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d1e1      	bne.n	80057b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80057ec:	bf00      	nop
 80057ee:	bf00      	nop
 80057f0:	3708      	adds	r7, #8
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	200008c8 	.word	0x200008c8
 80057fc:	200008f4 	.word	0x200008f4
 8005800:	200008dc 	.word	0x200008dc

08005804 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	334c      	adds	r3, #76	@ 0x4c
 8005810:	4618      	mov	r0, r3
 8005812:	f000 fcd9 	bl	80061c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800581c:	2b00      	cmp	r3, #0
 800581e:	d108      	bne.n	8005832 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005824:	4618      	mov	r0, r3
 8005826:	f000 fb85 	bl	8005f34 <vPortFree>
				vPortFree( pxTCB );
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 fb82 	bl	8005f34 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005830:	e019      	b.n	8005866 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005838:	2b01      	cmp	r3, #1
 800583a:	d103      	bne.n	8005844 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f000 fb79 	bl	8005f34 <vPortFree>
	}
 8005842:	e010      	b.n	8005866 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800584a:	2b02      	cmp	r3, #2
 800584c:	d00b      	beq.n	8005866 <prvDeleteTCB+0x62>
	__asm volatile
 800584e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005852:	f383 8811 	msr	BASEPRI, r3
 8005856:	f3bf 8f6f 	isb	sy
 800585a:	f3bf 8f4f 	dsb	sy
 800585e:	60fb      	str	r3, [r7, #12]
}
 8005860:	bf00      	nop
 8005862:	bf00      	nop
 8005864:	e7fd      	b.n	8005862 <prvDeleteTCB+0x5e>
	}
 8005866:	bf00      	nop
 8005868:	3710      	adds	r7, #16
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
	...

08005870 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005876:	4b0c      	ldr	r3, [pc, #48]	@ (80058a8 <prvResetNextTaskUnblockTime+0x38>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d104      	bne.n	800588a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005880:	4b0a      	ldr	r3, [pc, #40]	@ (80058ac <prvResetNextTaskUnblockTime+0x3c>)
 8005882:	f04f 32ff 	mov.w	r2, #4294967295
 8005886:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005888:	e008      	b.n	800589c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800588a:	4b07      	ldr	r3, [pc, #28]	@ (80058a8 <prvResetNextTaskUnblockTime+0x38>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	4a04      	ldr	r2, [pc, #16]	@ (80058ac <prvResetNextTaskUnblockTime+0x3c>)
 800589a:	6013      	str	r3, [r2, #0]
}
 800589c:	bf00      	nop
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr
 80058a8:	200008ac 	.word	0x200008ac
 80058ac:	20000914 	.word	0x20000914

080058b0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80058ba:	4b29      	ldr	r3, [pc, #164]	@ (8005960 <prvAddCurrentTaskToDelayedList+0xb0>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058c0:	4b28      	ldr	r3, [pc, #160]	@ (8005964 <prvAddCurrentTaskToDelayedList+0xb4>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	3304      	adds	r3, #4
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7ff fad3 	bl	8004e72 <uxListRemove>
 80058cc:	4603      	mov	r3, r0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d10b      	bne.n	80058ea <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80058d2:	4b24      	ldr	r3, [pc, #144]	@ (8005964 <prvAddCurrentTaskToDelayedList+0xb4>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058d8:	2201      	movs	r2, #1
 80058da:	fa02 f303 	lsl.w	r3, r2, r3
 80058de:	43da      	mvns	r2, r3
 80058e0:	4b21      	ldr	r3, [pc, #132]	@ (8005968 <prvAddCurrentTaskToDelayedList+0xb8>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4013      	ands	r3, r2
 80058e6:	4a20      	ldr	r2, [pc, #128]	@ (8005968 <prvAddCurrentTaskToDelayedList+0xb8>)
 80058e8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f0:	d10a      	bne.n	8005908 <prvAddCurrentTaskToDelayedList+0x58>
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d007      	beq.n	8005908 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058f8:	4b1a      	ldr	r3, [pc, #104]	@ (8005964 <prvAddCurrentTaskToDelayedList+0xb4>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	3304      	adds	r3, #4
 80058fe:	4619      	mov	r1, r3
 8005900:	481a      	ldr	r0, [pc, #104]	@ (800596c <prvAddCurrentTaskToDelayedList+0xbc>)
 8005902:	f7ff fa59 	bl	8004db8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005906:	e026      	b.n	8005956 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4413      	add	r3, r2
 800590e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005910:	4b14      	ldr	r3, [pc, #80]	@ (8005964 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68ba      	ldr	r2, [r7, #8]
 8005916:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005918:	68ba      	ldr	r2, [r7, #8]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	429a      	cmp	r2, r3
 800591e:	d209      	bcs.n	8005934 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005920:	4b13      	ldr	r3, [pc, #76]	@ (8005970 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	4b0f      	ldr	r3, [pc, #60]	@ (8005964 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	3304      	adds	r3, #4
 800592a:	4619      	mov	r1, r3
 800592c:	4610      	mov	r0, r2
 800592e:	f7ff fa67 	bl	8004e00 <vListInsert>
}
 8005932:	e010      	b.n	8005956 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005934:	4b0f      	ldr	r3, [pc, #60]	@ (8005974 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	4b0a      	ldr	r3, [pc, #40]	@ (8005964 <prvAddCurrentTaskToDelayedList+0xb4>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	3304      	adds	r3, #4
 800593e:	4619      	mov	r1, r3
 8005940:	4610      	mov	r0, r2
 8005942:	f7ff fa5d 	bl	8004e00 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005946:	4b0c      	ldr	r3, [pc, #48]	@ (8005978 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	429a      	cmp	r2, r3
 800594e:	d202      	bcs.n	8005956 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005950:	4a09      	ldr	r2, [pc, #36]	@ (8005978 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	6013      	str	r3, [r2, #0]
}
 8005956:	bf00      	nop
 8005958:	3710      	adds	r7, #16
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	200008f8 	.word	0x200008f8
 8005964:	200007f4 	.word	0x200007f4
 8005968:	200008fc 	.word	0x200008fc
 800596c:	200008e0 	.word	0x200008e0
 8005970:	200008b0 	.word	0x200008b0
 8005974:	200008ac 	.word	0x200008ac
 8005978:	20000914 	.word	0x20000914

0800597c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800597c:	b480      	push	{r7}
 800597e:	b085      	sub	sp, #20
 8005980:	af00      	add	r7, sp, #0
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	60b9      	str	r1, [r7, #8]
 8005986:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	3b04      	subs	r3, #4
 800598c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005994:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	3b04      	subs	r3, #4
 800599a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	f023 0201 	bic.w	r2, r3, #1
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	3b04      	subs	r3, #4
 80059aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80059ac:	4a0c      	ldr	r2, [pc, #48]	@ (80059e0 <pxPortInitialiseStack+0x64>)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	3b14      	subs	r3, #20
 80059b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	3b04      	subs	r3, #4
 80059c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f06f 0202 	mvn.w	r2, #2
 80059ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	3b20      	subs	r3, #32
 80059d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80059d2:	68fb      	ldr	r3, [r7, #12]
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3714      	adds	r7, #20
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr
 80059e0:	080059e5 	.word	0x080059e5

080059e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80059e4:	b480      	push	{r7}
 80059e6:	b085      	sub	sp, #20
 80059e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80059ea:	2300      	movs	r3, #0
 80059ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80059ee:	4b13      	ldr	r3, [pc, #76]	@ (8005a3c <prvTaskExitError+0x58>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059f6:	d00b      	beq.n	8005a10 <prvTaskExitError+0x2c>
	__asm volatile
 80059f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059fc:	f383 8811 	msr	BASEPRI, r3
 8005a00:	f3bf 8f6f 	isb	sy
 8005a04:	f3bf 8f4f 	dsb	sy
 8005a08:	60fb      	str	r3, [r7, #12]
}
 8005a0a:	bf00      	nop
 8005a0c:	bf00      	nop
 8005a0e:	e7fd      	b.n	8005a0c <prvTaskExitError+0x28>
	__asm volatile
 8005a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a14:	f383 8811 	msr	BASEPRI, r3
 8005a18:	f3bf 8f6f 	isb	sy
 8005a1c:	f3bf 8f4f 	dsb	sy
 8005a20:	60bb      	str	r3, [r7, #8]
}
 8005a22:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005a24:	bf00      	nop
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d0fc      	beq.n	8005a26 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005a2c:	bf00      	nop
 8005a2e:	bf00      	nop
 8005a30:	3714      	adds	r7, #20
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	20000028 	.word	0x20000028

08005a40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005a40:	4b07      	ldr	r3, [pc, #28]	@ (8005a60 <pxCurrentTCBConst2>)
 8005a42:	6819      	ldr	r1, [r3, #0]
 8005a44:	6808      	ldr	r0, [r1, #0]
 8005a46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a4a:	f380 8809 	msr	PSP, r0
 8005a4e:	f3bf 8f6f 	isb	sy
 8005a52:	f04f 0000 	mov.w	r0, #0
 8005a56:	f380 8811 	msr	BASEPRI, r0
 8005a5a:	4770      	bx	lr
 8005a5c:	f3af 8000 	nop.w

08005a60 <pxCurrentTCBConst2>:
 8005a60:	200007f4 	.word	0x200007f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005a64:	bf00      	nop
 8005a66:	bf00      	nop

08005a68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005a68:	4808      	ldr	r0, [pc, #32]	@ (8005a8c <prvPortStartFirstTask+0x24>)
 8005a6a:	6800      	ldr	r0, [r0, #0]
 8005a6c:	6800      	ldr	r0, [r0, #0]
 8005a6e:	f380 8808 	msr	MSP, r0
 8005a72:	f04f 0000 	mov.w	r0, #0
 8005a76:	f380 8814 	msr	CONTROL, r0
 8005a7a:	b662      	cpsie	i
 8005a7c:	b661      	cpsie	f
 8005a7e:	f3bf 8f4f 	dsb	sy
 8005a82:	f3bf 8f6f 	isb	sy
 8005a86:	df00      	svc	0
 8005a88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005a8a:	bf00      	nop
 8005a8c:	e000ed08 	.word	0xe000ed08

08005a90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b086      	sub	sp, #24
 8005a94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005a96:	4b47      	ldr	r3, [pc, #284]	@ (8005bb4 <xPortStartScheduler+0x124>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a47      	ldr	r2, [pc, #284]	@ (8005bb8 <xPortStartScheduler+0x128>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d10b      	bne.n	8005ab8 <xPortStartScheduler+0x28>
	__asm volatile
 8005aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa4:	f383 8811 	msr	BASEPRI, r3
 8005aa8:	f3bf 8f6f 	isb	sy
 8005aac:	f3bf 8f4f 	dsb	sy
 8005ab0:	60fb      	str	r3, [r7, #12]
}
 8005ab2:	bf00      	nop
 8005ab4:	bf00      	nop
 8005ab6:	e7fd      	b.n	8005ab4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005ab8:	4b3e      	ldr	r3, [pc, #248]	@ (8005bb4 <xPortStartScheduler+0x124>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a3f      	ldr	r2, [pc, #252]	@ (8005bbc <xPortStartScheduler+0x12c>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d10b      	bne.n	8005ada <xPortStartScheduler+0x4a>
	__asm volatile
 8005ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac6:	f383 8811 	msr	BASEPRI, r3
 8005aca:	f3bf 8f6f 	isb	sy
 8005ace:	f3bf 8f4f 	dsb	sy
 8005ad2:	613b      	str	r3, [r7, #16]
}
 8005ad4:	bf00      	nop
 8005ad6:	bf00      	nop
 8005ad8:	e7fd      	b.n	8005ad6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005ada:	4b39      	ldr	r3, [pc, #228]	@ (8005bc0 <xPortStartScheduler+0x130>)
 8005adc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	22ff      	movs	r2, #255	@ 0xff
 8005aea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	781b      	ldrb	r3, [r3, #0]
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005af4:	78fb      	ldrb	r3, [r7, #3]
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005afc:	b2da      	uxtb	r2, r3
 8005afe:	4b31      	ldr	r3, [pc, #196]	@ (8005bc4 <xPortStartScheduler+0x134>)
 8005b00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005b02:	4b31      	ldr	r3, [pc, #196]	@ (8005bc8 <xPortStartScheduler+0x138>)
 8005b04:	2207      	movs	r2, #7
 8005b06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b08:	e009      	b.n	8005b1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005b0a:	4b2f      	ldr	r3, [pc, #188]	@ (8005bc8 <xPortStartScheduler+0x138>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	3b01      	subs	r3, #1
 8005b10:	4a2d      	ldr	r2, [pc, #180]	@ (8005bc8 <xPortStartScheduler+0x138>)
 8005b12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005b14:	78fb      	ldrb	r3, [r7, #3]
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	005b      	lsls	r3, r3, #1
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b1e:	78fb      	ldrb	r3, [r7, #3]
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b26:	2b80      	cmp	r3, #128	@ 0x80
 8005b28:	d0ef      	beq.n	8005b0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005b2a:	4b27      	ldr	r3, [pc, #156]	@ (8005bc8 <xPortStartScheduler+0x138>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f1c3 0307 	rsb	r3, r3, #7
 8005b32:	2b04      	cmp	r3, #4
 8005b34:	d00b      	beq.n	8005b4e <xPortStartScheduler+0xbe>
	__asm volatile
 8005b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b3a:	f383 8811 	msr	BASEPRI, r3
 8005b3e:	f3bf 8f6f 	isb	sy
 8005b42:	f3bf 8f4f 	dsb	sy
 8005b46:	60bb      	str	r3, [r7, #8]
}
 8005b48:	bf00      	nop
 8005b4a:	bf00      	nop
 8005b4c:	e7fd      	b.n	8005b4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005b4e:	4b1e      	ldr	r3, [pc, #120]	@ (8005bc8 <xPortStartScheduler+0x138>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	021b      	lsls	r3, r3, #8
 8005b54:	4a1c      	ldr	r2, [pc, #112]	@ (8005bc8 <xPortStartScheduler+0x138>)
 8005b56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005b58:	4b1b      	ldr	r3, [pc, #108]	@ (8005bc8 <xPortStartScheduler+0x138>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005b60:	4a19      	ldr	r2, [pc, #100]	@ (8005bc8 <xPortStartScheduler+0x138>)
 8005b62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	b2da      	uxtb	r2, r3
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005b6c:	4b17      	ldr	r3, [pc, #92]	@ (8005bcc <xPortStartScheduler+0x13c>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a16      	ldr	r2, [pc, #88]	@ (8005bcc <xPortStartScheduler+0x13c>)
 8005b72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005b76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005b78:	4b14      	ldr	r3, [pc, #80]	@ (8005bcc <xPortStartScheduler+0x13c>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a13      	ldr	r2, [pc, #76]	@ (8005bcc <xPortStartScheduler+0x13c>)
 8005b7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005b82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005b84:	f000 f8da 	bl	8005d3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005b88:	4b11      	ldr	r3, [pc, #68]	@ (8005bd0 <xPortStartScheduler+0x140>)
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005b8e:	f000 f8f9 	bl	8005d84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005b92:	4b10      	ldr	r3, [pc, #64]	@ (8005bd4 <xPortStartScheduler+0x144>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a0f      	ldr	r2, [pc, #60]	@ (8005bd4 <xPortStartScheduler+0x144>)
 8005b98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005b9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005b9e:	f7ff ff63 	bl	8005a68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005ba2:	f7ff fd45 	bl	8005630 <vTaskSwitchContext>
	prvTaskExitError();
 8005ba6:	f7ff ff1d 	bl	80059e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3718      	adds	r7, #24
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	e000ed00 	.word	0xe000ed00
 8005bb8:	410fc271 	.word	0x410fc271
 8005bbc:	410fc270 	.word	0x410fc270
 8005bc0:	e000e400 	.word	0xe000e400
 8005bc4:	20000920 	.word	0x20000920
 8005bc8:	20000924 	.word	0x20000924
 8005bcc:	e000ed20 	.word	0xe000ed20
 8005bd0:	20000028 	.word	0x20000028
 8005bd4:	e000ef34 	.word	0xe000ef34

08005bd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b083      	sub	sp, #12
 8005bdc:	af00      	add	r7, sp, #0
	__asm volatile
 8005bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005be2:	f383 8811 	msr	BASEPRI, r3
 8005be6:	f3bf 8f6f 	isb	sy
 8005bea:	f3bf 8f4f 	dsb	sy
 8005bee:	607b      	str	r3, [r7, #4]
}
 8005bf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005bf2:	4b10      	ldr	r3, [pc, #64]	@ (8005c34 <vPortEnterCritical+0x5c>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	3301      	adds	r3, #1
 8005bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8005c34 <vPortEnterCritical+0x5c>)
 8005bfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005bfc:	4b0d      	ldr	r3, [pc, #52]	@ (8005c34 <vPortEnterCritical+0x5c>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d110      	bne.n	8005c26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005c04:	4b0c      	ldr	r3, [pc, #48]	@ (8005c38 <vPortEnterCritical+0x60>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d00b      	beq.n	8005c26 <vPortEnterCritical+0x4e>
	__asm volatile
 8005c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c12:	f383 8811 	msr	BASEPRI, r3
 8005c16:	f3bf 8f6f 	isb	sy
 8005c1a:	f3bf 8f4f 	dsb	sy
 8005c1e:	603b      	str	r3, [r7, #0]
}
 8005c20:	bf00      	nop
 8005c22:	bf00      	nop
 8005c24:	e7fd      	b.n	8005c22 <vPortEnterCritical+0x4a>
	}
}
 8005c26:	bf00      	nop
 8005c28:	370c      	adds	r7, #12
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	20000028 	.word	0x20000028
 8005c38:	e000ed04 	.word	0xe000ed04

08005c3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005c42:	4b12      	ldr	r3, [pc, #72]	@ (8005c8c <vPortExitCritical+0x50>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d10b      	bne.n	8005c62 <vPortExitCritical+0x26>
	__asm volatile
 8005c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c4e:	f383 8811 	msr	BASEPRI, r3
 8005c52:	f3bf 8f6f 	isb	sy
 8005c56:	f3bf 8f4f 	dsb	sy
 8005c5a:	607b      	str	r3, [r7, #4]
}
 8005c5c:	bf00      	nop
 8005c5e:	bf00      	nop
 8005c60:	e7fd      	b.n	8005c5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005c62:	4b0a      	ldr	r3, [pc, #40]	@ (8005c8c <vPortExitCritical+0x50>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	3b01      	subs	r3, #1
 8005c68:	4a08      	ldr	r2, [pc, #32]	@ (8005c8c <vPortExitCritical+0x50>)
 8005c6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005c6c:	4b07      	ldr	r3, [pc, #28]	@ (8005c8c <vPortExitCritical+0x50>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d105      	bne.n	8005c80 <vPortExitCritical+0x44>
 8005c74:	2300      	movs	r3, #0
 8005c76:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005c7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005c80:	bf00      	nop
 8005c82:	370c      	adds	r7, #12
 8005c84:	46bd      	mov	sp, r7
 8005c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8a:	4770      	bx	lr
 8005c8c:	20000028 	.word	0x20000028

08005c90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005c90:	f3ef 8009 	mrs	r0, PSP
 8005c94:	f3bf 8f6f 	isb	sy
 8005c98:	4b15      	ldr	r3, [pc, #84]	@ (8005cf0 <pxCurrentTCBConst>)
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	f01e 0f10 	tst.w	lr, #16
 8005ca0:	bf08      	it	eq
 8005ca2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005ca6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005caa:	6010      	str	r0, [r2, #0]
 8005cac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005cb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005cb4:	f380 8811 	msr	BASEPRI, r0
 8005cb8:	f3bf 8f4f 	dsb	sy
 8005cbc:	f3bf 8f6f 	isb	sy
 8005cc0:	f7ff fcb6 	bl	8005630 <vTaskSwitchContext>
 8005cc4:	f04f 0000 	mov.w	r0, #0
 8005cc8:	f380 8811 	msr	BASEPRI, r0
 8005ccc:	bc09      	pop	{r0, r3}
 8005cce:	6819      	ldr	r1, [r3, #0]
 8005cd0:	6808      	ldr	r0, [r1, #0]
 8005cd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cd6:	f01e 0f10 	tst.w	lr, #16
 8005cda:	bf08      	it	eq
 8005cdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005ce0:	f380 8809 	msr	PSP, r0
 8005ce4:	f3bf 8f6f 	isb	sy
 8005ce8:	4770      	bx	lr
 8005cea:	bf00      	nop
 8005cec:	f3af 8000 	nop.w

08005cf0 <pxCurrentTCBConst>:
 8005cf0:	200007f4 	.word	0x200007f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005cf4:	bf00      	nop
 8005cf6:	bf00      	nop

08005cf8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b082      	sub	sp, #8
 8005cfc:	af00      	add	r7, sp, #0
	__asm volatile
 8005cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d02:	f383 8811 	msr	BASEPRI, r3
 8005d06:	f3bf 8f6f 	isb	sy
 8005d0a:	f3bf 8f4f 	dsb	sy
 8005d0e:	607b      	str	r3, [r7, #4]
}
 8005d10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005d12:	f7ff fbd3 	bl	80054bc <xTaskIncrementTick>
 8005d16:	4603      	mov	r3, r0
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d003      	beq.n	8005d24 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005d1c:	4b06      	ldr	r3, [pc, #24]	@ (8005d38 <SysTick_Handler+0x40>)
 8005d1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d22:	601a      	str	r2, [r3, #0]
 8005d24:	2300      	movs	r3, #0
 8005d26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	f383 8811 	msr	BASEPRI, r3
}
 8005d2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005d30:	bf00      	nop
 8005d32:	3708      	adds	r7, #8
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	e000ed04 	.word	0xe000ed04

08005d3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005d40:	4b0b      	ldr	r3, [pc, #44]	@ (8005d70 <vPortSetupTimerInterrupt+0x34>)
 8005d42:	2200      	movs	r2, #0
 8005d44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005d46:	4b0b      	ldr	r3, [pc, #44]	@ (8005d74 <vPortSetupTimerInterrupt+0x38>)
 8005d48:	2200      	movs	r2, #0
 8005d4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d78 <vPortSetupTimerInterrupt+0x3c>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a0a      	ldr	r2, [pc, #40]	@ (8005d7c <vPortSetupTimerInterrupt+0x40>)
 8005d52:	fba2 2303 	umull	r2, r3, r2, r3
 8005d56:	099b      	lsrs	r3, r3, #6
 8005d58:	4a09      	ldr	r2, [pc, #36]	@ (8005d80 <vPortSetupTimerInterrupt+0x44>)
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005d5e:	4b04      	ldr	r3, [pc, #16]	@ (8005d70 <vPortSetupTimerInterrupt+0x34>)
 8005d60:	2207      	movs	r2, #7
 8005d62:	601a      	str	r2, [r3, #0]
}
 8005d64:	bf00      	nop
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	e000e010 	.word	0xe000e010
 8005d74:	e000e018 	.word	0xe000e018
 8005d78:	2000001c 	.word	0x2000001c
 8005d7c:	10624dd3 	.word	0x10624dd3
 8005d80:	e000e014 	.word	0xe000e014

08005d84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005d84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005d94 <vPortEnableVFP+0x10>
 8005d88:	6801      	ldr	r1, [r0, #0]
 8005d8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005d8e:	6001      	str	r1, [r0, #0]
 8005d90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005d92:	bf00      	nop
 8005d94:	e000ed88 	.word	0xe000ed88

08005d98 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b08a      	sub	sp, #40	@ 0x28
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005da0:	2300      	movs	r3, #0
 8005da2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005da4:	f7ff fade 	bl	8005364 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005da8:	4b5c      	ldr	r3, [pc, #368]	@ (8005f1c <pvPortMalloc+0x184>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d101      	bne.n	8005db4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005db0:	f000 f924 	bl	8005ffc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005db4:	4b5a      	ldr	r3, [pc, #360]	@ (8005f20 <pvPortMalloc+0x188>)
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4013      	ands	r3, r2
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f040 8095 	bne.w	8005eec <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d01e      	beq.n	8005e06 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005dc8:	2208      	movs	r2, #8
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4413      	add	r3, r2
 8005dce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f003 0307 	and.w	r3, r3, #7
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d015      	beq.n	8005e06 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f023 0307 	bic.w	r3, r3, #7
 8005de0:	3308      	adds	r3, #8
 8005de2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f003 0307 	and.w	r3, r3, #7
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d00b      	beq.n	8005e06 <pvPortMalloc+0x6e>
	__asm volatile
 8005dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df2:	f383 8811 	msr	BASEPRI, r3
 8005df6:	f3bf 8f6f 	isb	sy
 8005dfa:	f3bf 8f4f 	dsb	sy
 8005dfe:	617b      	str	r3, [r7, #20]
}
 8005e00:	bf00      	nop
 8005e02:	bf00      	nop
 8005e04:	e7fd      	b.n	8005e02 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d06f      	beq.n	8005eec <pvPortMalloc+0x154>
 8005e0c:	4b45      	ldr	r3, [pc, #276]	@ (8005f24 <pvPortMalloc+0x18c>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d86a      	bhi.n	8005eec <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005e16:	4b44      	ldr	r3, [pc, #272]	@ (8005f28 <pvPortMalloc+0x190>)
 8005e18:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005e1a:	4b43      	ldr	r3, [pc, #268]	@ (8005f28 <pvPortMalloc+0x190>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e20:	e004      	b.n	8005e2c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e24:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	687a      	ldr	r2, [r7, #4]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d903      	bls.n	8005e3e <pvPortMalloc+0xa6>
 8005e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d1f1      	bne.n	8005e22 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005e3e:	4b37      	ldr	r3, [pc, #220]	@ (8005f1c <pvPortMalloc+0x184>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d051      	beq.n	8005eec <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005e48:	6a3b      	ldr	r3, [r7, #32]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2208      	movs	r2, #8
 8005e4e:	4413      	add	r3, r2
 8005e50:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	6a3b      	ldr	r3, [r7, #32]
 8005e58:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5c:	685a      	ldr	r2, [r3, #4]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	1ad2      	subs	r2, r2, r3
 8005e62:	2308      	movs	r3, #8
 8005e64:	005b      	lsls	r3, r3, #1
 8005e66:	429a      	cmp	r2, r3
 8005e68:	d920      	bls.n	8005eac <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005e6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4413      	add	r3, r2
 8005e70:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	f003 0307 	and.w	r3, r3, #7
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d00b      	beq.n	8005e94 <pvPortMalloc+0xfc>
	__asm volatile
 8005e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e80:	f383 8811 	msr	BASEPRI, r3
 8005e84:	f3bf 8f6f 	isb	sy
 8005e88:	f3bf 8f4f 	dsb	sy
 8005e8c:	613b      	str	r3, [r7, #16]
}
 8005e8e:	bf00      	nop
 8005e90:	bf00      	nop
 8005e92:	e7fd      	b.n	8005e90 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e96:	685a      	ldr	r2, [r3, #4]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	1ad2      	subs	r2, r2, r3
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005ea6:	69b8      	ldr	r0, [r7, #24]
 8005ea8:	f000 f90a 	bl	80060c0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005eac:	4b1d      	ldr	r3, [pc, #116]	@ (8005f24 <pvPortMalloc+0x18c>)
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	1ad3      	subs	r3, r2, r3
 8005eb6:	4a1b      	ldr	r2, [pc, #108]	@ (8005f24 <pvPortMalloc+0x18c>)
 8005eb8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005eba:	4b1a      	ldr	r3, [pc, #104]	@ (8005f24 <pvPortMalloc+0x18c>)
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8005f2c <pvPortMalloc+0x194>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d203      	bcs.n	8005ece <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005ec6:	4b17      	ldr	r3, [pc, #92]	@ (8005f24 <pvPortMalloc+0x18c>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a18      	ldr	r2, [pc, #96]	@ (8005f2c <pvPortMalloc+0x194>)
 8005ecc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed0:	685a      	ldr	r2, [r3, #4]
 8005ed2:	4b13      	ldr	r3, [pc, #76]	@ (8005f20 <pvPortMalloc+0x188>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	431a      	orrs	r2, r3
 8005ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eda:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ede:	2200      	movs	r2, #0
 8005ee0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005ee2:	4b13      	ldr	r3, [pc, #76]	@ (8005f30 <pvPortMalloc+0x198>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	4a11      	ldr	r2, [pc, #68]	@ (8005f30 <pvPortMalloc+0x198>)
 8005eea:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005eec:	f7ff fa48 	bl	8005380 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	f003 0307 	and.w	r3, r3, #7
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00b      	beq.n	8005f12 <pvPortMalloc+0x17a>
	__asm volatile
 8005efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efe:	f383 8811 	msr	BASEPRI, r3
 8005f02:	f3bf 8f6f 	isb	sy
 8005f06:	f3bf 8f4f 	dsb	sy
 8005f0a:	60fb      	str	r3, [r7, #12]
}
 8005f0c:	bf00      	nop
 8005f0e:	bf00      	nop
 8005f10:	e7fd      	b.n	8005f0e <pvPortMalloc+0x176>
	return pvReturn;
 8005f12:	69fb      	ldr	r3, [r7, #28]
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3728      	adds	r7, #40	@ 0x28
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	20004530 	.word	0x20004530
 8005f20:	20004544 	.word	0x20004544
 8005f24:	20004534 	.word	0x20004534
 8005f28:	20004528 	.word	0x20004528
 8005f2c:	20004538 	.word	0x20004538
 8005f30:	2000453c 	.word	0x2000453c

08005f34 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b086      	sub	sp, #24
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d04f      	beq.n	8005fe6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005f46:	2308      	movs	r3, #8
 8005f48:	425b      	negs	r3, r3
 8005f4a:	697a      	ldr	r2, [r7, #20]
 8005f4c:	4413      	add	r3, r2
 8005f4e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	685a      	ldr	r2, [r3, #4]
 8005f58:	4b25      	ldr	r3, [pc, #148]	@ (8005ff0 <vPortFree+0xbc>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d10b      	bne.n	8005f7a <vPortFree+0x46>
	__asm volatile
 8005f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f66:	f383 8811 	msr	BASEPRI, r3
 8005f6a:	f3bf 8f6f 	isb	sy
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	60fb      	str	r3, [r7, #12]
}
 8005f74:	bf00      	nop
 8005f76:	bf00      	nop
 8005f78:	e7fd      	b.n	8005f76 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d00b      	beq.n	8005f9a <vPortFree+0x66>
	__asm volatile
 8005f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f86:	f383 8811 	msr	BASEPRI, r3
 8005f8a:	f3bf 8f6f 	isb	sy
 8005f8e:	f3bf 8f4f 	dsb	sy
 8005f92:	60bb      	str	r3, [r7, #8]
}
 8005f94:	bf00      	nop
 8005f96:	bf00      	nop
 8005f98:	e7fd      	b.n	8005f96 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	685a      	ldr	r2, [r3, #4]
 8005f9e:	4b14      	ldr	r3, [pc, #80]	@ (8005ff0 <vPortFree+0xbc>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d01e      	beq.n	8005fe6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d11a      	bne.n	8005fe6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	685a      	ldr	r2, [r3, #4]
 8005fb4:	4b0e      	ldr	r3, [pc, #56]	@ (8005ff0 <vPortFree+0xbc>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	43db      	mvns	r3, r3
 8005fba:	401a      	ands	r2, r3
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005fc0:	f7ff f9d0 	bl	8005364 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	685a      	ldr	r2, [r3, #4]
 8005fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8005ff4 <vPortFree+0xc0>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4413      	add	r3, r2
 8005fce:	4a09      	ldr	r2, [pc, #36]	@ (8005ff4 <vPortFree+0xc0>)
 8005fd0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005fd2:	6938      	ldr	r0, [r7, #16]
 8005fd4:	f000 f874 	bl	80060c0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005fd8:	4b07      	ldr	r3, [pc, #28]	@ (8005ff8 <vPortFree+0xc4>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	3301      	adds	r3, #1
 8005fde:	4a06      	ldr	r2, [pc, #24]	@ (8005ff8 <vPortFree+0xc4>)
 8005fe0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005fe2:	f7ff f9cd 	bl	8005380 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005fe6:	bf00      	nop
 8005fe8:	3718      	adds	r7, #24
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	bf00      	nop
 8005ff0:	20004544 	.word	0x20004544
 8005ff4:	20004534 	.word	0x20004534
 8005ff8:	20004540 	.word	0x20004540

08005ffc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b085      	sub	sp, #20
 8006000:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006002:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006006:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006008:	4b27      	ldr	r3, [pc, #156]	@ (80060a8 <prvHeapInit+0xac>)
 800600a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f003 0307 	and.w	r3, r3, #7
 8006012:	2b00      	cmp	r3, #0
 8006014:	d00c      	beq.n	8006030 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	3307      	adds	r3, #7
 800601a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f023 0307 	bic.w	r3, r3, #7
 8006022:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006024:	68ba      	ldr	r2, [r7, #8]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	1ad3      	subs	r3, r2, r3
 800602a:	4a1f      	ldr	r2, [pc, #124]	@ (80060a8 <prvHeapInit+0xac>)
 800602c:	4413      	add	r3, r2
 800602e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006034:	4a1d      	ldr	r2, [pc, #116]	@ (80060ac <prvHeapInit+0xb0>)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800603a:	4b1c      	ldr	r3, [pc, #112]	@ (80060ac <prvHeapInit+0xb0>)
 800603c:	2200      	movs	r2, #0
 800603e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	68ba      	ldr	r2, [r7, #8]
 8006044:	4413      	add	r3, r2
 8006046:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006048:	2208      	movs	r2, #8
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	1a9b      	subs	r3, r3, r2
 800604e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f023 0307 	bic.w	r3, r3, #7
 8006056:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	4a15      	ldr	r2, [pc, #84]	@ (80060b0 <prvHeapInit+0xb4>)
 800605c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800605e:	4b14      	ldr	r3, [pc, #80]	@ (80060b0 <prvHeapInit+0xb4>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	2200      	movs	r2, #0
 8006064:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006066:	4b12      	ldr	r3, [pc, #72]	@ (80060b0 <prvHeapInit+0xb4>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2200      	movs	r2, #0
 800606c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	68fa      	ldr	r2, [r7, #12]
 8006076:	1ad2      	subs	r2, r2, r3
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800607c:	4b0c      	ldr	r3, [pc, #48]	@ (80060b0 <prvHeapInit+0xb4>)
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	4a0a      	ldr	r2, [pc, #40]	@ (80060b4 <prvHeapInit+0xb8>)
 800608a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	4a09      	ldr	r2, [pc, #36]	@ (80060b8 <prvHeapInit+0xbc>)
 8006092:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006094:	4b09      	ldr	r3, [pc, #36]	@ (80060bc <prvHeapInit+0xc0>)
 8006096:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800609a:	601a      	str	r2, [r3, #0]
}
 800609c:	bf00      	nop
 800609e:	3714      	adds	r7, #20
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr
 80060a8:	20000928 	.word	0x20000928
 80060ac:	20004528 	.word	0x20004528
 80060b0:	20004530 	.word	0x20004530
 80060b4:	20004538 	.word	0x20004538
 80060b8:	20004534 	.word	0x20004534
 80060bc:	20004544 	.word	0x20004544

080060c0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80060c0:	b480      	push	{r7}
 80060c2:	b085      	sub	sp, #20
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80060c8:	4b28      	ldr	r3, [pc, #160]	@ (800616c <prvInsertBlockIntoFreeList+0xac>)
 80060ca:	60fb      	str	r3, [r7, #12]
 80060cc:	e002      	b.n	80060d4 <prvInsertBlockIntoFreeList+0x14>
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	60fb      	str	r3, [r7, #12]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	687a      	ldr	r2, [r7, #4]
 80060da:	429a      	cmp	r2, r3
 80060dc:	d8f7      	bhi.n	80060ce <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	68ba      	ldr	r2, [r7, #8]
 80060e8:	4413      	add	r3, r2
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d108      	bne.n	8006102 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	685a      	ldr	r2, [r3, #4]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	441a      	add	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	441a      	add	r2, r3
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	429a      	cmp	r2, r3
 8006114:	d118      	bne.n	8006148 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	4b15      	ldr	r3, [pc, #84]	@ (8006170 <prvInsertBlockIntoFreeList+0xb0>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	429a      	cmp	r2, r3
 8006120:	d00d      	beq.n	800613e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	685a      	ldr	r2, [r3, #4]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	441a      	add	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	601a      	str	r2, [r3, #0]
 800613c:	e008      	b.n	8006150 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800613e:	4b0c      	ldr	r3, [pc, #48]	@ (8006170 <prvInsertBlockIntoFreeList+0xb0>)
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	601a      	str	r2, [r3, #0]
 8006146:	e003      	b.n	8006150 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006150:	68fa      	ldr	r2, [r7, #12]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	429a      	cmp	r2, r3
 8006156:	d002      	beq.n	800615e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	687a      	ldr	r2, [r7, #4]
 800615c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800615e:	bf00      	nop
 8006160:	3714      	adds	r7, #20
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr
 800616a:	bf00      	nop
 800616c:	20004528 	.word	0x20004528
 8006170:	20004530 	.word	0x20004530

08006174 <siprintf>:
 8006174:	b40e      	push	{r1, r2, r3}
 8006176:	b510      	push	{r4, lr}
 8006178:	b09d      	sub	sp, #116	@ 0x74
 800617a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800617c:	9002      	str	r0, [sp, #8]
 800617e:	9006      	str	r0, [sp, #24]
 8006180:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006184:	480a      	ldr	r0, [pc, #40]	@ (80061b0 <siprintf+0x3c>)
 8006186:	9107      	str	r1, [sp, #28]
 8006188:	9104      	str	r1, [sp, #16]
 800618a:	490a      	ldr	r1, [pc, #40]	@ (80061b4 <siprintf+0x40>)
 800618c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006190:	9105      	str	r1, [sp, #20]
 8006192:	2400      	movs	r4, #0
 8006194:	a902      	add	r1, sp, #8
 8006196:	6800      	ldr	r0, [r0, #0]
 8006198:	9301      	str	r3, [sp, #4]
 800619a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800619c:	f000 fa00 	bl	80065a0 <_svfiprintf_r>
 80061a0:	9b02      	ldr	r3, [sp, #8]
 80061a2:	701c      	strb	r4, [r3, #0]
 80061a4:	b01d      	add	sp, #116	@ 0x74
 80061a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061aa:	b003      	add	sp, #12
 80061ac:	4770      	bx	lr
 80061ae:	bf00      	nop
 80061b0:	2000002c 	.word	0x2000002c
 80061b4:	ffff0208 	.word	0xffff0208

080061b8 <memset>:
 80061b8:	4402      	add	r2, r0
 80061ba:	4603      	mov	r3, r0
 80061bc:	4293      	cmp	r3, r2
 80061be:	d100      	bne.n	80061c2 <memset+0xa>
 80061c0:	4770      	bx	lr
 80061c2:	f803 1b01 	strb.w	r1, [r3], #1
 80061c6:	e7f9      	b.n	80061bc <memset+0x4>

080061c8 <_reclaim_reent>:
 80061c8:	4b2d      	ldr	r3, [pc, #180]	@ (8006280 <_reclaim_reent+0xb8>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4283      	cmp	r3, r0
 80061ce:	b570      	push	{r4, r5, r6, lr}
 80061d0:	4604      	mov	r4, r0
 80061d2:	d053      	beq.n	800627c <_reclaim_reent+0xb4>
 80061d4:	69c3      	ldr	r3, [r0, #28]
 80061d6:	b31b      	cbz	r3, 8006220 <_reclaim_reent+0x58>
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	b163      	cbz	r3, 80061f6 <_reclaim_reent+0x2e>
 80061dc:	2500      	movs	r5, #0
 80061de:	69e3      	ldr	r3, [r4, #28]
 80061e0:	68db      	ldr	r3, [r3, #12]
 80061e2:	5959      	ldr	r1, [r3, r5]
 80061e4:	b9b1      	cbnz	r1, 8006214 <_reclaim_reent+0x4c>
 80061e6:	3504      	adds	r5, #4
 80061e8:	2d80      	cmp	r5, #128	@ 0x80
 80061ea:	d1f8      	bne.n	80061de <_reclaim_reent+0x16>
 80061ec:	69e3      	ldr	r3, [r4, #28]
 80061ee:	4620      	mov	r0, r4
 80061f0:	68d9      	ldr	r1, [r3, #12]
 80061f2:	f000 f881 	bl	80062f8 <_free_r>
 80061f6:	69e3      	ldr	r3, [r4, #28]
 80061f8:	6819      	ldr	r1, [r3, #0]
 80061fa:	b111      	cbz	r1, 8006202 <_reclaim_reent+0x3a>
 80061fc:	4620      	mov	r0, r4
 80061fe:	f000 f87b 	bl	80062f8 <_free_r>
 8006202:	69e3      	ldr	r3, [r4, #28]
 8006204:	689d      	ldr	r5, [r3, #8]
 8006206:	b15d      	cbz	r5, 8006220 <_reclaim_reent+0x58>
 8006208:	4629      	mov	r1, r5
 800620a:	4620      	mov	r0, r4
 800620c:	682d      	ldr	r5, [r5, #0]
 800620e:	f000 f873 	bl	80062f8 <_free_r>
 8006212:	e7f8      	b.n	8006206 <_reclaim_reent+0x3e>
 8006214:	680e      	ldr	r6, [r1, #0]
 8006216:	4620      	mov	r0, r4
 8006218:	f000 f86e 	bl	80062f8 <_free_r>
 800621c:	4631      	mov	r1, r6
 800621e:	e7e1      	b.n	80061e4 <_reclaim_reent+0x1c>
 8006220:	6961      	ldr	r1, [r4, #20]
 8006222:	b111      	cbz	r1, 800622a <_reclaim_reent+0x62>
 8006224:	4620      	mov	r0, r4
 8006226:	f000 f867 	bl	80062f8 <_free_r>
 800622a:	69e1      	ldr	r1, [r4, #28]
 800622c:	b111      	cbz	r1, 8006234 <_reclaim_reent+0x6c>
 800622e:	4620      	mov	r0, r4
 8006230:	f000 f862 	bl	80062f8 <_free_r>
 8006234:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006236:	b111      	cbz	r1, 800623e <_reclaim_reent+0x76>
 8006238:	4620      	mov	r0, r4
 800623a:	f000 f85d 	bl	80062f8 <_free_r>
 800623e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006240:	b111      	cbz	r1, 8006248 <_reclaim_reent+0x80>
 8006242:	4620      	mov	r0, r4
 8006244:	f000 f858 	bl	80062f8 <_free_r>
 8006248:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800624a:	b111      	cbz	r1, 8006252 <_reclaim_reent+0x8a>
 800624c:	4620      	mov	r0, r4
 800624e:	f000 f853 	bl	80062f8 <_free_r>
 8006252:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006254:	b111      	cbz	r1, 800625c <_reclaim_reent+0x94>
 8006256:	4620      	mov	r0, r4
 8006258:	f000 f84e 	bl	80062f8 <_free_r>
 800625c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800625e:	b111      	cbz	r1, 8006266 <_reclaim_reent+0x9e>
 8006260:	4620      	mov	r0, r4
 8006262:	f000 f849 	bl	80062f8 <_free_r>
 8006266:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006268:	b111      	cbz	r1, 8006270 <_reclaim_reent+0xa8>
 800626a:	4620      	mov	r0, r4
 800626c:	f000 f844 	bl	80062f8 <_free_r>
 8006270:	6a23      	ldr	r3, [r4, #32]
 8006272:	b11b      	cbz	r3, 800627c <_reclaim_reent+0xb4>
 8006274:	4620      	mov	r0, r4
 8006276:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800627a:	4718      	bx	r3
 800627c:	bd70      	pop	{r4, r5, r6, pc}
 800627e:	bf00      	nop
 8006280:	2000002c 	.word	0x2000002c

08006284 <__errno>:
 8006284:	4b01      	ldr	r3, [pc, #4]	@ (800628c <__errno+0x8>)
 8006286:	6818      	ldr	r0, [r3, #0]
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	2000002c 	.word	0x2000002c

08006290 <__libc_init_array>:
 8006290:	b570      	push	{r4, r5, r6, lr}
 8006292:	4d0d      	ldr	r5, [pc, #52]	@ (80062c8 <__libc_init_array+0x38>)
 8006294:	4c0d      	ldr	r4, [pc, #52]	@ (80062cc <__libc_init_array+0x3c>)
 8006296:	1b64      	subs	r4, r4, r5
 8006298:	10a4      	asrs	r4, r4, #2
 800629a:	2600      	movs	r6, #0
 800629c:	42a6      	cmp	r6, r4
 800629e:	d109      	bne.n	80062b4 <__libc_init_array+0x24>
 80062a0:	4d0b      	ldr	r5, [pc, #44]	@ (80062d0 <__libc_init_array+0x40>)
 80062a2:	4c0c      	ldr	r4, [pc, #48]	@ (80062d4 <__libc_init_array+0x44>)
 80062a4:	f000 fc64 	bl	8006b70 <_init>
 80062a8:	1b64      	subs	r4, r4, r5
 80062aa:	10a4      	asrs	r4, r4, #2
 80062ac:	2600      	movs	r6, #0
 80062ae:	42a6      	cmp	r6, r4
 80062b0:	d105      	bne.n	80062be <__libc_init_array+0x2e>
 80062b2:	bd70      	pop	{r4, r5, r6, pc}
 80062b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80062b8:	4798      	blx	r3
 80062ba:	3601      	adds	r6, #1
 80062bc:	e7ee      	b.n	800629c <__libc_init_array+0xc>
 80062be:	f855 3b04 	ldr.w	r3, [r5], #4
 80062c2:	4798      	blx	r3
 80062c4:	3601      	adds	r6, #1
 80062c6:	e7f2      	b.n	80062ae <__libc_init_array+0x1e>
 80062c8:	08006c1c 	.word	0x08006c1c
 80062cc:	08006c1c 	.word	0x08006c1c
 80062d0:	08006c1c 	.word	0x08006c1c
 80062d4:	08006c20 	.word	0x08006c20

080062d8 <__retarget_lock_acquire_recursive>:
 80062d8:	4770      	bx	lr

080062da <__retarget_lock_release_recursive>:
 80062da:	4770      	bx	lr

080062dc <memcpy>:
 80062dc:	440a      	add	r2, r1
 80062de:	4291      	cmp	r1, r2
 80062e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80062e4:	d100      	bne.n	80062e8 <memcpy+0xc>
 80062e6:	4770      	bx	lr
 80062e8:	b510      	push	{r4, lr}
 80062ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80062f2:	4291      	cmp	r1, r2
 80062f4:	d1f9      	bne.n	80062ea <memcpy+0xe>
 80062f6:	bd10      	pop	{r4, pc}

080062f8 <_free_r>:
 80062f8:	b538      	push	{r3, r4, r5, lr}
 80062fa:	4605      	mov	r5, r0
 80062fc:	2900      	cmp	r1, #0
 80062fe:	d041      	beq.n	8006384 <_free_r+0x8c>
 8006300:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006304:	1f0c      	subs	r4, r1, #4
 8006306:	2b00      	cmp	r3, #0
 8006308:	bfb8      	it	lt
 800630a:	18e4      	addlt	r4, r4, r3
 800630c:	f000 f8e0 	bl	80064d0 <__malloc_lock>
 8006310:	4a1d      	ldr	r2, [pc, #116]	@ (8006388 <_free_r+0x90>)
 8006312:	6813      	ldr	r3, [r2, #0]
 8006314:	b933      	cbnz	r3, 8006324 <_free_r+0x2c>
 8006316:	6063      	str	r3, [r4, #4]
 8006318:	6014      	str	r4, [r2, #0]
 800631a:	4628      	mov	r0, r5
 800631c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006320:	f000 b8dc 	b.w	80064dc <__malloc_unlock>
 8006324:	42a3      	cmp	r3, r4
 8006326:	d908      	bls.n	800633a <_free_r+0x42>
 8006328:	6820      	ldr	r0, [r4, #0]
 800632a:	1821      	adds	r1, r4, r0
 800632c:	428b      	cmp	r3, r1
 800632e:	bf01      	itttt	eq
 8006330:	6819      	ldreq	r1, [r3, #0]
 8006332:	685b      	ldreq	r3, [r3, #4]
 8006334:	1809      	addeq	r1, r1, r0
 8006336:	6021      	streq	r1, [r4, #0]
 8006338:	e7ed      	b.n	8006316 <_free_r+0x1e>
 800633a:	461a      	mov	r2, r3
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	b10b      	cbz	r3, 8006344 <_free_r+0x4c>
 8006340:	42a3      	cmp	r3, r4
 8006342:	d9fa      	bls.n	800633a <_free_r+0x42>
 8006344:	6811      	ldr	r1, [r2, #0]
 8006346:	1850      	adds	r0, r2, r1
 8006348:	42a0      	cmp	r0, r4
 800634a:	d10b      	bne.n	8006364 <_free_r+0x6c>
 800634c:	6820      	ldr	r0, [r4, #0]
 800634e:	4401      	add	r1, r0
 8006350:	1850      	adds	r0, r2, r1
 8006352:	4283      	cmp	r3, r0
 8006354:	6011      	str	r1, [r2, #0]
 8006356:	d1e0      	bne.n	800631a <_free_r+0x22>
 8006358:	6818      	ldr	r0, [r3, #0]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	6053      	str	r3, [r2, #4]
 800635e:	4408      	add	r0, r1
 8006360:	6010      	str	r0, [r2, #0]
 8006362:	e7da      	b.n	800631a <_free_r+0x22>
 8006364:	d902      	bls.n	800636c <_free_r+0x74>
 8006366:	230c      	movs	r3, #12
 8006368:	602b      	str	r3, [r5, #0]
 800636a:	e7d6      	b.n	800631a <_free_r+0x22>
 800636c:	6820      	ldr	r0, [r4, #0]
 800636e:	1821      	adds	r1, r4, r0
 8006370:	428b      	cmp	r3, r1
 8006372:	bf04      	itt	eq
 8006374:	6819      	ldreq	r1, [r3, #0]
 8006376:	685b      	ldreq	r3, [r3, #4]
 8006378:	6063      	str	r3, [r4, #4]
 800637a:	bf04      	itt	eq
 800637c:	1809      	addeq	r1, r1, r0
 800637e:	6021      	streq	r1, [r4, #0]
 8006380:	6054      	str	r4, [r2, #4]
 8006382:	e7ca      	b.n	800631a <_free_r+0x22>
 8006384:	bd38      	pop	{r3, r4, r5, pc}
 8006386:	bf00      	nop
 8006388:	2000468c 	.word	0x2000468c

0800638c <sbrk_aligned>:
 800638c:	b570      	push	{r4, r5, r6, lr}
 800638e:	4e0f      	ldr	r6, [pc, #60]	@ (80063cc <sbrk_aligned+0x40>)
 8006390:	460c      	mov	r4, r1
 8006392:	6831      	ldr	r1, [r6, #0]
 8006394:	4605      	mov	r5, r0
 8006396:	b911      	cbnz	r1, 800639e <sbrk_aligned+0x12>
 8006398:	f000 fba4 	bl	8006ae4 <_sbrk_r>
 800639c:	6030      	str	r0, [r6, #0]
 800639e:	4621      	mov	r1, r4
 80063a0:	4628      	mov	r0, r5
 80063a2:	f000 fb9f 	bl	8006ae4 <_sbrk_r>
 80063a6:	1c43      	adds	r3, r0, #1
 80063a8:	d103      	bne.n	80063b2 <sbrk_aligned+0x26>
 80063aa:	f04f 34ff 	mov.w	r4, #4294967295
 80063ae:	4620      	mov	r0, r4
 80063b0:	bd70      	pop	{r4, r5, r6, pc}
 80063b2:	1cc4      	adds	r4, r0, #3
 80063b4:	f024 0403 	bic.w	r4, r4, #3
 80063b8:	42a0      	cmp	r0, r4
 80063ba:	d0f8      	beq.n	80063ae <sbrk_aligned+0x22>
 80063bc:	1a21      	subs	r1, r4, r0
 80063be:	4628      	mov	r0, r5
 80063c0:	f000 fb90 	bl	8006ae4 <_sbrk_r>
 80063c4:	3001      	adds	r0, #1
 80063c6:	d1f2      	bne.n	80063ae <sbrk_aligned+0x22>
 80063c8:	e7ef      	b.n	80063aa <sbrk_aligned+0x1e>
 80063ca:	bf00      	nop
 80063cc:	20004688 	.word	0x20004688

080063d0 <_malloc_r>:
 80063d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063d4:	1ccd      	adds	r5, r1, #3
 80063d6:	f025 0503 	bic.w	r5, r5, #3
 80063da:	3508      	adds	r5, #8
 80063dc:	2d0c      	cmp	r5, #12
 80063de:	bf38      	it	cc
 80063e0:	250c      	movcc	r5, #12
 80063e2:	2d00      	cmp	r5, #0
 80063e4:	4606      	mov	r6, r0
 80063e6:	db01      	blt.n	80063ec <_malloc_r+0x1c>
 80063e8:	42a9      	cmp	r1, r5
 80063ea:	d904      	bls.n	80063f6 <_malloc_r+0x26>
 80063ec:	230c      	movs	r3, #12
 80063ee:	6033      	str	r3, [r6, #0]
 80063f0:	2000      	movs	r0, #0
 80063f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80064cc <_malloc_r+0xfc>
 80063fa:	f000 f869 	bl	80064d0 <__malloc_lock>
 80063fe:	f8d8 3000 	ldr.w	r3, [r8]
 8006402:	461c      	mov	r4, r3
 8006404:	bb44      	cbnz	r4, 8006458 <_malloc_r+0x88>
 8006406:	4629      	mov	r1, r5
 8006408:	4630      	mov	r0, r6
 800640a:	f7ff ffbf 	bl	800638c <sbrk_aligned>
 800640e:	1c43      	adds	r3, r0, #1
 8006410:	4604      	mov	r4, r0
 8006412:	d158      	bne.n	80064c6 <_malloc_r+0xf6>
 8006414:	f8d8 4000 	ldr.w	r4, [r8]
 8006418:	4627      	mov	r7, r4
 800641a:	2f00      	cmp	r7, #0
 800641c:	d143      	bne.n	80064a6 <_malloc_r+0xd6>
 800641e:	2c00      	cmp	r4, #0
 8006420:	d04b      	beq.n	80064ba <_malloc_r+0xea>
 8006422:	6823      	ldr	r3, [r4, #0]
 8006424:	4639      	mov	r1, r7
 8006426:	4630      	mov	r0, r6
 8006428:	eb04 0903 	add.w	r9, r4, r3
 800642c:	f000 fb5a 	bl	8006ae4 <_sbrk_r>
 8006430:	4581      	cmp	r9, r0
 8006432:	d142      	bne.n	80064ba <_malloc_r+0xea>
 8006434:	6821      	ldr	r1, [r4, #0]
 8006436:	1a6d      	subs	r5, r5, r1
 8006438:	4629      	mov	r1, r5
 800643a:	4630      	mov	r0, r6
 800643c:	f7ff ffa6 	bl	800638c <sbrk_aligned>
 8006440:	3001      	adds	r0, #1
 8006442:	d03a      	beq.n	80064ba <_malloc_r+0xea>
 8006444:	6823      	ldr	r3, [r4, #0]
 8006446:	442b      	add	r3, r5
 8006448:	6023      	str	r3, [r4, #0]
 800644a:	f8d8 3000 	ldr.w	r3, [r8]
 800644e:	685a      	ldr	r2, [r3, #4]
 8006450:	bb62      	cbnz	r2, 80064ac <_malloc_r+0xdc>
 8006452:	f8c8 7000 	str.w	r7, [r8]
 8006456:	e00f      	b.n	8006478 <_malloc_r+0xa8>
 8006458:	6822      	ldr	r2, [r4, #0]
 800645a:	1b52      	subs	r2, r2, r5
 800645c:	d420      	bmi.n	80064a0 <_malloc_r+0xd0>
 800645e:	2a0b      	cmp	r2, #11
 8006460:	d917      	bls.n	8006492 <_malloc_r+0xc2>
 8006462:	1961      	adds	r1, r4, r5
 8006464:	42a3      	cmp	r3, r4
 8006466:	6025      	str	r5, [r4, #0]
 8006468:	bf18      	it	ne
 800646a:	6059      	strne	r1, [r3, #4]
 800646c:	6863      	ldr	r3, [r4, #4]
 800646e:	bf08      	it	eq
 8006470:	f8c8 1000 	streq.w	r1, [r8]
 8006474:	5162      	str	r2, [r4, r5]
 8006476:	604b      	str	r3, [r1, #4]
 8006478:	4630      	mov	r0, r6
 800647a:	f000 f82f 	bl	80064dc <__malloc_unlock>
 800647e:	f104 000b 	add.w	r0, r4, #11
 8006482:	1d23      	adds	r3, r4, #4
 8006484:	f020 0007 	bic.w	r0, r0, #7
 8006488:	1ac2      	subs	r2, r0, r3
 800648a:	bf1c      	itt	ne
 800648c:	1a1b      	subne	r3, r3, r0
 800648e:	50a3      	strne	r3, [r4, r2]
 8006490:	e7af      	b.n	80063f2 <_malloc_r+0x22>
 8006492:	6862      	ldr	r2, [r4, #4]
 8006494:	42a3      	cmp	r3, r4
 8006496:	bf0c      	ite	eq
 8006498:	f8c8 2000 	streq.w	r2, [r8]
 800649c:	605a      	strne	r2, [r3, #4]
 800649e:	e7eb      	b.n	8006478 <_malloc_r+0xa8>
 80064a0:	4623      	mov	r3, r4
 80064a2:	6864      	ldr	r4, [r4, #4]
 80064a4:	e7ae      	b.n	8006404 <_malloc_r+0x34>
 80064a6:	463c      	mov	r4, r7
 80064a8:	687f      	ldr	r7, [r7, #4]
 80064aa:	e7b6      	b.n	800641a <_malloc_r+0x4a>
 80064ac:	461a      	mov	r2, r3
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	42a3      	cmp	r3, r4
 80064b2:	d1fb      	bne.n	80064ac <_malloc_r+0xdc>
 80064b4:	2300      	movs	r3, #0
 80064b6:	6053      	str	r3, [r2, #4]
 80064b8:	e7de      	b.n	8006478 <_malloc_r+0xa8>
 80064ba:	230c      	movs	r3, #12
 80064bc:	6033      	str	r3, [r6, #0]
 80064be:	4630      	mov	r0, r6
 80064c0:	f000 f80c 	bl	80064dc <__malloc_unlock>
 80064c4:	e794      	b.n	80063f0 <_malloc_r+0x20>
 80064c6:	6005      	str	r5, [r0, #0]
 80064c8:	e7d6      	b.n	8006478 <_malloc_r+0xa8>
 80064ca:	bf00      	nop
 80064cc:	2000468c 	.word	0x2000468c

080064d0 <__malloc_lock>:
 80064d0:	4801      	ldr	r0, [pc, #4]	@ (80064d8 <__malloc_lock+0x8>)
 80064d2:	f7ff bf01 	b.w	80062d8 <__retarget_lock_acquire_recursive>
 80064d6:	bf00      	nop
 80064d8:	20004684 	.word	0x20004684

080064dc <__malloc_unlock>:
 80064dc:	4801      	ldr	r0, [pc, #4]	@ (80064e4 <__malloc_unlock+0x8>)
 80064de:	f7ff befc 	b.w	80062da <__retarget_lock_release_recursive>
 80064e2:	bf00      	nop
 80064e4:	20004684 	.word	0x20004684

080064e8 <__ssputs_r>:
 80064e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064ec:	688e      	ldr	r6, [r1, #8]
 80064ee:	461f      	mov	r7, r3
 80064f0:	42be      	cmp	r6, r7
 80064f2:	680b      	ldr	r3, [r1, #0]
 80064f4:	4682      	mov	sl, r0
 80064f6:	460c      	mov	r4, r1
 80064f8:	4690      	mov	r8, r2
 80064fa:	d82d      	bhi.n	8006558 <__ssputs_r+0x70>
 80064fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006500:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006504:	d026      	beq.n	8006554 <__ssputs_r+0x6c>
 8006506:	6965      	ldr	r5, [r4, #20]
 8006508:	6909      	ldr	r1, [r1, #16]
 800650a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800650e:	eba3 0901 	sub.w	r9, r3, r1
 8006512:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006516:	1c7b      	adds	r3, r7, #1
 8006518:	444b      	add	r3, r9
 800651a:	106d      	asrs	r5, r5, #1
 800651c:	429d      	cmp	r5, r3
 800651e:	bf38      	it	cc
 8006520:	461d      	movcc	r5, r3
 8006522:	0553      	lsls	r3, r2, #21
 8006524:	d527      	bpl.n	8006576 <__ssputs_r+0x8e>
 8006526:	4629      	mov	r1, r5
 8006528:	f7ff ff52 	bl	80063d0 <_malloc_r>
 800652c:	4606      	mov	r6, r0
 800652e:	b360      	cbz	r0, 800658a <__ssputs_r+0xa2>
 8006530:	6921      	ldr	r1, [r4, #16]
 8006532:	464a      	mov	r2, r9
 8006534:	f7ff fed2 	bl	80062dc <memcpy>
 8006538:	89a3      	ldrh	r3, [r4, #12]
 800653a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800653e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006542:	81a3      	strh	r3, [r4, #12]
 8006544:	6126      	str	r6, [r4, #16]
 8006546:	6165      	str	r5, [r4, #20]
 8006548:	444e      	add	r6, r9
 800654a:	eba5 0509 	sub.w	r5, r5, r9
 800654e:	6026      	str	r6, [r4, #0]
 8006550:	60a5      	str	r5, [r4, #8]
 8006552:	463e      	mov	r6, r7
 8006554:	42be      	cmp	r6, r7
 8006556:	d900      	bls.n	800655a <__ssputs_r+0x72>
 8006558:	463e      	mov	r6, r7
 800655a:	6820      	ldr	r0, [r4, #0]
 800655c:	4632      	mov	r2, r6
 800655e:	4641      	mov	r1, r8
 8006560:	f000 faa6 	bl	8006ab0 <memmove>
 8006564:	68a3      	ldr	r3, [r4, #8]
 8006566:	1b9b      	subs	r3, r3, r6
 8006568:	60a3      	str	r3, [r4, #8]
 800656a:	6823      	ldr	r3, [r4, #0]
 800656c:	4433      	add	r3, r6
 800656e:	6023      	str	r3, [r4, #0]
 8006570:	2000      	movs	r0, #0
 8006572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006576:	462a      	mov	r2, r5
 8006578:	f000 fac4 	bl	8006b04 <_realloc_r>
 800657c:	4606      	mov	r6, r0
 800657e:	2800      	cmp	r0, #0
 8006580:	d1e0      	bne.n	8006544 <__ssputs_r+0x5c>
 8006582:	6921      	ldr	r1, [r4, #16]
 8006584:	4650      	mov	r0, sl
 8006586:	f7ff feb7 	bl	80062f8 <_free_r>
 800658a:	230c      	movs	r3, #12
 800658c:	f8ca 3000 	str.w	r3, [sl]
 8006590:	89a3      	ldrh	r3, [r4, #12]
 8006592:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006596:	81a3      	strh	r3, [r4, #12]
 8006598:	f04f 30ff 	mov.w	r0, #4294967295
 800659c:	e7e9      	b.n	8006572 <__ssputs_r+0x8a>
	...

080065a0 <_svfiprintf_r>:
 80065a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065a4:	4698      	mov	r8, r3
 80065a6:	898b      	ldrh	r3, [r1, #12]
 80065a8:	061b      	lsls	r3, r3, #24
 80065aa:	b09d      	sub	sp, #116	@ 0x74
 80065ac:	4607      	mov	r7, r0
 80065ae:	460d      	mov	r5, r1
 80065b0:	4614      	mov	r4, r2
 80065b2:	d510      	bpl.n	80065d6 <_svfiprintf_r+0x36>
 80065b4:	690b      	ldr	r3, [r1, #16]
 80065b6:	b973      	cbnz	r3, 80065d6 <_svfiprintf_r+0x36>
 80065b8:	2140      	movs	r1, #64	@ 0x40
 80065ba:	f7ff ff09 	bl	80063d0 <_malloc_r>
 80065be:	6028      	str	r0, [r5, #0]
 80065c0:	6128      	str	r0, [r5, #16]
 80065c2:	b930      	cbnz	r0, 80065d2 <_svfiprintf_r+0x32>
 80065c4:	230c      	movs	r3, #12
 80065c6:	603b      	str	r3, [r7, #0]
 80065c8:	f04f 30ff 	mov.w	r0, #4294967295
 80065cc:	b01d      	add	sp, #116	@ 0x74
 80065ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065d2:	2340      	movs	r3, #64	@ 0x40
 80065d4:	616b      	str	r3, [r5, #20]
 80065d6:	2300      	movs	r3, #0
 80065d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80065da:	2320      	movs	r3, #32
 80065dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80065e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80065e4:	2330      	movs	r3, #48	@ 0x30
 80065e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006784 <_svfiprintf_r+0x1e4>
 80065ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80065ee:	f04f 0901 	mov.w	r9, #1
 80065f2:	4623      	mov	r3, r4
 80065f4:	469a      	mov	sl, r3
 80065f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065fa:	b10a      	cbz	r2, 8006600 <_svfiprintf_r+0x60>
 80065fc:	2a25      	cmp	r2, #37	@ 0x25
 80065fe:	d1f9      	bne.n	80065f4 <_svfiprintf_r+0x54>
 8006600:	ebba 0b04 	subs.w	fp, sl, r4
 8006604:	d00b      	beq.n	800661e <_svfiprintf_r+0x7e>
 8006606:	465b      	mov	r3, fp
 8006608:	4622      	mov	r2, r4
 800660a:	4629      	mov	r1, r5
 800660c:	4638      	mov	r0, r7
 800660e:	f7ff ff6b 	bl	80064e8 <__ssputs_r>
 8006612:	3001      	adds	r0, #1
 8006614:	f000 80a7 	beq.w	8006766 <_svfiprintf_r+0x1c6>
 8006618:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800661a:	445a      	add	r2, fp
 800661c:	9209      	str	r2, [sp, #36]	@ 0x24
 800661e:	f89a 3000 	ldrb.w	r3, [sl]
 8006622:	2b00      	cmp	r3, #0
 8006624:	f000 809f 	beq.w	8006766 <_svfiprintf_r+0x1c6>
 8006628:	2300      	movs	r3, #0
 800662a:	f04f 32ff 	mov.w	r2, #4294967295
 800662e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006632:	f10a 0a01 	add.w	sl, sl, #1
 8006636:	9304      	str	r3, [sp, #16]
 8006638:	9307      	str	r3, [sp, #28]
 800663a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800663e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006640:	4654      	mov	r4, sl
 8006642:	2205      	movs	r2, #5
 8006644:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006648:	484e      	ldr	r0, [pc, #312]	@ (8006784 <_svfiprintf_r+0x1e4>)
 800664a:	f7f9 fdc9 	bl	80001e0 <memchr>
 800664e:	9a04      	ldr	r2, [sp, #16]
 8006650:	b9d8      	cbnz	r0, 800668a <_svfiprintf_r+0xea>
 8006652:	06d0      	lsls	r0, r2, #27
 8006654:	bf44      	itt	mi
 8006656:	2320      	movmi	r3, #32
 8006658:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800665c:	0711      	lsls	r1, r2, #28
 800665e:	bf44      	itt	mi
 8006660:	232b      	movmi	r3, #43	@ 0x2b
 8006662:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006666:	f89a 3000 	ldrb.w	r3, [sl]
 800666a:	2b2a      	cmp	r3, #42	@ 0x2a
 800666c:	d015      	beq.n	800669a <_svfiprintf_r+0xfa>
 800666e:	9a07      	ldr	r2, [sp, #28]
 8006670:	4654      	mov	r4, sl
 8006672:	2000      	movs	r0, #0
 8006674:	f04f 0c0a 	mov.w	ip, #10
 8006678:	4621      	mov	r1, r4
 800667a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800667e:	3b30      	subs	r3, #48	@ 0x30
 8006680:	2b09      	cmp	r3, #9
 8006682:	d94b      	bls.n	800671c <_svfiprintf_r+0x17c>
 8006684:	b1b0      	cbz	r0, 80066b4 <_svfiprintf_r+0x114>
 8006686:	9207      	str	r2, [sp, #28]
 8006688:	e014      	b.n	80066b4 <_svfiprintf_r+0x114>
 800668a:	eba0 0308 	sub.w	r3, r0, r8
 800668e:	fa09 f303 	lsl.w	r3, r9, r3
 8006692:	4313      	orrs	r3, r2
 8006694:	9304      	str	r3, [sp, #16]
 8006696:	46a2      	mov	sl, r4
 8006698:	e7d2      	b.n	8006640 <_svfiprintf_r+0xa0>
 800669a:	9b03      	ldr	r3, [sp, #12]
 800669c:	1d19      	adds	r1, r3, #4
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	9103      	str	r1, [sp, #12]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	bfbb      	ittet	lt
 80066a6:	425b      	neglt	r3, r3
 80066a8:	f042 0202 	orrlt.w	r2, r2, #2
 80066ac:	9307      	strge	r3, [sp, #28]
 80066ae:	9307      	strlt	r3, [sp, #28]
 80066b0:	bfb8      	it	lt
 80066b2:	9204      	strlt	r2, [sp, #16]
 80066b4:	7823      	ldrb	r3, [r4, #0]
 80066b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80066b8:	d10a      	bne.n	80066d0 <_svfiprintf_r+0x130>
 80066ba:	7863      	ldrb	r3, [r4, #1]
 80066bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80066be:	d132      	bne.n	8006726 <_svfiprintf_r+0x186>
 80066c0:	9b03      	ldr	r3, [sp, #12]
 80066c2:	1d1a      	adds	r2, r3, #4
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	9203      	str	r2, [sp, #12]
 80066c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80066cc:	3402      	adds	r4, #2
 80066ce:	9305      	str	r3, [sp, #20]
 80066d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006794 <_svfiprintf_r+0x1f4>
 80066d4:	7821      	ldrb	r1, [r4, #0]
 80066d6:	2203      	movs	r2, #3
 80066d8:	4650      	mov	r0, sl
 80066da:	f7f9 fd81 	bl	80001e0 <memchr>
 80066de:	b138      	cbz	r0, 80066f0 <_svfiprintf_r+0x150>
 80066e0:	9b04      	ldr	r3, [sp, #16]
 80066e2:	eba0 000a 	sub.w	r0, r0, sl
 80066e6:	2240      	movs	r2, #64	@ 0x40
 80066e8:	4082      	lsls	r2, r0
 80066ea:	4313      	orrs	r3, r2
 80066ec:	3401      	adds	r4, #1
 80066ee:	9304      	str	r3, [sp, #16]
 80066f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066f4:	4824      	ldr	r0, [pc, #144]	@ (8006788 <_svfiprintf_r+0x1e8>)
 80066f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80066fa:	2206      	movs	r2, #6
 80066fc:	f7f9 fd70 	bl	80001e0 <memchr>
 8006700:	2800      	cmp	r0, #0
 8006702:	d036      	beq.n	8006772 <_svfiprintf_r+0x1d2>
 8006704:	4b21      	ldr	r3, [pc, #132]	@ (800678c <_svfiprintf_r+0x1ec>)
 8006706:	bb1b      	cbnz	r3, 8006750 <_svfiprintf_r+0x1b0>
 8006708:	9b03      	ldr	r3, [sp, #12]
 800670a:	3307      	adds	r3, #7
 800670c:	f023 0307 	bic.w	r3, r3, #7
 8006710:	3308      	adds	r3, #8
 8006712:	9303      	str	r3, [sp, #12]
 8006714:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006716:	4433      	add	r3, r6
 8006718:	9309      	str	r3, [sp, #36]	@ 0x24
 800671a:	e76a      	b.n	80065f2 <_svfiprintf_r+0x52>
 800671c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006720:	460c      	mov	r4, r1
 8006722:	2001      	movs	r0, #1
 8006724:	e7a8      	b.n	8006678 <_svfiprintf_r+0xd8>
 8006726:	2300      	movs	r3, #0
 8006728:	3401      	adds	r4, #1
 800672a:	9305      	str	r3, [sp, #20]
 800672c:	4619      	mov	r1, r3
 800672e:	f04f 0c0a 	mov.w	ip, #10
 8006732:	4620      	mov	r0, r4
 8006734:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006738:	3a30      	subs	r2, #48	@ 0x30
 800673a:	2a09      	cmp	r2, #9
 800673c:	d903      	bls.n	8006746 <_svfiprintf_r+0x1a6>
 800673e:	2b00      	cmp	r3, #0
 8006740:	d0c6      	beq.n	80066d0 <_svfiprintf_r+0x130>
 8006742:	9105      	str	r1, [sp, #20]
 8006744:	e7c4      	b.n	80066d0 <_svfiprintf_r+0x130>
 8006746:	fb0c 2101 	mla	r1, ip, r1, r2
 800674a:	4604      	mov	r4, r0
 800674c:	2301      	movs	r3, #1
 800674e:	e7f0      	b.n	8006732 <_svfiprintf_r+0x192>
 8006750:	ab03      	add	r3, sp, #12
 8006752:	9300      	str	r3, [sp, #0]
 8006754:	462a      	mov	r2, r5
 8006756:	4b0e      	ldr	r3, [pc, #56]	@ (8006790 <_svfiprintf_r+0x1f0>)
 8006758:	a904      	add	r1, sp, #16
 800675a:	4638      	mov	r0, r7
 800675c:	f3af 8000 	nop.w
 8006760:	1c42      	adds	r2, r0, #1
 8006762:	4606      	mov	r6, r0
 8006764:	d1d6      	bne.n	8006714 <_svfiprintf_r+0x174>
 8006766:	89ab      	ldrh	r3, [r5, #12]
 8006768:	065b      	lsls	r3, r3, #25
 800676a:	f53f af2d 	bmi.w	80065c8 <_svfiprintf_r+0x28>
 800676e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006770:	e72c      	b.n	80065cc <_svfiprintf_r+0x2c>
 8006772:	ab03      	add	r3, sp, #12
 8006774:	9300      	str	r3, [sp, #0]
 8006776:	462a      	mov	r2, r5
 8006778:	4b05      	ldr	r3, [pc, #20]	@ (8006790 <_svfiprintf_r+0x1f0>)
 800677a:	a904      	add	r1, sp, #16
 800677c:	4638      	mov	r0, r7
 800677e:	f000 f879 	bl	8006874 <_printf_i>
 8006782:	e7ed      	b.n	8006760 <_svfiprintf_r+0x1c0>
 8006784:	08006be0 	.word	0x08006be0
 8006788:	08006bea 	.word	0x08006bea
 800678c:	00000000 	.word	0x00000000
 8006790:	080064e9 	.word	0x080064e9
 8006794:	08006be6 	.word	0x08006be6

08006798 <_printf_common>:
 8006798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800679c:	4616      	mov	r6, r2
 800679e:	4698      	mov	r8, r3
 80067a0:	688a      	ldr	r2, [r1, #8]
 80067a2:	690b      	ldr	r3, [r1, #16]
 80067a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067a8:	4293      	cmp	r3, r2
 80067aa:	bfb8      	it	lt
 80067ac:	4613      	movlt	r3, r2
 80067ae:	6033      	str	r3, [r6, #0]
 80067b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80067b4:	4607      	mov	r7, r0
 80067b6:	460c      	mov	r4, r1
 80067b8:	b10a      	cbz	r2, 80067be <_printf_common+0x26>
 80067ba:	3301      	adds	r3, #1
 80067bc:	6033      	str	r3, [r6, #0]
 80067be:	6823      	ldr	r3, [r4, #0]
 80067c0:	0699      	lsls	r1, r3, #26
 80067c2:	bf42      	ittt	mi
 80067c4:	6833      	ldrmi	r3, [r6, #0]
 80067c6:	3302      	addmi	r3, #2
 80067c8:	6033      	strmi	r3, [r6, #0]
 80067ca:	6825      	ldr	r5, [r4, #0]
 80067cc:	f015 0506 	ands.w	r5, r5, #6
 80067d0:	d106      	bne.n	80067e0 <_printf_common+0x48>
 80067d2:	f104 0a19 	add.w	sl, r4, #25
 80067d6:	68e3      	ldr	r3, [r4, #12]
 80067d8:	6832      	ldr	r2, [r6, #0]
 80067da:	1a9b      	subs	r3, r3, r2
 80067dc:	42ab      	cmp	r3, r5
 80067de:	dc26      	bgt.n	800682e <_printf_common+0x96>
 80067e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80067e4:	6822      	ldr	r2, [r4, #0]
 80067e6:	3b00      	subs	r3, #0
 80067e8:	bf18      	it	ne
 80067ea:	2301      	movne	r3, #1
 80067ec:	0692      	lsls	r2, r2, #26
 80067ee:	d42b      	bmi.n	8006848 <_printf_common+0xb0>
 80067f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80067f4:	4641      	mov	r1, r8
 80067f6:	4638      	mov	r0, r7
 80067f8:	47c8      	blx	r9
 80067fa:	3001      	adds	r0, #1
 80067fc:	d01e      	beq.n	800683c <_printf_common+0xa4>
 80067fe:	6823      	ldr	r3, [r4, #0]
 8006800:	6922      	ldr	r2, [r4, #16]
 8006802:	f003 0306 	and.w	r3, r3, #6
 8006806:	2b04      	cmp	r3, #4
 8006808:	bf02      	ittt	eq
 800680a:	68e5      	ldreq	r5, [r4, #12]
 800680c:	6833      	ldreq	r3, [r6, #0]
 800680e:	1aed      	subeq	r5, r5, r3
 8006810:	68a3      	ldr	r3, [r4, #8]
 8006812:	bf0c      	ite	eq
 8006814:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006818:	2500      	movne	r5, #0
 800681a:	4293      	cmp	r3, r2
 800681c:	bfc4      	itt	gt
 800681e:	1a9b      	subgt	r3, r3, r2
 8006820:	18ed      	addgt	r5, r5, r3
 8006822:	2600      	movs	r6, #0
 8006824:	341a      	adds	r4, #26
 8006826:	42b5      	cmp	r5, r6
 8006828:	d11a      	bne.n	8006860 <_printf_common+0xc8>
 800682a:	2000      	movs	r0, #0
 800682c:	e008      	b.n	8006840 <_printf_common+0xa8>
 800682e:	2301      	movs	r3, #1
 8006830:	4652      	mov	r2, sl
 8006832:	4641      	mov	r1, r8
 8006834:	4638      	mov	r0, r7
 8006836:	47c8      	blx	r9
 8006838:	3001      	adds	r0, #1
 800683a:	d103      	bne.n	8006844 <_printf_common+0xac>
 800683c:	f04f 30ff 	mov.w	r0, #4294967295
 8006840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006844:	3501      	adds	r5, #1
 8006846:	e7c6      	b.n	80067d6 <_printf_common+0x3e>
 8006848:	18e1      	adds	r1, r4, r3
 800684a:	1c5a      	adds	r2, r3, #1
 800684c:	2030      	movs	r0, #48	@ 0x30
 800684e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006852:	4422      	add	r2, r4
 8006854:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006858:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800685c:	3302      	adds	r3, #2
 800685e:	e7c7      	b.n	80067f0 <_printf_common+0x58>
 8006860:	2301      	movs	r3, #1
 8006862:	4622      	mov	r2, r4
 8006864:	4641      	mov	r1, r8
 8006866:	4638      	mov	r0, r7
 8006868:	47c8      	blx	r9
 800686a:	3001      	adds	r0, #1
 800686c:	d0e6      	beq.n	800683c <_printf_common+0xa4>
 800686e:	3601      	adds	r6, #1
 8006870:	e7d9      	b.n	8006826 <_printf_common+0x8e>
	...

08006874 <_printf_i>:
 8006874:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006878:	7e0f      	ldrb	r7, [r1, #24]
 800687a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800687c:	2f78      	cmp	r7, #120	@ 0x78
 800687e:	4691      	mov	r9, r2
 8006880:	4680      	mov	r8, r0
 8006882:	460c      	mov	r4, r1
 8006884:	469a      	mov	sl, r3
 8006886:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800688a:	d807      	bhi.n	800689c <_printf_i+0x28>
 800688c:	2f62      	cmp	r7, #98	@ 0x62
 800688e:	d80a      	bhi.n	80068a6 <_printf_i+0x32>
 8006890:	2f00      	cmp	r7, #0
 8006892:	f000 80d1 	beq.w	8006a38 <_printf_i+0x1c4>
 8006896:	2f58      	cmp	r7, #88	@ 0x58
 8006898:	f000 80b8 	beq.w	8006a0c <_printf_i+0x198>
 800689c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80068a4:	e03a      	b.n	800691c <_printf_i+0xa8>
 80068a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80068aa:	2b15      	cmp	r3, #21
 80068ac:	d8f6      	bhi.n	800689c <_printf_i+0x28>
 80068ae:	a101      	add	r1, pc, #4	@ (adr r1, 80068b4 <_printf_i+0x40>)
 80068b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068b4:	0800690d 	.word	0x0800690d
 80068b8:	08006921 	.word	0x08006921
 80068bc:	0800689d 	.word	0x0800689d
 80068c0:	0800689d 	.word	0x0800689d
 80068c4:	0800689d 	.word	0x0800689d
 80068c8:	0800689d 	.word	0x0800689d
 80068cc:	08006921 	.word	0x08006921
 80068d0:	0800689d 	.word	0x0800689d
 80068d4:	0800689d 	.word	0x0800689d
 80068d8:	0800689d 	.word	0x0800689d
 80068dc:	0800689d 	.word	0x0800689d
 80068e0:	08006a1f 	.word	0x08006a1f
 80068e4:	0800694b 	.word	0x0800694b
 80068e8:	080069d9 	.word	0x080069d9
 80068ec:	0800689d 	.word	0x0800689d
 80068f0:	0800689d 	.word	0x0800689d
 80068f4:	08006a41 	.word	0x08006a41
 80068f8:	0800689d 	.word	0x0800689d
 80068fc:	0800694b 	.word	0x0800694b
 8006900:	0800689d 	.word	0x0800689d
 8006904:	0800689d 	.word	0x0800689d
 8006908:	080069e1 	.word	0x080069e1
 800690c:	6833      	ldr	r3, [r6, #0]
 800690e:	1d1a      	adds	r2, r3, #4
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	6032      	str	r2, [r6, #0]
 8006914:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006918:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800691c:	2301      	movs	r3, #1
 800691e:	e09c      	b.n	8006a5a <_printf_i+0x1e6>
 8006920:	6833      	ldr	r3, [r6, #0]
 8006922:	6820      	ldr	r0, [r4, #0]
 8006924:	1d19      	adds	r1, r3, #4
 8006926:	6031      	str	r1, [r6, #0]
 8006928:	0606      	lsls	r6, r0, #24
 800692a:	d501      	bpl.n	8006930 <_printf_i+0xbc>
 800692c:	681d      	ldr	r5, [r3, #0]
 800692e:	e003      	b.n	8006938 <_printf_i+0xc4>
 8006930:	0645      	lsls	r5, r0, #25
 8006932:	d5fb      	bpl.n	800692c <_printf_i+0xb8>
 8006934:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006938:	2d00      	cmp	r5, #0
 800693a:	da03      	bge.n	8006944 <_printf_i+0xd0>
 800693c:	232d      	movs	r3, #45	@ 0x2d
 800693e:	426d      	negs	r5, r5
 8006940:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006944:	4858      	ldr	r0, [pc, #352]	@ (8006aa8 <_printf_i+0x234>)
 8006946:	230a      	movs	r3, #10
 8006948:	e011      	b.n	800696e <_printf_i+0xfa>
 800694a:	6821      	ldr	r1, [r4, #0]
 800694c:	6833      	ldr	r3, [r6, #0]
 800694e:	0608      	lsls	r0, r1, #24
 8006950:	f853 5b04 	ldr.w	r5, [r3], #4
 8006954:	d402      	bmi.n	800695c <_printf_i+0xe8>
 8006956:	0649      	lsls	r1, r1, #25
 8006958:	bf48      	it	mi
 800695a:	b2ad      	uxthmi	r5, r5
 800695c:	2f6f      	cmp	r7, #111	@ 0x6f
 800695e:	4852      	ldr	r0, [pc, #328]	@ (8006aa8 <_printf_i+0x234>)
 8006960:	6033      	str	r3, [r6, #0]
 8006962:	bf14      	ite	ne
 8006964:	230a      	movne	r3, #10
 8006966:	2308      	moveq	r3, #8
 8006968:	2100      	movs	r1, #0
 800696a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800696e:	6866      	ldr	r6, [r4, #4]
 8006970:	60a6      	str	r6, [r4, #8]
 8006972:	2e00      	cmp	r6, #0
 8006974:	db05      	blt.n	8006982 <_printf_i+0x10e>
 8006976:	6821      	ldr	r1, [r4, #0]
 8006978:	432e      	orrs	r6, r5
 800697a:	f021 0104 	bic.w	r1, r1, #4
 800697e:	6021      	str	r1, [r4, #0]
 8006980:	d04b      	beq.n	8006a1a <_printf_i+0x1a6>
 8006982:	4616      	mov	r6, r2
 8006984:	fbb5 f1f3 	udiv	r1, r5, r3
 8006988:	fb03 5711 	mls	r7, r3, r1, r5
 800698c:	5dc7      	ldrb	r7, [r0, r7]
 800698e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006992:	462f      	mov	r7, r5
 8006994:	42bb      	cmp	r3, r7
 8006996:	460d      	mov	r5, r1
 8006998:	d9f4      	bls.n	8006984 <_printf_i+0x110>
 800699a:	2b08      	cmp	r3, #8
 800699c:	d10b      	bne.n	80069b6 <_printf_i+0x142>
 800699e:	6823      	ldr	r3, [r4, #0]
 80069a0:	07df      	lsls	r7, r3, #31
 80069a2:	d508      	bpl.n	80069b6 <_printf_i+0x142>
 80069a4:	6923      	ldr	r3, [r4, #16]
 80069a6:	6861      	ldr	r1, [r4, #4]
 80069a8:	4299      	cmp	r1, r3
 80069aa:	bfde      	ittt	le
 80069ac:	2330      	movle	r3, #48	@ 0x30
 80069ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80069b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80069b6:	1b92      	subs	r2, r2, r6
 80069b8:	6122      	str	r2, [r4, #16]
 80069ba:	f8cd a000 	str.w	sl, [sp]
 80069be:	464b      	mov	r3, r9
 80069c0:	aa03      	add	r2, sp, #12
 80069c2:	4621      	mov	r1, r4
 80069c4:	4640      	mov	r0, r8
 80069c6:	f7ff fee7 	bl	8006798 <_printf_common>
 80069ca:	3001      	adds	r0, #1
 80069cc:	d14a      	bne.n	8006a64 <_printf_i+0x1f0>
 80069ce:	f04f 30ff 	mov.w	r0, #4294967295
 80069d2:	b004      	add	sp, #16
 80069d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069d8:	6823      	ldr	r3, [r4, #0]
 80069da:	f043 0320 	orr.w	r3, r3, #32
 80069de:	6023      	str	r3, [r4, #0]
 80069e0:	4832      	ldr	r0, [pc, #200]	@ (8006aac <_printf_i+0x238>)
 80069e2:	2778      	movs	r7, #120	@ 0x78
 80069e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80069e8:	6823      	ldr	r3, [r4, #0]
 80069ea:	6831      	ldr	r1, [r6, #0]
 80069ec:	061f      	lsls	r7, r3, #24
 80069ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80069f2:	d402      	bmi.n	80069fa <_printf_i+0x186>
 80069f4:	065f      	lsls	r7, r3, #25
 80069f6:	bf48      	it	mi
 80069f8:	b2ad      	uxthmi	r5, r5
 80069fa:	6031      	str	r1, [r6, #0]
 80069fc:	07d9      	lsls	r1, r3, #31
 80069fe:	bf44      	itt	mi
 8006a00:	f043 0320 	orrmi.w	r3, r3, #32
 8006a04:	6023      	strmi	r3, [r4, #0]
 8006a06:	b11d      	cbz	r5, 8006a10 <_printf_i+0x19c>
 8006a08:	2310      	movs	r3, #16
 8006a0a:	e7ad      	b.n	8006968 <_printf_i+0xf4>
 8006a0c:	4826      	ldr	r0, [pc, #152]	@ (8006aa8 <_printf_i+0x234>)
 8006a0e:	e7e9      	b.n	80069e4 <_printf_i+0x170>
 8006a10:	6823      	ldr	r3, [r4, #0]
 8006a12:	f023 0320 	bic.w	r3, r3, #32
 8006a16:	6023      	str	r3, [r4, #0]
 8006a18:	e7f6      	b.n	8006a08 <_printf_i+0x194>
 8006a1a:	4616      	mov	r6, r2
 8006a1c:	e7bd      	b.n	800699a <_printf_i+0x126>
 8006a1e:	6833      	ldr	r3, [r6, #0]
 8006a20:	6825      	ldr	r5, [r4, #0]
 8006a22:	6961      	ldr	r1, [r4, #20]
 8006a24:	1d18      	adds	r0, r3, #4
 8006a26:	6030      	str	r0, [r6, #0]
 8006a28:	062e      	lsls	r6, r5, #24
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	d501      	bpl.n	8006a32 <_printf_i+0x1be>
 8006a2e:	6019      	str	r1, [r3, #0]
 8006a30:	e002      	b.n	8006a38 <_printf_i+0x1c4>
 8006a32:	0668      	lsls	r0, r5, #25
 8006a34:	d5fb      	bpl.n	8006a2e <_printf_i+0x1ba>
 8006a36:	8019      	strh	r1, [r3, #0]
 8006a38:	2300      	movs	r3, #0
 8006a3a:	6123      	str	r3, [r4, #16]
 8006a3c:	4616      	mov	r6, r2
 8006a3e:	e7bc      	b.n	80069ba <_printf_i+0x146>
 8006a40:	6833      	ldr	r3, [r6, #0]
 8006a42:	1d1a      	adds	r2, r3, #4
 8006a44:	6032      	str	r2, [r6, #0]
 8006a46:	681e      	ldr	r6, [r3, #0]
 8006a48:	6862      	ldr	r2, [r4, #4]
 8006a4a:	2100      	movs	r1, #0
 8006a4c:	4630      	mov	r0, r6
 8006a4e:	f7f9 fbc7 	bl	80001e0 <memchr>
 8006a52:	b108      	cbz	r0, 8006a58 <_printf_i+0x1e4>
 8006a54:	1b80      	subs	r0, r0, r6
 8006a56:	6060      	str	r0, [r4, #4]
 8006a58:	6863      	ldr	r3, [r4, #4]
 8006a5a:	6123      	str	r3, [r4, #16]
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a62:	e7aa      	b.n	80069ba <_printf_i+0x146>
 8006a64:	6923      	ldr	r3, [r4, #16]
 8006a66:	4632      	mov	r2, r6
 8006a68:	4649      	mov	r1, r9
 8006a6a:	4640      	mov	r0, r8
 8006a6c:	47d0      	blx	sl
 8006a6e:	3001      	adds	r0, #1
 8006a70:	d0ad      	beq.n	80069ce <_printf_i+0x15a>
 8006a72:	6823      	ldr	r3, [r4, #0]
 8006a74:	079b      	lsls	r3, r3, #30
 8006a76:	d413      	bmi.n	8006aa0 <_printf_i+0x22c>
 8006a78:	68e0      	ldr	r0, [r4, #12]
 8006a7a:	9b03      	ldr	r3, [sp, #12]
 8006a7c:	4298      	cmp	r0, r3
 8006a7e:	bfb8      	it	lt
 8006a80:	4618      	movlt	r0, r3
 8006a82:	e7a6      	b.n	80069d2 <_printf_i+0x15e>
 8006a84:	2301      	movs	r3, #1
 8006a86:	4632      	mov	r2, r6
 8006a88:	4649      	mov	r1, r9
 8006a8a:	4640      	mov	r0, r8
 8006a8c:	47d0      	blx	sl
 8006a8e:	3001      	adds	r0, #1
 8006a90:	d09d      	beq.n	80069ce <_printf_i+0x15a>
 8006a92:	3501      	adds	r5, #1
 8006a94:	68e3      	ldr	r3, [r4, #12]
 8006a96:	9903      	ldr	r1, [sp, #12]
 8006a98:	1a5b      	subs	r3, r3, r1
 8006a9a:	42ab      	cmp	r3, r5
 8006a9c:	dcf2      	bgt.n	8006a84 <_printf_i+0x210>
 8006a9e:	e7eb      	b.n	8006a78 <_printf_i+0x204>
 8006aa0:	2500      	movs	r5, #0
 8006aa2:	f104 0619 	add.w	r6, r4, #25
 8006aa6:	e7f5      	b.n	8006a94 <_printf_i+0x220>
 8006aa8:	08006bf1 	.word	0x08006bf1
 8006aac:	08006c02 	.word	0x08006c02

08006ab0 <memmove>:
 8006ab0:	4288      	cmp	r0, r1
 8006ab2:	b510      	push	{r4, lr}
 8006ab4:	eb01 0402 	add.w	r4, r1, r2
 8006ab8:	d902      	bls.n	8006ac0 <memmove+0x10>
 8006aba:	4284      	cmp	r4, r0
 8006abc:	4623      	mov	r3, r4
 8006abe:	d807      	bhi.n	8006ad0 <memmove+0x20>
 8006ac0:	1e43      	subs	r3, r0, #1
 8006ac2:	42a1      	cmp	r1, r4
 8006ac4:	d008      	beq.n	8006ad8 <memmove+0x28>
 8006ac6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006aca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ace:	e7f8      	b.n	8006ac2 <memmove+0x12>
 8006ad0:	4402      	add	r2, r0
 8006ad2:	4601      	mov	r1, r0
 8006ad4:	428a      	cmp	r2, r1
 8006ad6:	d100      	bne.n	8006ada <memmove+0x2a>
 8006ad8:	bd10      	pop	{r4, pc}
 8006ada:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ade:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006ae2:	e7f7      	b.n	8006ad4 <memmove+0x24>

08006ae4 <_sbrk_r>:
 8006ae4:	b538      	push	{r3, r4, r5, lr}
 8006ae6:	4d06      	ldr	r5, [pc, #24]	@ (8006b00 <_sbrk_r+0x1c>)
 8006ae8:	2300      	movs	r3, #0
 8006aea:	4604      	mov	r4, r0
 8006aec:	4608      	mov	r0, r1
 8006aee:	602b      	str	r3, [r5, #0]
 8006af0:	f7fb f864 	bl	8001bbc <_sbrk>
 8006af4:	1c43      	adds	r3, r0, #1
 8006af6:	d102      	bne.n	8006afe <_sbrk_r+0x1a>
 8006af8:	682b      	ldr	r3, [r5, #0]
 8006afa:	b103      	cbz	r3, 8006afe <_sbrk_r+0x1a>
 8006afc:	6023      	str	r3, [r4, #0]
 8006afe:	bd38      	pop	{r3, r4, r5, pc}
 8006b00:	20004680 	.word	0x20004680

08006b04 <_realloc_r>:
 8006b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b08:	4607      	mov	r7, r0
 8006b0a:	4614      	mov	r4, r2
 8006b0c:	460d      	mov	r5, r1
 8006b0e:	b921      	cbnz	r1, 8006b1a <_realloc_r+0x16>
 8006b10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b14:	4611      	mov	r1, r2
 8006b16:	f7ff bc5b 	b.w	80063d0 <_malloc_r>
 8006b1a:	b92a      	cbnz	r2, 8006b28 <_realloc_r+0x24>
 8006b1c:	f7ff fbec 	bl	80062f8 <_free_r>
 8006b20:	4625      	mov	r5, r4
 8006b22:	4628      	mov	r0, r5
 8006b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b28:	f000 f81a 	bl	8006b60 <_malloc_usable_size_r>
 8006b2c:	4284      	cmp	r4, r0
 8006b2e:	4606      	mov	r6, r0
 8006b30:	d802      	bhi.n	8006b38 <_realloc_r+0x34>
 8006b32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006b36:	d8f4      	bhi.n	8006b22 <_realloc_r+0x1e>
 8006b38:	4621      	mov	r1, r4
 8006b3a:	4638      	mov	r0, r7
 8006b3c:	f7ff fc48 	bl	80063d0 <_malloc_r>
 8006b40:	4680      	mov	r8, r0
 8006b42:	b908      	cbnz	r0, 8006b48 <_realloc_r+0x44>
 8006b44:	4645      	mov	r5, r8
 8006b46:	e7ec      	b.n	8006b22 <_realloc_r+0x1e>
 8006b48:	42b4      	cmp	r4, r6
 8006b4a:	4622      	mov	r2, r4
 8006b4c:	4629      	mov	r1, r5
 8006b4e:	bf28      	it	cs
 8006b50:	4632      	movcs	r2, r6
 8006b52:	f7ff fbc3 	bl	80062dc <memcpy>
 8006b56:	4629      	mov	r1, r5
 8006b58:	4638      	mov	r0, r7
 8006b5a:	f7ff fbcd 	bl	80062f8 <_free_r>
 8006b5e:	e7f1      	b.n	8006b44 <_realloc_r+0x40>

08006b60 <_malloc_usable_size_r>:
 8006b60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b64:	1f18      	subs	r0, r3, #4
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	bfbc      	itt	lt
 8006b6a:	580b      	ldrlt	r3, [r1, r0]
 8006b6c:	18c0      	addlt	r0, r0, r3
 8006b6e:	4770      	bx	lr

08006b70 <_init>:
 8006b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b72:	bf00      	nop
 8006b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b76:	bc08      	pop	{r3}
 8006b78:	469e      	mov	lr, r3
 8006b7a:	4770      	bx	lr

08006b7c <_fini>:
 8006b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b7e:	bf00      	nop
 8006b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b82:	bc08      	pop	{r3}
 8006b84:	469e      	mov	lr, r3
 8006b86:	4770      	bx	lr
