Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May 28 14:26:19 2024
| Host         : Iustin-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UnitateControl1_control_sets_placed.rpt
| Design       : UnitateControl1
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             108 |           63 |
| No           | No                    | Yes                    |            6937 |         2984 |
| No           | Yes                   | No                     |             128 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             762 |          247 |
| Yes          | Yes                   | No                     |              26 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |               Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  clock_divider/inst/clk_out1 | video_signal_portmap/hpos_aux0           | video_signal_portmap/hsync_i_1_n_0       |                1 |              1 |         1.00 |
|  clock_divider/inst/clk_out1 | video_signal_portmap/hpos_aux0           | video_signal_portmap/vsync_i_1_n_0       |                1 |              1 |         1.00 |
|  CLR_UE__0                   |                                          |                                          |                1 |              2 |         2.00 |
|  Img_UE                      |                                          |                                          |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG               |                                          | Reset_IBUF                               |                2 |              4 |         2.00 |
|  clock_divider/inst/clk_out1 | video_signal_portmap/hpos_aux[0]_i_1_n_0 | video_signal_portmap/vpos_aux            |                5 |             12 |         2.40 |
|  clock_divider/inst/clk_out1 | AFISARE_OBUF                             | video_signal_portmap/hpos_aux[0]_i_1_n_0 |                3 |             12 |         4.00 |
|  CLK_IBUF_BUFG               |                                          |                                          |               10 |             12 |         1.20 |
|  CLK_IBUF_BUFG               |                                          | debouncer2/cnt[31]_i_1__0_n_0            |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG               |                                          | debouncer1/p_0_in                        |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG               |                                          | debouncer3/cnt[31]_i_1__1_n_0            |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG               |                                          | debouncer4/cnt[31]_i_1__2_n_0            |                9 |             32 |         3.56 |
|  clock_divider/inst/clk_out1 |                                          |                                          |               51 |             92 |         1.80 |
|  clock_divider/inst/clk_out1 | video_signal_portmap/enable_vram         | vram111/FSM_onehot_Stare_reg[3]          |              247 |            762 |         3.09 |
|  clock_divider/inst/clk_out1 |                                          | vram111/FSM_onehot_Stare_reg[3]          |             2982 |           6933 |         2.32 |
+------------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+


