

module ram
(
    input clk,
    input rst,
    input logic [31:0] address
    input logic [31:0] din,
    output logic [31:0] dout,
    input wr
);

//512 bytes
reg [31:0] RAM_1 [255:0];
reg [31:0] RAM_2 [255:0];

always@(posedge clk)
begin
    if(wr)
    begin
        if(address > 255)
        begin
            RAM_1 [address [15:8]] = din; 
        end
        else
        begin
            RAM_2 [address] = din;
        end
    end
    if(address > 255)
    begin
        dout = RAM_1 [address [15:8]]; 
    end
    else
    begin
        dout = RAM_2 [address];
    end
end