/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = in_data[15] ? celloutsig_0_1z[8] : celloutsig_0_4z;
  assign celloutsig_1_0z = ~(in_data[165] & in_data[128]);
  reg [10:0] _02_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 11'h000;
    else _02_ <= in_data[68:58];
  assign out_data[10:0] = _02_;
  assign celloutsig_1_1z = { in_data[177:175], celloutsig_1_0z, celloutsig_1_0z } <= { in_data[127:125], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[165:158], celloutsig_1_0z, celloutsig_1_0z } <= { celloutsig_1_2z[18:10], celloutsig_1_1z };
  assign celloutsig_0_4z = { celloutsig_0_0z[2:1], celloutsig_0_0z } || { in_data[57:56], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[86:85], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * in_data[39:26];
  assign celloutsig_1_4z = - { in_data[188:186], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z } | celloutsig_1_2z[16:7];
  assign celloutsig_1_18z = celloutsig_1_15z[5:1] | in_data[114:110];
  assign celloutsig_1_5z = in_data[149:142] >> { in_data[103:99], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_5z[6:1] ~^ celloutsig_1_2z[15:10];
  assign celloutsig_0_0z = in_data[14:12] ^ in_data[62:60];
  assign celloutsig_1_2z = in_data[159:140] ^ { in_data[139:121], celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[178:175] ^ { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_10z = ~((celloutsig_1_1z & celloutsig_1_7z[2]) | (celloutsig_1_4z[2] & celloutsig_1_0z));
  assign { out_data[132:128], out_data[101:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z };
endmodule
