// Seed: 1149593182
module module_0 (
    output supply0 id_0,
    input tri0 id_1
);
  always @(posedge id_1)
    if (1 && (1 < 1) == 1) begin : LABEL_0
      fork
        id_3.id_4.id_5.id_6("");
        id_7(-1);
      join_any
      id_6 <= {1{id_7}};
    end
endmodule
module module_1 #(
    parameter id_7 = 32'd26
) (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    output supply1 id_6,
    input wire _id_7,
    input uwire id_8,
    output uwire id_9,
    output tri id_10
);
  logic [1 'h0 : id_7] id_12 = 1'b0;
  module_0 modCall_1 (
      id_9,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
