Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8c8ccd2a9a4b469db0d7b4a8956ccea5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_CPU_behav xil_defaultlib.tb_top_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'SHIFT_OP' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/8.CPU_dataProcesssing/CPU_dataProcesssing.srcs/sources_1/new/top_CPU.v:122]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'Shift_Num' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/8.CPU_dataProcesssing/CPU_dataProcesssing.srcs/sources_1/new/top_CPU.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'SHIFT_OP' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/8.CPU_dataProcesssing/CPU_dataProcesssing.srcs/sources_1/new/ALU_barrelShifter.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'Shift_Num' [C:/Users/gao/Desktop/Computer-Orgnization-ARM-/Project/8.CPU_dataProcesssing/CPU_dataProcesssing.srcs/sources_1/new/ALU_barrelShifter.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.Inst_ROM
Compiling module xil_defaultlib.Inst_Reg
Compiling module xil_defaultlib.Inst_Mod
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.barrelShifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_barrelShifter
Compiling module xil_defaultlib.top_CPU
Compiling module xil_defaultlib.tb_top_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_CPU_behav
