Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Software/vivado2025.1/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 22 for port 'sum_man' [D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:168]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'a_exp' [D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:186]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:155]
WARNING: [VRFC 10-9986] replication constant must be positive [D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:226]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/mxfp8_dotp_tb.sv" Line 23. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult(VectorSize=32'b0100000,PROD_EXP_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(MANT_WIDTH=32'b01000,NORM_MAN_WIDTH=32'b010000,EXP_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/mxfp8_dotp_tb.sv" Line 23. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult(VectorSize=32'b0100000,PROD_EXP_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(MANT_WIDTH=32'b01000,NORM_MAN_WIDTH=32'b010000,EXP_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Master2_1/Master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult(VectorSize=32'b010000...
Compiling module xil_defaultlib.counter_5to3
Compiling module xil_defaultlib.compressor_4to2(WIDTH_I=32'b0100...
Compiling module xil_defaultlib.csa_tree(VectorSize=32'b0100,WID...
Compiling module xil_defaultlib.compressor_4to2(WIDTH_I=32'b0101...
Compiling module xil_defaultlib.csa_tree(VectorSize=32'b01000,WI...
Compiling module xil_defaultlib.csa_tree(VectorSize=32'b010000,W...
Compiling module xil_defaultlib.csa_tree(WIDTH_I=32'b010000)
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.stage8_fp32_accumulator(MANT_WID...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
