/*
 * Copyright (c) 2015, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifdef __cplusplus
extern "C" {
#endif

/*
 *  ======== Core_getId ========
 */
#ifdef ti_sysbios_hal_Core_delegate_getId
    extern UInt ti_sysbios_hal_Core_delegate_getId();
#define ti_sysbios_hal_Core_getId() (ti_sysbios_hal_Core_delegate_getId())
#else /* !ti_sysbios_hal_Core_delegate_getId */
#define ti_sysbios_hal_Core_getId() (ti_sysbios_hal_Core_CoreProxy_getId())
#endif /* ti_sysbios_hal_Core_delegate_getId */

/*
 *  ======== Core_interruptCore ========
 */
#ifdef ti_sysbios_hal_Core_delegate_interruptCore
    extern Void ti_sysbios_hal_Core_delegate_interruptCore(UInt);
#define ti_sysbios_hal_Core_interruptCore(x) ti_sysbios_hal_Core_delegate_interruptCore(x)
#else /* !ti_sysbios_hal_Core_delegate_interruptCore */
#define ti_sysbios_hal_Core_interruptCore(x) ti_sysbios_hal_Core_CoreProxy_interruptCore(x)
#endif /* ti_sysbios_hal_Core_delegate_interruptCore */

/*
 *  ======== Core_lock ========
 */
#ifdef ti_sysbios_hal_Core_delegate_lock
    extern IArg ti_sysbios_hal_Core_delegate_lock();
#define ti_sysbios_hal_Core_lock() (ti_sysbios_hal_Core_delegate_lock())
#else /* !ti_sysbios_hal_Core_delegate_lock */
#define ti_sysbios_hal_Core_lock() (ti_sysbios_hal_Core_CoreProxy_lock())
#endif /* ti_sysbios_hal_Core_delegate_lock */

/*
 *  ======== Core_unlock ========
 */
#ifdef ti_sysbios_hal_Core_delegate_unlock
    extern Void ti_sysbios_hal_Core_delegate_unlock();
#define ti_sysbios_hal_Core_unlock() ti_sysbios_hal_Core_delegate_unlock()
#else /* !ti_sysbios_hal_Core_delegate_unlock */
#define ti_sysbios_hal_Core_unlock() ti_sysbios_hal_Core_CoreProxy_unlock()
#endif /* ti_sysbios_hal_Core_delegate_unlock */

#if defined(xdc_target__isaCompatible_v7M) || defined(xdc_target__isaCompatible_v7M4)

#include "ti/sysbios/family/arm/m3/Hwi.h"

#if defined(__ti__)

/*
 *  ======== Core_hwiDisable ========
 */
#define ti_sysbios_hal_Core_hwiDisable() _set_interrupt_priority(ti_sysbios_family_arm_m3_Hwi_disablePriority)

/*
 *  ======== Core_hwiEnable ========
 */
#define ti_sysbios_hal_Core_hwiEnable() _set_interrupt_priority(0)

/*
 *  ======== Core_hwiRestore ========
 */
#define ti_sysbios_hal_Core_hwiRestore(key) _set_interrupt_priority(key)

#else /* !__ti__ */

/*
 *  ======== Core_hwiDisable ========
 */
static inline UInt ti_sysbios_hal_Core_hwiDisable()
{
    UInt key;

#if defined(__IAR_SYSTEMS_ICC__)
    asm volatile (
#else /* !__IAR_SYSTEMS_ICC__ */
    __asm__ __volatile__ (
#endif
            "mrs %0, basepri\n\t"
            "msr basepri, %1"
            : "=&r" (key)
            : "r" (ti_sysbios_family_arm_m3_Hwi_disablePriority)
            );
    return key;
}

/*
 *  ======== Core_hwiEnable ========
 */
static inline UInt ti_sysbios_hal_Core_hwiEnable()
{
    UInt key;

#if defined(__IAR_SYSTEMS_ICC__)
    asm volatile (
#else /* !__IAR_SYSTEMS_ICC__ */
    __asm__ __volatile__ (
#endif
            "movw r12, #0\n\t"
            "mrs %0, basepri\n\t"
            "msr basepri, r12"
            : "=r" (key)
            :: "r12"
            );
    return key;
}


/*
 *  ======== Core_hwiRestore ========
 */
static inline Void ti_sysbios_hal_Core_hwiRestore(UInt key)
{
#if defined(__IAR_SYSTEMS_ICC__)
    asm volatile (
#else /* !__IAR_SYSTEMS_ICC__ */
    __asm__ __volatile__ (
#endif
            "msr basepri, %0"
            :: "r" (key)
            );
}

#endif /* __ti__ */

#elif (!defined(__ti__) &&  \
       (defined(xdc_target__isaCompatible_v7A8) ||   \
        defined(xdc_target__isaCompatible_v7A9) ||   \
        defined(xdc_target__isaCompatible_v7A15)))

/*
 *  ======== Core_hwiDisable ========
 */
static inline UInt ti_sysbios_hal_Core_hwiDisable()
{
    UInt key;
    __asm__ __volatile__ (
            "mrs %0, cpsr_cf\n\t"
            "cpsid i"
            : "=r" (key)
            :: "cc", "memory"
            );
    return key;
}

/*
 *  ======== Core_hwiEnable ========
 */
static inline UInt ti_sysbios_hal_Core_hwiEnable()
{
    UInt key;
    __asm__ __volatile__ (
            "mrs %0, cpsr_cf\n\t"
            "cpsie i"
            : "=r" (key)
            :: "cc", "memory"
            );
    return key;
}


/*
 *  ======== Core_hwiRestore ========
 */
static inline Void ti_sysbios_hal_Core_hwiRestore(UInt key)
{
    __asm__ __volatile__ (
            "and r12, %0, #128\n\t"
            "mrs r0, cpsr_cf\n\t"
            "bic r0, r0, #128\n\t"
            "orr r12, r12, r0\n\t"
            "msr cpsr_cf, r12"
            :: "r" (key)
            : "r0", "r12", "cc", "memory"
            );
}

#else /* all other targets */

extern UInt ti_sysbios_hal_Hwi_disable__E();
extern UInt ti_sysbios_hal_Hwi_enable__E();
extern Void ti_sysbios_hal_Hwi_restore__E(UInt key);

/*
 *  ======== Core_hwiDisable ========
 */
#define ti_sysbios_hal_Core_hwiDisable() (ti_sysbios_hal_Hwi_disable__E())

/*
 *  ======== Core_hwiEnable ========
 */
#define ti_sysbios_hal_Core_hwiEnable() (ti_sysbios_hal_Hwi_enable__E())

/*
 *  ======== Core_hwiRestore ========
 */
#define ti_sysbios_hal_Core_hwiRestore(key) (ti_sysbios_hal_Hwi_restore__E(key))

#endif

#ifdef __cplusplus
}
#endif
