# Cadence Encounter(R) RTL Compiler
#   version RC11.22 - v11.20-s017_1 (64-bit) built Jul 19 2012
#
# Run with the following arguments:
#   -files ../ScriptFiles/RTLCompilerTX.tcl
#   -overwrite
#   -logfile ../LoggerFiles/RTLCompilerTX.log
#   -cmdfile ../LoggerFiles/RTLCompilerTX.cmd

source ../ScriptFiles/RTLCompilerTX.tcl
# set  designer "Janamani Chandram Ayyangalam"
# set  company  "Indian Institutre of Technology - Bombay"
# set  LIBPATH /Cad/DesignK/FaradayUMC180/DigitalCore/FrontEnd/synopsys/
# set  LIBRARY [list fsa0a_c_generic_core_ss1p62v125c.lib]
# set  SEARCHPATH [list $LIBPATH ../SourceFiles ../OutputFiles ]
# set HDLFILES [list ../SourceFiles/SARTimerXVerilog.v]
# set HDLFORMATRC -v2001
# set HDLFORMATDC verilog
# set TOPLEVEL SARTimer7Verilog
# set PARAMETER [list 8 7]
