/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_0z | celloutsig_1_1z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_1z);
  assign celloutsig_1_6z = ~(celloutsig_1_1z | celloutsig_1_5z[0]);
  assign celloutsig_1_16z = ~((celloutsig_1_14z | celloutsig_1_11z[1]) & (celloutsig_1_4z | celloutsig_1_9z));
  assign celloutsig_1_17z = ~((celloutsig_1_16z | celloutsig_1_9z) & (celloutsig_1_13z[0] | celloutsig_1_13z[1]));
  assign celloutsig_1_19z = ~((celloutsig_1_17z | celloutsig_1_14z) & (celloutsig_1_18z | celloutsig_1_3z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_4z) & (celloutsig_0_3z | celloutsig_0_3z));
  assign celloutsig_0_10z = ~((celloutsig_0_6z | in_data[46]) & (in_data[34] | celloutsig_0_6z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_0z | in_data[54]));
  assign celloutsig_0_15z = ~((celloutsig_0_11z[4] | celloutsig_0_4z) & (celloutsig_0_8z | celloutsig_0_1z));
  assign celloutsig_1_1z = ~((in_data[166] | in_data[111]) & (celloutsig_1_0z | in_data[102]));
  assign celloutsig_1_7z = ~((celloutsig_1_5z[4] | celloutsig_1_2z) & (celloutsig_1_6z | celloutsig_1_3z));
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_7z) & (celloutsig_1_6z | in_data[142]));
  assign celloutsig_0_0z = in_data[81] | ~(in_data[36]);
  assign celloutsig_1_14z = celloutsig_1_1z | ~(in_data[173]);
  assign celloutsig_1_18z = celloutsig_1_9z | ~(in_data[158]);
  assign celloutsig_0_4z = in_data[52] | ~(in_data[0]);
  assign celloutsig_0_8z = celloutsig_0_3z | ~(celloutsig_0_2z);
  assign celloutsig_0_12z = celloutsig_0_11z[2] | ~(celloutsig_0_5z);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_0_7z[3:2], celloutsig_0_7z[3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z[5:2], celloutsig_0_7z[3], celloutsig_0_7z[0] };
  assign celloutsig_0_3z = { in_data[57:54], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } >= { in_data[34:31], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_17z = { in_data[35:31], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z[5:2], celloutsig_0_7z[3], celloutsig_0_7z[0], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_11z } >= { celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z[5:2], celloutsig_0_7z[3], celloutsig_0_7z[0], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[120:100] >= in_data[170:150];
  assign celloutsig_1_9z = { in_data[159], celloutsig_1_8z, celloutsig_1_2z } >= { in_data[102], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z } || { in_data[19:12], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_0z } || { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_1_3z = { in_data[130:122], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } || { in_data[187:180], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[23:22], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } || in_data[70:59];
  assign celloutsig_1_11z = { celloutsig_1_5z[1:0], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z } | in_data[191:187];
  assign celloutsig_1_13z = { in_data[164:163], celloutsig_1_8z } | { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_7z[3:2], celloutsig_0_7z[3], celloutsig_0_7z[0], celloutsig_0_2z, celloutsig_0_2z } | { _00_[6:2], celloutsig_0_4z };
  assign celloutsig_0_14z = { _00_[5:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_4z } | { celloutsig_0_7z[3:2], celloutsig_0_7z[3], celloutsig_0_7z[0], celloutsig_0_2z, celloutsig_0_7z[5:2], celloutsig_0_7z[3], celloutsig_0_7z[0] };
  assign { celloutsig_0_7z[3], celloutsig_0_7z[4], celloutsig_0_7z[2], celloutsig_0_7z[5], celloutsig_0_7z[0] } = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } | { celloutsig_0_1z, in_data[72], celloutsig_0_1z, in_data[73], celloutsig_0_3z };
  assign { celloutsig_1_5z[0], celloutsig_1_5z[2:1], celloutsig_1_5z[4] } = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } | { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_7z[1] = celloutsig_0_7z[3];
  assign celloutsig_1_5z[3] = celloutsig_1_5z[4];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
