Synthesis Analysis & Elaboration Stage Report for blinky_led
Tue Jan  6 14:53:53 2026
Quartus Prime Version 25.3.0 Build 109 09/24/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parameter Settings for Top-Level Entity
  3. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------+
; Parameter Settings for Top-Level Entity     ;
+----------------+-----------+----------------+
; Parameter Name ; Value     ; Type           ;
+----------------+-----------+----------------+
; CLK_FREQ_HZ    ; 100000000 ; Signed Integer ;
+----------------+-----------+----------------+
All Instances:
<top>



+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 25.3.0 Build 109 09/24/2025 SC Pro Edition
    Info: Processing started: Tue Jan  6 14:53:49 2026
    Info: System process ID: 50948
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off blinky_led -c blinky_led
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "blinky_led"
Info: Revision = "blinky_led"
Info (21958): Initialized Quartus Message Database
Info: Analyzing source files
Critical Warning (20759): Use the Reset Release IP in Intel Agilex 7 FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Configuration User Guide.
Info: Elaborating from top-level entity "blinky_led"
Warning (13469): Verilog HDL assignment warning at blinky_led.v(20): truncated value with size 27 to match size of target (26) File: D:/FILES/Projects/Aramas.ai/Sample_project_2/blinky_led.v Line: 20
Info: Found 1 design entities
Info: There are 1 partitions after elaboration.
Info: DA report generation in native DNI mode
Info (21615): Running Design Assistant Rules for snapshot 'partitioned'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 9 of 10 enabled rules passed, and 1 rules was disabled, in snapshot 'partitioned'
Warning (21620): Design Assistant Results: 1 of 1 High severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report 'D:/FILES/Projects/Aramas.ai/Sample_project_2/output_files/blinky_led.drc.partitioned.rpt' for more information
Info (21621): Design Assistant Results: 0 of 1 Medium severity rules issued violations in snapshot 'partitioned'
Info (21622): Design Assistant Results: 0 of 8 Low severity rules issued violations in snapshot 'partitioned'


