ECHO is off.
ECHO is off.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'jkulrativid' on host '6x7j4m3' (Windows NT_amd64 version 6.2) on Wed Jan 31 19:39:33 +0700 2024
INFO: [HLS 200-10] In directory 'C:/Users/jkulrativid/project/Piglet/scripts'
Sourcing Tcl script 'run-hls-packet-manager.tcl'
INFO: [HLS 200-1510] Running: open_project ../generated/piglet_packet_manager_tcl_test 
INFO: [HLS 200-10] Creating and opening project 'C:/Users/jkulrativid/project/Piglet/generated/piglet_packet_manager_tcl_test'.
INFO: [HLS 200-1510] Running: add_files ../source/common/basic_type.h 
INFO: [HLS 200-10] Adding design file '../source/common/basic_type.h' to the project
INFO: [HLS 200-1510] Running: add_files ../source/common/pdu.cpp 
INFO: [HLS 200-10] Adding design file '../source/common/pdu.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../source/common/pdu.h 
INFO: [HLS 200-10] Adding design file '../source/common/pdu.h' to the project
INFO: [HLS 200-1510] Running: add_files ../source/packet_manager/linked_list.h 
INFO: [HLS 200-10] Adding design file '../source/packet_manager/linked_list.h' to the project
INFO: [HLS 200-1510] Running: add_files ../source/packet_manager/linked_list.cpp 
INFO: [HLS 200-10] Adding design file '../source/packet_manager/linked_list.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../source/packet_manager/packet_manager.h 
INFO: [HLS 200-10] Adding design file '../source/packet_manager/packet_manager.h' to the project
INFO: [HLS 200-1510] Running: add_files ../source/packet_manager/packet_manager.cpp 
INFO: [HLS 200-10] Adding design file '../source/packet_manager/packet_manager.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../source/packet_manager/reassembler.h 
INFO: [HLS 200-10] Adding design file '../source/packet_manager/reassembler.h' to the project
INFO: [HLS 200-1510] Running: add_files ../source/packet_manager/reassembler.cpp 
INFO: [HLS 200-10] Adding design file '../source/packet_manager/reassembler.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../source/packet_manager/linked_list_test.h 
INFO: [HLS 200-10] Adding test bench file '../source/packet_manager/linked_list_test.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../source/packet_manager/linked_list_test.cpp 
INFO: [HLS 200-10] Adding test bench file '../source/packet_manager/linked_list_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../source/packet_manager/packet_manager_test.h 
INFO: [HLS 200-10] Adding test bench file '../source/packet_manager/packet_manager_test.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../source/packet_manager/packet_manager_test.cpp 
INFO: [HLS 200-10] Adding test bench file '../source/packet_manager/packet_manager_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../source/packet_manager/reassembler_test.h 
INFO: [HLS 200-10] Adding test bench file '../source/packet_manager/reassembler_test.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../source/packet_manager/reassembler_test.cpp 
INFO: [HLS 200-10] Adding test bench file '../source/packet_manager/reassembler_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../source/packet_manager/top_test.cpp 
INFO: [HLS 200-10] Adding test bench file '../source/packet_manager/top_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution piglet-packet-manager -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/jkulrativid/project/Piglet/generated/piglet_packet_manager_tcl_test/piglet-packet-manager'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_top packet_manager 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../source/packet_manager/top_test.cpp in debug mode
   Compiling ../../../../../source/packet_manager/reassembler_test.cpp in debug mode
   Compiling ../../../../../source/packet_manager/packet_manager_test.cpp in debug mode
   Compiling ../../../../../source/packet_manager/linked_list_test.cpp in debug mode
   Compiling ../../../../../source/packet_manager/reassembler.cpp in debug mode
   Compiling ../../../../../source/packet_manager/packet_manager.cpp in debug mode
   Compiling ../../../../../source/packet_manager/linked_list.cpp in debug mode
   Compiling ../../../../../source/common/pdu.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:150:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../../source/packet_manager/../common/pdu.h:5,
                 from ../../../../../source/packet_manager/linked_list_test.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../../source/packet_manager/../common/pdu.h:5,
                 from ../../../../../source/packet_manager/linked_list_test.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:142:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:150:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../../source/packet_manager/linked_list.h:4,
                 from ../../../../../source/packet_manager/packet_manager.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../../source/packet_manager/linked_list.h:4,
                 from ../../../../../source/packet_manager/packet_manager.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:142:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:150:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../../source/packet_manager/linked_list.h:4,
                 from ../../../../../source/packet_manager/linked_list.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../../source/packet_manager/linked_list.h:4,
                 from ../../../../../source/packet_manager/linked_list.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:142:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:150:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../../source/common/pdu.h:5,
                 from ../../../../../source/common/pdu.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../../source/common/pdu.h:5,
                 from ../../../../../source/common/pdu.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:142:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
Test Finished Successfully
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.408 seconds; current allocated memory: 0.559 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 0.133 MB.
Must run csynth_design before export_design
    while executing
"source run-hls-packet-manager.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.209 seconds; peak allocated memory: 120.648 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Jan 31 19:39:40 2024...
