\hypertarget{group__SPI__SCLK__Speed__Options}{}\doxysection{SPI Serial Clock Speed Options}
\label{group__SPI__SCLK__Speed__Options}\index{SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}}


Options for SPI serial clock speed.  


Collaboration diagram for SPI Serial Clock Speed Options\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=311pt]{group__SPI__SCLK__Speed__Options}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__SPI__SCLK__Speed__Options_ga09c7c7c96a822a00406a1a51ca5ab7e8}{SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV2}}~0
\item 
\#define \mbox{\hyperlink{group__SPI__SCLK__Speed__Options_ga67fe94842d4ae149cd3aeba04e4c12ee}{SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV4}}~1
\item 
\#define \mbox{\hyperlink{group__SPI__SCLK__Speed__Options_gaa8026567e1eb9941cf6139afe2cecbc4}{SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV8}}~2
\item 
\#define \mbox{\hyperlink{group__SPI__SCLK__Speed__Options_ga2f360973c4374bdc775ee3ce6277360b}{SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV16}}~3
\item 
\#define \mbox{\hyperlink{group__SPI__SCLK__Speed__Options_ga47eaaa2b011bcb6fbe3db2a331f58051}{SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV32}}~4
\item 
\#define \mbox{\hyperlink{group__SPI__SCLK__Speed__Options_gab7ccd7138d3b4564eff71219d4dc5194}{SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV64}}~5
\item 
\#define \mbox{\hyperlink{group__SPI__SCLK__Speed__Options_gaac2183bc14e617bd07b42e7c005e07e1}{SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV128}}~6
\item 
\#define \mbox{\hyperlink{group__SPI__SCLK__Speed__Options_ga8f4ac14104b390f5c624d33cdfff270b}{SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV256}}~7
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Options for SPI serial clock speed. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__SPI__SCLK__Speed__Options_gaac2183bc14e617bd07b42e7c005e07e1}\label{group__SPI__SCLK__Speed__Options_gaac2183bc14e617bd07b42e7c005e07e1}} 
\index{SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}!SPI\_SCLK\_SPEED\_DIV128@{SPI\_SCLK\_SPEED\_DIV128}}
\index{SPI\_SCLK\_SPEED\_DIV128@{SPI\_SCLK\_SPEED\_DIV128}!SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}}
\doxysubsubsection{\texorpdfstring{SPI\_SCLK\_SPEED\_DIV128}{SPI\_SCLK\_SPEED\_DIV128}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV128~6}

Serial clock speed\+: Fpclk / 128 \mbox{\Hypertarget{group__SPI__SCLK__Speed__Options_ga2f360973c4374bdc775ee3ce6277360b}\label{group__SPI__SCLK__Speed__Options_ga2f360973c4374bdc775ee3ce6277360b}} 
\index{SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}!SPI\_SCLK\_SPEED\_DIV16@{SPI\_SCLK\_SPEED\_DIV16}}
\index{SPI\_SCLK\_SPEED\_DIV16@{SPI\_SCLK\_SPEED\_DIV16}!SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}}
\doxysubsubsection{\texorpdfstring{SPI\_SCLK\_SPEED\_DIV16}{SPI\_SCLK\_SPEED\_DIV16}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV16~3}

Serial clock speed\+: Fpclk / 16 \mbox{\Hypertarget{group__SPI__SCLK__Speed__Options_ga09c7c7c96a822a00406a1a51ca5ab7e8}\label{group__SPI__SCLK__Speed__Options_ga09c7c7c96a822a00406a1a51ca5ab7e8}} 
\index{SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}!SPI\_SCLK\_SPEED\_DIV2@{SPI\_SCLK\_SPEED\_DIV2}}
\index{SPI\_SCLK\_SPEED\_DIV2@{SPI\_SCLK\_SPEED\_DIV2}!SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}}
\doxysubsubsection{\texorpdfstring{SPI\_SCLK\_SPEED\_DIV2}{SPI\_SCLK\_SPEED\_DIV2}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV2~0}

Serial clock speed\+: Fpclk / 2 \mbox{\Hypertarget{group__SPI__SCLK__Speed__Options_ga8f4ac14104b390f5c624d33cdfff270b}\label{group__SPI__SCLK__Speed__Options_ga8f4ac14104b390f5c624d33cdfff270b}} 
\index{SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}!SPI\_SCLK\_SPEED\_DIV256@{SPI\_SCLK\_SPEED\_DIV256}}
\index{SPI\_SCLK\_SPEED\_DIV256@{SPI\_SCLK\_SPEED\_DIV256}!SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}}
\doxysubsubsection{\texorpdfstring{SPI\_SCLK\_SPEED\_DIV256}{SPI\_SCLK\_SPEED\_DIV256}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV256~7}

Serial clock speed\+: Fpclk / 256 \mbox{\Hypertarget{group__SPI__SCLK__Speed__Options_ga47eaaa2b011bcb6fbe3db2a331f58051}\label{group__SPI__SCLK__Speed__Options_ga47eaaa2b011bcb6fbe3db2a331f58051}} 
\index{SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}!SPI\_SCLK\_SPEED\_DIV32@{SPI\_SCLK\_SPEED\_DIV32}}
\index{SPI\_SCLK\_SPEED\_DIV32@{SPI\_SCLK\_SPEED\_DIV32}!SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}}
\doxysubsubsection{\texorpdfstring{SPI\_SCLK\_SPEED\_DIV32}{SPI\_SCLK\_SPEED\_DIV32}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV32~4}

Serial clock speed\+: Fpclk / 32 \mbox{\Hypertarget{group__SPI__SCLK__Speed__Options_ga67fe94842d4ae149cd3aeba04e4c12ee}\label{group__SPI__SCLK__Speed__Options_ga67fe94842d4ae149cd3aeba04e4c12ee}} 
\index{SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}!SPI\_SCLK\_SPEED\_DIV4@{SPI\_SCLK\_SPEED\_DIV4}}
\index{SPI\_SCLK\_SPEED\_DIV4@{SPI\_SCLK\_SPEED\_DIV4}!SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}}
\doxysubsubsection{\texorpdfstring{SPI\_SCLK\_SPEED\_DIV4}{SPI\_SCLK\_SPEED\_DIV4}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV4~1}

Serial clock speed\+: Fpclk / 4 \mbox{\Hypertarget{group__SPI__SCLK__Speed__Options_gab7ccd7138d3b4564eff71219d4dc5194}\label{group__SPI__SCLK__Speed__Options_gab7ccd7138d3b4564eff71219d4dc5194}} 
\index{SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}!SPI\_SCLK\_SPEED\_DIV64@{SPI\_SCLK\_SPEED\_DIV64}}
\index{SPI\_SCLK\_SPEED\_DIV64@{SPI\_SCLK\_SPEED\_DIV64}!SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}}
\doxysubsubsection{\texorpdfstring{SPI\_SCLK\_SPEED\_DIV64}{SPI\_SCLK\_SPEED\_DIV64}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV64~5}

Serial clock speed\+: Fpclk / 64 \mbox{\Hypertarget{group__SPI__SCLK__Speed__Options_gaa8026567e1eb9941cf6139afe2cecbc4}\label{group__SPI__SCLK__Speed__Options_gaa8026567e1eb9941cf6139afe2cecbc4}} 
\index{SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}!SPI\_SCLK\_SPEED\_DIV8@{SPI\_SCLK\_SPEED\_DIV8}}
\index{SPI\_SCLK\_SPEED\_DIV8@{SPI\_SCLK\_SPEED\_DIV8}!SPI Serial Clock Speed Options@{SPI Serial Clock Speed Options}}
\doxysubsubsection{\texorpdfstring{SPI\_SCLK\_SPEED\_DIV8}{SPI\_SCLK\_SPEED\_DIV8}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SCLK\+\_\+\+SPEED\+\_\+\+DIV8~2}

Serial clock speed\+: Fpclk / 8 