

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
Paral6a9db41cf3f8496fb5b06301bea99cf4  /home/pars/Documents/expSetups/a2/pathfinder
Extracting PTX file and ptxas options    1: pathfinder.1.sm_75.ptx -arch=sm_75
lel calisiyor
self exe links to: /home/pars/Documents/expSetups/a2/pathfinder
self exe links to: /home/pars/Documents/expSetups/a2/pathfinder
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a2/pathfinder
Running md5sum using "md5sum /home/pars/Documents/expSetups/a2/pathfinder "
self exe links to: /home/pars/Documents/expSetups/a2/pathfinder
Extracting specific PTX file named pathfinder.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x558aec462b8f, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pathfinder.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pathfinder.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pathfinder.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=400
pyramidHeight: 50
gridSize: [500000]
border:[50]
blockSize: 256
blockGrid:[3206]
targetBlock:[156]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67678..

GPGPU-Sim PTX: cudaLaunch for 0x0x558aec462b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a8 (pathfinder.1.sm_75.ptx:58) @%p4 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (pathfinder.1.sm_75.ptx:67) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f8 (pathfinder.1.sm_75.ptx:71) @%p5 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pathfinder.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (pathfinder.1.sm_75.ptx:112) @%p13 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (pathfinder.1.sm_75.ptx:127) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x298 (pathfinder.1.sm_75.ptx:129) @%p14 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pathfinder.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2a8 (pathfinder.1.sm_75.ptx:132) @%p15 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (pathfinder.1.sm_75.ptx:138) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (pathfinder.1.sm_75.ptx:143) @%p16 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pathfinder.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x300 (pathfinder.1.sm_75.ptx:148) @%p17 bra $L__BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (pathfinder.1.sm_75.ptx:157) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 939364
gpu_sim_insn = 1188529317
gpu_ipc =    1265.2489
gpu_tot_sim_cycle = 939364
gpu_tot_sim_insn = 1188529317
gpu_tot_ipc =    1265.2489
gpu_tot_issued_cta = 3206
gpu_occupancy = 99.1498% 
gpu_tot_occupancy = 99.1498% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6437
partiton_level_parallism_total  =       4.6437
partiton_level_parallism_util =       4.7173
partiton_level_parallism_util_total  =       4.7173
L2_BW  =     202.8379 GB/Sec
L2_BW_total  =     202.8379 GB/Sec
gpu_total_sim_rate=85926

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 183602, Miss = 148278, Miss_rate = 0.808, Pending_hits = 34784, Reservation_fails = 11232
	L1D_cache_core[1]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35302, Reservation_fails = 10017
	L1D_cache_core[2]: Access = 182114, Miss = 146718, Miss_rate = 0.806, Pending_hits = 34860, Reservation_fails = 12995
	L1D_cache_core[3]: Access = 177008, Miss = 139308, Miss_rate = 0.787, Pending_hits = 35778, Reservation_fails = 9659
	L1D_cache_core[4]: Access = 183816, Miss = 148460, Miss_rate = 0.808, Pending_hits = 34816, Reservation_fails = 9651
	L1D_cache_core[5]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35530, Reservation_fails = 8646
	L1D_cache_core[6]: Access = 182114, Miss = 147082, Miss_rate = 0.808, Pending_hits = 34342, Reservation_fails = 10617
	L1D_cache_core[7]: Access = 183816, Miss = 146640, Miss_rate = 0.798, Pending_hits = 36419, Reservation_fails = 9351
	L1D_cache_core[8]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35493, Reservation_fails = 9083
	L1D_cache_core[9]: Access = 183816, Miss = 148096, Miss_rate = 0.806, Pending_hits = 34914, Reservation_fails = 8150
	L1D_cache_core[10]: Access = 180412, Miss = 142792, Miss_rate = 0.791, Pending_hits = 36946, Reservation_fails = 9352
	L1D_cache_core[11]: Access = 183816, Miss = 148460, Miss_rate = 0.808, Pending_hits = 34816, Reservation_fails = 9784
	L1D_cache_core[12]: Access = 183816, Miss = 140452, Miss_rate = 0.764, Pending_hits = 41566, Reservation_fails = 8839
	L1D_cache_core[13]: Access = 177008, Miss = 140036, Miss_rate = 0.791, Pending_hits = 36060, Reservation_fails = 9860
	L1D_cache_core[14]: Access = 183816, Miss = 148096, Miss_rate = 0.806, Pending_hits = 35179, Reservation_fails = 9973
	L1D_cache_core[15]: Access = 183816, Miss = 146640, Miss_rate = 0.798, Pending_hits = 36341, Reservation_fails = 10450
	L1D_cache_core[16]: Access = 183816, Miss = 145184, Miss_rate = 0.790, Pending_hits = 36957, Reservation_fails = 9775
	L1D_cache_core[17]: Access = 177008, Miss = 141856, Miss_rate = 0.801, Pending_hits = 34565, Reservation_fails = 8639
	L1D_cache_core[18]: Access = 178710, Miss = 139230, Miss_rate = 0.779, Pending_hits = 37339, Reservation_fails = 9873
	L1D_cache_core[19]: Access = 178710, Miss = 142142, Miss_rate = 0.795, Pending_hits = 35979, Reservation_fails = 10754
	L1D_cache_core[20]: Access = 178710, Miss = 138502, Miss_rate = 0.775, Pending_hits = 39465, Reservation_fails = 10859
	L1D_cache_core[21]: Access = 177008, Miss = 140036, Miss_rate = 0.791, Pending_hits = 36102, Reservation_fails = 9996
	L1D_cache_core[22]: Access = 182114, Miss = 144534, Miss_rate = 0.794, Pending_hits = 37042, Reservation_fails = 9460
	L1D_cache_core[23]: Access = 182438, Miss = 147030, Miss_rate = 0.806, Pending_hits = 34838, Reservation_fails = 9657
	L1D_cache_core[24]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35542, Reservation_fails = 9171
	L1D_cache_core[25]: Access = 178710, Miss = 141050, Miss_rate = 0.789, Pending_hits = 36587, Reservation_fails = 11741
	L1D_cache_core[26]: Access = 182114, Miss = 145262, Miss_rate = 0.798, Pending_hits = 36114, Reservation_fails = 9784
	L1D_cache_core[27]: Access = 183816, Miss = 143000, Miss_rate = 0.778, Pending_hits = 39165, Reservation_fails = 9389
	L1D_cache_core[28]: Access = 183816, Miss = 148460, Miss_rate = 0.808, Pending_hits = 34815, Reservation_fails = 11670
	L1D_cache_core[29]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35403, Reservation_fails = 9751
	L1D_total_cache_accesses = 5455020
	L1D_total_cache_misses = 4346004
	L1D_total_cache_miss_rate = 0.7967
	L1D_total_cache_pending_hits = 1083059
	L1D_total_cache_reservation_fails = 298178
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.154
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1083059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1185612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 293583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3096406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1083059
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 45734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5374891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80129

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 293583
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4595
ctas_completed 3206, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
39012, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 39420, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 39420, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 39420, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 
gpgpu_n_tot_thrd_icount = 1352052224
gpgpu_n_tot_w_icount = 42251632
gpgpu_n_stall_shd_mem = 923267
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4282018
gpgpu_n_mem_write_global = 80129
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 33672285
gpgpu_n_store_insn = 500000
gpgpu_n_shmem_insn = 197431360
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5745152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 226
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 923041
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3521505	W0_Idle:42976	W0_Scoreboard:65690243	W1:83330	W2:83712	W3:83317	W4:83317	W5:83317	W6:83975	W7:83317	W8:83317	W9:83317	W10:83317	W11:83317	W12:83317	W13:83317	W14:186535	W15:166647	W16:166647	W17:166647	W18:166647	W19:166647	W20:166647	W21:166647	W22:166647	W23:166647	W24:166647	W25:166647	W26:166647	W27:166647	W28:166647	W29:166647	W30:166647	W31:166647	W32:38147911
single_issue_nums: WS0:10161954	WS1:10963862	WS2:10963862	WS3:10161954	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34256144 {8:4282018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3205160 {40:80129,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 171280720 {40:4282018,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 641032 {8:80129,}
maxmflatency = 651 
max_icnt2mem_latency = 242 
maxmrqlatency = 300 
max_icnt2sh_latency = 71 
averagemflatency = 345 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:1199063 	149814 	173808 	318190 	971455 	341796 	53822 	1170 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	583709 	3776765 	1673 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4314005 	46490 	1652 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3355022 	735232 	226455 	42639 	2789 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8306      8207      8289      8327      8234      8012      8326      8329      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8184      8200      8338      8325      8013      8022      8294      8291      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8058      8023      8328      8306      8175      8268      8296      8309      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8014      8102      8357      8374      7939      7939      8314      8304      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8117      8095      8417      8397      7922      7924      8301      8305      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8205      8177      8392      8538      7961      7964      8318      8319      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8170      8297      8587      8572      7987      7986      8330      8323      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8318      8322      8591      8604      7979      7970      8318      8313      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8324      8342      8489      8532      8452      8385      8320      8327      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8377      8486      8175      8171      8189      8342      8312      8311      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8510      8517      8233      8172      8320      8317      8307      8306      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8240      8247      8283      8273      8320      8409      8391      8317      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  6.080698  6.189789  6.081818  6.078154  6.036409  6.115413  6.206449  6.180510  6.094195  6.115018  6.226985  6.159410  6.119545  6.075747  6.201784  6.088654 
dram[1]:  6.133798  6.148897  6.099562  6.068941  6.073604  6.106856  6.146055  6.186184  6.087527  6.150018  6.223714  6.178452  6.052956  6.096821  6.073118  6.092701 
dram[2]:  6.196740  6.128985  6.016541  6.085818  6.170534  6.140659  6.147944  6.176254  6.110989  6.179259  6.236636  6.222222  6.144330  6.168514  6.102414  6.097953 
dram[3]:  6.103687  6.116313  6.064493  6.247480  6.113097  6.156503  6.118055  6.128524  6.144015  6.132720  6.189911  6.162911  6.195176  6.154810  6.020570  6.156088 
dram[4]:  6.205119  6.271091  6.073321  6.108799  6.204663  6.207114  6.168755  6.181617  6.151493  6.145066  6.114327  6.103511  6.152174  6.206845  6.161683  6.187176 
dram[5]:  6.218959  6.181079  6.147372  6.217844  6.100473  6.161338  6.273885  6.177729  6.148435  6.286629  6.104281  6.126331  6.167036  6.251217  6.171291  6.106843 
dram[6]:  6.170543  6.155801  6.168879  6.161017  6.118700  6.216988  6.176861  6.162500  6.133456  6.174251  6.225000  6.153024  6.155179  6.217877  5.974230  6.040550 
dram[7]:  6.172758  6.085485  6.133847  6.082545  6.147415  6.142962  6.261487  6.236695  6.205128  6.227154  6.108712  6.165866  6.235426  6.193093  6.098684  6.087591 
dram[8]:  6.047361  6.159794  6.036101  6.071896  6.106050  6.151671  6.164827  6.199408  6.218622  6.060958  6.139441  6.180370  6.226950  6.184883  6.126698  6.094560 
dram[9]:  6.104744  6.079578  6.075245  6.178928  6.023733  6.104956  6.203333  6.282552  6.135244  6.103474  6.118402  6.188056  6.120690  6.145120  6.144224  6.076783 
dram[10]:  6.065942  6.111436  6.206679  6.206603  6.077983  6.157721  6.243102  6.171397  6.154016  6.126973  6.216921  6.275395  6.061751  6.050055  6.200223  6.178452 
dram[11]:  6.057588  6.098032  6.165439  6.130769  6.077677  6.080218  6.168817  6.180945  6.145381  6.126559  6.221021  6.209665  6.026373  6.107614  6.076111  6.233470 
average row locality = 3209123/522282 = 6.144426
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16660     16663     16645     16641     16665     16664     16665     16663     16612     16614     16627     16612     16610     16607     16609     16609 
dram[1]:     16664     16656     16645     16646     16671     16665     16668     16666     16612     16605     16612     16608     16611     16610     16615     16614 
dram[2]:     16656     16657     16652     16656     16673     16684     16667     16670     16603     16604     16603     16608     16611     16615     16604     16604 
dram[3]:     16649     16653     16658     16657     16676     16678     16659     16657     16601     16601     16608     16603     16619     16621     16603     16603 
dram[4]:     16660     16656     16652     16652     16685     16673     16662     16666     16609     16610     16606     16607     16620     16607     16612     16613 
dram[5]:     16660     16657     16647     16646     16678     16685     16665     16674     16613     16611     16603     16602     16611     16621     16601     16610 
dram[6]:     16647     16644     16650     16641     16673     16681     16684     16682     16603     16609     16603     16607     16623     16619     16612     16604 
dram[7]:     16653     16660     16647     16647     16684     16678     16682     16678     16618     16615     16609     16611     16610     16602     16606     16600 
dram[8]:     16658     16661     16640     16642     16675     16671     16676     16677     16617     16624     16607     16607     16606     16617     16603     16613 
dram[9]:     16658     16662     16633     16634     16672     16672     16669     16663     16614     16613     16611     16603     16609     16608     16620     16619 
dram[10]:     16673     16658     16647     16653     16677     16669     16664     16663     16622     16616     16600     16600     16612     16604     16611     16608 
dram[11]:     16656     16664     16653     16657     16664     16671     16656     16658     16617     16621     16611     16624     16605     16610     16605     16607 
total dram reads = 3194113
bank skew: 16685/16600 = 1.01
chip skew: 266200/266146 = 1.00
number of total write accesses:
dram[0]:       272       272       320       320       320       320       320       320       320       320       320       320       312       308       320       320 
dram[1]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[2]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[3]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[4]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[5]:       276       276       320       320       320       320       320       320       320       320       320       320       308       304       320       320 
dram[6]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[7]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[8]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[9]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[10]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[11]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
total dram writes = 60040
bank skew: 320/272 = 1.18
chip skew: 5008/5000 = 1.00
average mf latency per bank:
dram[0]:        466       465       465       464       464       463       463       463       463       463       462       462       464       462       464       463
dram[1]:        465       466       465       466       463       464       462       463       463       464       462       463       462       463       461       461
dram[2]:        464       465       464       463       463       464       463       463       462       462       462       463       462       463       461       462
dram[3]:        465       465       464       463       463       461       464       462       464       463       464       463       462       461       463       462
dram[4]:        466       467       463       465       462       463       461       463       463       463       463       464       462       464       462       463
dram[5]:        464       464       464       464       463       465       462       462       461       463       462       462       463       463       462       463
dram[6]:        465       466       463       463       464       462       463       463       463       463       462       462       463       461       463       462
dram[7]:        465       465       463       465       463       464       462       462       463       464       463       464       462       464       463       463
dram[8]:        464       464       463       464       463       463       461       463       461       464       463       462       462       462       462       463
dram[9]:        464       465       464       463       464       462       464       463       464       464       461       462       463       462       463       463
dram[10]:        464       464       464       465       462       464       462       462       464       464       463       465       464       465       461       462
dram[11]:        464       464       463       463       463       463       462       463       461       462       463       461       464       464       462       463
maximum mf latency per bank:
dram[0]:        539       543       612       623       546       475       523       522       517       597       518       502       470       481       474       488
dram[1]:        536       544       629       630       511       520       485       485       493       505       541       533       518       482       565       548
dram[2]:        533       543       632       626       507       506       522       504       496       555       488       474       476       480       473       529
dram[3]:        544       538       615       623       505       493       500       475       486       619       482       523       651       562       499       534
dram[4]:        542       536       613       621       475       538       496       508       501       517       534       524       543       539       525       526
dram[5]:        548       537       625       629       500       543       495       513       493       496       479       479       486       494       508       473
dram[6]:        536       540       612       617       510       513       466       486       510       501       523       505       504       546       475       479
dram[7]:        534       542       604       624       507       516       532       521       498       486       506       496       543       580       486       481
dram[8]:        543       540       615       614       549       544       523       528       550       525       499       519       475       502       520       498
dram[9]:        549       548       610       608       498       511       491       485       565       561       541       496       500       520       514       497
dram[10]:        541       539       616       623       501       526       494       506       512       495       531       539       477       495       480       470
dram[11]:        536       550       618       617       492       471       528       542       513       481       492       507       478       562       468       479

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052423 n_act=43645 n_pre=43629 n_ref_event=4572360550251980812 n_req=267417 n_rd=266166 n_rd_L2_A=0 n_write=0 n_wr_bk=5004 bw_util=0.4503
n_activity=2105372 dram_eff=0.5152
bk0: 16660a 2156103i bk1: 16663a 2160340i bk2: 16645a 2153447i bk3: 16641a 2154147i bk4: 16665a 2153876i bk5: 16664a 2153695i bk6: 16665a 2158078i bk7: 16663a 2158546i bk8: 16612a 2157358i bk9: 16614a 2156101i bk10: 16627a 2158239i bk11: 16612a 2157320i bk12: 16610a 2156992i bk13: 16607a 2155991i bk14: 16609a 2159334i bk15: 16609a 2157769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836805
Row_Buffer_Locality_read = 0.838958
Row_Buffer_Locality_write = 0.378897
Bank_Level_Parallism = 2.325625
Bank_Level_Parallism_Col = 1.943361
Bank_Level_Parallism_Ready = 1.276651
write_to_read_ratio_blp_rw_average = 0.030051
GrpLevelPara = 1.739046 

BW Util details:
bwutil = 0.450267 
total_CMD = 2408968 
util_bw = 1084680 
Wasted_Col = 568029 
Wasted_Row = 232773 
Idle = 523486 

BW Util Bottlenecks: 
RCDc_limit = 562971 
RCDWRc_limit = 4873 
WTRc_limit = 26412 
RTWc_limit = 30628 
CCDLc_limit = 198834 
rwq = 0 
CCDLc_limit_alone = 195676 
WTRc_limit_alone = 25392 
RTWc_limit_alone = 28490 

Commands details: 
total_CMD = 2408968 
n_nop = 2052423 
Read = 266166 
Write = 0 
L2_Alloc = 0 
L2_WB = 5004 
n_act = 43645 
n_pre = 43629 
n_ref = 4572360550251980812 
n_req = 267417 
total_req = 271170 

Dual Bus Interface Util: 
issued_total_row = 87274 
issued_total_col = 271170 
Row_Bus_Util =  0.036229 
CoL_Bus_Util = 0.112567 
Either_Row_CoL_Bus_Util = 0.148007 
Issued_on_Two_Bus_Simul_Util = 0.000788 
issued_two_Eff = 0.005326 
queue_avg = 3.964905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.9649
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052322 n_act=43703 n_pre=43687 n_ref_event=0 n_req=267420 n_rd=266168 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4503
n_activity=2113693 dram_eff=0.5132
bk0: 16664a 2157119i bk1: 16656a 2159195i bk2: 16645a 2156364i bk3: 16646a 2156118i bk4: 16671a 2154981i bk5: 16665a 2155371i bk6: 16668a 2155157i bk7: 16666a 2158061i bk8: 16612a 2155975i bk9: 16605a 2158714i bk10: 16612a 2158045i bk11: 16608a 2159987i bk12: 16611a 2156049i bk13: 16610a 2156827i bk14: 16615a 2155944i bk15: 16614a 2157678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836590
Row_Buffer_Locality_read = 0.838703
Row_Buffer_Locality_write = 0.387380
Bank_Level_Parallism = 2.312511
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.271218
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450277 
total_CMD = 2408968 
util_bw = 1084704 
Wasted_Col = 572688 
Wasted_Row = 236554 
Idle = 515022 

BW Util Bottlenecks: 
RCDc_limit = 565978 
RCDWRc_limit = 4509 
WTRc_limit = 25925 
RTWc_limit = 31461 
CCDLc_limit = 198929 
rwq = 0 
CCDLc_limit_alone = 195761 
WTRc_limit_alone = 24985 
RTWc_limit_alone = 29233 

Commands details: 
total_CMD = 2408968 
n_nop = 2052322 
Read = 266168 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43703 
n_pre = 43687 
n_ref = 0 
n_req = 267420 
total_req = 271176 

Dual Bus Interface Util: 
issued_total_row = 87390 
issued_total_col = 271176 
Row_Bus_Util =  0.036277 
CoL_Bus_Util = 0.112569 
Either_Row_CoL_Bus_Util = 0.148049 
Issued_on_Two_Bus_Simul_Util = 0.000797 
issued_two_Eff = 0.005383 
queue_avg = 3.956618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.95662
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052705 n_act=43523 n_pre=43507 n_ref_event=0 n_req=267419 n_rd=266167 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4503
n_activity=2113590 dram_eff=0.5132
bk0: 16656a 2160426i bk1: 16657a 2158429i bk2: 16652a 2153834i bk3: 16656a 2155928i bk4: 16673a 2157136i bk5: 16684a 2156001i bk6: 16667a 2154920i bk7: 16670a 2155347i bk8: 16603a 2155662i bk9: 16604a 2158026i bk10: 16603a 2159924i bk11: 16608a 2161048i bk12: 16611a 2158625i bk13: 16615a 2158305i bk14: 16604a 2156109i bk15: 16604a 2157499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837263
Row_Buffer_Locality_read = 0.839447
Row_Buffer_Locality_write = 0.373003
Bank_Level_Parallism = 2.310220
Bank_Level_Parallism_Col = 1.885912
Bank_Level_Parallism_Ready = 1.275693
write_to_read_ratio_blp_rw_average = 0.030458
GrpLevelPara = 1.728725 

BW Util details:
bwutil = 0.450276 
total_CMD = 2408968 
util_bw = 1084700 
Wasted_Col = 573592 
Wasted_Row = 235028 
Idle = 515648 

BW Util Bottlenecks: 
RCDc_limit = 565084 
RCDWRc_limit = 5116 
WTRc_limit = 26335 
RTWc_limit = 31076 
CCDLc_limit = 199543 
rwq = 0 
CCDLc_limit_alone = 195962 
WTRc_limit_alone = 25189 
RTWc_limit_alone = 28641 

Commands details: 
total_CMD = 2408968 
n_nop = 2052705 
Read = 266167 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43523 
n_pre = 43507 
n_ref = 0 
n_req = 267419 
total_req = 271175 

Dual Bus Interface Util: 
issued_total_row = 87030 
issued_total_col = 271175 
Row_Bus_Util =  0.036128 
CoL_Bus_Util = 0.112569 
Either_Row_CoL_Bus_Util = 0.147890 
Issued_on_Two_Bus_Simul_Util = 0.000806 
issued_two_Eff = 0.005451 
queue_avg = 3.999518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.99952
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052597 n_act=43573 n_pre=43557 n_ref_event=0 n_req=267398 n_rd=266146 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4502
n_activity=2108207 dram_eff=0.5145
bk0: 16649a 2156329i bk1: 16653a 2157561i bk2: 16658a 2155008i bk3: 16657a 2158883i bk4: 16676a 2153824i bk5: 16678a 2154900i bk6: 16659a 2153644i bk7: 16657a 2156080i bk8: 16601a 2157019i bk9: 16601a 2156616i bk10: 16608a 2156460i bk11: 16603a 2156673i bk12: 16619a 2159758i bk13: 16621a 2157880i bk14: 16603a 2154508i bk15: 16603a 2158416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837063
Row_Buffer_Locality_read = 0.839295
Row_Buffer_Locality_write = 0.362620
Bank_Level_Parallism = 2.326159
Bank_Level_Parallism_Col = 1.897448
Bank_Level_Parallism_Ready = 1.276173
write_to_read_ratio_blp_rw_average = 0.030523
GrpLevelPara = 1.739877 

BW Util details:
bwutil = 0.450241 
total_CMD = 2408968 
util_bw = 1084616 
Wasted_Col = 568464 
Wasted_Row = 234223 
Idle = 521665 

BW Util Bottlenecks: 
RCDc_limit = 562318 
RCDWRc_limit = 4829 
WTRc_limit = 26501 
RTWc_limit = 31453 
CCDLc_limit = 197472 
rwq = 0 
CCDLc_limit_alone = 194244 
WTRc_limit_alone = 25442 
RTWc_limit_alone = 29284 

Commands details: 
total_CMD = 2408968 
n_nop = 2052597 
Read = 266146 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43573 
n_pre = 43557 
n_ref = 0 
n_req = 267398 
total_req = 271154 

Dual Bus Interface Util: 
issued_total_row = 87130 
issued_total_col = 271154 
Row_Bus_Util =  0.036169 
CoL_Bus_Util = 0.112560 
Either_Row_CoL_Bus_Util = 0.147935 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.005368 
queue_avg = 3.981848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=3.98185
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052877 n_act=43386 n_pre=43370 n_ref_event=0 n_req=267442 n_rd=266190 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4503
n_activity=2105518 dram_eff=0.5152
bk0: 16660a 2155780i bk1: 16656a 2156525i bk2: 16652a 2152608i bk3: 16652a 2155361i bk4: 16685a 2156460i bk5: 16673a 2157928i bk6: 16662a 2157317i bk7: 16666a 2158016i bk8: 16609a 2155608i bk9: 16610a 2155976i bk10: 16606a 2155091i bk11: 16607a 2156539i bk12: 16620a 2154609i bk13: 16607a 2158041i bk14: 16612a 2158665i bk15: 16613a 2159373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837789
Row_Buffer_Locality_read = 0.839975
Row_Buffer_Locality_write = 0.373003
Bank_Level_Parallism = 2.329649
Bank_Level_Parallism_Col = 1.905515
Bank_Level_Parallism_Ready = 1.285711
write_to_read_ratio_blp_rw_average = 0.029731
GrpLevelPara = 1.743343 

BW Util details:
bwutil = 0.450314 
total_CMD = 2408968 
util_bw = 1084792 
Wasted_Col = 565606 
Wasted_Row = 233928 
Idle = 524642 

BW Util Bottlenecks: 
RCDc_limit = 556619 
RCDWRc_limit = 4604 
WTRc_limit = 25701 
RTWc_limit = 31236 
CCDLc_limit = 196585 
rwq = 0 
CCDLc_limit_alone = 193341 
WTRc_limit_alone = 24592 
RTWc_limit_alone = 29101 

Commands details: 
total_CMD = 2408968 
n_nop = 2052877 
Read = 266190 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43386 
n_pre = 43370 
n_ref = 0 
n_req = 267442 
total_req = 271198 

Dual Bus Interface Util: 
issued_total_row = 86756 
issued_total_col = 271198 
Row_Bus_Util =  0.036014 
CoL_Bus_Util = 0.112578 
Either_Row_CoL_Bus_Util = 0.147819 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.005232 
queue_avg = 3.996535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=3.99654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2053054 n_act=43299 n_pre=43283 n_ref_event=0 n_req=267435 n_rd=266184 n_rd_L2_A=0 n_write=0 n_wr_bk=5004 bw_util=0.4503
n_activity=2105350 dram_eff=0.5152
bk0: 16660a 2157374i bk1: 16657a 2158109i bk2: 16647a 2155222i bk3: 16646a 2157830i bk4: 16678a 2154652i bk5: 16685a 2155826i bk6: 16665a 2160009i bk7: 16674a 2158847i bk8: 16613a 2157082i bk9: 16611a 2161999i bk10: 16603a 2156335i bk11: 16602a 2157564i bk12: 16611a 2155700i bk13: 16621a 2160587i bk14: 16601a 2158320i bk15: 16610a 2157166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838110
Row_Buffer_Locality_read = 0.840310
Row_Buffer_Locality_write = 0.370104
Bank_Level_Parallism = 2.317907
Bank_Level_Parallism_Col = 1.892694
Bank_Level_Parallism_Ready = 1.274403
write_to_read_ratio_blp_rw_average = 0.029934
GrpLevelPara = 1.736284 

BW Util details:
bwutil = 0.450297 
total_CMD = 2408968 
util_bw = 1084752 
Wasted_Col = 567827 
Wasted_Row = 232726 
Idle = 523663 

BW Util Bottlenecks: 
RCDc_limit = 561150 
RCDWRc_limit = 4772 
WTRc_limit = 27796 
RTWc_limit = 30999 
CCDLc_limit = 197649 
rwq = 0 
CCDLc_limit_alone = 194094 
WTRc_limit_alone = 26445 
RTWc_limit_alone = 28795 

Commands details: 
total_CMD = 2408968 
n_nop = 2053054 
Read = 266184 
Write = 0 
L2_Alloc = 0 
L2_WB = 5004 
n_act = 43299 
n_pre = 43283 
n_ref = 0 
n_req = 267435 
total_req = 271188 

Dual Bus Interface Util: 
issued_total_row = 86582 
issued_total_col = 271188 
Row_Bus_Util =  0.035942 
CoL_Bus_Util = 0.112574 
Either_Row_CoL_Bus_Util = 0.147745 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.005215 
queue_avg = 3.950787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.95079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052661 n_act=43491 n_pre=43475 n_ref_event=0 n_req=267432 n_rd=266182 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2110123 dram_eff=0.5141
bk0: 16647a 2157026i bk1: 16644a 2156906i bk2: 16650a 2157370i bk3: 16641a 2157253i bk4: 16673a 2155896i bk5: 16681a 2156613i bk6: 16684a 2158063i bk7: 16682a 2157476i bk8: 16603a 2156318i bk9: 16609a 2156174i bk10: 16603a 2158769i bk11: 16607a 2157778i bk12: 16623a 2158698i bk13: 16619a 2161874i bk14: 16612a 2152686i bk15: 16604a 2155583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837390
Row_Buffer_Locality_read = 0.839568
Row_Buffer_Locality_write = 0.373600
Bank_Level_Parallism = 2.317545
Bank_Level_Parallism_Col = 1.891246
Bank_Level_Parallism_Ready = 1.275913
write_to_read_ratio_blp_rw_average = 0.030940
GrpLevelPara = 1.736727 

BW Util details:
bwutil = 0.450287 
total_CMD = 2408968 
util_bw = 1084728 
Wasted_Col = 570760 
Wasted_Row = 234162 
Idle = 519318 

BW Util Bottlenecks: 
RCDc_limit = 563586 
RCDWRc_limit = 4802 
WTRc_limit = 24864 
RTWc_limit = 32187 
CCDLc_limit = 198028 
rwq = 0 
CCDLc_limit_alone = 194798 
WTRc_limit_alone = 23887 
RTWc_limit_alone = 29934 

Commands details: 
total_CMD = 2408968 
n_nop = 2052661 
Read = 266182 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43491 
n_pre = 43475 
n_ref = 0 
n_req = 267432 
total_req = 271182 

Dual Bus Interface Util: 
issued_total_row = 86966 
issued_total_col = 271182 
Row_Bus_Util =  0.036101 
CoL_Bus_Util = 0.112572 
Either_Row_CoL_Bus_Util = 0.147909 
Issued_on_Two_Bus_Simul_Util = 0.000764 
issued_two_Eff = 0.005167 
queue_avg = 3.970775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.97078
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052788 n_act=43414 n_pre=43398 n_ref_event=0 n_req=267450 n_rd=266200 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2105520 dram_eff=0.5152
bk0: 16653a 2157680i bk1: 16660a 2155458i bk2: 16647a 2155764i bk3: 16647a 2154437i bk4: 16684a 2154136i bk5: 16678a 2154606i bk6: 16682a 2157767i bk7: 16678a 2159457i bk8: 16618a 2158328i bk9: 16615a 2158459i bk10: 16609a 2154297i bk11: 16611a 2156540i bk12: 16610a 2158980i bk13: 16602a 2156727i bk14: 16606a 2155531i bk15: 16600a 2156418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837689
Row_Buffer_Locality_read = 0.839808
Row_Buffer_Locality_write = 0.386400
Bank_Level_Parallism = 2.328248
Bank_Level_Parallism_Col = 1.905003
Bank_Level_Parallism_Ready = 1.282030
write_to_read_ratio_blp_rw_average = 0.031304
GrpLevelPara = 1.743581 

BW Util details:
bwutil = 0.450317 
total_CMD = 2408968 
util_bw = 1084800 
Wasted_Col = 565867 
Wasted_Row = 234207 
Idle = 524094 

BW Util Bottlenecks: 
RCDc_limit = 558421 
RCDWRc_limit = 4592 
WTRc_limit = 26339 
RTWc_limit = 31687 
CCDLc_limit = 196532 
rwq = 0 
CCDLc_limit_alone = 193116 
WTRc_limit_alone = 25184 
RTWc_limit_alone = 29426 

Commands details: 
total_CMD = 2408968 
n_nop = 2052788 
Read = 266200 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43414 
n_pre = 43398 
n_ref = 0 
n_req = 267450 
total_req = 271200 

Dual Bus Interface Util: 
issued_total_row = 86812 
issued_total_col = 271200 
Row_Bus_Util =  0.036037 
CoL_Bus_Util = 0.112579 
Either_Row_CoL_Bus_Util = 0.147856 
Issued_on_Two_Bus_Simul_Util = 0.000760 
issued_two_Eff = 0.005143 
queue_avg = 4.006261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=4.00626
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052570 n_act=43597 n_pre=43581 n_ref_event=0 n_req=267444 n_rd=266194 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2105630 dram_eff=0.5152
bk0: 16658a 2154289i bk1: 16661a 2159648i bk2: 16640a 2153909i bk3: 16642a 2155825i bk4: 16675a 2152125i bk5: 16671a 2155898i bk6: 16676a 2156245i bk7: 16677a 2157192i bk8: 16617a 2157718i bk9: 16624a 2154772i bk10: 16607a 2153886i bk11: 16607a 2158052i bk12: 16606a 2160256i bk13: 16617a 2159589i bk14: 16603a 2155404i bk15: 16613a 2155169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837001
Row_Buffer_Locality_read = 0.839226
Row_Buffer_Locality_write = 0.363200
Bank_Level_Parallism = 2.328697
Bank_Level_Parallism_Col = 1.901330
Bank_Level_Parallism_Ready = 1.279826
write_to_read_ratio_blp_rw_average = 0.031302
GrpLevelPara = 1.740030 

BW Util details:
bwutil = 0.450307 
total_CMD = 2408968 
util_bw = 1084776 
Wasted_Col = 568287 
Wasted_Row = 233324 
Idle = 522581 

BW Util Bottlenecks: 
RCDc_limit = 562766 
RCDWRc_limit = 4802 
WTRc_limit = 27137 
RTWc_limit = 32324 
CCDLc_limit = 197977 
rwq = 0 
CCDLc_limit_alone = 194331 
WTRc_limit_alone = 25942 
RTWc_limit_alone = 29873 

Commands details: 
total_CMD = 2408968 
n_nop = 2052570 
Read = 266194 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43597 
n_pre = 43581 
n_ref = 0 
n_req = 267444 
total_req = 271194 

Dual Bus Interface Util: 
issued_total_row = 87178 
issued_total_col = 271194 
Row_Bus_Util =  0.036189 
CoL_Bus_Util = 0.112577 
Either_Row_CoL_Bus_Util = 0.147946 
Issued_on_Two_Bus_Simul_Util = 0.000819 
issued_two_Eff = 0.005539 
queue_avg = 3.988443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.98844
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052441 n_act=43629 n_pre=43613 n_ref_event=0 n_req=267410 n_rd=266160 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2102770 dram_eff=0.5158
bk0: 16658a 2154189i bk1: 16662a 2154017i bk2: 16633a 2153064i bk3: 16634a 2155386i bk4: 16672a 2151741i bk5: 16672a 2155028i bk6: 16669a 2156869i bk7: 16663a 2159247i bk8: 16614a 2156285i bk9: 16613a 2156314i bk10: 16611a 2156398i bk11: 16603a 2157873i bk12: 16609a 2157203i bk13: 16608a 2159785i bk14: 16620a 2157863i bk15: 16619a 2155707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836861
Row_Buffer_Locality_read = 0.839089
Row_Buffer_Locality_write = 0.362400
Bank_Level_Parallism = 2.331231
Bank_Level_Parallism_Col = 1.900413
Bank_Level_Parallism_Ready = 1.281472
write_to_read_ratio_blp_rw_average = 0.030463
GrpLevelPara = 1.738306 

BW Util details:
bwutil = 0.450251 
total_CMD = 2408968 
util_bw = 1084640 
Wasted_Col = 568626 
Wasted_Row = 231757 
Idle = 523945 

BW Util Bottlenecks: 
RCDc_limit = 562613 
RCDWRc_limit = 4903 
WTRc_limit = 27832 
RTWc_limit = 31457 
CCDLc_limit = 197648 
rwq = 0 
CCDLc_limit_alone = 194124 
WTRc_limit_alone = 26583 
RTWc_limit_alone = 29182 

Commands details: 
total_CMD = 2408968 
n_nop = 2052441 
Read = 266160 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43629 
n_pre = 43613 
n_ref = 0 
n_req = 267410 
total_req = 271160 

Dual Bus Interface Util: 
issued_total_row = 87242 
issued_total_col = 271160 
Row_Bus_Util =  0.036216 
CoL_Bus_Util = 0.112563 
Either_Row_CoL_Bus_Util = 0.148000 
Issued_on_Two_Bus_Simul_Util = 0.000778 
issued_two_Eff = 0.005259 
queue_avg = 4.014891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=4.01489
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052775 n_act=43447 n_pre=43431 n_ref_event=0 n_req=267427 n_rd=266177 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2105274 dram_eff=0.5152
bk0: 16673a 2153412i bk1: 16658a 2156603i bk2: 16647a 2155624i bk3: 16653a 2155695i bk4: 16677a 2153659i bk5: 16669a 2154678i bk6: 16664a 2158658i bk7: 16663a 2158615i bk8: 16622a 2154635i bk9: 16616a 2156025i bk10: 16600a 2156859i bk11: 16600a 2159628i bk12: 16612a 2156294i bk13: 16604a 2154228i bk14: 16611a 2156736i bk15: 16608a 2157980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837552
Row_Buffer_Locality_read = 0.839738
Row_Buffer_Locality_write = 0.372000
Bank_Level_Parallism = 2.329538
Bank_Level_Parallism_Col = 1.903323
Bank_Level_Parallism_Ready = 1.281434
write_to_read_ratio_blp_rw_average = 0.031429
GrpLevelPara = 1.739216 

BW Util details:
bwutil = 0.450279 
total_CMD = 2408968 
util_bw = 1084708 
Wasted_Col = 567759 
Wasted_Row = 233523 
Idle = 522978 

BW Util Bottlenecks: 
RCDc_limit = 558145 
RCDWRc_limit = 4952 
WTRc_limit = 26615 
RTWc_limit = 33174 
CCDLc_limit = 198769 
rwq = 0 
CCDLc_limit_alone = 195163 
WTRc_limit_alone = 25523 
RTWc_limit_alone = 30660 

Commands details: 
total_CMD = 2408968 
n_nop = 2052775 
Read = 266177 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43447 
n_pre = 43431 
n_ref = 0 
n_req = 267427 
total_req = 271177 

Dual Bus Interface Util: 
issued_total_row = 86878 
issued_total_col = 271177 
Row_Bus_Util =  0.036064 
CoL_Bus_Util = 0.112570 
Either_Row_CoL_Bus_Util = 0.147861 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.005228 
queue_avg = 4.002937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.00294
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052401 n_act=43623 n_pre=43607 n_ref_event=0 n_req=267429 n_rd=266179 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2107378 dram_eff=0.5147
bk0: 16656a 2153194i bk1: 16664a 2155292i bk2: 16653a 2156182i bk3: 16657a 2155459i bk4: 16664a 2151613i bk5: 16671a 2152928i bk6: 16656a 2158296i bk7: 16658a 2156573i bk8: 16617a 2155949i bk9: 16621a 2156383i bk10: 16611a 2159475i bk11: 16624a 2159099i bk12: 16605a 2153938i bk13: 16610a 2156072i bk14: 16605a 2157717i bk15: 16607a 2159252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836895
Row_Buffer_Locality_read = 0.838999
Row_Buffer_Locality_write = 0.388800
Bank_Level_Parallism = 2.325635
Bank_Level_Parallism_Col = 1.900768
Bank_Level_Parallism_Ready = 1.278256
write_to_read_ratio_blp_rw_average = 0.030679
GrpLevelPara = 1.737691 

BW Util details:
bwutil = 0.450282 
total_CMD = 2408968 
util_bw = 1084716 
Wasted_Col = 569387 
Wasted_Row = 234839 
Idle = 520026 

BW Util Bottlenecks: 
RCDc_limit = 561577 
RCDWRc_limit = 4720 
WTRc_limit = 26978 
RTWc_limit = 31699 
CCDLc_limit = 197779 
rwq = 0 
CCDLc_limit_alone = 194420 
WTRc_limit_alone = 25866 
RTWc_limit_alone = 29452 

Commands details: 
total_CMD = 2408968 
n_nop = 2052401 
Read = 266179 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43623 
n_pre = 43607 
n_ref = 0 
n_req = 267429 
total_req = 271179 

Dual Bus Interface Util: 
issued_total_row = 87230 
issued_total_col = 271179 
Row_Bus_Util =  0.036211 
CoL_Bus_Util = 0.112571 
Either_Row_CoL_Bus_Util = 0.148016 
Issued_on_Two_Bus_Simul_Util = 0.000765 
issued_two_Eff = 0.005166 
queue_avg = 3.997387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=3.99739

========= L2 cache stats =========
L2_cache_bank[0]: Access = 182083, Miss = 135697, Miss_rate = 0.745, Pending_hits = 23991, Reservation_fails = 0
L2_cache_bank[1]: Access = 181577, Miss = 135677, Miss_rate = 0.747, Pending_hits = 23709, Reservation_fails = 0
L2_cache_bank[2]: Access = 181754, Miss = 135706, Miss_rate = 0.747, Pending_hits = 23897, Reservation_fails = 0
L2_cache_bank[3]: Access = 182071, Miss = 135674, Miss_rate = 0.745, Pending_hits = 24018, Reservation_fails = 0
L2_cache_bank[4]: Access = 181562, Miss = 135673, Miss_rate = 0.747, Pending_hits = 23512, Reservation_fails = 0
L2_cache_bank[5]: Access = 181755, Miss = 135702, Miss_rate = 0.747, Pending_hits = 23672, Reservation_fails = 0
L2_cache_bank[6]: Access = 182059, Miss = 135677, Miss_rate = 0.745, Pending_hits = 23634, Reservation_fails = 0
L2_cache_bank[7]: Access = 181491, Miss = 135677, Miss_rate = 0.748, Pending_hits = 23340, Reservation_fails = 0
L2_cache_bank[8]: Access = 181664, Miss = 135710, Miss_rate = 0.747, Pending_hits = 23562, Reservation_fails = 0
L2_cache_bank[9]: Access = 182003, Miss = 135688, Miss_rate = 0.746, Pending_hits = 23802, Reservation_fails = 0
L2_cache_bank[10]: Access = 181512, Miss = 135682, Miss_rate = 0.748, Pending_hits = 23663, Reservation_fails = 0
L2_cache_bank[11]: Access = 181698, Miss = 135710, Miss_rate = 0.747, Pending_hits = 23818, Reservation_fails = 0
L2_cache_bank[12]: Access = 182031, Miss = 135699, Miss_rate = 0.745, Pending_hits = 23790, Reservation_fails = 0
L2_cache_bank[13]: Access = 181503, Miss = 135691, Miss_rate = 0.748, Pending_hits = 23442, Reservation_fails = 0
L2_cache_bank[14]: Access = 181714, Miss = 135713, Miss_rate = 0.747, Pending_hits = 23598, Reservation_fails = 0
L2_cache_bank[15]: Access = 182050, Miss = 135695, Miss_rate = 0.745, Pending_hits = 23790, Reservation_fails = 0
L2_cache_bank[16]: Access = 181521, Miss = 135686, Miss_rate = 0.747, Pending_hits = 23541, Reservation_fails = 0
L2_cache_bank[17]: Access = 181642, Miss = 135716, Miss_rate = 0.747, Pending_hits = 23601, Reservation_fails = 0
L2_cache_bank[18]: Access = 181967, Miss = 135690, Miss_rate = 0.746, Pending_hits = 23730, Reservation_fails = 0
L2_cache_bank[19]: Access = 181461, Miss = 135678, Miss_rate = 0.748, Pending_hits = 23714, Reservation_fails = 0
L2_cache_bank[20]: Access = 181718, Miss = 135710, Miss_rate = 0.747, Pending_hits = 23766, Reservation_fails = 0
L2_cache_bank[21]: Access = 182059, Miss = 135675, Miss_rate = 0.745, Pending_hits = 23979, Reservation_fails = 0
L2_cache_bank[22]: Access = 181535, Miss = 135671, Miss_rate = 0.747, Pending_hits = 23802, Reservation_fails = 0
L2_cache_bank[23]: Access = 181717, Miss = 135716, Miss_rate = 0.747, Pending_hits = 23900, Reservation_fails = 0
L2_total_cache_accesses = 4362147
L2_total_cache_misses = 3256613
L2_total_cache_miss_rate = 0.7466
L2_total_cache_pending_hits = 569271
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 518634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 569271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 799310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2394803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 569271
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 46875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4282018
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80129
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=4362147
icnt_total_pkts_simt_to_mem=4362147
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4362147
Req_Network_cycles = 939364
Req_Network_injected_packets_per_cycle =       4.6437 
Req_Network_conflicts_per_cycle =       0.7990
Req_Network_conflicts_per_cycle_util =       0.8117
Req_Bank_Level_Parallism =       4.7173
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2933
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1935

Reply_Network_injected_packets_num = 4362147
Reply_Network_cycles = 939364
Reply_Network_injected_packets_per_cycle =        4.6437
Reply_Network_conflicts_per_cycle =        2.4854
Reply_Network_conflicts_per_cycle_util =       2.5220
Reply_Bank_Level_Parallism =       4.7120
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2487
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1548
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 50 min, 32 sec (13832 sec)
gpgpu_simulation_rate = 85926 (inst/sec)
gpgpu_simulation_rate = 67 (cycle/sec)
gpgpu_silicon_slowdown = 20373134x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67678..

GPGPU-Sim PTX: cudaLaunch for 0x0x558aec462b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 1 is = 10000
Simulation cycle for kernel 1 is = 15000
Simulation cycle for kernel 1 is = 20000
Simulation cycle for kernel 1 is = 25000
Simulation cycle for kernel 1 is = 30000
Simulation cycle for kernel 1 is = 35000
Simulation cycle for kernel 1 is = 40000
Simulation cycle for kernel 1 is = 45000
Simulation cycle for kernel 1 is = 50000
Simulation cycle for kernel 1 is = 55000
Simulation cycle for kernel 1 is = 60000
Simulation cycle for kernel 1 is = 65000
Simulation cycle for kernel 1 is = 70000
Simulation cycle for kernel 1 is = 75000
Simulation cycle for kernel 1 is = 80000
Simulation cycle for kernel 1 is = 85000
Simulation cycle for kernel 1 is = 90000
Simulation cycle for kernel 1 is = 95000
Simulation cycle for kernel 1 is = 100000
Simulation cycle for kernel 1 is = 105000
Simulation cycle for kernel 1 is = 110000
Simulation cycle for kernel 1 is = 115000
Simulation cycle for kernel 1 is = 120000
Simulation cycle for kernel 1 is = 125000
Simulation cycle for kernel 1 is = 130000
Simulation cycle for kernel 1 is = 135000
Simulation cycle for kernel 1 is = 140000
Simulation cycle for kernel 1 is = 145000
Simulation cycle for kernel 1 is = 150000
Simulation cycle for kernel 1 is = 155000
Simulation cycle for kernel 1 is = 160000
Simulation cycle for kernel 1 is = 165000
Simulation cycle for kernel 1 is = 170000
Simulation cycle for kernel 1 is = 175000
Simulation cycle for kernel 1 is = 180000
Simulation cycle for kernel 1 is = 185000
Simulation cycle for kernel 1 is = 190000
Simulation cycle for kernel 1 is = 195000
Simulation cycle for kernel 1 is = 200000
Simulation cycle for kernel 1 is = 205000
Simulation cycle for kernel 1 is = 210000
Simulation cycle for kernel 1 is = 215000
Simulation cycle for kernel 1 is = 220000
Simulation cycle for kernel 1 is = 225000
Simulation cycle for kernel 1 is = 230000
Simulation cycle for kernel 1 is = 235000
Simulation cycle for kernel 1 is = 240000
Simulation cycle for kernel 1 is = 245000
Simulation cycle for kernel 1 is = 250000
Simulation cycle for kernel 1 is = 255000
Simulation cycle for kernel 1 is = 260000
Simulation cycle for kernel 1 is = 265000
Simulation cycle for kernel 1 is = 270000
Simulation cycle for kernel 1 is = 275000
Simulation cycle for kernel 1 is = 280000
Simulation cycle for kernel 1 is = 285000
Simulation cycle for kernel 1 is = 290000
Simulation cycle for kernel 1 is = 295000
Simulation cycle for kernel 1 is = 300000
Simulation cycle for kernel 1 is = 305000
Simulation cycle for kernel 1 is = 310000
Simulation cycle for kernel 1 is = 315000
Simulation cycle for kernel 1 is = 320000
Simulation cycle for kernel 1 is = 325000
Simulation cycle for kernel 1 is = 330000
Simulation cycle for kernel 1 is = 335000
Simulation cycle for kernel 1 is = 340000
Simulation cycle for kernel 1 is = 345000
Simulation cycle for kernel 1 is = 350000
Simulation cycle for kernel 1 is = 355000
Simulation cycle for kernel 1 is = 360000
Simulation cycle for kernel 1 is = 365000
Simulation cycle for kernel 1 is = 370000
Simulation cycle for kernel 1 is = 375000
Simulation cycle for kernel 1 is = 380000
Simulation cycle for kernel 1 is = 385000
Simulation cycle for kernel 1 is = 390000
Simulation cycle for kernel 1 is = 395000
Simulation cycle for kernel 1 is = 400000
Simulation cycle for kernel 1 is = 405000
Simulation cycle for kernel 1 is = 410000
Simulation cycle for kernel 1 is = 415000
Simulation cycle for kernel 1 is = 420000
Simulation cycle for kernel 1 is = 425000
Simulation cycle for kernel 1 is = 430000
Simulation cycle for kernel 1 is = 435000
Simulation cycle for kernel 1 is = 440000
Simulation cycle for kernel 1 is = 445000
Simulation cycle for kernel 1 is = 450000
Simulation cycle for kernel 1 is = 455000
Simulation cycle for kernel 1 is = 460000
Simulation cycle for kernel 1 is = 465000
Simulation cycle for kernel 1 is = 470000
Simulation cycle for kernel 1 is = 475000
Simulation cycle for kernel 1 is = 480000
Simulation cycle for kernel 1 is = 485000
Simulation cycle for kernel 1 is = 490000
Simulation cycle for kernel 1 is = 495000
Simulation cycle for kernel 1 is = 500000
Simulation cycle for kernel 1 is = 505000
Simulation cycle for kernel 1 is = 510000
Simulation cycle for kernel 1 is = 515000
Simulation cycle for kernel 1 is = 520000
Simulation cycle for kernel 1 is = 525000
Simulation cycle for kernel 1 is = 530000
Simulation cycle for kernel 1 is = 535000
Simulation cycle for kernel 1 is = 540000
Simulation cycle for kernel 1 is = 545000
Simulation cycle for kernel 1 is = 550000
Simulation cycle for kernel 1 is = 555000
Simulation cycle for kernel 1 is = 560000
Simulation cycle for kernel 1 is = 565000
Simulation cycle for kernel 1 is = 570000
Simulation cycle for kernel 1 is = 575000
Simulation cycle for kernel 1 is = 580000
Simulation cycle for kernel 1 is = 585000
Simulation cycle for kernel 1 is = 590000
Simulation cycle for kernel 1 is = 595000
Simulation cycle for kernel 1 is = 600000
Simulation cycle for kernel 1 is = 605000
Simulation cycle for kernel 1 is = 610000
Simulation cycle for kernel 1 is = 615000
Simulation cycle for kernel 1 is = 620000
Simulation cycle for kernel 1 is = 625000
Simulation cycle for kernel 1 is = 630000
Simulation cycle for kernel 1 is = 635000
Simulation cycle for kernel 1 is = 640000
Simulation cycle for kernel 1 is = 645000
Simulation cycle for kernel 1 is = 650000
Simulation cycle for kernel 1 is = 655000
Simulation cycle for kernel 1 is = 660000
Simulation cycle for kernel 1 is = 665000
Simulation cycle for kernel 1 is = 670000
Simulation cycle for kernel 1 is = 675000
Simulation cycle for kernel 1 is = 680000
Simulation cycle for kernel 1 is = 685000
Simulation cycle for kernel 1 is = 690000
Simulation cycle for kernel 1 is = 695000
Simulation cycle for kernel 1 is = 700000
Simulation cycle for kernel 1 is = 705000
Simulation cycle for kernel 1 is = 710000
Simulation cycle for kernel 1 is = 715000
Simulation cycle for kernel 1 is = 720000
Simulation cycle for kernel 1 is = 725000
Simulation cycle for kernel 1 is = 730000
Simulation cycle for kernel 1 is = 735000
Simulation cycle for kernel 1 is = 740000
Simulation cycle for kernel 1 is = 745000
Simulation cycle for kernel 1 is = 750000
Simulation cycle for kernel 1 is = 755000
Simulation cycle for kernel 1 is = 760000
Simulation cycle for kernel 1 is = 765000
Simulation cycle for kernel 1 is = 770000
Simulation cycle for kernel 1 is = 775000
Simulation cycle for kernel 1 is = 780000
Simulation cycle for kernel 1 is = 785000
Simulation cycle for kernel 1 is = 790000
Simulation cycle for kernel 1 is = 795000
Simulation cycle for kernel 1 is = 800000
Simulation cycle for kernel 1 is = 805000
Simulation cycle for kernel 1 is = 810000
Simulation cycle for kernel 1 is = 815000
Simulation cycle for kernel 1 is = 820000
Simulation cycle for kernel 1 is = 825000
Simulation cycle for kernel 1 is = 830000
Simulation cycle for kernel 1 is = 835000
Simulation cycle for kernel 1 is = 840000
Simulation cycle for kernel 1 is = 845000
Simulation cycle for kernel 1 is = 850000
Simulation cycle for kernel 1 is = 855000
Simulation cycle for kernel 1 is = 860000
Simulation cycle for kernel 1 is = 865000
Simulation cycle for kernel 1 is = 870000
Simulation cycle for kernel 1 is = 875000
Simulation cycle for kernel 1 is = 880000
Simulation cycle for kernel 1 is = 885000
Simulation cycle for kernel 1 is = 890000
Simulation cycle for kernel 1 is = 895000
Simulation cycle for kernel 1 is = 900000
Simulation cycle for kernel 1 is = 905000
Simulation cycle for kernel 1 is = 910000
Simulation cycle for kernel 1 is = 915000
Simulation cycle for kernel 1 is = 920000
Simulation cycle for kernel 1 is = 925000
Simulation cycle for kernel 1 is = 930000
Simulation cycle for kernel 1 is = 935000
Simulation cycle for kernel 1 is = 940000
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 943693
gpu_sim_insn = 1188529317
gpu_ipc =    1259.4448
gpu_tot_sim_cycle = 1883057
gpu_tot_sim_insn = 2377058634
gpu_tot_ipc =    1262.3402
gpu_tot_issued_cta = 6412
gpu_occupancy = 98.8471% 
gpu_tot_occupancy = 98.9980% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6324
partiton_level_parallism_total  =       4.6380
partiton_level_parallism_util =       4.7068
partiton_level_parallism_util_total  =       4.7121
L2_BW  =     202.3414 GB/Sec
L2_BW_total  =     202.5891 GB/Sec
gpu_total_sim_rate=89299

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 367418, Miss = 294918, Miss_rate = 0.803, Pending_hits = 71081, Reservation_fails = 21438
	L1D_cache_core[1]: Access = 362526, Miss = 284778, Miss_rate = 0.786, Pending_hits = 75528, Reservation_fails = 21103
	L1D_cache_core[2]: Access = 365930, Miss = 295178, Miss_rate = 0.807, Pending_hits = 69675, Reservation_fails = 22796
	L1D_cache_core[3]: Access = 360752, Miss = 287332, Miss_rate = 0.796, Pending_hits = 70844, Reservation_fails = 19121
	L1D_cache_core[4]: Access = 364228, Miss = 294164, Miss_rate = 0.808, Pending_hits = 68993, Reservation_fails = 18405
	L1D_cache_core[5]: Access = 367632, Miss = 295828, Miss_rate = 0.805, Pending_hits = 70417, Reservation_fails = 19030
	L1D_cache_core[6]: Access = 365930, Miss = 294814, Miss_rate = 0.806, Pending_hits = 69886, Reservation_fails = 22990
	L1D_cache_core[7]: Access = 365930, Miss = 293358, Miss_rate = 0.802, Pending_hits = 71274, Reservation_fails = 19162
	L1D_cache_core[8]: Access = 367632, Miss = 295464, Miss_rate = 0.804, Pending_hits = 71035, Reservation_fails = 19566
	L1D_cache_core[9]: Access = 367632, Miss = 295828, Miss_rate = 0.805, Pending_hits = 70447, Reservation_fails = 17176
	L1D_cache_core[10]: Access = 362526, Miss = 288054, Miss_rate = 0.795, Pending_hits = 73258, Reservation_fails = 19709
	L1D_cache_core[11]: Access = 364624, Miss = 293020, Miss_rate = 0.804, Pending_hits = 70345, Reservation_fails = 20191
	L1D_cache_core[12]: Access = 365930, Miss = 286442, Miss_rate = 0.783, Pending_hits = 77148, Reservation_fails = 18878
	L1D_cache_core[13]: Access = 359122, Miss = 284934, Miss_rate = 0.793, Pending_hits = 72687, Reservation_fails = 19537
	L1D_cache_core[14]: Access = 362526, Miss = 290966, Miss_rate = 0.803, Pending_hits = 70412, Reservation_fails = 19047
	L1D_cache_core[15]: Access = 364228, Miss = 291616, Miss_rate = 0.801, Pending_hits = 70965, Reservation_fails = 21557
	L1D_cache_core[16]: Access = 362526, Miss = 285142, Miss_rate = 0.787, Pending_hits = 74410, Reservation_fails = 19007
	L1D_cache_core[17]: Access = 360824, Miss = 288496, Miss_rate = 0.800, Pending_hits = 71089, Reservation_fails = 20771
	L1D_cache_core[18]: Access = 360824, Miss = 285220, Miss_rate = 0.790, Pending_hits = 72880, Reservation_fails = 19363
	L1D_cache_core[19]: Access = 362526, Miss = 289146, Miss_rate = 0.798, Pending_hits = 72246, Reservation_fails = 20047
	L1D_cache_core[20]: Access = 357420, Miss = 281736, Miss_rate = 0.788, Pending_hits = 74356, Reservation_fails = 19923
	L1D_cache_core[21]: Access = 360824, Miss = 287768, Miss_rate = 0.798, Pending_hits = 71198, Reservation_fails = 19909
	L1D_cache_core[22]: Access = 362526, Miss = 289510, Miss_rate = 0.799, Pending_hits = 71753, Reservation_fails = 19451
	L1D_cache_core[23]: Access = 364552, Miss = 293384, Miss_rate = 0.805, Pending_hits = 69921, Reservation_fails = 21003
	L1D_cache_core[24]: Access = 367418, Miss = 295282, Miss_rate = 0.804, Pending_hits = 70951, Reservation_fails = 18384
	L1D_cache_core[25]: Access = 362526, Miss = 288054, Miss_rate = 0.795, Pending_hits = 72699, Reservation_fails = 21992
	L1D_cache_core[26]: Access = 362526, Miss = 290602, Miss_rate = 0.802, Pending_hits = 70656, Reservation_fails = 20749
	L1D_cache_core[27]: Access = 367632, Miss = 286728, Miss_rate = 0.780, Pending_hits = 77585, Reservation_fails = 16851
	L1D_cache_core[28]: Access = 360824, Miss = 281580, Miss_rate = 0.780, Pending_hits = 75043, Reservation_fails = 21894
	L1D_cache_core[29]: Access = 362526, Miss = 292058, Miss_rate = 0.806, Pending_hits = 69261, Reservation_fails = 19741
	L1D_total_cache_accesses = 10910040
	L1D_total_cache_misses = 8701400
	L1D_total_cache_miss_rate = 0.7976
	L1D_total_cache_pending_hits = 2158043
	L1D_total_cache_reservation_fails = 598791
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18326
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2158043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2374661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 588873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6198752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2158043
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 91458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10749782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 160258

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 588873
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9918
ctas_completed 6412, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
78432, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 78840, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 78840, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 78840, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 
gpgpu_n_tot_thrd_icount = 2704104448
gpgpu_n_tot_w_icount = 84503264
gpgpu_n_stall_shd_mem = 1846446
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8573413
gpgpu_n_mem_write_global = 160258
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 67344570
gpgpu_n_store_insn = 1000000
gpgpu_n_shmem_insn = 394862720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11490304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 369
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1846077
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7075221	W0_Idle:91370	W0_Scoreboard:132033693	W1:166660	W2:167424	W3:166634	W4:166634	W5:166634	W6:167950	W7:166634	W8:166634	W9:166634	W10:166634	W11:166634	W12:166634	W13:166634	W14:373070	W15:333294	W16:333294	W17:333294	W18:333294	W19:333294	W20:333294	W21:333294	W22:333294	W23:333294	W24:333294	W25:333294	W26:333294	W27:333294	W28:333294	W29:333294	W30:333294	W31:333294	W32:76295822
single_issue_nums: WS0:20323908	WS1:21927724	WS2:21927724	WS3:20323908	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68587304 {8:8573413,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6410320 {40:160258,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 342936520 {40:8573413,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1282064 {8:160258,}
maxmflatency = 651 
max_icnt2mem_latency = 252 
maxmrqlatency = 300 
max_icnt2sh_latency = 71 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:2312314 	284954 	337741 	638564 	1987979 	735322 	118748 	2805 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1190766 	7539368 	3537 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8635734 	94391 	3546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6735775 	1457389 	450605 	84012 	5876 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1872 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8447      8461      8624      8327      8234      8038      8768      8756      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8433      8416      8338      8332      8013      8022      8803      8856      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8383      8372      8328      8495      8175      8268      8777      8642      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8318      8322      8418      8422      7943      7974      8314      8304      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8328      8333      8422      8417      7964      8046      8301      8305      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8331      8253      8397      8584      8048      7964      8584      8581      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8174      8498      8587      8572      7987      7986      8580      8357      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8318      8322      8591      8604      7979      7970      8350      8371      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8661      8657      8489      8532      8452      8385      8347      8602      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8821      8862      8310      8263      8189      8342      8582      8371      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8862      8519      8283      8614      8320      8317      8878      8365      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8521      8511      8632      8625      8320      8409      8391      8633      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.953025  6.030817  5.919795  5.936612  5.882280  5.938366  6.019442  6.019805  5.961326  5.974991  5.965234  5.963980  5.952415  5.928292  6.016766  5.959807 
dram[1]:  5.959402  5.951966  6.019615  5.949129  5.880936  5.963789  5.991577  5.987997  5.920871  5.919986  6.005747  5.968928  5.921645  5.954545  5.913167  5.960686 
dram[2]:  5.997311  5.956916  5.936102  5.955484  5.960791  5.982117  5.962547  6.014748  5.901359  5.958303  6.015296  6.013309  6.011519  6.043793  5.920646  5.968157 
dram[3]:  5.922818  5.970384  5.940853  6.025572  5.937500  5.994265  5.977293  6.011151  5.981034  5.940487  5.996771  5.972664  6.023440  5.970872  5.921698  5.978849 
dram[4]:  5.991225  5.999103  5.926864  5.973759  6.009522  6.002153  5.960421  5.955647  6.003769  5.978191  5.945422  5.942954  6.027242  6.043982  5.948128  6.018221 
dram[5]:  5.989617  6.025581  5.941051  5.991227  5.910102  5.953559  6.005208  5.963643  5.983360  6.021070  5.971786  6.030117  5.994435  6.041410  5.972421  5.933132 
dram[6]:  5.976050  5.959537  5.988362  6.004670  5.907630  6.005025  5.969502  5.956042  5.978545  5.986400  6.031396  5.975339  6.018552  6.016747  5.865658  5.999820 
dram[7]:  5.979439  5.945432  5.965573  5.912982  5.994626  5.987113  6.005384  6.029565  5.942974  5.971969  5.905190  5.982296  6.020187  6.007556  5.984212  5.972954 
dram[8]:  5.928559  6.000538  5.937300  5.942410  5.928407  5.957250  6.007904  6.026301  5.989794  5.987650  5.972679  5.979442  6.077147  5.960392  5.996224  5.980997 
dram[9]:  5.957428  6.002152  5.917139  5.978537  5.880077  5.912674  6.008085  6.106830  6.013305  5.946143  5.965222  6.003412  5.967477  6.011519  5.948476  5.951659 
dram[10]:  5.916416  5.960278  5.976943  6.013667  5.899647  5.951067  6.030107  6.017456  5.981587  5.928938  6.044838  6.024874  5.936544  5.949573  5.989050  6.023470 
dram[11]:  5.882363  5.954084  5.967523  5.990686  5.940320  5.920857  5.996413  5.975339  5.929103  5.952661  6.000538  5.996594  5.914645  5.928635  5.962831  6.052221 
average row locality = 6418437/1074628 = 5.972706
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     33292     33301     33268     33268     33269     33273     33278     33274     33289     33288     33299     33286     33249     33250     33231     33219 
dram[1]:     33303     33291     33284     33280     33279     33273     33273     33265     33287     33282     33280     33266     33254     33255     33224     33212 
dram[2]:     33294     33295     33278     33280     33286     33292     33272     33282     33283     33278     33267     33274     33250     33248     33207     33218 
dram[3]:     33293     33299     33281     33294     33280     33288     33271     33262     33268     33279     33266     33269     33256     33263     33207     33212 
dram[4]:     33290     33286     33303     33299     33289     33290     33272     33275     33287     33282     33283     33281     33259     33243     33225     33215 
dram[5]:     33293     33283     33294     33295     33303     33299     33277     33302     33281     33275     33282     33277     33245     33259     33206     33218 
dram[6]:     33271     33268     33279     33268     33289     33300     33311     33307     33278     33292     33266     33278     33265     33261     33214     33209 
dram[7]:     33278     33284     33277     33266     33302     33290     33302     33286     33293     33289     33287     33293     33250     33240     33212     33203 
dram[8]:     33278     33276     33261     33266     33294     33284     33286     33292     33293     33293     33287     33289     33250     33259     33207     33218 
dram[9]:     33280     33303     33254     33260     33280     33288     33281     33281     33286     33293     33287     33273     33244     33250     33221     33221 
dram[10]:     33316     33296     33275     33276     33291     33285     33289     33279     33301     33297     33274     33266     33249     33239     33221     33220 
dram[11]:     33288     33291     33276     33280     33284     33281     33276     33278     33292     33288     33275     33295     33250     33246     33224     33234 
total dram reads = 6388077
bank skew: 33316/33203 = 1.00
chip skew: 532389/532288 = 1.00
number of total write accesses:
dram[0]:       656       656       668       668       640       640       640       640       640       640       640       640       600       600       576       576 
dram[1]:       660       660       668       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[2]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[3]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[4]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[5]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[6]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[7]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[8]:       660       660       664       664       640       640       640       640       640       640       640       640       600       596       576       576 
dram[9]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[10]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[11]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
total dram writes = 121440
bank skew: 668/576 = 1.16
chip skew: 10124/10116 = 1.00
average mf latency per bank:
dram[0]:        464       465       465       465       464       465       463       463       463       464       463       464       465       464       465       465
dram[1]:        465       466       465       465       464       464       464       465       464       465       464       464       464       464       464       464
dram[2]:        464       465       464       464       464       465       464       464       464       464       464       464       463       464       464       464
dram[3]:        464       464       464       464       463       463       463       463       463       464       464       464       463       463       464       464
dram[4]:        465       465       464       465       463       464       463       464       464       464       464       464       463       464       464       465
dram[5]:        464       465       464       465       464       465       463       463       463       464       463       463       463       464       464       465
dram[6]:        464       465       464       464       463       463       463       464       464       465       463       464       464       464       464       465
dram[7]:        465       464       464       465       464       464       463       463       464       464       464       464       464       464       465       465
dram[8]:        464       464       465       465       463       464       463       464       464       465       464       464       463       464       464       465
dram[9]:        464       464       464       464       464       463       464       463       464       464       463       464       464       464       464       465
dram[10]:        464       464       464       464       463       463       463       463       464       464       464       465       465       464       464       464
dram[11]:        464       464       463       464       463       463       462       464       463       463       464       464       464       465       463       465
maximum mf latency per bank:
dram[0]:        539       543       612       623       620       622       523       523       519       597       518       564       607       611       573       497
dram[1]:        536       544       629       630       616       627       485       518       493       505       541       533       575       604       565       548
dram[2]:        533       543       632       626       623       633       533       530       496       555       507       494       588       609       615       529
dram[3]:        544       538       615       623       614       622       500       544       486       619       495       523       651       562       515       540
dram[4]:        542       536       613       621       626       630       496       508       536       603       534       524       543       540       525       526
dram[5]:        548       537       625       629       633       627       543       516       493       496       525       538       516       542       515       524
dram[6]:        554       549       612       619       615       621       580       555       510       555       523       544       589       620       508       531
dram[7]:        534       542       604       634       616       626       532       521       507       522       506       537       543       580       521       513
dram[8]:        543       540       615       614       616       620       523       543       550       525       509       565       495       608       520       498
dram[9]:        549       548       610       620       613       634       536       505       565       561       542       529       524       520       514       497
dram[10]:        541       539       616       623       599       614       504       506       512       528       531       539       563       495       503       516
dram[11]:        536       550       618       617       603       621       528       542       517       517       541       519       546       562       549       503

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4829037 n_nop=4111022 n_act=89691 n_pre=89675 n_ref_event=4572360550251980812 n_req=534864 n_rd=532334 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4493
n_activity=4252824 dram_eff=0.5102
bk0: 33292a 4314636i bk1: 33301a 4320665i bk2: 33268a 4311193i bk3: 33268a 4313738i bk4: 33269a 4310396i bk5: 33273a 4313632i bk6: 33278a 4320612i bk7: 33274a 4321919i bk8: 33289a 4317386i bk9: 33288a 4317124i bk10: 33299a 4313675i bk11: 33286a 4317710i bk12: 33249a 4314673i bk13: 33250a 4316702i bk14: 33231a 4319256i bk15: 33219a 4318350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832318
Row_Buffer_Locality_read = 0.834499
Row_Buffer_Locality_write = 0.373518
Bank_Level_Parallism = 2.322648
Bank_Level_Parallism_Col = 1.908204
Bank_Level_Parallism_Ready = 1.270994
write_to_read_ratio_blp_rw_average = 0.030212
GrpLevelPara = 1.731419 

BW Util details:
bwutil = 0.449327 
total_CMD = 4829037 
util_bw = 2169816 
Wasted_Col = 1175317 
Wasted_Row = 481342 
Idle = 1002562 

BW Util Bottlenecks: 
RCDc_limit = 1168337 
RCDWRc_limit = 9772 
WTRc_limit = 53772 
RTWc_limit = 62238 
CCDLc_limit = 406365 
rwq = 0 
CCDLc_limit_alone = 399262 
WTRc_limit_alone = 51495 
RTWc_limit_alone = 57412 

Commands details: 
total_CMD = 4829037 
n_nop = 4111022 
Read = 532334 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89691 
n_pre = 89675 
n_ref = 4572360550251980812 
n_req = 534864 
total_req = 542454 

Dual Bus Interface Util: 
issued_total_row = 179366 
issued_total_col = 542454 
Row_Bus_Util =  0.037143 
CoL_Bus_Util = 0.112332 
Either_Row_CoL_Bus_Util = 0.148687 
Issued_on_Two_Bus_Simul_Util = 0.000788 
issued_two_Eff = 0.005299 
queue_avg = 4.165041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.16504
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4829037 n_nop=4110797 n_act=89830 n_pre=89814 n_ref_event=0 n_req=534839 n_rd=532308 n_rd_L2_A=0 n_write=0 n_wr_bk=10124 bw_util=0.4493
n_activity=4256569 dram_eff=0.5097
bk0: 33303a 4314750i bk1: 33291a 4314581i bk2: 33284a 4319036i bk3: 33280a 4316255i bk4: 33279a 4312023i bk5: 33273a 4315933i bk6: 33273a 4315887i bk7: 33265a 4317436i bk8: 33287a 4313821i bk9: 33282a 4316173i bk10: 33280a 4316002i bk11: 33266a 4318157i bk12: 33254a 4315592i bk13: 33255a 4318057i bk14: 33224a 4314928i bk15: 33212a 4320811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832050
Row_Buffer_Locality_read = 0.834205
Row_Buffer_Locality_write = 0.378902
Bank_Level_Parallism = 2.318868
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.267001
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.449309 
total_CMD = 4829037 
util_bw = 2169728 
Wasted_Col = 1178255 
Wasted_Row = 484515 
Idle = 996539 

BW Util Bottlenecks: 
RCDc_limit = 1173599 
RCDWRc_limit = 9489 
WTRc_limit = 51706 
RTWc_limit = 64786 
CCDLc_limit = 404269 
rwq = 0 
CCDLc_limit_alone = 397001 
WTRc_limit_alone = 49452 
RTWc_limit_alone = 59772 

Commands details: 
total_CMD = 4829037 
n_nop = 4110797 
Read = 532308 
Write = 0 
L2_Alloc = 0 
L2_WB = 10124 
n_act = 89830 
n_pre = 89814 
n_ref = 0 
n_req = 534839 
total_req = 542432 

Dual Bus Interface Util: 
issued_total_row = 179644 
issued_total_col = 542432 
Row_Bus_Util =  0.037201 
CoL_Bus_Util = 0.112327 
Either_Row_CoL_Bus_Util = 0.148734 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.005341 
queue_avg = 4.180575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.18058
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4829037 n_nop=4111408 n_act=89521 n_pre=89505 n_ref_event=0 n_req=534834 n_rd=532304 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4493
n_activity=4255565 dram_eff=0.5098
bk0: 33294a 4318969i bk1: 33295a 4315891i bk2: 33278a 4312982i bk3: 33280a 4316744i bk4: 33286a 4315694i bk5: 33292a 4317464i bk6: 33272a 4314488i bk7: 33282a 4320213i bk8: 33283a 4310757i bk9: 33278a 4318010i bk10: 33267a 4315725i bk11: 33274a 4320655i bk12: 33250a 4319914i bk13: 33248a 4324450i bk14: 33207a 4315779i bk15: 33218a 4323453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832627
Row_Buffer_Locality_read = 0.834811
Row_Buffer_Locality_write = 0.373123
Bank_Level_Parallism = 2.315202
Bank_Level_Parallism_Col = 1.878962
Bank_Level_Parallism_Ready = 1.265442
write_to_read_ratio_blp_rw_average = 0.031023
GrpLevelPara = 1.725783 

BW Util details:
bwutil = 0.449302 
total_CMD = 4829037 
util_bw = 2169696 
Wasted_Col = 1178882 
Wasted_Row = 481223 
Idle = 999236 

BW Util Bottlenecks: 
RCDc_limit = 1170980 
RCDWRc_limit = 10065 
WTRc_limit = 52452 
RTWc_limit = 64655 
CCDLc_limit = 406237 
rwq = 0 
CCDLc_limit_alone = 398440 
WTRc_limit_alone = 50115 
RTWc_limit_alone = 59195 

Commands details: 
total_CMD = 4829037 
n_nop = 4111408 
Read = 532304 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89521 
n_pre = 89505 
n_ref = 0 
n_req = 534834 
total_req = 542424 

Dual Bus Interface Util: 
issued_total_row = 179026 
issued_total_col = 542424 
Row_Bus_Util =  0.037073 
CoL_Bus_Util = 0.112326 
Either_Row_CoL_Bus_Util = 0.148607 
Issued_on_Two_Bus_Simul_Util = 0.000791 
issued_two_Eff = 0.005324 
queue_avg = 4.160973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=4.16097
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4829037 n_nop=4111312 n_act=89548 n_pre=89532 n_ref_event=0 n_req=534818 n_rd=532288 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4493
n_activity=4248036 dram_eff=0.5107
bk0: 33293a 4312058i bk1: 33299a 4317759i bk2: 33281a 4312130i bk3: 33294a 4317446i bk4: 33280a 4311285i bk5: 33288a 4317487i bk6: 33271a 4315962i bk7: 33262a 4320985i bk8: 33268a 4317883i bk9: 33279a 4316532i bk10: 33266a 4314641i bk11: 33269a 4315883i bk12: 33256a 4321748i bk13: 33263a 4317861i bk14: 33207a 4317966i bk15: 33212a 4322646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832571
Row_Buffer_Locality_read = 0.834804
Row_Buffer_Locality_write = 0.362846
Bank_Level_Parallism = 2.324234
Bank_Level_Parallism_Col = 1.885074
Bank_Level_Parallism_Ready = 1.265917
write_to_read_ratio_blp_rw_average = 0.031118
GrpLevelPara = 1.732376 

BW Util details:
bwutil = 0.449289 
total_CMD = 4829037 
util_bw = 2169632 
Wasted_Col = 1172186 
Wasted_Row = 478911 
Idle = 1008308 

BW Util Bottlenecks: 
RCDc_limit = 1165220 
RCDWRc_limit = 9377 
WTRc_limit = 54135 
RTWc_limit = 65080 
CCDLc_limit = 403979 
rwq = 0 
CCDLc_limit_alone = 396571 
WTRc_limit_alone = 51822 
RTWc_limit_alone = 59985 

Commands details: 
total_CMD = 4829037 
n_nop = 4111312 
Read = 532288 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89548 
n_pre = 89532 
n_ref = 0 
n_req = 534818 
total_req = 542408 

Dual Bus Interface Util: 
issued_total_row = 179080 
issued_total_col = 542408 
Row_Bus_Util =  0.037084 
CoL_Bus_Util = 0.112322 
Either_Row_CoL_Bus_Util = 0.148627 
Issued_on_Two_Bus_Simul_Util = 0.000779 
issued_two_Eff = 0.005243 
queue_avg = 4.146410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.14641
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4829037 n_nop=4111583 n_act=89413 n_pre=89397 n_ref_event=0 n_req=534909 n_rd=532379 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4494
n_activity=4249260 dram_eff=0.5107
bk0: 33290a 4314440i bk1: 33286a 4315059i bk2: 33303a 4309880i bk3: 33299a 4316737i bk4: 33289a 4314715i bk5: 33290a 4315659i bk6: 33272a 4315176i bk7: 33275a 4316455i bk8: 33287a 4317000i bk9: 33282a 4316054i bk10: 33283a 4313035i bk11: 33281a 4315506i bk12: 33259a 4316812i bk13: 33243a 4323896i bk14: 33225a 4318933i bk15: 33215a 4323859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832852
Row_Buffer_Locality_read = 0.835046
Row_Buffer_Locality_write = 0.371146
Bank_Level_Parallism = 2.325398
Bank_Level_Parallism_Col = 1.888902
Bank_Level_Parallism_Ready = 1.272018
write_to_read_ratio_blp_rw_average = 0.030934
GrpLevelPara = 1.733845 

BW Util details:
bwutil = 0.449364 
total_CMD = 4829037 
util_bw = 2169996 
Wasted_Col = 1172058 
Wasted_Row = 479814 
Idle = 1007169 

BW Util Bottlenecks: 
RCDc_limit = 1160524 
RCDWRc_limit = 9525 
WTRc_limit = 52973 
RTWc_limit = 64972 
CCDLc_limit = 404531 
rwq = 0 
CCDLc_limit_alone = 396804 
WTRc_limit_alone = 50544 
RTWc_limit_alone = 59674 

Commands details: 
total_CMD = 4829037 
n_nop = 4111583 
Read = 532379 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89413 
n_pre = 89397 
n_ref = 0 
n_req = 534909 
total_req = 542499 

Dual Bus Interface Util: 
issued_total_row = 178810 
issued_total_col = 542499 
Row_Bus_Util =  0.037028 
CoL_Bus_Util = 0.112341 
Either_Row_CoL_Bus_Util = 0.148571 
Issued_on_Two_Bus_Simul_Util = 0.000798 
issued_two_Eff = 0.005373 
queue_avg = 4.170506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.17051
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4829037 n_nop=4111520 n_act=89414 n_pre=89398 n_ref_event=0 n_req=534919 n_rd=532389 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4494
n_activity=4248839 dram_eff=0.5107
bk0: 33293a 4313283i bk1: 33283a 4317779i bk2: 33294a 4313870i bk3: 33295a 4317423i bk4: 33303a 4309091i bk5: 33299a 4313635i bk6: 33277a 4319437i bk7: 33302a 4318473i bk8: 33281a 4315448i bk9: 33275a 4320027i bk10: 33282a 4317544i bk11: 33277a 4323630i bk12: 33245a 4319673i bk13: 33259a 4324050i bk14: 33206a 4320351i bk15: 33218a 4317783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832853
Row_Buffer_Locality_read = 0.835045
Row_Buffer_Locality_write = 0.371542
Bank_Level_Parallism = 2.318976
Bank_Level_Parallism_Col = 1.882472
Bank_Level_Parallism_Ready = 1.264482
write_to_read_ratio_blp_rw_average = 0.030685
GrpLevelPara = 1.730217 

BW Util details:
bwutil = 0.449372 
total_CMD = 4829037 
util_bw = 2170036 
Wasted_Col = 1173106 
Wasted_Row = 480653 
Idle = 1005242 

BW Util Bottlenecks: 
RCDc_limit = 1165421 
RCDWRc_limit = 9731 
WTRc_limit = 54758 
RTWc_limit = 64530 
CCDLc_limit = 403996 
rwq = 0 
CCDLc_limit_alone = 396246 
WTRc_limit_alone = 52078 
RTWc_limit_alone = 59460 

Commands details: 
total_CMD = 4829037 
n_nop = 4111520 
Read = 532389 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89414 
n_pre = 89398 
n_ref = 0 
n_req = 534919 
total_req = 542509 

Dual Bus Interface Util: 
issued_total_row = 178812 
issued_total_col = 542509 
Row_Bus_Util =  0.037028 
CoL_Bus_Util = 0.112343 
Either_Row_CoL_Bus_Util = 0.148584 
Issued_on_Two_Bus_Simul_Util = 0.000788 
issued_two_Eff = 0.005302 
queue_avg = 4.149237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14924
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4829037 n_nop=4111432 n_act=89492 n_pre=89476 n_ref_event=0 n_req=534886 n_rd=532356 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4493
n_activity=4253860 dram_eff=0.5101
bk0: 33271a 4316439i bk1: 33268a 4316572i bk2: 33279a 4316641i bk3: 33268a 4317362i bk4: 33289a 4312065i bk5: 33300a 4316585i bk6: 33311a 4316354i bk7: 33307a 4316392i bk8: 33278a 4315218i bk9: 33292a 4314342i bk10: 33266a 4318764i bk11: 33278a 4315830i bk12: 33265a 4319935i bk13: 33261a 4323617i bk14: 33214a 4311988i bk15: 33209a 4320608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832697
Row_Buffer_Locality_read = 0.834898
Row_Buffer_Locality_write = 0.369565
Bank_Level_Parallism = 2.321490
Bank_Level_Parallism_Col = 1.886354
Bank_Level_Parallism_Ready = 1.269126
write_to_read_ratio_blp_rw_average = 0.031311
GrpLevelPara = 1.733062 

BW Util details:
bwutil = 0.449345 
total_CMD = 4829037 
util_bw = 2169904 
Wasted_Col = 1173931 
Wasted_Row = 482227 
Idle = 1002975 

BW Util Bottlenecks: 
RCDc_limit = 1166458 
RCDWRc_limit = 9764 
WTRc_limit = 52080 
RTWc_limit = 65398 
CCDLc_limit = 402622 
rwq = 0 
CCDLc_limit_alone = 395089 
WTRc_limit_alone = 49837 
RTWc_limit_alone = 60108 

Commands details: 
total_CMD = 4829037 
n_nop = 4111432 
Read = 532356 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89492 
n_pre = 89476 
n_ref = 0 
n_req = 534886 
total_req = 542476 

Dual Bus Interface Util: 
issued_total_row = 178968 
issued_total_col = 542476 
Row_Bus_Util =  0.037061 
CoL_Bus_Util = 0.112336 
Either_Row_CoL_Bus_Util = 0.148602 
Issued_on_Two_Bus_Simul_Util = 0.000795 
issued_two_Eff = 0.005350 
queue_avg = 4.157755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=4.15775
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4829037 n_nop=4111253 n_act=89520 n_pre=89504 n_ref_event=0 n_req=534882 n_rd=532352 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4493
n_activity=4246681 dram_eff=0.511
bk0: 33278a 4315148i bk1: 33284a 4315330i bk2: 33277a 4313857i bk3: 33266a 4312420i bk4: 33302a 4315351i bk5: 33290a 4315361i bk6: 33302a 4316223i bk7: 33286a 4320875i bk8: 33293a 4312372i bk9: 33289a 4314729i bk10: 33287a 4309760i bk11: 33293a 4315339i bk12: 33250a 4319131i bk13: 33240a 4317896i bk14: 33212a 4318262i bk15: 33203a 4320071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832643
Row_Buffer_Locality_read = 0.834797
Row_Buffer_Locality_write = 0.379447
Bank_Level_Parallism = 2.327669
Bank_Level_Parallism_Col = 1.891677
Bank_Level_Parallism_Ready = 1.271379
write_to_read_ratio_blp_rw_average = 0.031111
GrpLevelPara = 1.735138 

BW Util details:
bwutil = 0.449342 
total_CMD = 4829037 
util_bw = 2169888 
Wasted_Col = 1169947 
Wasted_Row = 481736 
Idle = 1007466 

BW Util Bottlenecks: 
RCDc_limit = 1163340 
RCDWRc_limit = 9613 
WTRc_limit = 53678 
RTWc_limit = 63426 
CCDLc_limit = 403237 
rwq = 0 
CCDLc_limit_alone = 395232 
WTRc_limit_alone = 50984 
RTWc_limit_alone = 58115 

Commands details: 
total_CMD = 4829037 
n_nop = 4111253 
Read = 532352 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89520 
n_pre = 89504 
n_ref = 0 
n_req = 534882 
total_req = 542472 

Dual Bus Interface Util: 
issued_total_row = 179024 
issued_total_col = 542472 
Row_Bus_Util =  0.037072 
CoL_Bus_Util = 0.112335 
Either_Row_CoL_Bus_Util = 0.148639 
Issued_on_Two_Bus_Simul_Util = 0.000769 
issued_two_Eff = 0.005171 
queue_avg = 4.190868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.19087
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4829037 n_nop=4111650 n_act=89456 n_pre=89440 n_ref_event=0 n_req=534862 n_rd=532333 n_rd_L2_A=0 n_write=0 n_wr_bk=10116 bw_util=0.4493
n_activity=4245622 dram_eff=0.5111
bk0: 33278a 4312177i bk1: 33276a 4320230i bk2: 33261a 4313120i bk3: 33266a 4314493i bk4: 33294a 4310910i bk5: 33284a 4315485i bk6: 33286a 4317582i bk7: 33292a 4319294i bk8: 33293a 4314411i bk9: 33293a 4317184i bk10: 33287a 4311040i bk11: 33289a 4316224i bk12: 33250a 4322057i bk13: 33259a 4317012i bk14: 33207a 4317960i bk15: 33218a 4318642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832757
Row_Buffer_Locality_read = 0.834985
Row_Buffer_Locality_write = 0.363780
Bank_Level_Parallism = 2.324878
Bank_Level_Parallism_Col = 1.891052
Bank_Level_Parallism_Ready = 1.272739
write_to_read_ratio_blp_rw_average = 0.030713
GrpLevelPara = 1.734749 

BW Util details:
bwutil = 0.449323 
total_CMD = 4829037 
util_bw = 2169796 
Wasted_Col = 1170878 
Wasted_Row = 482511 
Idle = 1005852 

BW Util Bottlenecks: 
RCDc_limit = 1165475 
RCDWRc_limit = 9801 
WTRc_limit = 54856 
RTWc_limit = 63584 
CCDLc_limit = 402288 
rwq = 0 
CCDLc_limit_alone = 394390 
WTRc_limit_alone = 52261 
RTWc_limit_alone = 58281 

Commands details: 
total_CMD = 4829037 
n_nop = 4111650 
Read = 532333 
Write = 0 
L2_Alloc = 0 
L2_WB = 10116 
n_act = 89456 
n_pre = 89440 
n_ref = 0 
n_req = 534862 
total_req = 542449 

Dual Bus Interface Util: 
issued_total_row = 178896 
issued_total_col = 542449 
Row_Bus_Util =  0.037046 
CoL_Bus_Util = 0.112331 
Either_Row_CoL_Bus_Util = 0.148557 
Issued_on_Two_Bus_Simul_Util = 0.000820 
issued_two_Eff = 0.005517 
queue_avg = 4.183678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.18368
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4829037 n_nop=4111376 n_act=89550 n_pre=89534 n_ref_event=0 n_req=534832 n_rd=532302 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4493
n_activity=4251514 dram_eff=0.5103
bk0: 33280a 4312083i bk1: 33303a 4318594i bk2: 33254a 4311093i bk3: 33260a 4317813i bk4: 33280a 4309335i bk5: 33288a 4312192i bk6: 33281a 4317990i bk7: 33281a 4326358i bk8: 33286a 4316675i bk9: 33293a 4315341i bk10: 33287a 4314559i bk11: 33273a 4318912i bk12: 33244a 4317223i bk13: 33250a 4322359i bk14: 33221a 4315968i bk15: 33221a 4318281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832572
Row_Buffer_Locality_read = 0.834827
Row_Buffer_Locality_write = 0.358103
Bank_Level_Parallism = 2.320837
Bank_Level_Parallism_Col = 1.885332
Bank_Level_Parallism_Ready = 1.270146
write_to_read_ratio_blp_rw_average = 0.030627
GrpLevelPara = 1.729789 

BW Util details:
bwutil = 0.449300 
total_CMD = 4829037 
util_bw = 2169688 
Wasted_Col = 1175515 
Wasted_Row = 481886 
Idle = 1001948 

BW Util Bottlenecks: 
RCDc_limit = 1168541 
RCDWRc_limit = 10194 
WTRc_limit = 55614 
RTWc_limit = 63957 
CCDLc_limit = 403699 
rwq = 0 
CCDLc_limit_alone = 395845 
WTRc_limit_alone = 52813 
RTWc_limit_alone = 58904 

Commands details: 
total_CMD = 4829037 
n_nop = 4111376 
Read = 532302 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89550 
n_pre = 89534 
n_ref = 0 
n_req = 534832 
total_req = 542422 

Dual Bus Interface Util: 
issued_total_row = 179084 
issued_total_col = 542422 
Row_Bus_Util =  0.037085 
CoL_Bus_Util = 0.112325 
Either_Row_CoL_Bus_Util = 0.148614 
Issued_on_Two_Bus_Simul_Util = 0.000796 
issued_two_Eff = 0.005358 
queue_avg = 4.166329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=4.16633
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4829037 n_nop=4111373 n_act=89491 n_pre=89475 n_ref_event=0 n_req=534904 n_rd=532374 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4494
n_activity=4254964 dram_eff=0.51
bk0: 33316a 4310404i bk1: 33296a 4316552i bk2: 33275a 4313197i bk3: 33276a 4317088i bk4: 33291a 4311100i bk5: 33285a 4313851i bk6: 33289a 4321214i bk7: 33279a 4326327i bk8: 33301a 4314642i bk9: 33297a 4314095i bk10: 33274a 4318189i bk11: 33266a 4318992i bk12: 33249a 4315739i bk13: 33239a 4317295i bk14: 33221a 4318539i bk15: 33220a 4321677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832705
Row_Buffer_Locality_read = 0.834954
Row_Buffer_Locality_write = 0.359289
Bank_Level_Parallism = 2.321775
Bank_Level_Parallism_Col = 1.886324
Bank_Level_Parallism_Ready = 1.269280
write_to_read_ratio_blp_rw_average = 0.031136
GrpLevelPara = 1.730273 

BW Util details:
bwutil = 0.449360 
total_CMD = 4829037 
util_bw = 2169976 
Wasted_Col = 1172628 
Wasted_Row = 482770 
Idle = 1003663 

BW Util Bottlenecks: 
RCDc_limit = 1162131 
RCDWRc_limit = 10097 
WTRc_limit = 53991 
RTWc_limit = 65141 
CCDLc_limit = 404924 
rwq = 0 
CCDLc_limit_alone = 397145 
WTRc_limit_alone = 51695 
RTWc_limit_alone = 59658 

Commands details: 
total_CMD = 4829037 
n_nop = 4111373 
Read = 532374 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89491 
n_pre = 89475 
n_ref = 0 
n_req = 534904 
total_req = 542494 

Dual Bus Interface Util: 
issued_total_row = 178966 
issued_total_col = 542494 
Row_Bus_Util =  0.037060 
CoL_Bus_Util = 0.112340 
Either_Row_CoL_Bus_Util = 0.148614 
Issued_on_Two_Bus_Simul_Util = 0.000786 
issued_two_Eff = 0.005289 
queue_avg = 4.142862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.14286
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4829037 n_nop=4110851 n_act=89750 n_pre=89734 n_ref_event=0 n_req=534888 n_rd=532358 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4493
n_activity=4257237 dram_eff=0.5097
bk0: 33288a 4310570i bk1: 33291a 4314170i bk2: 33276a 4316579i bk3: 33280a 4319333i bk4: 33284a 4312136i bk5: 33281a 4315349i bk6: 33276a 4320745i bk7: 33278a 4320458i bk8: 33292a 4311468i bk9: 33288a 4316092i bk10: 33275a 4318143i bk11: 33295a 4319640i bk12: 33250a 4311958i bk13: 33246a 4313577i bk14: 33224a 4319611i bk15: 33234a 4321591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832215
Row_Buffer_Locality_read = 0.834377
Row_Buffer_Locality_write = 0.377470
Bank_Level_Parallism = 2.320044
Bank_Level_Parallism_Col = 1.884947
Bank_Level_Parallism_Ready = 1.268500
write_to_read_ratio_blp_rw_average = 0.030465
GrpLevelPara = 1.729982 

BW Util details:
bwutil = 0.449347 
total_CMD = 4829037 
util_bw = 2169912 
Wasted_Col = 1176742 
Wasted_Row = 483885 
Idle = 998498 

BW Util Bottlenecks: 
RCDc_limit = 1167901 
RCDWRc_limit = 9814 
WTRc_limit = 53901 
RTWc_limit = 63280 
CCDLc_limit = 404470 
rwq = 0 
CCDLc_limit_alone = 396957 
WTRc_limit_alone = 51352 
RTWc_limit_alone = 58316 

Commands details: 
total_CMD = 4829037 
n_nop = 4110851 
Read = 532358 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89750 
n_pre = 89734 
n_ref = 0 
n_req = 534888 
total_req = 542478 

Dual Bus Interface Util: 
issued_total_row = 179484 
issued_total_col = 542478 
Row_Bus_Util =  0.037168 
CoL_Bus_Util = 0.112337 
Either_Row_CoL_Bus_Util = 0.148722 
Issued_on_Two_Bus_Simul_Util = 0.000782 
issued_two_Eff = 0.005258 
queue_avg = 4.134805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=4.13481

========= L2 cache stats =========
L2_cache_bank[0]: Access = 363967, Miss = 271387, Miss_rate = 0.746, Pending_hits = 46828, Reservation_fails = 0
L2_cache_bank[1]: Access = 363768, Miss = 271367, Miss_rate = 0.746, Pending_hits = 46778, Reservation_fails = 0
L2_cache_bank[2]: Access = 364083, Miss = 271396, Miss_rate = 0.745, Pending_hits = 47057, Reservation_fails = 0
L2_cache_bank[3]: Access = 363986, Miss = 271332, Miss_rate = 0.745, Pending_hits = 47071, Reservation_fails = 0
L2_cache_bank[4]: Access = 363745, Miss = 271345, Miss_rate = 0.746, Pending_hits = 46566, Reservation_fails = 0
L2_cache_bank[5]: Access = 364080, Miss = 271375, Miss_rate = 0.745, Pending_hits = 46874, Reservation_fails = 0
L2_cache_bank[6]: Access = 363959, Miss = 271330, Miss_rate = 0.745, Pending_hits = 46570, Reservation_fails = 0
L2_cache_bank[7]: Access = 363703, Miss = 271374, Miss_rate = 0.746, Pending_hits = 46578, Reservation_fails = 0
L2_cache_bank[8]: Access = 363995, Miss = 271416, Miss_rate = 0.746, Pending_hits = 46747, Reservation_fails = 0
L2_cache_bank[9]: Access = 363903, Miss = 271379, Miss_rate = 0.746, Pending_hits = 46830, Reservation_fails = 0
L2_cache_bank[10]: Access = 363676, Miss = 271389, Miss_rate = 0.746, Pending_hits = 46679, Reservation_fails = 0
L2_cache_bank[11]: Access = 364019, Miss = 271416, Miss_rate = 0.746, Pending_hits = 46889, Reservation_fails = 0
L2_cache_bank[12]: Access = 363937, Miss = 271381, Miss_rate = 0.746, Pending_hits = 46643, Reservation_fails = 0
L2_cache_bank[13]: Access = 363710, Miss = 271391, Miss_rate = 0.746, Pending_hits = 46554, Reservation_fails = 0
L2_cache_bank[14]: Access = 364053, Miss = 271409, Miss_rate = 0.746, Pending_hits = 46927, Reservation_fails = 0
L2_cache_bank[15]: Access = 363970, Miss = 271359, Miss_rate = 0.746, Pending_hits = 46984, Reservation_fails = 0
L2_cache_bank[16]: Access = 363748, Miss = 271364, Miss_rate = 0.746, Pending_hits = 46774, Reservation_fails = 0
L2_cache_bank[17]: Access = 364006, Miss = 271385, Miss_rate = 0.746, Pending_hits = 47005, Reservation_fails = 0
L2_cache_bank[18]: Access = 363899, Miss = 271341, Miss_rate = 0.746, Pending_hits = 46969, Reservation_fails = 0
L2_cache_bank[19]: Access = 363664, Miss = 271377, Miss_rate = 0.746, Pending_hits = 46791, Reservation_fails = 0
L2_cache_bank[20]: Access = 364049, Miss = 271424, Miss_rate = 0.746, Pending_hits = 46895, Reservation_fails = 0
L2_cache_bank[21]: Access = 363979, Miss = 271366, Miss_rate = 0.746, Pending_hits = 46735, Reservation_fails = 0
L2_cache_bank[22]: Access = 363728, Miss = 271373, Miss_rate = 0.746, Pending_hits = 46594, Reservation_fails = 0
L2_cache_bank[23]: Access = 364044, Miss = 271401, Miss_rate = 0.746, Pending_hits = 46926, Reservation_fails = 0
L2_total_cache_accesses = 8733671
L2_total_cache_misses = 6513077
L2_total_cache_miss_rate = 0.7457
L2_total_cache_pending_hits = 1123264
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1062072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1123264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1598598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4789479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1123264
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35258
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8573413
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 160258
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=8733671
icnt_total_pkts_simt_to_mem=8733671
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8733671
Req_Network_cycles = 1883057
Req_Network_injected_packets_per_cycle =       4.6380 
Req_Network_conflicts_per_cycle =       0.7893
Req_Network_conflicts_per_cycle_util =       0.8019
Req_Bank_Level_Parallism =       4.7121
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2899
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1933

Reply_Network_injected_packets_num = 8733671
Reply_Network_cycles = 1883057
Reply_Network_injected_packets_per_cycle =        4.6380
Reply_Network_conflicts_per_cycle =        2.4619
Reply_Network_conflicts_per_cycle_util =       2.4983
Reply_Bank_Level_Parallism =       4.7065
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2465
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1546
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 23 min, 39 sec (26619 sec)
gpgpu_simulation_rate = 89299 (inst/sec)
gpgpu_simulation_rate = 70 (cycle/sec)
gpgpu_silicon_slowdown = 19500000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67678..

GPGPU-Sim PTX: cudaLaunch for 0x0x558aec462b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Simulation cycle for kernel 2 is = 385000
Simulation cycle for kernel 2 is = 390000
Simulation cycle for kernel 2 is = 395000
Simulation cycle for kernel 2 is = 400000
Simulation cycle for kernel 2 is = 405000
Simulation cycle for kernel 2 is = 410000
Simulation cycle for kernel 2 is = 415000
Simulation cycle for kernel 2 is = 420000
Simulation cycle for kernel 2 is = 425000
Simulation cycle for kernel 2 is = 430000
Simulation cycle for kernel 2 is = 435000
Simulation cycle for kernel 2 is = 440000
Simulation cycle for kernel 2 is = 445000
Simulation cycle for kernel 2 is = 450000
Simulation cycle for kernel 2 is = 455000
Simulation cycle for kernel 2 is = 460000
Simulation cycle for kernel 2 is = 465000
Simulation cycle for kernel 2 is = 470000
Simulation cycle for kernel 2 is = 475000
Simulation cycle for kernel 2 is = 480000
Simulation cycle for kernel 2 is = 485000
Simulation cycle for kernel 2 is = 490000
Simulation cycle for kernel 2 is = 495000
Simulation cycle for kernel 2 is = 500000
Simulation cycle for kernel 2 is = 505000
Simulation cycle for kernel 2 is = 510000
Simulation cycle for kernel 2 is = 515000
Simulation cycle for kernel 2 is = 520000
Simulation cycle for kernel 2 is = 525000
Simulation cycle for kernel 2 is = 530000
Simulation cycle for kernel 2 is = 535000
Simulation cycle for kernel 2 is = 540000
Simulation cycle for kernel 2 is = 545000
Simulation cycle for kernel 2 is = 550000
Simulation cycle for kernel 2 is = 555000
Simulation cycle for kernel 2 is = 560000
Simulation cycle for kernel 2 is = 565000
Simulation cycle for kernel 2 is = 570000
Simulation cycle for kernel 2 is = 575000
Simulation cycle for kernel 2 is = 580000
Simulation cycle for kernel 2 is = 585000
Simulation cycle for kernel 2 is = 590000
Simulation cycle for kernel 2 is = 595000
Simulation cycle for kernel 2 is = 600000
Simulation cycle for kernel 2 is = 605000
Simulation cycle for kernel 2 is = 610000
Simulation cycle for kernel 2 is = 615000
Simulation cycle for kernel 2 is = 620000
Simulation cycle for kernel 2 is = 625000
Simulation cycle for kernel 2 is = 630000
Simulation cycle for kernel 2 is = 635000
Simulation cycle for kernel 2 is = 640000
Simulation cycle for kernel 2 is = 645000
Simulation cycle for kernel 2 is = 650000
Simulation cycle for kernel 2 is = 655000
Simulation cycle for kernel 2 is = 660000
Simulation cycle for kernel 2 is = 665000
Simulation cycle for kernel 2 is = 670000
Simulation cycle for kernel 2 is = 675000
Simulation cycle for kernel 2 is = 680000
Simulation cycle for kernel 2 is = 685000
Simulation cycle for kernel 2 is = 690000
Simulation cycle for kernel 2 is = 695000
Simulation cycle for kernel 2 is = 700000
Simulation cycle for kernel 2 is = 705000
Simulation cycle for kernel 2 is = 710000
Simulation cycle for kernel 2 is = 715000
Simulation cycle for kernel 2 is = 720000
Simulation cycle for kernel 2 is = 725000
Simulation cycle for kernel 2 is = 730000
Simulation cycle for kernel 2 is = 735000
Simulation cycle for kernel 2 is = 740000
Simulation cycle for kernel 2 is = 745000
Simulation cycle for kernel 2 is = 750000
Simulation cycle for kernel 2 is = 755000
Simulation cycle for kernel 2 is = 760000
Simulation cycle for kernel 2 is = 765000
Simulation cycle for kernel 2 is = 770000
Simulation cycle for kernel 2 is = 775000
Simulation cycle for kernel 2 is = 780000
Simulation cycle for kernel 2 is = 785000
Simulation cycle for kernel 2 is = 790000
Simulation cycle for kernel 2 is = 795000
Simulation cycle for kernel 2 is = 800000
Simulation cycle for kernel 2 is = 805000
Simulation cycle for kernel 2 is = 810000
Simulation cycle for kernel 2 is = 815000
Simulation cycle for kernel 2 is = 820000
Simulation cycle for kernel 2 is = 825000
Simulation cycle for kernel 2 is = 830000
Simulation cycle for kernel 2 is = 835000
Simulation cycle for kernel 2 is = 840000
Simulation cycle for kernel 2 is = 845000
Simulation cycle for kernel 2 is = 850000
Simulation cycle for kernel 2 is = 855000
Simulation cycle for kernel 2 is = 860000
Simulation cycle for kernel 2 is = 865000
Simulation cycle for kernel 2 is = 870000
Simulation cycle for kernel 2 is = 875000
Simulation cycle for kernel 2 is = 880000
Simulation cycle for kernel 2 is = 885000
Simulation cycle for kernel 2 is = 890000
Simulation cycle for kernel 2 is = 895000
Simulation cycle for kernel 2 is = 900000
Simulation cycle for kernel 2 is = 905000
Simulation cycle for kernel 2 is = 910000
Simulation cycle for kernel 2 is = 915000
Simulation cycle for kernel 2 is = 920000
Simulation cycle for kernel 2 is = 925000
Simulation cycle for kernel 2 is = 930000
Simulation cycle for kernel 2 is = 935000
Simulation cycle for kernel 2 is = 940000
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 943481
gpu_sim_insn = 1188529317
gpu_ipc =    1259.7278
gpu_tot_sim_cycle = 2826538
gpu_tot_sim_insn = 3565587951
gpu_tot_ipc =    1261.4683
gpu_tot_issued_cta = 9618
gpu_occupancy = 99.0434% 
gpu_tot_occupancy = 99.0132% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6322
partiton_level_parallism_total  =       4.6361
partiton_level_parallism_util =       4.6990
partiton_level_parallism_util_total  =       4.7077
L2_BW  =     202.3359 GB/Sec
L2_BW_total  =     202.5046 GB/Sec
gpu_total_sim_rate=90819

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 551234, Miss = 442286, Miss_rate = 0.802, Pending_hits = 106979, Reservation_fails = 31947
	L1D_cache_core[1]: Access = 546342, Miss = 432874, Miss_rate = 0.792, Pending_hits = 110706, Reservation_fails = 30759
	L1D_cache_core[2]: Access = 548044, Miss = 442260, Miss_rate = 0.807, Pending_hits = 103971, Reservation_fails = 31855
	L1D_cache_core[3]: Access = 539462, Miss = 428382, Miss_rate = 0.794, Pending_hits = 106323, Reservation_fails = 26792
	L1D_cache_core[4]: Access = 546342, Miss = 441610, Miss_rate = 0.808, Pending_hits = 103126, Reservation_fails = 28685
	L1D_cache_core[5]: Access = 546342, Miss = 439426, Miss_rate = 0.804, Pending_hits = 105002, Reservation_fails = 29875
	L1D_cache_core[6]: Access = 548044, Miss = 438620, Miss_rate = 0.800, Pending_hits = 106981, Reservation_fails = 31836
	L1D_cache_core[7]: Access = 544640, Miss = 436956, Miss_rate = 0.802, Pending_hits = 105782, Reservation_fails = 28165
	L1D_cache_core[8]: Access = 551448, Miss = 442832, Miss_rate = 0.803, Pending_hits = 106834, Reservation_fails = 29143
	L1D_cache_core[9]: Access = 551448, Miss = 443924, Miss_rate = 0.805, Pending_hits = 105625, Reservation_fails = 28777
	L1D_cache_core[10]: Access = 541236, Miss = 430924, Miss_rate = 0.796, Pending_hits = 108509, Reservation_fails = 30630
	L1D_cache_core[11]: Access = 548368, Miss = 438496, Miss_rate = 0.800, Pending_hits = 107993, Reservation_fails = 29994
	L1D_cache_core[12]: Access = 547830, Miss = 431158, Miss_rate = 0.787, Pending_hits = 113793, Reservation_fails = 28510
	L1D_cache_core[13]: Access = 542938, Miss = 432666, Miss_rate = 0.797, Pending_hits = 108207, Reservation_fails = 30733
	L1D_cache_core[14]: Access = 545036, Miss = 437996, Miss_rate = 0.804, Pending_hits = 105346, Reservation_fails = 29137
	L1D_cache_core[15]: Access = 548044, Miss = 438256, Miss_rate = 0.800, Pending_hits = 107491, Reservation_fails = 31607
	L1D_cache_core[16]: Access = 546342, Miss = 433238, Miss_rate = 0.793, Pending_hits = 109542, Reservation_fails = 28637
	L1D_cache_core[17]: Access = 537832, Miss = 430716, Miss_rate = 0.801, Pending_hits = 105316, Reservation_fails = 29856
	L1D_cache_core[18]: Access = 542938, Miss = 432666, Miss_rate = 0.797, Pending_hits = 107013, Reservation_fails = 30030
	L1D_cache_core[19]: Access = 539534, Miss = 425178, Miss_rate = 0.788, Pending_hits = 112174, Reservation_fails = 30056
	L1D_cache_core[20]: Access = 541236, Miss = 428012, Miss_rate = 0.791, Pending_hits = 110094, Reservation_fails = 27846
	L1D_cache_core[21]: Access = 544640, Miss = 435500, Miss_rate = 0.800, Pending_hits = 106576, Reservation_fails = 28674
	L1D_cache_core[22]: Access = 544640, Miss = 436956, Miss_rate = 0.802, Pending_hits = 105886, Reservation_fails = 29894
	L1D_cache_core[23]: Access = 541560, Miss = 430508, Miss_rate = 0.795, Pending_hits = 107949, Reservation_fails = 31126
	L1D_cache_core[24]: Access = 551234, Miss = 442286, Miss_rate = 0.802, Pending_hits = 107001, Reservation_fails = 29186
	L1D_cache_core[25]: Access = 542938, Miss = 430846, Miss_rate = 0.794, Pending_hits = 109587, Reservation_fails = 33927
	L1D_cache_core[26]: Access = 546342, Miss = 436514, Miss_rate = 0.799, Pending_hits = 108003, Reservation_fails = 30834
	L1D_cache_core[27]: Access = 551448, Miss = 430820, Miss_rate = 0.781, Pending_hits = 115296, Reservation_fails = 27473
	L1D_cache_core[28]: Access = 542938, Miss = 427570, Miss_rate = 0.788, Pending_hits = 110624, Reservation_fails = 32501
	L1D_cache_core[29]: Access = 544640, Miss = 436228, Miss_rate = 0.801, Pending_hits = 105473, Reservation_fails = 28007
	L1D_total_cache_accesses = 16365060
	L1D_total_cache_misses = 13055704
	L1D_total_cache_miss_rate = 0.7978
	L1D_total_cache_pending_hits = 3233202
	L1D_total_cache_reservation_fails = 896492
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3233202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3563164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 881750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9300543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3233202
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 137189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16124673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240387

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 881750
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14742
ctas_completed 9618, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
117852, 138510, 138510, 138510, 138510, 138510, 138510, 118260, 118260, 138510, 138510, 138510, 138510, 138510, 138510, 118260, 118260, 138510, 138510, 138510, 138510, 138510, 138510, 118260, 118260, 138510, 138510, 138510, 138510, 138510, 138510, 118260, 
gpgpu_n_tot_thrd_icount = 4056156672
gpgpu_n_tot_w_icount = 126754896
gpgpu_n_stall_shd_mem = 2769657
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12863707
gpgpu_n_mem_write_global = 240387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 101016855
gpgpu_n_store_insn = 1500000
gpgpu_n_shmem_insn = 592294080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17235456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 544
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2769113
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10581515	W0_Idle:137059	W0_Scoreboard:198299842	W1:249990	W2:251136	W3:249951	W4:249951	W5:249951	W6:251925	W7:249951	W8:249951	W9:249951	W10:249951	W11:249951	W12:249951	W13:249951	W14:559605	W15:499941	W16:499941	W17:499941	W18:499941	W19:499941	W20:499941	W21:499941	W22:499941	W23:499941	W24:499941	W25:499941	W26:499941	W27:499941	W28:499941	W29:499941	W30:499941	W31:499941	W32:114443733
single_issue_nums: WS0:30485862	WS1:32891586	WS2:32891586	WS3:30485862	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 102909656 {8:12863707,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9615480 {40:240387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 514548280 {40:12863707,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1923096 {8:240387,}
maxmflatency = 651 
max_icnt2mem_latency = 252 
maxmrqlatency = 300 
max_icnt2sh_latency = 76 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:3370458 	417025 	502298 	963511 	3011060 	1164205 	195185 	4368 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1789728 	11309230 	5136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12958535 	140419 	5140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10133826 	2172218 	665898 	123966 	8149 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2811 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8546      8551      8802      8788      8783      8757      8768      8756      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8579      8557      8585      8586      8597      8549      8803      8856      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8383      8372      8629      8495      8552      8562      8777      8642      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8318      8322      8436      8440      8574      8560      8384      8374      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8328      8503      8439      8417      8560      8641      8378      8382      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8561      8615      8397      8584      8693      8479      8584      8581      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8620      8562      8587      8572      8470      8542      8628      8618      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8572      8731      8591      8604      8554      8566      8622      8371      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8721      8721      8489      8532      8564      8710      8347      8602      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8895      8910      8449      8263      8729      8727      8582      8371      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8900      8884      8563      8614      8835      8906      8878      8365      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8738      8789      8632      8625      8934      8934      8391      8633      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.910277  5.954863  5.867947  5.874019  5.863009  5.870125  5.959453  5.947081  5.879090  5.894650  5.839758  5.875894  5.844388  5.822785  5.924241  5.898905 
dram[1]:  5.886300  5.907616  5.927052  5.884936  5.826941  5.918083  5.916411  5.901296  5.862823  5.862690  5.900188  5.896905  5.811428  5.849644  5.875762  5.891959 
dram[2]:  5.892953  5.873554  5.894638  5.901824  5.891930  5.897578  5.897035  5.920151  5.820156  5.884715  5.960390  5.954729  5.860566  5.907152  5.875616  5.911192 
dram[3]:  5.873671  5.916539  5.876011  5.945360  5.878078  5.898129  5.880883  5.910141  5.867026  5.860082  5.903853  5.892064  5.907752  5.879953  5.865941  5.900271 
dram[4]:  5.936680  5.949680  5.897943  5.917984  5.919943  5.939476  5.886684  5.880704  5.848245  5.873126  5.862238  5.875733  5.905687  5.891774  5.889646  5.953897 
dram[5]:  5.913392  5.955666  5.871780  5.930802  5.852059  5.913690  5.909605  5.892857  5.876231  5.895566  5.880103  5.891161  5.883595  5.873741  5.909670  5.907473 
dram[6]:  5.875190  5.856460  5.940270  5.918871  5.866402  5.897683  5.891825  5.888941  5.893722  5.893054  5.913972  5.875073  5.854108  5.871810  5.840345  5.924569 
dram[7]:  5.878759  5.878671  5.889894  5.859682  5.912393  5.893604  5.898247  5.917356  5.845867  5.876714  5.810269  5.868985  5.905194  5.881732  5.895870  5.883748 
dram[8]:  5.875336  5.915911  5.861738  5.881117  5.855191  5.871398  5.893840  5.920534  5.865045  5.877975  5.863844  5.875190  5.929517  5.890860  5.887335  5.875616 
dram[9]:  5.934790  5.943124  5.845310  5.874019  5.828159  5.880249  5.894755  5.963479  5.908330  5.859663  5.840965  5.878635  5.875645  5.879559  5.873433  5.876891 
dram[10]:  5.870941  5.926406  5.896953  5.890129  5.862137  5.942034  5.905996  5.907023  5.895956  5.873624  5.893029  5.884363  5.831686  5.851523  5.898447  5.925169 
dram[11]:  5.879579  5.898568  5.905878  5.912961  5.898000  5.879193  5.901919  5.904924  5.863993  5.856459  5.872906  5.855892  5.816916  5.862823  5.855975  5.929163 
average row locality = 9628120/1634985 = 5.888813
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     50014     50019     49877     49876     49877     49885     49879     49882     49891     49894     49906     49899     49901     49902     49897     49895 
dram[1]:     50022     50015     49884     49876     49895     49898     49872     49862     49893     49886     49888     49866     49903     49911     49903     49889 
dram[2]:     50014     50013     49882     49890     49918     49913     49873     49880     49889     49886     49869     49875     49904     49895     49891     49893 
dram[3]:     50014     50014     49894     49915     49900     49900     49871     49878     49882     49893     49866     49872     49906     49917     49874     49884 
dram[4]:     50007     50004     49916     49903     49896     49907     49891     49893     49897     49893     49888     49880     49918     49901     49888     49881 
dram[5]:     50006     49996     49899     49893     49918     49914     49903     49920     49896     49890     49882     49882     49902     49913     49885     49890 
dram[6]:     49981     49979     49878     49875     49906     49908     49923     49922     49892     49904     49875     49892     49921     49919     49887     49881 
dram[7]:     49988     49999     49877     49866     49903     49891     49901     49880     49900     49906     49891     49887     49903     49892     49880     49877 
dram[8]:     49994     49986     49866     49867     49898     49890     49893     49901     49912     49905     49890     49893     49902     49905     49884     49890 
dram[9]:     49992     50015     49860     49877     49888     49895     49889     49889     49904     49907     49893     49893     49893     49897     49889     49895 
dram[10]:     50021     50005     49884     49879     49893     49887     49896     49887     49911     49909     49892     49883     49897     49892     49896     49891 
dram[11]:     49996     49999     49889     49890     49893     49886     49885     49881     49903     49903     49897     49904     49898     49895     49902     49906 
total dram reads = 9582060
bank skew: 50022/49860 = 1.00
chip skew: 798589/798441 = 1.00
number of total write accesses:
dram[0]:       988       984       988       988       960       960       960       960       960       960       960       960       952       952       912       912 
dram[1]:       988       988       988       984       960       960       960       960       960       960       960       960       952       952       916       912 
dram[2]:       988       988       984       984       960       960       960       960       960       960       960       960       956       956       912       912 
dram[3]:       988       988       984       984       960       960       960       960       960       960       960       960       956       956       908       908 
dram[4]:       988       988       984       984       960       960       960       960       960       960       960       960       956       952       908       908 
dram[5]:       984       984       984       984       960       960       960       960       960       960       960       960       952       948       916       916 
dram[6]:       984       984       984       984       960       960       960       960       960       960       960       960       948       952       916       916 
dram[7]:       984       984       984       984       960       960       960       960       960       960       960       960       952       952       916       916 
dram[8]:       984       984       984       984       960       960       960       960       960       960       960       960       952       952       916       916 
dram[9]:       984       984       984       984       960       960       960       960       960       960       960       960       952       952       916       916 
dram[10]:       984       980       984       984       960       960       960       960       960       960       960       960       952       952       916       920 
dram[11]:       980       980       984       984       960       960       960       960       960       960       960       960       952       952       924       924 
total dram writes = 184240
bank skew: 988/908 = 1.09
chip skew: 15360/15348 = 1.00
average mf latency per bank:
dram[0]:        465       465       466       466       464       465       464       464       464       465       465       465       465       465       465       465
dram[1]:        465       466       465       466       464       465       464       465       465       465       465       465       464       465       464       465
dram[2]:        465       466       465       465       464       465       465       464       464       464       464       464       464       464       465       465
dram[3]:        465       465       466       466       464       465       464       464       464       464       465       465       463       463       465       464
dram[4]:        465       465       465       466       465       464       463       465       464       465       464       465       463       464       464       465
dram[5]:        465       465       465       465       464       465       464       464       464       465       464       464       464       464       464       464
dram[6]:        465       466       465       465       464       464       464       465       465       465       464       465       464       465       464       465
dram[7]:        465       465       464       466       464       464       463       464       464       464       465       465       464       465       465       466
dram[8]:        465       466       466       466       464       464       464       464       464       465       464       464       464       464       465       465
dram[9]:        465       465       466       466       464       465       464       464       464       464       463       464       464       464       464       465
dram[10]:        464       464       465       465       464       464       464       465       464       464       463       465       464       464       464       464
dram[11]:        465       465       464       464       464       464       464       464       464       464       464       464       464       464       464       464
maximum mf latency per bank:
dram[0]:        539       543       619       627       620       622       523       523       519       597       518       579       607       611       573       497
dram[1]:        552       549       634       632       616       627       485       518       493       532       549       590       575       604       565       548
dram[2]:        533       543       632       626       623       633       533       530       521       555       507       502       590       609       615       529
dram[3]:        544       554       615       623       614       622       518       544       486       619       495       523       651       587       515       540
dram[4]:        542       536       627       627       626       630       549       508       536       603       534       524       572       570       525       526
dram[5]:        548       537       625       629       633       627       543       521       507       496       525       538       562       596       521       524
dram[6]:        554       550       614       619       615       621       580       555       510       555       523       544       589       620       509       531
dram[7]:        540       542       614       634       616       626       532       522       507       522       506       537       543       580       521       513
dram[8]:        543       540       615       619       616       620       523       543       550       525       509       565       532       608       520       498
dram[9]:        549       548       610       620       613       634       536       505       565       561       542       529       524       524       565       506
dram[10]:        541       539       616       623       599       614       504       506       512       543       531       539       563       548       503       516
dram[11]:        536       550       618       621       603       621       528       542       517       533       551       525       546       577       549       533

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7248563 n_nop=6167849 n_act=136249 n_pre=136233 n_ref_event=4572360550251980812 n_req=802333 n_rd=798494 n_rd_L2_A=0 n_write=0 n_wr_bk=15356 bw_util=0.4491
n_activity=6412547 dram_eff=0.5077
bk0: 50014a 6473598i bk1: 50019a 6479668i bk2: 49877a 6470210i bk3: 49876a 6473846i bk4: 49877a 6471559i bk5: 49885a 6474868i bk6: 49879a 6481027i bk7: 49882a 6483075i bk8: 49891a 6478276i bk9: 49894a 6480744i bk10: 49906a 6469793i bk11: 49899a 6476517i bk12: 49901a 6470225i bk13: 49902a 6473406i bk14: 49897a 6476389i bk15: 49895a 6476417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830189
Row_Buffer_Locality_read = 0.832369
Row_Buffer_Locality_write = 0.376661
Bank_Level_Parallism = 2.313541
Bank_Level_Parallism_Col = 1.885478
Bank_Level_Parallism_Ready = 1.257889
write_to_read_ratio_blp_rw_average = 0.030394
GrpLevelPara = 1.727245 

BW Util details:
bwutil = 0.449110 
total_CMD = 7248563 
util_bw = 3255400 
Wasted_Col = 1796710 
Wasted_Row = 732835 
Idle = 1463618 

BW Util Bottlenecks: 
RCDc_limit = 1790229 
RCDWRc_limit = 14841 
WTRc_limit = 82406 
RTWc_limit = 96349 
CCDLc_limit = 612945 
rwq = 0 
CCDLc_limit_alone = 601611 
WTRc_limit_alone = 78853 
RTWc_limit_alone = 88568 

Commands details: 
total_CMD = 7248563 
n_nop = 6167849 
Read = 798494 
Write = 0 
L2_Alloc = 0 
L2_WB = 15356 
n_act = 136249 
n_pre = 136233 
n_ref = 4572360550251980812 
n_req = 802333 
total_req = 813850 

Dual Bus Interface Util: 
issued_total_row = 272482 
issued_total_col = 813850 
Row_Bus_Util =  0.037591 
CoL_Bus_Util = 0.112277 
Either_Row_CoL_Bus_Util = 0.149094 
Issued_on_Two_Bus_Simul_Util = 0.000775 
issued_two_Eff = 0.005198 
queue_avg = 4.297214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.29721
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7248563 n_nop=6167573 n_act=136396 n_pre=136380 n_ref_event=0 n_req=802303 n_rd=798463 n_rd_L2_A=0 n_write=0 n_wr_bk=15360 bw_util=0.4491
n_activity=6415246 dram_eff=0.5074
bk0: 50022a 6472444i bk1: 50015a 6473964i bk2: 49884a 6477030i bk3: 49876a 6475357i bk4: 49895a 6471002i bk5: 49898a 6477477i bk6: 49872a 6474622i bk7: 49862a 6475103i bk8: 49893a 6472992i bk9: 49886a 6477792i bk10: 49888a 6473606i bk11: 49866a 6479581i bk12: 49903a 6469604i bk13: 49911a 6476348i bk14: 49903a 6472496i bk15: 49889a 6476242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829999
Row_Buffer_Locality_read = 0.832136
Row_Buffer_Locality_write = 0.385677
Bank_Level_Parallism = 2.311750
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.258058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.449095 
total_CMD = 7248563 
util_bw = 3255292 
Wasted_Col = 1801136 
Wasted_Row = 736606 
Idle = 1455529 

BW Util Bottlenecks: 
RCDc_limit = 1796251 
RCDWRc_limit = 14340 
WTRc_limit = 80264 
RTWc_limit = 98561 
CCDLc_limit = 609852 
rwq = 0 
CCDLc_limit_alone = 598521 
WTRc_limit_alone = 76652 
RTWc_limit_alone = 90842 

Commands details: 
total_CMD = 7248563 
n_nop = 6167573 
Read = 798463 
Write = 0 
L2_Alloc = 0 
L2_WB = 15360 
n_act = 136396 
n_pre = 136380 
n_ref = 0 
n_req = 802303 
total_req = 813823 

Dual Bus Interface Util: 
issued_total_row = 272776 
issued_total_col = 813823 
Row_Bus_Util =  0.037632 
CoL_Bus_Util = 0.112274 
Either_Row_CoL_Bus_Util = 0.149132 
Issued_on_Two_Bus_Simul_Util = 0.000774 
issued_two_Eff = 0.005189 
queue_avg = 4.317150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.31715
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7248563 n_nop=6168246 n_act=136076 n_pre=136060 n_ref_event=0 n_req=802325 n_rd=798485 n_rd_L2_A=0 n_write=0 n_wr_bk=15360 bw_util=0.4491
n_activity=6409320 dram_eff=0.5079
bk0: 50014a 6472192i bk1: 50013a 6471739i bk2: 49882a 6472650i bk3: 49890a 6478239i bk4: 49918a 6475858i bk5: 49913a 6477397i bk6: 49873a 6473710i bk7: 49880a 6479167i bk8: 49889a 6467036i bk9: 49886a 6478495i bk10: 49869a 6478452i bk11: 49875a 6484114i bk12: 49904a 6472016i bk13: 49895a 6478030i bk14: 49891a 6471925i bk15: 49893a 6483090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830403
Row_Buffer_Locality_read = 0.832583
Row_Buffer_Locality_write = 0.377083
Bank_Level_Parallism = 2.312309
Bank_Level_Parallism_Col = 1.869845
Bank_Level_Parallism_Ready = 1.256141
write_to_read_ratio_blp_rw_average = 0.031329
GrpLevelPara = 1.725602 

BW Util details:
bwutil = 0.449107 
total_CMD = 7248563 
util_bw = 3255380 
Wasted_Col = 1797138 
Wasted_Row = 732328 
Idle = 1463717 

BW Util Bottlenecks: 
RCDc_limit = 1790056 
RCDWRc_limit = 15115 
WTRc_limit = 80907 
RTWc_limit = 99669 
CCDLc_limit = 612452 
rwq = 0 
CCDLc_limit_alone = 600617 
WTRc_limit_alone = 77304 
RTWc_limit_alone = 91437 

Commands details: 
total_CMD = 7248563 
n_nop = 6168246 
Read = 798485 
Write = 0 
L2_Alloc = 0 
L2_WB = 15360 
n_act = 136076 
n_pre = 136060 
n_ref = 0 
n_req = 802325 
total_req = 813845 

Dual Bus Interface Util: 
issued_total_row = 272136 
issued_total_col = 813845 
Row_Bus_Util =  0.037543 
CoL_Bus_Util = 0.112277 
Either_Row_CoL_Bus_Util = 0.149039 
Issued_on_Two_Bus_Simul_Util = 0.000781 
issued_two_Eff = 0.005243 
queue_avg = 4.309884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=4.30988
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7248563 n_nop=6167903 n_act=136200 n_pre=136184 n_ref_event=0 n_req=802318 n_rd=798480 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4491
n_activity=6406515 dram_eff=0.5081
bk0: 50014a 6470339i bk1: 50014a 6478060i bk2: 49894a 6468670i bk3: 49915a 6478143i bk4: 49900a 6470050i bk5: 49900a 6476722i bk6: 49871a 6474064i bk7: 49878a 6481053i bk8: 49882a 6473996i bk9: 49893a 6476470i bk10: 49866a 6472636i bk11: 49872a 6474564i bk12: 49906a 6476489i bk13: 49917a 6473063i bk14: 49874a 6474131i bk15: 49884a 6481342i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830247
Row_Buffer_Locality_read = 0.832437
Row_Buffer_Locality_write = 0.374674
Bank_Level_Parallism = 2.316827
Bank_Level_Parallism_Col = 1.871588
Bank_Level_Parallism_Ready = 1.256050
write_to_read_ratio_blp_rw_average = 0.031434
GrpLevelPara = 1.728490 

BW Util details:
bwutil = 0.449100 
total_CMD = 7248563 
util_bw = 3255328 
Wasted_Col = 1794693 
Wasted_Row = 730770 
Idle = 1467772 

BW Util Bottlenecks: 
RCDc_limit = 1789147 
RCDWRc_limit = 14054 
WTRc_limit = 82963 
RTWc_limit = 99243 
CCDLc_limit = 611508 
rwq = 0 
CCDLc_limit_alone = 599888 
WTRc_limit_alone = 79296 
RTWc_limit_alone = 91290 

Commands details: 
total_CMD = 7248563 
n_nop = 6167903 
Read = 798480 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 136200 
n_pre = 136184 
n_ref = 0 
n_req = 802318 
total_req = 813832 

Dual Bus Interface Util: 
issued_total_row = 272384 
issued_total_col = 813832 
Row_Bus_Util =  0.037578 
CoL_Bus_Util = 0.112275 
Either_Row_CoL_Bus_Util = 0.149086 
Issued_on_Two_Bus_Simul_Util = 0.000766 
issued_two_Eff = 0.005141 
queue_avg = 4.302182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.30218
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7248563 n_nop=6168321 n_act=135965 n_pre=135949 n_ref_event=0 n_req=802400 n_rd=798563 n_rd_L2_A=0 n_write=0 n_wr_bk=15348 bw_util=0.4491
n_activity=6410720 dram_eff=0.5078
bk0: 50007a 6474916i bk1: 50004a 6476313i bk2: 49916a 6470784i bk3: 49903a 6477703i bk4: 49896a 6473866i bk5: 49907a 6478877i bk6: 49891a 6475485i bk7: 49893a 6477326i bk8: 49897a 6472792i bk9: 49893a 6474568i bk10: 49888a 6469576i bk11: 49880a 6473570i bk12: 49918a 6473286i bk13: 49901a 6478610i bk14: 49888a 6475928i bk15: 49881a 6483675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830557
Row_Buffer_Locality_read = 0.832708
Row_Buffer_Locality_write = 0.382851
Bank_Level_Parallism = 2.313854
Bank_Level_Parallism_Col = 1.872593
Bank_Level_Parallism_Ready = 1.259443
write_to_read_ratio_blp_rw_average = 0.031050
GrpLevelPara = 1.728957 

BW Util details:
bwutil = 0.449143 
total_CMD = 7248563 
util_bw = 3255644 
Wasted_Col = 1794886 
Wasted_Row = 734170 
Idle = 1463863 

BW Util Bottlenecks: 
RCDc_limit = 1783804 
RCDWRc_limit = 14324 
WTRc_limit = 81962 
RTWc_limit = 98767 
CCDLc_limit = 611084 
rwq = 0 
CCDLc_limit_alone = 599092 
WTRc_limit_alone = 78062 
RTWc_limit_alone = 90675 

Commands details: 
total_CMD = 7248563 
n_nop = 6168321 
Read = 798563 
Write = 0 
L2_Alloc = 0 
L2_WB = 15348 
n_act = 135965 
n_pre = 135949 
n_ref = 0 
n_req = 802400 
total_req = 813911 

Dual Bus Interface Util: 
issued_total_row = 271914 
issued_total_col = 813911 
Row_Bus_Util =  0.037513 
CoL_Bus_Util = 0.112286 
Either_Row_CoL_Bus_Util = 0.149028 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.005168 
queue_avg = 4.317546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.31755
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7248563 n_nop=6168095 n_act=136072 n_pre=136056 n_ref_event=0 n_req=802426 n_rd=798589 n_rd_L2_A=0 n_write=0 n_wr_bk=15348 bw_util=0.4492
n_activity=6409094 dram_eff=0.508
bk0: 50006a 6472191i bk1: 49996a 6478835i bk2: 49899a 6472719i bk3: 49893a 6479620i bk4: 49918a 6468113i bk5: 49914a 6476571i bk6: 49903a 6476528i bk7: 49920a 6477738i bk8: 49896a 6473325i bk9: 49890a 6479233i bk10: 49882a 6474727i bk11: 49882a 6479386i bk12: 49902a 6475166i bk13: 49913a 6478791i bk14: 49885a 6476810i bk15: 49890a 6477634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830429
Row_Buffer_Locality_read = 0.832597
Row_Buffer_Locality_write = 0.379203
Bank_Level_Parallism = 2.312187
Bank_Level_Parallism_Col = 1.869382
Bank_Level_Parallism_Ready = 1.254574
write_to_read_ratio_blp_rw_average = 0.030995
GrpLevelPara = 1.727535 

BW Util details:
bwutil = 0.449158 
total_CMD = 7248563 
util_bw = 3255748 
Wasted_Col = 1795328 
Wasted_Row = 733352 
Idle = 1464135 

BW Util Bottlenecks: 
RCDc_limit = 1789229 
RCDWRc_limit = 15075 
WTRc_limit = 83850 
RTWc_limit = 98195 
CCDLc_limit = 610491 
rwq = 0 
CCDLc_limit_alone = 598604 
WTRc_limit_alone = 79856 
RTWc_limit_alone = 90302 

Commands details: 
total_CMD = 7248563 
n_nop = 6168095 
Read = 798589 
Write = 0 
L2_Alloc = 0 
L2_WB = 15348 
n_act = 136072 
n_pre = 136056 
n_ref = 0 
n_req = 802426 
total_req = 813937 

Dual Bus Interface Util: 
issued_total_row = 272128 
issued_total_col = 813937 
Row_Bus_Util =  0.037542 
CoL_Bus_Util = 0.112289 
Either_Row_CoL_Bus_Util = 0.149060 
Issued_on_Two_Bus_Simul_Util = 0.000772 
issued_two_Eff = 0.005180 
queue_avg = 4.296845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.29684
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7248563 n_nop=6167801 n_act=136289 n_pre=136273 n_ref_event=0 n_req=802380 n_rd=798543 n_rd_L2_A=0 n_write=0 n_wr_bk=15348 bw_util=0.4491
n_activity=6413241 dram_eff=0.5076
bk0: 49981a 6473060i bk1: 49979a 6472371i bk2: 49878a 6478004i bk3: 49875a 6476415i bk4: 49906a 6472720i bk5: 49908a 6475325i bk6: 49923a 6475665i bk7: 49922a 6476238i bk8: 49892a 6474942i bk9: 49904a 6474045i bk10: 49875a 6475528i bk11: 49892a 6473005i bk12: 49921a 6471100i bk13: 49919a 6475385i bk14: 49887a 6472255i bk15: 49881a 6479554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830149
Row_Buffer_Locality_read = 0.832290
Row_Buffer_Locality_write = 0.384676
Bank_Level_Parallism = 2.314450
Bank_Level_Parallism_Col = 1.871863
Bank_Level_Parallism_Ready = 1.259064
write_to_read_ratio_blp_rw_average = 0.030963
GrpLevelPara = 1.728632 

BW Util details:
bwutil = 0.449132 
total_CMD = 7248563 
util_bw = 3255564 
Wasted_Col = 1798947 
Wasted_Row = 733873 
Idle = 1460179 

BW Util Bottlenecks: 
RCDc_limit = 1791092 
RCDWRc_limit = 14435 
WTRc_limit = 79262 
RTWc_limit = 98634 
CCDLc_limit = 609213 
rwq = 0 
CCDLc_limit_alone = 597865 
WTRc_limit_alone = 75781 
RTWc_limit_alone = 90767 

Commands details: 
total_CMD = 7248563 
n_nop = 6167801 
Read = 798543 
Write = 0 
L2_Alloc = 0 
L2_WB = 15348 
n_act = 136289 
n_pre = 136273 
n_ref = 0 
n_req = 802380 
total_req = 813891 

Dual Bus Interface Util: 
issued_total_row = 272562 
issued_total_col = 813891 
Row_Bus_Util =  0.037602 
CoL_Bus_Util = 0.112283 
Either_Row_CoL_Bus_Util = 0.149100 
Issued_on_Two_Bus_Simul_Util = 0.000785 
issued_two_Eff = 0.005266 
queue_avg = 4.306844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.30684
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7248563 n_nop=6167477 n_act=136424 n_pre=136408 n_ref_event=0 n_req=802279 n_rd=798441 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4491
n_activity=6404812 dram_eff=0.5082
bk0: 49988a 6470539i bk1: 49999a 6473419i bk2: 49877a 6471838i bk3: 49866a 6472649i bk4: 49903a 6474261i bk5: 49891a 6475915i bk6: 49901a 6474658i bk7: 49880a 6481813i bk8: 49900a 6471097i bk9: 49906a 6474740i bk10: 49891a 6465687i bk11: 49887a 6474808i bk12: 49903a 6474264i bk13: 49892a 6472701i bk14: 49880a 6473004i bk15: 49877a 6475079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829959
Row_Buffer_Locality_read = 0.832095
Row_Buffer_Locality_write = 0.385617
Bank_Level_Parallism = 2.319116
Bank_Level_Parallism_Col = 1.875331
Bank_Level_Parallism_Ready = 1.259361
write_to_read_ratio_blp_rw_average = 0.031047
GrpLevelPara = 1.729677 

BW Util details:
bwutil = 0.449078 
total_CMD = 7248563 
util_bw = 3255172 
Wasted_Col = 1795383 
Wasted_Row = 732553 
Idle = 1465455 

BW Util Bottlenecks: 
RCDc_limit = 1789941 
RCDWRc_limit = 14594 
WTRc_limit = 82744 
RTWc_limit = 97344 
CCDLc_limit = 610505 
rwq = 0 
CCDLc_limit_alone = 598669 
WTRc_limit_alone = 78758 
RTWc_limit_alone = 89494 

Commands details: 
total_CMD = 7248563 
n_nop = 6167477 
Read = 798441 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 136424 
n_pre = 136408 
n_ref = 0 
n_req = 802279 
total_req = 813793 

Dual Bus Interface Util: 
issued_total_row = 272832 
issued_total_col = 813793 
Row_Bus_Util =  0.037639 
CoL_Bus_Util = 0.112270 
Either_Row_CoL_Bus_Util = 0.149145 
Issued_on_Two_Bus_Simul_Util = 0.000764 
issued_two_Eff = 0.005124 
queue_avg = 4.325473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.32547
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7248563 n_nop=6167754 n_act=136366 n_pre=136350 n_ref_event=0 n_req=802314 n_rd=798476 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4491
n_activity=6405347 dram_eff=0.5082
bk0: 49994a 6470990i bk1: 49986a 6478656i bk2: 49866a 6471287i bk3: 49867a 6474107i bk4: 49898a 6470415i bk5: 49890a 6475040i bk6: 49893a 6476081i bk7: 49901a 6479252i bk8: 49912a 6471691i bk9: 49905a 6478093i bk10: 49890a 6469672i bk11: 49893a 6474191i bk12: 49902a 6474930i bk13: 49905a 6476361i bk14: 49884a 6472376i bk15: 49890a 6474537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830039
Row_Buffer_Locality_read = 0.832205
Row_Buffer_Locality_write = 0.379364
Bank_Level_Parallism = 2.315544
Bank_Level_Parallism_Col = 1.873292
Bank_Level_Parallism_Ready = 1.260283
write_to_read_ratio_blp_rw_average = 0.030553
GrpLevelPara = 1.728214 

BW Util details:
bwutil = 0.449098 
total_CMD = 7248563 
util_bw = 3255312 
Wasted_Col = 1796655 
Wasted_Row = 734677 
Idle = 1461919 

BW Util Bottlenecks: 
RCDc_limit = 1793284 
RCDWRc_limit = 14837 
WTRc_limit = 83240 
RTWc_limit = 95229 
CCDLc_limit = 609446 
rwq = 0 
CCDLc_limit_alone = 597780 
WTRc_limit_alone = 79490 
RTWc_limit_alone = 87313 

Commands details: 
total_CMD = 7248563 
n_nop = 6167754 
Read = 798476 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 136366 
n_pre = 136350 
n_ref = 0 
n_req = 802314 
total_req = 813828 

Dual Bus Interface Util: 
issued_total_row = 272716 
issued_total_col = 813828 
Row_Bus_Util =  0.037623 
CoL_Bus_Util = 0.112274 
Either_Row_CoL_Bus_Util = 0.149107 
Issued_on_Two_Bus_Simul_Util = 0.000791 
issued_two_Eff = 0.005306 
queue_avg = 4.315925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=4.31593
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7248563 n_nop=6167689 n_act=136345 n_pre=136329 n_ref_event=0 n_req=802314 n_rd=798476 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4491
n_activity=6414430 dram_eff=0.5075
bk0: 49992a 6473325i bk1: 50015a 6480304i bk2: 49860a 6470223i bk3: 49877a 6477265i bk4: 49888a 6469397i bk5: 49895a 6474520i bk6: 49889a 6474677i bk7: 49889a 6487053i bk8: 49904a 6476112i bk9: 49907a 6476397i bk10: 49893a 6470275i bk11: 49893a 6478373i bk12: 49893a 6473399i bk13: 49897a 6479343i bk14: 49889a 6474226i bk15: 49895a 6478879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830065
Row_Buffer_Locality_read = 0.832240
Row_Buffer_Locality_write = 0.377540
Bank_Level_Parallism = 2.308161
Bank_Level_Parallism_Col = 1.865546
Bank_Level_Parallism_Ready = 1.256178
write_to_read_ratio_blp_rw_average = 0.030219
GrpLevelPara = 1.721571 

BW Util details:
bwutil = 0.449098 
total_CMD = 7248563 
util_bw = 3255312 
Wasted_Col = 1804416 
Wasted_Row = 734033 
Idle = 1454802 

BW Util Bottlenecks: 
RCDc_limit = 1797989 
RCDWRc_limit = 15083 
WTRc_limit = 84642 
RTWc_limit = 95765 
CCDLc_limit = 612801 
rwq = 0 
CCDLc_limit_alone = 600988 
WTRc_limit_alone = 80391 
RTWc_limit_alone = 88203 

Commands details: 
total_CMD = 7248563 
n_nop = 6167689 
Read = 798476 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 136345 
n_pre = 136329 
n_ref = 0 
n_req = 802314 
total_req = 813828 

Dual Bus Interface Util: 
issued_total_row = 272674 
issued_total_col = 813828 
Row_Bus_Util =  0.037618 
CoL_Bus_Util = 0.112274 
Either_Row_CoL_Bus_Util = 0.149116 
Issued_on_Two_Bus_Simul_Util = 0.000776 
issued_two_Eff = 0.005207 
queue_avg = 4.298493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.29849
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7248563 n_nop=6167787 n_act=136209 n_pre=136193 n_ref_event=0 n_req=802361 n_rd=798523 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4491
n_activity=6420402 dram_eff=0.5071
bk0: 50021a 6469605i bk1: 50005a 6478790i bk2: 49884a 6473496i bk3: 49879a 6476879i bk4: 49893a 6471610i bk5: 49887a 6479619i bk6: 49896a 6479984i bk7: 49887a 6487069i bk8: 49911a 6476611i bk9: 49909a 6478998i bk10: 49892a 6474349i bk11: 49883a 6476426i bk12: 49897a 6471818i bk13: 49892a 6476006i bk14: 49896a 6475482i bk15: 49891a 6479944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830245
Row_Buffer_Locality_read = 0.832427
Row_Buffer_Locality_write = 0.376238
Bank_Level_Parallism = 2.306902
Bank_Level_Parallism_Col = 1.866287
Bank_Level_Parallism_Ready = 1.255400
write_to_read_ratio_blp_rw_average = 0.030900
GrpLevelPara = 1.723571 

BW Util details:
bwutil = 0.449124 
total_CMD = 7248563 
util_bw = 3255500 
Wasted_Col = 1800362 
Wasted_Row = 737621 
Idle = 1455080 

BW Util Bottlenecks: 
RCDc_limit = 1790925 
RCDWRc_limit = 14919 
WTRc_limit = 83236 
RTWc_limit = 98229 
CCDLc_limit = 613580 
rwq = 0 
CCDLc_limit_alone = 602009 
WTRc_limit_alone = 79780 
RTWc_limit_alone = 90114 

Commands details: 
total_CMD = 7248563 
n_nop = 6167787 
Read = 798523 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 136209 
n_pre = 136193 
n_ref = 0 
n_req = 802361 
total_req = 813875 

Dual Bus Interface Util: 
issued_total_row = 272402 
issued_total_col = 813875 
Row_Bus_Util =  0.037580 
CoL_Bus_Util = 0.112281 
Either_Row_CoL_Bus_Util = 0.149102 
Issued_on_Two_Bus_Simul_Util = 0.000759 
issued_two_Eff = 0.005090 
queue_avg = 4.273892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=4.27389
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7248563 n_nop=6167339 n_act=136442 n_pre=136426 n_ref_event=0 n_req=802367 n_rd=798527 n_rd_L2_A=0 n_write=0 n_wr_bk=15360 bw_util=0.4491
n_activity=6418908 dram_eff=0.5072
bk0: 49996a 6470421i bk1: 49999a 6473901i bk2: 49889a 6477398i bk3: 49890a 6480992i bk4: 49893a 6472566i bk5: 49886a 6477773i bk6: 49885a 6480297i bk7: 49881a 6483534i bk8: 49903a 6473562i bk9: 49903a 6476514i bk10: 49897a 6475231i bk11: 49904a 6477407i bk12: 49898a 6467653i bk13: 49895a 6471529i bk14: 49902a 6474595i bk15: 49906a 6479550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829956
Row_Buffer_Locality_read = 0.832085
Row_Buffer_Locality_write = 0.387240
Bank_Level_Parallism = 2.308379
Bank_Level_Parallism_Col = 1.866076
Bank_Level_Parallism_Ready = 1.255671
write_to_read_ratio_blp_rw_average = 0.030391
GrpLevelPara = 1.723294 

BW Util details:
bwutil = 0.449130 
total_CMD = 7248563 
util_bw = 3255548 
Wasted_Col = 1804580 
Wasted_Row = 735372 
Idle = 1453063 

BW Util Bottlenecks: 
RCDc_limit = 1794513 
RCDWRc_limit = 14632 
WTRc_limit = 84265 
RTWc_limit = 96861 
CCDLc_limit = 613619 
rwq = 0 
CCDLc_limit_alone = 601901 
WTRc_limit_alone = 80268 
RTWc_limit_alone = 89140 

Commands details: 
total_CMD = 7248563 
n_nop = 6167339 
Read = 798527 
Write = 0 
L2_Alloc = 0 
L2_WB = 15360 
n_act = 136442 
n_pre = 136426 
n_ref = 0 
n_req = 802367 
total_req = 813887 

Dual Bus Interface Util: 
issued_total_row = 272868 
issued_total_col = 813887 
Row_Bus_Util =  0.037644 
CoL_Bus_Util = 0.112283 
Either_Row_CoL_Bus_Util = 0.149164 
Issued_on_Two_Bus_Simul_Util = 0.000763 
issued_two_Eff = 0.005115 
queue_avg = 4.270568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.27057

========= L2 cache stats =========
L2_cache_bank[0]: Access = 546146, Miss = 407058, Miss_rate = 0.745, Pending_hits = 70061, Reservation_fails = 0
L2_cache_bank[1]: Access = 546057, Miss = 407064, Miss_rate = 0.745, Pending_hits = 70208, Reservation_fails = 0
L2_cache_bank[2]: Access = 545930, Miss = 407080, Miss_rate = 0.746, Pending_hits = 70267, Reservation_fails = 0
L2_cache_bank[3]: Access = 546119, Miss = 407015, Miss_rate = 0.745, Pending_hits = 70445, Reservation_fails = 0
L2_cache_bank[4]: Access = 545997, Miss = 407052, Miss_rate = 0.746, Pending_hits = 70089, Reservation_fails = 0
L2_cache_bank[5]: Access = 545932, Miss = 407057, Miss_rate = 0.746, Pending_hits = 70376, Reservation_fails = 0
L2_cache_bank[6]: Access = 546118, Miss = 407019, Miss_rate = 0.745, Pending_hits = 69963, Reservation_fails = 0
L2_cache_bank[7]: Access = 546002, Miss = 407085, Miss_rate = 0.746, Pending_hits = 70073, Reservation_fails = 0
L2_cache_bank[8]: Access = 545869, Miss = 407113, Miss_rate = 0.746, Pending_hits = 70029, Reservation_fails = 0
L2_cache_bank[9]: Access = 546073, Miss = 407074, Miss_rate = 0.745, Pending_hits = 70341, Reservation_fails = 0
L2_cache_bank[10]: Access = 545979, Miss = 407103, Miss_rate = 0.746, Pending_hits = 70218, Reservation_fails = 0
L2_cache_bank[11]: Access = 545890, Miss = 407110, Miss_rate = 0.746, Pending_hits = 70156, Reservation_fails = 0
L2_cache_bank[12]: Access = 546079, Miss = 407075, Miss_rate = 0.745, Pending_hits = 69855, Reservation_fails = 0
L2_cache_bank[13]: Access = 545983, Miss = 407092, Miss_rate = 0.746, Pending_hits = 69995, Reservation_fails = 0
L2_cache_bank[14]: Access = 545924, Miss = 407055, Miss_rate = 0.746, Pending_hits = 70350, Reservation_fails = 0
L2_cache_bank[15]: Access = 546133, Miss = 407010, Miss_rate = 0.745, Pending_hits = 70636, Reservation_fails = 0
L2_cache_bank[16]: Access = 546029, Miss = 407051, Miss_rate = 0.745, Pending_hits = 70573, Reservation_fails = 0
L2_cache_bank[17]: Access = 545845, Miss = 407049, Miss_rate = 0.746, Pending_hits = 70603, Reservation_fails = 0
L2_cache_bank[18]: Access = 546033, Miss = 407020, Miss_rate = 0.745, Pending_hits = 70558, Reservation_fails = 0
L2_cache_bank[19]: Access = 545946, Miss = 407080, Miss_rate = 0.746, Pending_hits = 70506, Reservation_fails = 0
L2_cache_bank[20]: Access = 545910, Miss = 407102, Miss_rate = 0.746, Pending_hits = 70290, Reservation_fails = 0
L2_cache_bank[21]: Access = 546147, Miss = 407045, Miss_rate = 0.745, Pending_hits = 70237, Reservation_fails = 0
L2_cache_bank[22]: Access = 546034, Miss = 407075, Miss_rate = 0.746, Pending_hits = 70029, Reservation_fails = 0
L2_cache_bank[23]: Access = 545919, Miss = 407076, Miss_rate = 0.746, Pending_hits = 70090, Reservation_fails = 0
L2_total_cache_accesses = 13104094
L2_total_cache_misses = 9769560
L2_total_cache_miss_rate = 0.7455
L2_total_cache_pending_hits = 1685948
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1595699
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1685948
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2397911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7184149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1685948
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52887
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 140625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12863707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=13104094
icnt_total_pkts_simt_to_mem=13104094
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13104094
Req_Network_cycles = 2826538
Req_Network_injected_packets_per_cycle =       4.6361 
Req_Network_conflicts_per_cycle =       0.7837
Req_Network_conflicts_per_cycle_util =       0.7958
Req_Bank_Level_Parallism =       4.7077
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2869
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1932

Reply_Network_injected_packets_num = 13104094
Reply_Network_cycles = 2826538
Reply_Network_injected_packets_per_cycle =        4.6361
Reply_Network_conflicts_per_cycle =        2.4411
Reply_Network_conflicts_per_cycle_util =       2.4762
Reply_Bank_Level_Parallism =       4.7028
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2434
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1545
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 54 min, 20 sec (39260 sec)
gpgpu_simulation_rate = 90819 (inst/sec)
gpgpu_simulation_rate = 71 (cycle/sec)
gpgpu_silicon_slowdown = 19225352x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67678..

GPGPU-Sim PTX: cudaLaunch for 0x0x558aec462b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 3 is = 10000
Simulation cycle for kernel 3 is = 15000
Simulation cycle for kernel 3 is = 20000
Simulation cycle for kernel 3 is = 25000
Simulation cycle for kernel 3 is = 30000
Simulation cycle for kernel 3 is = 35000
Simulation cycle for kernel 3 is = 40000
Simulation cycle for kernel 3 is = 45000
Simulation cycle for kernel 3 is = 50000
Simulation cycle for kernel 3 is = 55000
Simulation cycle for kernel 3 is = 60000
Simulation cycle for kernel 3 is = 65000
Simulation cycle for kernel 3 is = 70000
Simulation cycle for kernel 3 is = 75000
Simulation cycle for kernel 3 is = 80000
Simulation cycle for kernel 3 is = 85000
Simulation cycle for kernel 3 is = 90000
Simulation cycle for kernel 3 is = 95000
Simulation cycle for kernel 3 is = 100000
Simulation cycle for kernel 3 is = 105000
Simulation cycle for kernel 3 is = 110000
Simulation cycle for kernel 3 is = 115000
Simulation cycle for kernel 3 is = 120000
Simulation cycle for kernel 3 is = 125000
Simulation cycle for kernel 3 is = 130000
Simulation cycle for kernel 3 is = 135000
Simulation cycle for kernel 3 is = 140000
Simulation cycle for kernel 3 is = 145000
Simulation cycle for kernel 3 is = 150000
Simulation cycle for kernel 3 is = 155000
Simulation cycle for kernel 3 is = 160000
Simulation cycle for kernel 3 is = 165000
Simulation cycle for kernel 3 is = 170000
Simulation cycle for kernel 3 is = 175000
Simulation cycle for kernel 3 is = 180000
Simulation cycle for kernel 3 is = 185000
Simulation cycle for kernel 3 is = 190000
Simulation cycle for kernel 3 is = 195000
Simulation cycle for kernel 3 is = 200000
Simulation cycle for kernel 3 is = 205000
Simulation cycle for kernel 3 is = 210000
Simulation cycle for kernel 3 is = 215000
Simulation cycle for kernel 3 is = 220000
Simulation cycle for kernel 3 is = 225000
Simulation cycle for kernel 3 is = 230000
Simulation cycle for kernel 3 is = 235000
Simulation cycle for kernel 3 is = 240000
Simulation cycle for kernel 3 is = 245000
Simulation cycle for kernel 3 is = 250000
Simulation cycle for kernel 3 is = 255000
Simulation cycle for kernel 3 is = 260000
Simulation cycle for kernel 3 is = 265000
Simulation cycle for kernel 3 is = 270000
Simulation cycle for kernel 3 is = 275000
Simulation cycle for kernel 3 is = 280000
Simulation cycle for kernel 3 is = 285000
Simulation cycle for kernel 3 is = 290000
Simulation cycle for kernel 3 is = 295000
Simulation cycle for kernel 3 is = 300000
Simulation cycle for kernel 3 is = 305000
Simulation cycle for kernel 3 is = 310000
Simulation cycle for kernel 3 is = 315000
Simulation cycle for kernel 3 is = 320000
Simulation cycle for kernel 3 is = 325000
Simulation cycle for kernel 3 is = 330000
Simulation cycle for kernel 3 is = 335000
Simulation cycle for kernel 3 is = 340000
Simulation cycle for kernel 3 is = 345000
Simulation cycle for kernel 3 is = 350000
Simulation cycle for kernel 3 is = 355000
Simulation cycle for kernel 3 is = 360000
Simulation cycle for kernel 3 is = 365000
Simulation cycle for kernel 3 is = 370000
Simulation cycle for kernel 3 is = 375000
Simulation cycle for kernel 3 is = 380000
Simulation cycle for kernel 3 is = 385000
Simulation cycle for kernel 3 is = 390000
Simulation cycle for kernel 3 is = 395000
Simulation cycle for kernel 3 is = 400000
Simulation cycle for kernel 3 is = 405000
Simulation cycle for kernel 3 is = 410000
Simulation cycle for kernel 3 is = 415000
Simulation cycle for kernel 3 is = 420000
Simulation cycle for kernel 3 is = 425000
Simulation cycle for kernel 3 is = 430000
Simulation cycle for kernel 3 is = 435000
Simulation cycle for kernel 3 is = 440000
Simulation cycle for kernel 3 is = 445000
Simulation cycle for kernel 3 is = 450000
Simulation cycle for kernel 3 is = 455000
Simulation cycle for kernel 3 is = 460000
Simulation cycle for kernel 3 is = 465000
Simulation cycle for kernel 3 is = 470000
Simulation cycle for kernel 3 is = 475000
Simulation cycle for kernel 3 is = 480000
Simulation cycle for kernel 3 is = 485000
Simulation cycle for kernel 3 is = 490000
Simulation cycle for kernel 3 is = 495000
Simulation cycle for kernel 3 is = 500000
Simulation cycle for kernel 3 is = 505000
Simulation cycle for kernel 3 is = 510000
Simulation cycle for kernel 3 is = 515000
Simulation cycle for kernel 3 is = 520000
Simulation cycle for kernel 3 is = 525000
Simulation cycle for kernel 3 is = 530000
Simulation cycle for kernel 3 is = 535000
Simulation cycle for kernel 3 is = 540000
Simulation cycle for kernel 3 is = 545000
Simulation cycle for kernel 3 is = 550000
Simulation cycle for kernel 3 is = 555000
Simulation cycle for kernel 3 is = 560000
Simulation cycle for kernel 3 is = 565000
Simulation cycle for kernel 3 is = 570000
Simulation cycle for kernel 3 is = 575000
Simulation cycle for kernel 3 is = 580000
Simulation cycle for kernel 3 is = 585000
Simulation cycle for kernel 3 is = 590000
Simulation cycle for kernel 3 is = 595000
Simulation cycle for kernel 3 is = 600000
Simulation cycle for kernel 3 is = 605000
Simulation cycle for kernel 3 is = 610000
Simulation cycle for kernel 3 is = 615000
Simulation cycle for kernel 3 is = 620000
Simulation cycle for kernel 3 is = 625000
Simulation cycle for kernel 3 is = 630000
Simulation cycle for kernel 3 is = 635000
Simulation cycle for kernel 3 is = 640000
Simulation cycle for kernel 3 is = 645000
Simulation cycle for kernel 3 is = 650000
Simulation cycle for kernel 3 is = 655000
Simulation cycle for kernel 3 is = 660000
Simulation cycle for kernel 3 is = 665000
Simulation cycle for kernel 3 is = 670000
Simulation cycle for kernel 3 is = 675000
Simulation cycle for kernel 3 is = 680000
Simulation cycle for kernel 3 is = 685000
Simulation cycle for kernel 3 is = 690000
Simulation cycle for kernel 3 is = 695000
Simulation cycle for kernel 3 is = 700000
Simulation cycle for kernel 3 is = 705000
Simulation cycle for kernel 3 is = 710000
Simulation cycle for kernel 3 is = 715000
Simulation cycle for kernel 3 is = 720000
Simulation cycle for kernel 3 is = 725000
Simulation cycle for kernel 3 is = 730000
Simulation cycle for kernel 3 is = 735000
Simulation cycle for kernel 3 is = 740000
Simulation cycle for kernel 3 is = 745000
Simulation cycle for kernel 3 is = 750000
Simulation cycle for kernel 3 is = 755000
Simulation cycle for kernel 3 is = 760000
Simulation cycle for kernel 3 is = 765000
Simulation cycle for kernel 3 is = 770000
Simulation cycle for kernel 3 is = 775000
Simulation cycle for kernel 3 is = 780000
Simulation cycle for kernel 3 is = 785000
Simulation cycle for kernel 3 is = 790000
Simulation cycle for kernel 3 is = 795000
Simulation cycle for kernel 3 is = 800000
Simulation cycle for kernel 3 is = 805000
Simulation cycle for kernel 3 is = 810000
Simulation cycle for kernel 3 is = 815000
Simulation cycle for kernel 3 is = 820000
Simulation cycle for kernel 3 is = 825000
Simulation cycle for kernel 3 is = 830000
Simulation cycle for kernel 3 is = 835000
Simulation cycle for kernel 3 is = 840000
Simulation cycle for kernel 3 is = 845000
Simulation cycle for kernel 3 is = 850000
Simulation cycle for kernel 3 is = 855000
Simulation cycle for kernel 3 is = 860000
Simulation cycle for kernel 3 is = 865000
Simulation cycle for kernel 3 is = 870000
Simulation cycle for kernel 3 is = 875000
Simulation cycle for kernel 3 is = 880000
Simulation cycle for kernel 3 is = 885000
Simulation cycle for kernel 3 is = 890000
Simulation cycle for kernel 3 is = 895000
Simulation cycle for kernel 3 is = 900000
Simulation cycle for kernel 3 is = 905000
Simulation cycle for kernel 3 is = 910000
Simulation cycle for kernel 3 is = 915000
Simulation cycle for kernel 3 is = 920000
Simulation cycle for kernel 3 is = 925000
Simulation cycle for kernel 3 is = 930000
Simulation cycle for kernel 3 is = 935000
Simulation cycle for kernel 3 is = 940000
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 940110
gpu_sim_insn = 1188529317
gpu_ipc =    1264.2449
gpu_tot_sim_cycle = 3766648
gpu_tot_sim_insn = 4754117268
gpu_tot_ipc =    1262.1613
gpu_tot_issued_cta = 12824
gpu_occupancy = 99.1219% 
gpu_tot_occupancy = 99.0403% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6198
partiton_level_parallism_total  =       4.6320
partiton_level_parallism_util =       4.6907
partiton_level_parallism_util_total  =       4.7034
L2_BW  =     201.7946 GB/Sec
L2_BW_total  =     202.3274 GB/Sec
gpu_total_sim_rate=89252

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 728242, Miss = 575042, Miss_rate = 0.790, Pending_hits = 145481, Reservation_fails = 41154
	L1D_cache_core[1]: Access = 730158, Miss = 579878, Miss_rate = 0.794, Pending_hits = 146822, Reservation_fails = 42428
	L1D_cache_core[2]: Access = 731860, Miss = 589628, Miss_rate = 0.806, Pending_hits = 139788, Reservation_fails = 43039
	L1D_cache_core[3]: Access = 721576, Miss = 575828, Miss_rate = 0.798, Pending_hits = 140456, Reservation_fails = 35944
	L1D_cache_core[4]: Access = 730158, Miss = 589706, Miss_rate = 0.808, Pending_hits = 138294, Reservation_fails = 37593
	L1D_cache_core[5]: Access = 730158, Miss = 586066, Miss_rate = 0.803, Pending_hits = 141566, Reservation_fails = 38355
	L1D_cache_core[6]: Access = 725052, Miss = 577928, Miss_rate = 0.797, Pending_hits = 143954, Reservation_fails = 42334
	L1D_cache_core[7]: Access = 725052, Miss = 580112, Miss_rate = 0.800, Pending_hits = 142359, Reservation_fails = 39442
	L1D_cache_core[8]: Access = 730158, Miss = 586794, Miss_rate = 0.804, Pending_hits = 140920, Reservation_fails = 39556
	L1D_cache_core[9]: Access = 733562, Miss = 588822, Miss_rate = 0.803, Pending_hits = 142190, Reservation_fails = 38826
	L1D_cache_core[10]: Access = 725052, Miss = 577200, Miss_rate = 0.796, Pending_hits = 145507, Reservation_fails = 41494
	L1D_cache_core[11]: Access = 732184, Miss = 586592, Miss_rate = 0.801, Pending_hits = 143074, Reservation_fails = 39737
	L1D_cache_core[12]: Access = 729944, Miss = 576420, Miss_rate = 0.790, Pending_hits = 150042, Reservation_fails = 38710
	L1D_cache_core[13]: Access = 719946, Miss = 571610, Miss_rate = 0.794, Pending_hits = 144825, Reservation_fails = 41499
	L1D_cache_core[14]: Access = 727546, Miss = 583934, Miss_rate = 0.803, Pending_hits = 141199, Reservation_fails = 37752
	L1D_cache_core[15]: Access = 731646, Miss = 582530, Miss_rate = 0.796, Pending_hits = 145766, Reservation_fails = 40822
	L1D_cache_core[16]: Access = 730158, Miss = 580970, Miss_rate = 0.796, Pending_hits = 145083, Reservation_fails = 39335
	L1D_cache_core[17]: Access = 718244, Miss = 574964, Miss_rate = 0.801, Pending_hits = 140948, Reservation_fails = 40001
	L1D_cache_core[18]: Access = 726754, Miss = 580398, Miss_rate = 0.799, Pending_hits = 142484, Reservation_fails = 40695
	L1D_cache_core[19]: Access = 723350, Miss = 569998, Miss_rate = 0.788, Pending_hits = 150394, Reservation_fails = 40332
	L1D_cache_core[20]: Access = 719874, Miss = 568626, Miss_rate = 0.790, Pending_hits = 147398, Reservation_fails = 38792
	L1D_cache_core[21]: Access = 725052, Miss = 579748, Miss_rate = 0.800, Pending_hits = 142196, Reservation_fails = 40046
	L1D_cache_core[22]: Access = 721648, Miss = 574080, Miss_rate = 0.796, Pending_hits = 143484, Reservation_fails = 41158
	L1D_cache_core[23]: Access = 725376, Miss = 577148, Miss_rate = 0.796, Pending_hits = 144483, Reservation_fails = 41337
	L1D_cache_core[24]: Access = 735050, Miss = 587470, Miss_rate = 0.799, Pending_hits = 145089, Reservation_fails = 39589
	L1D_cache_core[25]: Access = 721648, Miss = 572988, Miss_rate = 0.794, Pending_hits = 144949, Reservation_fails = 45042
	L1D_cache_core[26]: Access = 730158, Miss = 583154, Miss_rate = 0.799, Pending_hits = 144376, Reservation_fails = 38881
	L1D_cache_core[27]: Access = 735264, Miss = 568724, Miss_rate = 0.773, Pending_hits = 159912, Reservation_fails = 38582
	L1D_cache_core[28]: Access = 726754, Miss = 573846, Miss_rate = 0.790, Pending_hits = 147176, Reservation_fails = 41599
	L1D_cache_core[29]: Access = 728456, Miss = 582504, Miss_rate = 0.800, Pending_hits = 142183, Reservation_fails = 36835
	L1D_total_cache_accesses = 21820080
	L1D_total_cache_misses = 17382708
	L1D_total_cache_miss_rate = 0.7966
	L1D_total_cache_pending_hits = 4332398
	L1D_total_cache_reservation_fails = 1200909
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4332398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4742031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1181378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12384705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4332398
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 182953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21499564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320516

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1181378
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 19531
ctas_completed 12824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
155812, 182970, 182970, 182970, 182970, 182970, 182970, 156220, 156220, 182970, 182970, 182970, 182970, 182970, 182970, 156220, 156220, 182970, 182970, 182970, 182970, 182970, 182970, 156220, 156220, 182970, 182970, 182970, 182970, 182970, 182970, 156220, 
gpgpu_n_tot_thrd_icount = 5408208896
gpgpu_n_tot_w_icount = 169006528
gpgpu_n_stall_shd_mem = 3692810
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17126736
gpgpu_n_mem_write_global = 320516
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 134689140
gpgpu_n_store_insn = 2000000
gpgpu_n_shmem_insn = 789725440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 22980608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 657
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3692153
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14135908	W0_Idle:189317	W0_Scoreboard:264080147	W1:333320	W2:334848	W3:333268	W4:333268	W5:333268	W6:335900	W7:333268	W8:333268	W9:333268	W10:333268	W11:333268	W12:333268	W13:333268	W14:746140	W15:666588	W16:666588	W17:666588	W18:666588	W19:666588	W20:666588	W21:666588	W22:666588	W23:666588	W24:666588	W25:666588	W26:666588	W27:666588	W28:666588	W29:666588	W30:666588	W31:666588	W32:152591644
single_issue_nums: WS0:40647816	WS1:43855448	WS2:43855448	WS3:40647816	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 137013888 {8:17126736,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12820640 {40:320516,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 685069440 {40:17126736,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2564128 {8:320516,}
maxmflatency = 762 
max_icnt2mem_latency = 252 
maxmrqlatency = 310 
max_icnt2sh_latency = 76 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:4548843 	551801 	662010 	1277288 	4046015 	1499860 	246203 	5452 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2402178 	15038390 	6684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17252123 	188293 	6836 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13465479 	2908815 	895776 	166563 	10575 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	3747 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8546      8551      8802      8788      8783      8757      8768      8756      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8579      8557      8621      8613      8597      8549      8803      8856      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8383      8372      8629      8495      8552      8562      8777      8642      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8410      8399      8436      8440      8574      8560      8384      8374      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8328      8503      8439      8417      8560      8641      8378      8382      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8561      8615      8397      8584      8693      8479      8584      8581      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8620      8562      8587      8572      8470      8542      8628      8618      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8572      8731      8591      8604      8554      8566      8622      8371      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8721      8721      8489      8532      8564      8710      8347      8602      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8895      8910      8449      8269      8729      8727      8582      8371      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8900      8884      8563      8614      8835      8906      8878      8365      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8738      8789      8632      8625      8934      8934      8391      8633      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.837487  5.868681  5.791638  5.804719  5.795476  5.813369  5.886648  5.879905  5.807997  5.831224  5.780574  5.822443  5.788517  5.766589  5.841304  5.831035 
dram[1]:  5.784376  5.829665  5.846994  5.792312  5.812044  5.862915  5.864741  5.857018  5.795317  5.790883  5.829611  5.835168  5.776385  5.786648  5.808659  5.804240 
dram[2]:  5.809731  5.782890  5.811534  5.807829  5.865071  5.867304  5.862970  5.870268  5.781537  5.843302  5.874769  5.886598  5.799253  5.850201  5.809619  5.850473 
dram[3]:  5.796885  5.824087  5.785529  5.859519  5.837522  5.842607  5.827346  5.833900  5.819037  5.809093  5.858195  5.846228  5.829321  5.825882  5.819592  5.817699 
dram[4]:  5.836267  5.853872  5.798406  5.832346  5.844037  5.860873  5.821214  5.821475  5.815002  5.826576  5.800399  5.823817  5.844392  5.830426  5.835736  5.892104 
dram[5]:  5.830447  5.875000  5.773465  5.836444  5.820618  5.855093  5.836476  5.829381  5.807753  5.825893  5.826284  5.821121  5.830483  5.808134  5.832097  5.845191 
dram[6]:  5.818403  5.786363  5.852931  5.871336  5.802203  5.836925  5.833551  5.829991  5.798178  5.813729  5.862910  5.807909  5.787761  5.816268  5.780028  5.861004 
dram[7]:  5.801507  5.785388  5.850695  5.816909  5.858732  5.859496  5.850416  5.874044  5.793896  5.821516  5.778104  5.832228  5.825011  5.819242  5.798993  5.801599 
dram[8]:  5.803916  5.813124  5.808163  5.805399  5.816696  5.826829  5.861540  5.878034  5.813500  5.824821  5.824862  5.821049  5.848254  5.824647  5.812984  5.796668 
dram[9]:  5.850030  5.845462  5.794161  5.821267  5.786283  5.830225  5.845649  5.889339  5.838473  5.817461  5.783365  5.816678  5.810033  5.805647  5.796095  5.808050 
dram[10]:  5.802616  5.836964  5.828890  5.840332  5.811381  5.889055  5.835443  5.850166  5.825257  5.826114  5.827315  5.830105  5.768168  5.777797  5.814170  5.873659 
dram[11]:  5.814882  5.846966  5.837041  5.836866  5.868047  5.821553  5.858871  5.855779  5.829466  5.786803  5.811201  5.816259  5.769317  5.779402  5.798924  5.854714 
average row locality = 12837525/2203738 = 5.825341
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     66651     66652     66571     66577     66554     66557     66517     66511     66501     66500     66515     66510     66520     66509     66503     66508 
dram[1]:     66671     66671     66579     66575     66565     66570     66497     66491     66500     66501     66499     66481     66507     66510     66513     66497 
dram[2]:     66651     66648     66582     66580     66577     66579     66512     66513     66503     66504     66482     66487     66499     66501     66495     66485 
dram[3]:     66642     66636     66595     66613     66578     66572     66508     66519     66500     66502     66481     66479     66519     66532     66470     66489 
dram[4]:     66636     66639     66599     66600     66565     66576     66525     66528     66506     66505     66489     66485     66535     66520     66486     66483 
dram[5]:     66645     66634     66594     66577     66588     66592     66531     66543     66504     66503     66490     66489     66509     66520     66491     66489 
dram[6]:     66623     66613     66567     66566     66591     66577     66550     66550     66504     66503     66482     66500     66546     66538     66490     66488 
dram[7]:     66620     66648     66559     66545     66575     66572     66521     66509     66501     66511     66498     66494     66522     66514     66483     66484 
dram[8]:     66642     66632     66549     66552     66572     66572     66525     66525     66512     66514     66497     66494     66508     66512     66493     66491 
dram[9]:     66636     66648     66550     66566     66581     66576     66525     66524     66513     66511     66501     66502     66507     66503     66496     66506 
dram[10]:     66656     66644     66572     66569     66569     66562     66525     66524     66519     66523     66496     66493     66510     66506     66495     66503 
dram[11]:     66629     66636     66578     66576     66564     66558     66518     66512     66509     66506     66503     66503     66506     66513     66517     66510 
total dram reads = 12775675
bank skew: 66671/66470 = 1.00
chip skew: 1064699/1064556 = 1.00
number of total write accesses:
dram[0]:      1360      1356      1336      1336      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[1]:      1364      1364      1336      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[2]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[3]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[4]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1276      1280      1216      1216 
dram[5]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[6]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[7]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[8]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[9]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[10]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[11]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
total dram writes = 247400
bank skew: 1364/1216 = 1.12
chip skew: 20624/20612 = 1.00
average mf latency per bank:
dram[0]:        463       464       464       465       464       464       464       463       464       464       464       464       464       464       464       464
dram[1]:        463       465       464       465       463       464       463       464       464       464       464       464       463       464       464       465
dram[2]:        464       465       464       464       463       463       464       463       463       463       463       464       463       463       464       464
dram[3]:        464       464       465       465       463       464       463       463       463       463       464       464       462       462       464       464
dram[4]:        464       464       464       465       464       464       463       464       463       464       463       463       462       463       463       464
dram[5]:        463       464       464       464       463       464       464       463       463       464       463       463       463       463       463       464
dram[6]:        464       464       464       464       463       463       463       464       464       464       463       464       463       464       463       464
dram[7]:        464       464       463       465       463       464       463       463       463       463       464       464       463       464       464       465
dram[8]:        464       464       464       465       463       463       463       463       463       464       463       463       463       463       464       464
dram[9]:        464       464       465       465       464       464       463       463       463       463       463       463       463       463       464       464
dram[10]:        463       463       464       465       464       464       464       464       462       463       462       464       463       463       463       463
dram[11]:        463       463       463       463       463       463       463       464       463       463       463       463       462       462       463       463
maximum mf latency per bank:
dram[0]:        705       709       619       627       638       623       555       567       621       615       518       579       607       611       573       540
dram[1]:        730       730       634       632       616       627       485       526       540       532       549       590       575       604       565       548
dram[2]:        533       543       632       626       629       633       533       530       521       555       507       502       590       609       615       529
dram[3]:        544       554       615       623       620       644       518       544       488       619       495       523       651       587       515       540
dram[4]:        542       762       627       627       626       633       549       536       545       603       534       524       572       570       526       526
dram[5]:        548       537       625       629       633       627       543       526       507       496       545       538       562       596       521       524
dram[6]:        554       550       615       619       615       623       580       555       510       555       523       544       589       620       509       531
dram[7]:        540       542       614       634       616       626       532       522       507       523       506       537       543       580       521       523
dram[8]:        571       567       615       619       616       620       523       543       550       526       521       565       532       608       520       498
dram[9]:        549       548       612       620       623       634       536       554       565       561       542       529       524       524       565       513
dram[10]:        542       557       616       623       614       614       507       525       512       543       531       539       563       548       503       516
dram[11]:        536       550       618       621       604       621       528       542       517       533       551       525       546       577       549       533

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9659444 n_nop=8214496 n_act=183772 n_pre=183756 n_ref_event=4572360550251980812 n_req=1069811 n_rd=1064656 n_rd_L2_A=0 n_write=0 n_wr_bk=20620 bw_util=0.4494
n_activity=8546295 dram_eff=0.508
bk0: 66651a 8612979i bk1: 66652a 8620653i bk2: 66571a 8609984i bk3: 66577a 8616330i bk4: 66554a 8612857i bk5: 66557a 8617697i bk6: 66517a 8622620i bk7: 66511a 8627378i bk8: 66501a 8620912i bk9: 66500a 8625206i bk10: 66515a 8612658i bk11: 66510a 8621755i bk12: 66520a 8613480i bk13: 66509a 8620555i bk14: 66503a 8619695i bk15: 66508a 8620729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828224
Row_Buffer_Locality_read = 0.830482
Row_Buffer_Locality_write = 0.361785
Bank_Level_Parallism = 2.336396
Bank_Level_Parallism_Col = 1.899149
Bank_Level_Parallism_Ready = 1.264706
write_to_read_ratio_blp_rw_average = 0.031497
GrpLevelPara = 1.734642 

BW Util details:
bwutil = 0.449416 
total_CMD = 9659444 
util_bw = 4341104 
Wasted_Col = 2391201 
Wasted_Row = 976907 
Idle = 1950232 

BW Util Bottlenecks: 
RCDc_limit = 2393231 
RCDWRc_limit = 20005 
WTRc_limit = 110150 
RTWc_limit = 134501 
CCDLc_limit = 816431 
rwq = 0 
CCDLc_limit_alone = 801432 
WTRc_limit_alone = 105519 
RTWc_limit_alone = 124133 

Commands details: 
total_CMD = 9659444 
n_nop = 8214496 
Read = 1064656 
Write = 0 
L2_Alloc = 0 
L2_WB = 20620 
n_act = 183772 
n_pre = 183756 
n_ref = 4572360550251980812 
n_req = 1069811 
total_req = 1085276 

Dual Bus Interface Util: 
issued_total_row = 367528 
issued_total_col = 1085276 
Row_Bus_Util =  0.038049 
CoL_Bus_Util = 0.112354 
Either_Row_CoL_Bus_Util = 0.149589 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.005437 
queue_avg = 4.233797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.2338
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9659444 n_nop=8214292 n_act=183905 n_pre=183889 n_ref_event=0 n_req=1069783 n_rd=1064627 n_rd_L2_A=0 n_write=0 n_wr_bk=20624 bw_util=0.4494
n_activity=8553695 dram_eff=0.5075
bk0: 66671a 8611443i bk1: 66671a 8616229i bk2: 66579a 8617740i bk3: 66575a 8614487i bk4: 66565a 8616174i bk5: 66570a 8622380i bk6: 66497a 8620573i bk7: 66491a 8622996i bk8: 66500a 8614256i bk9: 66501a 8620673i bk10: 66499a 8614332i bk11: 66481a 8625803i bk12: 66507a 8616480i bk13: 66510a 8623291i bk14: 66513a 8615368i bk15: 66497a 8617136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828095
Row_Buffer_Locality_read = 0.830340
Row_Buffer_Locality_write = 0.364624
Bank_Level_Parallism = 2.333509
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.264994
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.449405 
total_CMD = 9659444 
util_bw = 4341004 
Wasted_Col = 2397766 
Wasted_Row = 980218 
Idle = 1940456 

BW Util Bottlenecks: 
RCDc_limit = 2399454 
RCDWRc_limit = 19795 
WTRc_limit = 109193 
RTWc_limit = 134836 
CCDLc_limit = 815243 
rwq = 0 
CCDLc_limit_alone = 800008 
WTRc_limit_alone = 104439 
RTWc_limit_alone = 124355 

Commands details: 
total_CMD = 9659444 
n_nop = 8214292 
Read = 1064627 
Write = 0 
L2_Alloc = 0 
L2_WB = 20624 
n_act = 183905 
n_pre = 183889 
n_ref = 0 
n_req = 1069783 
total_req = 1085251 

Dual Bus Interface Util: 
issued_total_row = 367794 
issued_total_col = 1085251 
Row_Bus_Util =  0.038076 
CoL_Bus_Util = 0.112351 
Either_Row_CoL_Bus_Util = 0.149610 
Issued_on_Two_Bus_Simul_Util = 0.000817 
issued_two_Eff = 0.005462 
queue_avg = 4.248408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.24841
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9659444 n_nop=8215481 n_act=183318 n_pre=183302 n_ref_event=0 n_req=1069752 n_rd=1064598 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4494
n_activity=8547489 dram_eff=0.5079
bk0: 66651a 8613877i bk1: 66648a 8612154i bk2: 66582a 8611272i bk3: 66580a 8619008i bk4: 66577a 8622343i bk5: 66579a 8627155i bk6: 66512a 8622726i bk7: 66513a 8626456i bk8: 66503a 8611453i bk9: 66504a 8626388i bk10: 66482a 8624618i bk11: 66487a 8631365i bk12: 66499a 8619672i bk13: 66501a 8626455i bk14: 66495a 8617770i bk15: 66485a 8630437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828639
Row_Buffer_Locality_read = 0.830913
Row_Buffer_Locality_write = 0.358945
Bank_Level_Parallism = 2.331807
Bank_Level_Parallism_Col = 1.882557
Bank_Level_Parallism_Ready = 1.261952
write_to_read_ratio_blp_rw_average = 0.031680
GrpLevelPara = 1.731827 

BW Util details:
bwutil = 0.449390 
total_CMD = 9659444 
util_bw = 4340856 
Wasted_Col = 2391086 
Wasted_Row = 972407 
Idle = 1955095 

BW Util Bottlenecks: 
RCDc_limit = 2390358 
RCDWRc_limit = 20920 
WTRc_limit = 109295 
RTWc_limit = 134516 
CCDLc_limit = 814928 
rwq = 0 
CCDLc_limit_alone = 799630 
WTRc_limit_alone = 104658 
RTWc_limit_alone = 123855 

Commands details: 
total_CMD = 9659444 
n_nop = 8215481 
Read = 1064598 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 183318 
n_pre = 183302 
n_ref = 0 
n_req = 1069752 
total_req = 1085214 

Dual Bus Interface Util: 
issued_total_row = 366620 
issued_total_col = 1085214 
Row_Bus_Util =  0.037955 
CoL_Bus_Util = 0.112347 
Either_Row_CoL_Bus_Util = 0.149487 
Issued_on_Two_Bus_Simul_Util = 0.000815 
issued_two_Eff = 0.005451 
queue_avg = 4.232797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2328
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9659444 n_nop=8214838 n_act=183597 n_pre=183581 n_ref_event=0 n_req=1069789 n_rd=1064635 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4494
n_activity=8541954 dram_eff=0.5082
bk0: 66642a 8610974i bk1: 66636a 8621663i bk2: 66595a 8607525i bk3: 66613a 8620947i bk4: 66578a 8615275i bk5: 66572a 8622837i bk6: 66508a 8620674i bk7: 66519a 8624206i bk8: 66500a 8618740i bk9: 66502a 8620999i bk10: 66481a 8618320i bk11: 66479a 8621345i bk12: 66519a 8621491i bk13: 66532a 8622413i bk14: 66470a 8618154i bk15: 66489a 8623843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828384
Row_Buffer_Locality_read = 0.830661
Row_Buffer_Locality_write = 0.357974
Bank_Level_Parallism = 2.336531
Bank_Level_Parallism_Col = 1.886285
Bank_Level_Parallism_Ready = 1.263092
write_to_read_ratio_blp_rw_average = 0.031777
GrpLevelPara = 1.734549 

BW Util details:
bwutil = 0.449405 
total_CMD = 9659444 
util_bw = 4341004 
Wasted_Col = 2388308 
Wasted_Row = 974410 
Idle = 1955722 

BW Util Bottlenecks: 
RCDc_limit = 2392543 
RCDWRc_limit = 19468 
WTRc_limit = 110647 
RTWc_limit = 134479 
CCDLc_limit = 814364 
rwq = 0 
CCDLc_limit_alone = 798959 
WTRc_limit_alone = 106043 
RTWc_limit_alone = 123678 

Commands details: 
total_CMD = 9659444 
n_nop = 8214838 
Read = 1064635 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 183597 
n_pre = 183581 
n_ref = 0 
n_req = 1069789 
total_req = 1085251 

Dual Bus Interface Util: 
issued_total_row = 367178 
issued_total_col = 1085251 
Row_Bus_Util =  0.038012 
CoL_Bus_Util = 0.112351 
Either_Row_CoL_Bus_Util = 0.149554 
Issued_on_Two_Bus_Simul_Util = 0.000810 
issued_two_Eff = 0.005415 
queue_avg = 4.230450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.23045
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9659444 n_nop=8215179 n_act=183399 n_pre=183383 n_ref_event=0 n_req=1069830 n_rd=1064677 n_rd_L2_A=0 n_write=0 n_wr_bk=20612 bw_util=0.4494
n_activity=8545325 dram_eff=0.508
bk0: 66636a 8613468i bk1: 66639a 8618216i bk2: 66599a 8610280i bk3: 66600a 8619510i bk4: 66565a 8614438i bk5: 66576a 8623754i bk6: 66525a 8618615i bk7: 66528a 8622158i bk8: 66506a 8620061i bk9: 66505a 8623612i bk10: 66489a 8613540i bk11: 66485a 8618976i bk12: 66535a 8619480i bk13: 66520a 8625610i bk14: 66486a 8619488i bk15: 66483a 8628758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828576
Row_Buffer_Locality_read = 0.830806
Row_Buffer_Locality_write = 0.367747
Bank_Level_Parallism = 2.334187
Bank_Level_Parallism_Col = 1.887692
Bank_Level_Parallism_Ready = 1.265902
write_to_read_ratio_blp_rw_average = 0.031682
GrpLevelPara = 1.735608 

BW Util details:
bwutil = 0.449421 
total_CMD = 9659444 
util_bw = 4341156 
Wasted_Col = 2389603 
Wasted_Row = 978373 
Idle = 1950312 

BW Util Bottlenecks: 
RCDc_limit = 2387508 
RCDWRc_limit = 19613 
WTRc_limit = 110854 
RTWc_limit = 135121 
CCDLc_limit = 814114 
rwq = 0 
CCDLc_limit_alone = 798395 
WTRc_limit_alone = 105872 
RTWc_limit_alone = 124384 

Commands details: 
total_CMD = 9659444 
n_nop = 8215179 
Read = 1064677 
Write = 0 
L2_Alloc = 0 
L2_WB = 20612 
n_act = 183399 
n_pre = 183383 
n_ref = 0 
n_req = 1069830 
total_req = 1085289 

Dual Bus Interface Util: 
issued_total_row = 366782 
issued_total_col = 1085289 
Row_Bus_Util =  0.037971 
CoL_Bus_Util = 0.112355 
Either_Row_CoL_Bus_Util = 0.149518 
Issued_on_Two_Bus_Simul_Util = 0.000808 
issued_two_Eff = 0.005405 
queue_avg = 4.239994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23999
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9659444 n_nop=8214820 n_act=183566 n_pre=183550 n_ref_event=0 n_req=1069853 n_rd=1064699 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4494
n_activity=8539860 dram_eff=0.5084
bk0: 66645a 8610922i bk1: 66634a 8622738i bk2: 66594a 8610125i bk3: 66577a 8617481i bk4: 66588a 8613012i bk5: 66592a 8620426i bk6: 66531a 8618784i bk7: 66543a 8622323i bk8: 66504a 8615264i bk9: 66503a 8622552i bk10: 66490a 8619567i bk11: 66489a 8623950i bk12: 66509a 8621045i bk13: 66520a 8624689i bk14: 66491a 8617513i bk15: 66489a 8621160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828423
Row_Buffer_Locality_read = 0.830670
Row_Buffer_Locality_write = 0.364377
Bank_Level_Parallism = 2.337042
Bank_Level_Parallism_Col = 1.888207
Bank_Level_Parallism_Ready = 1.264887
write_to_read_ratio_blp_rw_average = 0.031227
GrpLevelPara = 1.736749 

BW Util details:
bwutil = 0.449432 
total_CMD = 9659444 
util_bw = 4341260 
Wasted_Col = 2386537 
Wasted_Row = 975816 
Idle = 1955831 

BW Util Bottlenecks: 
RCDc_limit = 2390572 
RCDWRc_limit = 20130 
WTRc_limit = 112360 
RTWc_limit = 131851 
CCDLc_limit = 810481 
rwq = 0 
CCDLc_limit_alone = 795217 
WTRc_limit_alone = 107229 
RTWc_limit_alone = 121718 

Commands details: 
total_CMD = 9659444 
n_nop = 8214820 
Read = 1064699 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 183566 
n_pre = 183550 
n_ref = 0 
n_req = 1069853 
total_req = 1085315 

Dual Bus Interface Util: 
issued_total_row = 367116 
issued_total_col = 1085315 
Row_Bus_Util =  0.038006 
CoL_Bus_Util = 0.112358 
Either_Row_CoL_Bus_Util = 0.149556 
Issued_on_Two_Bus_Simul_Util = 0.000808 
issued_two_Eff = 0.005404 
queue_avg = 4.230941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23094
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9659444 n_nop=8214563 n_act=183752 n_pre=183736 n_ref_event=0 n_req=1069842 n_rd=1064688 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4494
n_activity=8543737 dram_eff=0.5081
bk0: 66623a 8613063i bk1: 66613a 8611440i bk2: 66567a 8618564i bk3: 66566a 8620697i bk4: 66591a 8612415i bk5: 66577a 8618563i bk6: 66550a 8619936i bk7: 66550a 8621481i bk8: 66504a 8613740i bk9: 66503a 8616312i bk10: 66482a 8622127i bk11: 66500a 8619691i bk12: 66546a 8614145i bk13: 66538a 8621451i bk14: 66490a 8615626i bk15: 66488a 8626650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828248
Row_Buffer_Locality_read = 0.830471
Row_Buffer_Locality_write = 0.369034
Bank_Level_Parallism = 2.337247
Bank_Level_Parallism_Col = 1.888783
Bank_Level_Parallism_Ready = 1.266780
write_to_read_ratio_blp_rw_average = 0.031586
GrpLevelPara = 1.735828 

BW Util details:
bwutil = 0.449427 
total_CMD = 9659444 
util_bw = 4341216 
Wasted_Col = 2390004 
Wasted_Row = 978057 
Idle = 1950167 

BW Util Bottlenecks: 
RCDc_limit = 2390106 
RCDWRc_limit = 19604 
WTRc_limit = 107089 
RTWc_limit = 134165 
CCDLc_limit = 811399 
rwq = 0 
CCDLc_limit_alone = 796491 
WTRc_limit_alone = 102490 
RTWc_limit_alone = 123856 

Commands details: 
total_CMD = 9659444 
n_nop = 8214563 
Read = 1064688 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 183752 
n_pre = 183736 
n_ref = 0 
n_req = 1069842 
total_req = 1085304 

Dual Bus Interface Util: 
issued_total_row = 367488 
issued_total_col = 1085304 
Row_Bus_Util =  0.038044 
CoL_Bus_Util = 0.112357 
Either_Row_CoL_Bus_Util = 0.149582 
Issued_on_Two_Bus_Simul_Util = 0.000819 
issued_two_Eff = 0.005475 
queue_avg = 4.238556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.23856
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9659444 n_nop=8214622 n_act=183713 n_pre=183697 n_ref_event=0 n_req=1069710 n_rd=1064556 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4494
n_activity=8531939 dram_eff=0.5088
bk0: 66620a 8607940i bk1: 66648a 8609537i bk2: 66559a 8615311i bk3: 66545a 8617766i bk4: 66575a 8616559i bk5: 66572a 8621240i bk6: 66521a 8618971i bk7: 66509a 8628441i bk8: 66501a 8615002i bk9: 66511a 8621816i bk10: 66498a 8607562i bk11: 66494a 8619239i bk12: 66522a 8615624i bk13: 66514a 8617593i bk14: 66483a 8612193i bk15: 66484a 8616415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828263
Row_Buffer_Locality_read = 0.830458
Row_Buffer_Locality_write = 0.374854
Bank_Level_Parallism = 2.344305
Bank_Level_Parallism_Col = 1.895156
Bank_Level_Parallism_Ready = 1.268741
write_to_read_ratio_blp_rw_average = 0.031774
GrpLevelPara = 1.738480 

BW Util details:
bwutil = 0.449372 
total_CMD = 9659444 
util_bw = 4340688 
Wasted_Col = 2382924 
Wasted_Row = 972358 
Idle = 1963474 

BW Util Bottlenecks: 
RCDc_limit = 2385844 
RCDWRc_limit = 19515 
WTRc_limit = 111492 
RTWc_limit = 133606 
CCDLc_limit = 813161 
rwq = 0 
CCDLc_limit_alone = 797648 
WTRc_limit_alone = 106312 
RTWc_limit_alone = 123273 

Commands details: 
total_CMD = 9659444 
n_nop = 8214622 
Read = 1064556 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 183713 
n_pre = 183697 
n_ref = 0 
n_req = 1069710 
total_req = 1085172 

Dual Bus Interface Util: 
issued_total_row = 367410 
issued_total_col = 1085172 
Row_Bus_Util =  0.038036 
CoL_Bus_Util = 0.112343 
Either_Row_CoL_Bus_Util = 0.149576 
Issued_on_Two_Bus_Simul_Util = 0.000803 
issued_two_Eff = 0.005371 
queue_avg = 4.257394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.25739
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9659444 n_nop=8214836 n_act=183692 n_pre=183676 n_ref_event=0 n_req=1069744 n_rd=1064590 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4494
n_activity=8533401 dram_eff=0.5087
bk0: 66642a 8609074i bk1: 66632a 8616742i bk2: 66549a 8611625i bk3: 66552a 8614161i bk4: 66572a 8612858i bk5: 66572a 8619163i bk6: 66525a 8618964i bk7: 66525a 8620824i bk8: 66512a 8616120i bk9: 66514a 8623559i bk10: 66497a 8611237i bk11: 66494a 8617467i bk12: 66508a 8615547i bk13: 66512a 8618486i bk14: 66493a 8612149i bk15: 66491a 8615529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828288
Row_Buffer_Locality_read = 0.830505
Row_Buffer_Locality_write = 0.370392
Bank_Level_Parallism = 2.342387
Bank_Level_Parallism_Col = 1.895375
Bank_Level_Parallism_Ready = 1.271975
write_to_read_ratio_blp_rw_average = 0.031190
GrpLevelPara = 1.739023 

BW Util details:
bwutil = 0.449387 
total_CMD = 9659444 
util_bw = 4340824 
Wasted_Col = 2385382 
Wasted_Row = 978087 
Idle = 1955151 

BW Util Bottlenecks: 
RCDc_limit = 2391502 
RCDWRc_limit = 19707 
WTRc_limit = 114024 
RTWc_limit = 131119 
CCDLc_limit = 811046 
rwq = 0 
CCDLc_limit_alone = 795270 
WTRc_limit_alone = 108943 
RTWc_limit_alone = 120424 

Commands details: 
total_CMD = 9659444 
n_nop = 8214836 
Read = 1064590 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 183692 
n_pre = 183676 
n_ref = 0 
n_req = 1069744 
total_req = 1085206 

Dual Bus Interface Util: 
issued_total_row = 367368 
issued_total_col = 1085206 
Row_Bus_Util =  0.038032 
CoL_Bus_Util = 0.112347 
Either_Row_CoL_Bus_Util = 0.149554 
Issued_on_Two_Bus_Simul_Util = 0.000825 
issued_two_Eff = 0.005514 
queue_avg = 4.262468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.26247
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9659444 n_nop=8214504 n_act=183786 n_pre=183770 n_ref_event=0 n_req=1069799 n_rd=1064645 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4494
n_activity=8538159 dram_eff=0.5084
bk0: 66636a 8612800i bk1: 66648a 8620366i bk2: 66550a 8610789i bk3: 66566a 8619814i bk4: 66581a 8609982i bk5: 66576a 8619138i bk6: 66525a 8618475i bk7: 66524a 8632698i bk8: 66513a 8618371i bk9: 66511a 8622649i bk10: 66501a 8611507i bk11: 66502a 8622126i bk12: 66507a 8613838i bk13: 66503a 8621675i bk14: 66496a 8614060i bk15: 66506a 8620929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828209
Row_Buffer_Locality_read = 0.830445
Row_Buffer_Locality_write = 0.366317
Bank_Level_Parallism = 2.336318
Bank_Level_Parallism_Col = 1.887422
Bank_Level_Parallism_Ready = 1.265939
write_to_read_ratio_blp_rw_average = 0.031149
GrpLevelPara = 1.733149 

BW Util details:
bwutil = 0.449409 
total_CMD = 9659444 
util_bw = 4341044 
Wasted_Col = 2392041 
Wasted_Row = 975525 
Idle = 1950834 

BW Util Bottlenecks: 
RCDc_limit = 2395556 
RCDWRc_limit = 20160 
WTRc_limit = 112438 
RTWc_limit = 132892 
CCDLc_limit = 813877 
rwq = 0 
CCDLc_limit_alone = 798265 
WTRc_limit_alone = 107143 
RTWc_limit_alone = 122575 

Commands details: 
total_CMD = 9659444 
n_nop = 8214504 
Read = 1064645 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 183786 
n_pre = 183770 
n_ref = 0 
n_req = 1069799 
total_req = 1085261 

Dual Bus Interface Util: 
issued_total_row = 367556 
issued_total_col = 1085261 
Row_Bus_Util =  0.038051 
CoL_Bus_Util = 0.112352 
Either_Row_CoL_Bus_Util = 0.149588 
Issued_on_Two_Bus_Simul_Util = 0.000815 
issued_two_Eff = 0.005451 
queue_avg = 4.239198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2392
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9659444 n_nop=8214754 n_act=183595 n_pre=183579 n_ref_event=0 n_req=1069820 n_rd=1064666 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4494
n_activity=8550297 dram_eff=0.5077
bk0: 66656a 8610381i bk1: 66644a 8619171i bk2: 66572a 8612581i bk3: 66569a 8618747i bk4: 66569a 8612952i bk5: 66562a 8625116i bk6: 66525a 8622901i bk7: 66524a 8632145i bk8: 66519a 8621332i bk9: 66523a 8625835i bk10: 66496a 8618599i bk11: 66493a 8623150i bk12: 66510a 8612930i bk13: 66506a 8617386i bk14: 66495a 8616974i bk15: 66503a 8627267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828391
Row_Buffer_Locality_read = 0.830648
Row_Buffer_Locality_write = 0.362049
Bank_Level_Parallism = 2.332836
Bank_Level_Parallism_Col = 1.885565
Bank_Level_Parallism_Ready = 1.264733
write_to_read_ratio_blp_rw_average = 0.031626
GrpLevelPara = 1.732762 

BW Util details:
bwutil = 0.449418 
total_CMD = 9659444 
util_bw = 4341128 
Wasted_Col = 2391240 
Wasted_Row = 978484 
Idle = 1948592 

BW Util Bottlenecks: 
RCDc_limit = 2389077 
RCDWRc_limit = 20106 
WTRc_limit = 109641 
RTWc_limit = 135751 
CCDLc_limit = 817716 
rwq = 0 
CCDLc_limit_alone = 802530 
WTRc_limit_alone = 105229 
RTWc_limit_alone = 124977 

Commands details: 
total_CMD = 9659444 
n_nop = 8214754 
Read = 1064666 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 183595 
n_pre = 183579 
n_ref = 0 
n_req = 1069820 
total_req = 1085282 

Dual Bus Interface Util: 
issued_total_row = 367174 
issued_total_col = 1085282 
Row_Bus_Util =  0.038012 
CoL_Bus_Util = 0.112355 
Either_Row_CoL_Bus_Util = 0.149562 
Issued_on_Two_Bus_Simul_Util = 0.000804 
issued_two_Eff = 0.005376 
queue_avg = 4.220895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.2209
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9659444 n_nop=8214657 n_act=183691 n_pre=183675 n_ref_event=0 n_req=1069792 n_rd=1064638 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4494
n_activity=8546918 dram_eff=0.5079
bk0: 66629a 8611957i bk1: 66636a 8618554i bk2: 66578a 8618034i bk3: 66576a 8621357i bk4: 66564a 8620069i bk5: 66558a 8621677i bk6: 66518a 8625015i bk7: 66512a 8630609i bk8: 66509a 8622310i bk9: 66506a 8621777i bk10: 66503a 8619508i bk11: 66503a 8624333i bk12: 66506a 8610899i bk13: 66513a 8613617i bk14: 66517a 8618594i bk15: 66510a 8624915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828297
Row_Buffer_Locality_read = 0.830512
Row_Buffer_Locality_write = 0.370586
Bank_Level_Parallism = 2.332053
Bank_Level_Parallism_Col = 1.883729
Bank_Level_Parallism_Ready = 1.264096
write_to_read_ratio_blp_rw_average = 0.030959
GrpLevelPara = 1.732280 

BW Util details:
bwutil = 0.449406 
total_CMD = 9659444 
util_bw = 4341016 
Wasted_Col = 2393578 
Wasted_Row = 976070 
Idle = 1948780 

BW Util Bottlenecks: 
RCDc_limit = 2392120 
RCDWRc_limit = 20008 
WTRc_limit = 111437 
RTWc_limit = 131864 
CCDLc_limit = 814161 
rwq = 0 
CCDLc_limit_alone = 799020 
WTRc_limit_alone = 106389 
RTWc_limit_alone = 121771 

Commands details: 
total_CMD = 9659444 
n_nop = 8214657 
Read = 1064638 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 183691 
n_pre = 183675 
n_ref = 0 
n_req = 1069792 
total_req = 1085254 

Dual Bus Interface Util: 
issued_total_row = 367366 
issued_total_col = 1085254 
Row_Bus_Util =  0.038032 
CoL_Bus_Util = 0.112352 
Either_Row_CoL_Bus_Util = 0.149572 
Issued_on_Two_Bus_Simul_Util = 0.000811 
issued_two_Eff = 0.005422 
queue_avg = 4.207975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.20798

========= L2 cache stats =========
L2_cache_bank[0]: Access = 727299, Miss = 542756, Miss_rate = 0.746, Pending_hits = 91627, Reservation_fails = 0
L2_cache_bank[1]: Access = 726910, Miss = 542740, Miss_rate = 0.747, Pending_hits = 91654, Reservation_fails = 0
L2_cache_bank[2]: Access = 726883, Miss = 542755, Miss_rate = 0.747, Pending_hits = 91810, Reservation_fails = 0
L2_cache_bank[3]: Access = 727296, Miss = 542712, Miss_rate = 0.746, Pending_hits = 92213, Reservation_fails = 0
L2_cache_bank[4]: Access = 726828, Miss = 542717, Miss_rate = 0.747, Pending_hits = 91807, Reservation_fails = 0
L2_cache_bank[5]: Access = 726852, Miss = 542713, Miss_rate = 0.747, Pending_hits = 92098, Reservation_fails = 0
L2_cache_bank[6]: Access = 727251, Miss = 542709, Miss_rate = 0.746, Pending_hits = 91866, Reservation_fails = 0
L2_cache_bank[7]: Access = 726864, Miss = 542758, Miss_rate = 0.747, Pending_hits = 91761, Reservation_fails = 0
L2_cache_bank[8]: Access = 726839, Miss = 542757, Miss_rate = 0.747, Pending_hits = 91735, Reservation_fails = 0
L2_cache_bank[9]: Access = 727275, Miss = 542752, Miss_rate = 0.746, Pending_hits = 92055, Reservation_fails = 0
L2_cache_bank[10]: Access = 726837, Miss = 542768, Miss_rate = 0.747, Pending_hits = 91694, Reservation_fails = 0
L2_cache_bank[11]: Access = 726795, Miss = 542763, Miss_rate = 0.747, Pending_hits = 91838, Reservation_fails = 0
L2_cache_bank[12]: Access = 727180, Miss = 542769, Miss_rate = 0.746, Pending_hits = 91749, Reservation_fails = 0
L2_cache_bank[13]: Access = 726759, Miss = 542751, Miss_rate = 0.747, Pending_hits = 91477, Reservation_fails = 0
L2_cache_bank[14]: Access = 726764, Miss = 542695, Miss_rate = 0.747, Pending_hits = 91932, Reservation_fails = 0
L2_cache_bank[15]: Access = 727231, Miss = 542693, Miss_rate = 0.746, Pending_hits = 92223, Reservation_fails = 0
L2_cache_bank[16]: Access = 726856, Miss = 542714, Miss_rate = 0.747, Pending_hits = 92062, Reservation_fails = 0
L2_cache_bank[17]: Access = 726801, Miss = 542708, Miss_rate = 0.747, Pending_hits = 92204, Reservation_fails = 0
L2_cache_bank[18]: Access = 727214, Miss = 542725, Miss_rate = 0.746, Pending_hits = 92027, Reservation_fails = 0
L2_cache_bank[19]: Access = 726781, Miss = 542752, Miss_rate = 0.747, Pending_hits = 91624, Reservation_fails = 0
L2_cache_bank[20]: Access = 726803, Miss = 542758, Miss_rate = 0.747, Pending_hits = 91490, Reservation_fails = 0
L2_cache_bank[21]: Access = 727265, Miss = 542740, Miss_rate = 0.746, Pending_hits = 91581, Reservation_fails = 0
L2_cache_bank[22]: Access = 726835, Miss = 542740, Miss_rate = 0.747, Pending_hits = 91226, Reservation_fails = 0
L2_cache_bank[23]: Access = 726834, Miss = 542730, Miss_rate = 0.747, Pending_hits = 91459, Reservation_fails = 0
L2_total_cache_accesses = 17447252
L2_total_cache_misses = 13025675
L2_total_cache_miss_rate = 0.7466
L2_total_cache_pending_hits = 2203212
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2147849
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2203212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3197073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9578602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2203212
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70516
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17126736
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320516
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=17447252
icnt_total_pkts_simt_to_mem=17447252
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17447252
Req_Network_cycles = 3766648
Req_Network_injected_packets_per_cycle =       4.6320 
Req_Network_conflicts_per_cycle =       0.7827
Req_Network_conflicts_per_cycle_util =       0.7948
Req_Bank_Level_Parallism =       4.7034
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2864
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1930

Reply_Network_injected_packets_num = 17447252
Reply_Network_cycles = 3766648
Reply_Network_injected_packets_per_cycle =        4.6320
Reply_Network_conflicts_per_cycle =        2.4607
Reply_Network_conflicts_per_cycle_util =       2.4956
Reply_Bank_Level_Parallism =       4.6979
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2449
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1544
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 14 hrs, 47 min, 46 sec (53266 sec)
gpgpu_simulation_rate = 89252 (inst/sec)
gpgpu_simulation_rate = 70 (cycle/sec)
gpgpu_silicon_slowdown = 19500000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67678..

GPGPU-Sim PTX: cudaLaunch for 0x0x558aec462b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Simulation cycle for kernel 4 is = 110000
Simulation cycle for kernel 4 is = 115000
Simulation cycle for kernel 4 is = 120000
Simulation cycle for kernel 4 is = 125000
Simulation cycle for kernel 4 is = 130000
Simulation cycle for kernel 4 is = 135000
Simulation cycle for kernel 4 is = 140000
Simulation cycle for kernel 4 is = 145000
Simulation cycle for kernel 4 is = 150000
Simulation cycle for kernel 4 is = 155000
Simulation cycle for kernel 4 is = 160000
Simulation cycle for kernel 4 is = 165000
Simulation cycle for kernel 4 is = 170000
Simulation cycle for kernel 4 is = 175000
Simulation cycle for kernel 4 is = 180000
Simulation cycle for kernel 4 is = 185000
Simulation cycle for kernel 4 is = 190000
Simulation cycle for kernel 4 is = 195000
Simulation cycle for kernel 4 is = 200000
Simulation cycle for kernel 4 is = 205000
Simulation cycle for kernel 4 is = 210000
Simulation cycle for kernel 4 is = 215000
Simulation cycle for kernel 4 is = 220000
Simulation cycle for kernel 4 is = 225000
Simulation cycle for kernel 4 is = 230000
Simulation cycle for kernel 4 is = 235000
Simulation cycle for kernel 4 is = 240000
Simulation cycle for kernel 4 is = 245000
Simulation cycle for kernel 4 is = 250000
Simulation cycle for kernel 4 is = 255000
Simulation cycle for kernel 4 is = 260000
Simulation cycle for kernel 4 is = 265000
Simulation cycle for kernel 4 is = 270000
Simulation cycle for kernel 4 is = 275000
Simulation cycle for kernel 4 is = 280000
Simulation cycle for kernel 4 is = 285000
Simulation cycle for kernel 4 is = 290000
Simulation cycle for kernel 4 is = 295000
Simulation cycle for kernel 4 is = 300000
Simulation cycle for kernel 4 is = 305000
Simulation cycle for kernel 4 is = 310000
Simulation cycle for kernel 4 is = 315000
Simulation cycle for kernel 4 is = 320000
Simulation cycle for kernel 4 is = 325000
Simulation cycle for kernel 4 is = 330000
Simulation cycle for kernel 4 is = 335000
Simulation cycle for kernel 4 is = 340000
Simulation cycle for kernel 4 is = 345000
Simulation cycle for kernel 4 is = 350000
Simulation cycle for kernel 4 is = 355000
Simulation cycle for kernel 4 is = 360000
Simulation cycle for kernel 4 is = 365000
Simulation cycle for kernel 4 is = 370000
Simulation cycle for kernel 4 is = 375000
Simulation cycle for kernel 4 is = 380000
Simulation cycle for kernel 4 is = 385000
Simulation cycle for kernel 4 is = 390000
Simulation cycle for kernel 4 is = 395000
Simulation cycle for kernel 4 is = 400000
Simulation cycle for kernel 4 is = 405000
Simulation cycle for kernel 4 is = 410000
Simulation cycle for kernel 4 is = 415000
Simulation cycle for kernel 4 is = 420000
Simulation cycle for kernel 4 is = 425000
Simulation cycle for kernel 4 is = 430000
Simulation cycle for kernel 4 is = 435000
Simulation cycle for kernel 4 is = 440000
Simulation cycle for kernel 4 is = 445000
Simulation cycle for kernel 4 is = 450000
Simulation cycle for kernel 4 is = 455000
Simulation cycle for kernel 4 is = 460000
Simulation cycle for kernel 4 is = 465000
Simulation cycle for kernel 4 is = 470000
Simulation cycle for kernel 4 is = 475000
Simulation cycle for kernel 4 is = 480000
Simulation cycle for kernel 4 is = 485000
Simulation cycle for kernel 4 is = 490000
Simulation cycle for kernel 4 is = 495000
Simulation cycle for kernel 4 is = 500000
Simulation cycle for kernel 4 is = 505000
Simulation cycle for kernel 4 is = 510000
Simulation cycle for kernel 4 is = 515000
Simulation cycle for kernel 4 is = 520000
Simulation cycle for kernel 4 is = 525000
Simulation cycle for kernel 4 is = 530000
Simulation cycle for kernel 4 is = 535000
Simulation cycle for kernel 4 is = 540000
Simulation cycle for kernel 4 is = 545000
Simulation cycle for kernel 4 is = 550000
Simulation cycle for kernel 4 is = 555000
Simulation cycle for kernel 4 is = 560000
Simulation cycle for kernel 4 is = 565000
Simulation cycle for kernel 4 is = 570000
Simulation cycle for kernel 4 is = 575000
Simulation cycle for kernel 4 is = 580000
Simulation cycle for kernel 4 is = 585000
Simulation cycle for kernel 4 is = 590000
Simulation cycle for kernel 4 is = 595000
Simulation cycle for kernel 4 is = 600000
Simulation cycle for kernel 4 is = 605000
Simulation cycle for kernel 4 is = 610000
Simulation cycle for kernel 4 is = 615000
Simulation cycle for kernel 4 is = 620000
Simulation cycle for kernel 4 is = 625000
Simulation cycle for kernel 4 is = 630000
Simulation cycle for kernel 4 is = 635000
Simulation cycle for kernel 4 is = 640000
Simulation cycle for kernel 4 is = 645000
Simulation cycle for kernel 4 is = 650000
Simulation cycle for kernel 4 is = 655000
Simulation cycle for kernel 4 is = 660000
Simulation cycle for kernel 4 is = 665000
Simulation cycle for kernel 4 is = 670000
Simulation cycle for kernel 4 is = 675000
Simulation cycle for kernel 4 is = 680000
Simulation cycle for kernel 4 is = 685000
Simulation cycle for kernel 4 is = 690000
Simulation cycle for kernel 4 is = 695000
Simulation cycle for kernel 4 is = 700000
Simulation cycle for kernel 4 is = 705000
Simulation cycle for kernel 4 is = 710000
Simulation cycle for kernel 4 is = 715000
Simulation cycle for kernel 4 is = 720000
Simulation cycle for kernel 4 is = 725000
Simulation cycle for kernel 4 is = 730000
Simulation cycle for kernel 4 is = 735000
Simulation cycle for kernel 4 is = 740000
Simulation cycle for kernel 4 is = 745000
Simulation cycle for kernel 4 is = 750000
Simulation cycle for kernel 4 is = 755000
Simulation cycle for kernel 4 is = 760000
Simulation cycle for kernel 4 is = 765000
Simulation cycle for kernel 4 is = 770000
Simulation cycle for kernel 4 is = 775000
Simulation cycle for kernel 4 is = 780000
Simulation cycle for kernel 4 is = 785000
Simulation cycle for kernel 4 is = 790000
Simulation cycle for kernel 4 is = 795000
Simulation cycle for kernel 4 is = 800000
Simulation cycle for kernel 4 is = 805000
Simulation cycle for kernel 4 is = 810000
Simulation cycle for kernel 4 is = 815000
Simulation cycle for kernel 4 is = 820000
Simulation cycle for kernel 4 is = 825000
Simulation cycle for kernel 4 is = 830000
Simulation cycle for kernel 4 is = 835000
Simulation cycle for kernel 4 is = 840000
Simulation cycle for kernel 4 is = 845000
Simulation cycle for kernel 4 is = 850000
Simulation cycle for kernel 4 is = 855000
Simulation cycle for kernel 4 is = 860000
Simulation cycle for kernel 4 is = 865000
Simulation cycle for kernel 4 is = 870000
Simulation cycle for kernel 4 is = 875000
Simulation cycle for kernel 4 is = 880000
Simulation cycle for kernel 4 is = 885000
Simulation cycle for kernel 4 is = 890000
Simulation cycle for kernel 4 is = 895000
Simulation cycle for kernel 4 is = 900000
Simulation cycle for kernel 4 is = 905000
Simulation cycle for kernel 4 is = 910000
Simulation cycle for kernel 4 is = 915000
Simulation cycle for kernel 4 is = 920000
Simulation cycle for kernel 4 is = 925000
Simulation cycle for kernel 4 is = 930000
Simulation cycle for kernel 4 is = 935000
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 938647
gpu_sim_insn = 1188529317
gpu_ipc =    1266.2153
gpu_tot_sim_cycle = 4705295
gpu_tot_sim_insn = 5942646585
gpu_tot_ipc =    1262.9701
gpu_tot_issued_cta = 16030
gpu_occupancy = 99.0455% 
gpu_tot_occupancy = 99.0413% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6375
partiton_level_parallism_total  =       4.6331
partiton_level_parallism_util =       4.7116
partiton_level_parallism_util_total  =       4.7051
L2_BW  =     202.5665 GB/Sec
L2_BW_total  =     202.3751 GB/Sec
gpu_total_sim_rate=88558

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 907348, Miss = 718224, Miss_rate = 0.792, Pending_hits = 180875, Reservation_fails = 53251
	L1D_cache_core[1]: Access = 913974, Miss = 727974, Miss_rate = 0.796, Pending_hits = 182001, Reservation_fails = 53032
	L1D_cache_core[2]: Access = 908868, Miss = 721656, Miss_rate = 0.794, Pending_hits = 183333, Reservation_fails = 52315
	L1D_cache_core[3]: Access = 905392, Miss = 724652, Miss_rate = 0.800, Pending_hits = 174908, Reservation_fails = 45608
	L1D_cache_core[4]: Access = 907166, Miss = 729742, Miss_rate = 0.804, Pending_hits = 172844, Reservation_fails = 47716
	L1D_cache_core[5]: Access = 913974, Miss = 733798, Miss_rate = 0.803, Pending_hits = 177069, Reservation_fails = 47807
	L1D_cache_core[6]: Access = 903762, Miss = 720434, Miss_rate = 0.797, Pending_hits = 179284, Reservation_fails = 53314
	L1D_cache_core[7]: Access = 908868, Miss = 728208, Miss_rate = 0.801, Pending_hits = 177537, Reservation_fails = 49647
	L1D_cache_core[8]: Access = 910570, Miss = 727038, Miss_rate = 0.798, Pending_hits = 178542, Reservation_fails = 48796
	L1D_cache_core[9]: Access = 913974, Miss = 732342, Miss_rate = 0.801, Pending_hits = 178294, Reservation_fails = 48731
	L1D_cache_core[10]: Access = 907166, Miss = 723918, Miss_rate = 0.798, Pending_hits = 180367, Reservation_fails = 52315
	L1D_cache_core[11]: Access = 916000, Miss = 735416, Miss_rate = 0.803, Pending_hits = 177526, Reservation_fails = 50074
	L1D_cache_core[12]: Access = 913760, Miss = 723788, Miss_rate = 0.792, Pending_hits = 185947, Reservation_fails = 46746
	L1D_cache_core[13]: Access = 903762, Miss = 719706, Miss_rate = 0.796, Pending_hits = 179930, Reservation_fails = 52022
	L1D_cache_core[14]: Access = 906184, Miss = 722364, Miss_rate = 0.797, Pending_hits = 180027, Reservation_fails = 46221
	L1D_cache_core[15]: Access = 915248, Miss = 729352, Miss_rate = 0.797, Pending_hits = 181758, Reservation_fails = 50049
	L1D_cache_core[16]: Access = 907166, Miss = 722098, Miss_rate = 0.796, Pending_hits = 180009, Reservation_fails = 48600
	L1D_cache_core[17]: Access = 896954, Miss = 715650, Miss_rate = 0.798, Pending_hits = 177452, Reservation_fails = 48601
	L1D_cache_core[18]: Access = 910570, Miss = 728858, Miss_rate = 0.800, Pending_hits = 177299, Reservation_fails = 48801
	L1D_cache_core[19]: Access = 903762, Miss = 713518, Miss_rate = 0.789, Pending_hits = 186488, Reservation_fails = 48231
	L1D_cache_core[20]: Access = 903690, Miss = 714174, Miss_rate = 0.790, Pending_hits = 184877, Reservation_fails = 49413
	L1D_cache_core[21]: Access = 908868, Miss = 723112, Miss_rate = 0.796, Pending_hits = 181856, Reservation_fails = 48878
	L1D_cache_core[22]: Access = 903762, Miss = 718978, Miss_rate = 0.796, Pending_hits = 179660, Reservation_fails = 50474
	L1D_cache_core[23]: Access = 909192, Miss = 723060, Miss_rate = 0.795, Pending_hits = 181723, Reservation_fails = 49447
	L1D_cache_core[24]: Access = 915462, Miss = 730626, Miss_rate = 0.798, Pending_hits = 180977, Reservation_fails = 48577
	L1D_cache_core[25]: Access = 905464, Miss = 720720, Miss_rate = 0.796, Pending_hits = 180420, Reservation_fails = 53816
	L1D_cache_core[26]: Access = 913974, Miss = 730522, Miss_rate = 0.799, Pending_hits = 180201, Reservation_fails = 46702
	L1D_cache_core[27]: Access = 919080, Miss = 716820, Miss_rate = 0.780, Pending_hits = 194976, Reservation_fails = 49156
	L1D_cache_core[28]: Access = 910570, Miss = 713570, Miss_rate = 0.784, Pending_hits = 190060, Reservation_fails = 52395
	L1D_cache_core[29]: Access = 910570, Miss = 729222, Miss_rate = 0.801, Pending_hits = 177041, Reservation_fails = 46147
	L1D_total_cache_accesses = 27275100
	L1D_total_cache_misses = 21719540
	L1D_total_cache_miss_rate = 0.7963
	L1D_total_cache_pending_hits = 5423281
	L1D_total_cache_reservation_fails = 1486882
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51580
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5423281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5924440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1462303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15475154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5423281
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 80699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 228704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26874455
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 400645

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1462303
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24579
ctas_completed 16030, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
195232, 229140, 229140, 228482, 228482, 228482, 228482, 195232, 195640, 229140, 229140, 229140, 229140, 229140, 229140, 195640, 194180, 227430, 227430, 227430, 227430, 227430, 227430, 194180, 194180, 227430, 227430, 227430, 227430, 227430, 227430, 194180, 
gpgpu_n_tot_thrd_icount = 6760261120
gpgpu_n_tot_w_icount = 211258160
gpgpu_n_stall_shd_mem = 4616022
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21399594
gpgpu_n_mem_write_global = 400645
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 168361425
gpgpu_n_store_insn = 2500000
gpgpu_n_shmem_insn = 987156800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28725760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 827
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4615195
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17638879	W0_Idle:231640	W0_Scoreboard:329771617	W1:416650	W2:418560	W3:416585	W4:416585	W5:416585	W6:419875	W7:416585	W8:416585	W9:416585	W10:416585	W11:416585	W12:416585	W13:416585	W14:932675	W15:833235	W16:833235	W17:833235	W18:833235	W19:833235	W20:833235	W21:833235	W22:833235	W23:833235	W24:833235	W25:833235	W26:833235	W27:833235	W28:833235	W29:833235	W30:833235	W31:833235	W32:190739555
single_issue_nums: WS0:50809770	WS1:54819310	WS2:54819310	WS3:50809770	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 171196752 {8:21399594,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16025800 {40:400645,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 855983760 {40:21399594,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3205160 {8:400645,}
maxmflatency = 762 
max_icnt2mem_latency = 252 
maxmrqlatency = 310 
max_icnt2sh_latency = 89 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:5754275 	693392 	827182 	1592610 	5063380 	1816018 	292964 	6733 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3009597 	18782476 	8166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21559963 	231948 	8328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16815445 	3644913 	1119469 	207396 	12942 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	4680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8546      8551      8802      8788      8783      8757      8768      8756      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8579      8557      8658      8658      8597      8549      8803      8856      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8383      8372      8641      8495      8552      8562      8777      8642      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8410      8399      8453      8467      8574      8560      8384      8374      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8328      8503      8477      8489      8560      8641      8378      8382      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8561      8615      8673      8667      8693      8479      8584      8581      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8620      8562      8692      8572      8470      8542      8628      8618      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8572      8731      8591      8604      8554      8566      8622      8371      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8721      8721      8489      8532      8564      8710      8347      8602      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8895      8910      8449      8269      8729      8727      8582      8371      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8900      8884      8563      8614      8835      8906      8878      8365      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8738      8789      8632      8625      8934      8934      8391      8633      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.860922  5.854836  5.795411  5.803401  5.808312  5.821259  5.874631  5.897713  5.792888  5.833450  5.805515  5.838480  5.802557  5.786600  5.826403  5.821782 
dram[1]:  5.787313  5.825461  5.839760  5.782474  5.826978  5.855692  5.842764  5.852109  5.817011  5.801791  5.846417  5.864865  5.772947  5.796849  5.812265  5.792216 
dram[2]:  5.818334  5.795182  5.809061  5.810732  5.861039  5.876828  5.847365  5.871004  5.789608  5.828928  5.889469  5.907169  5.795947  5.847619  5.817409  5.846547 
dram[3]:  5.817051  5.841940  5.780574  5.850567  5.831286  5.829450  5.819556  5.824087  5.810414  5.820195  5.877585  5.863560  5.830634  5.836920  5.813427  5.821503 
dram[4]:  5.853776  5.879056  5.808683  5.845030  5.841535  5.868277  5.831286  5.794177  5.849335  5.857243  5.823136  5.862224  5.846525  5.833298  5.827389  5.879147 
dram[5]:  5.856103  5.883266  5.780751  5.833892  5.823952  5.865170  5.816258  5.817024  5.828231  5.845772  5.866119  5.864523  5.827740  5.830483  5.840213  5.851886 
dram[6]:  5.846057  5.813282  5.859156  5.875764  5.816126  5.841837  5.805152  5.821113  5.811070  5.827824  5.881935  5.852560  5.805405  5.833671  5.798125  5.857714 
dram[7]:  5.812318  5.812704  5.858875  5.818954  5.856502  5.846520  5.841115  5.875870  5.804834  5.841079  5.810292  5.845331  5.842216  5.823177  5.813915  5.817852 
dram[8]:  5.819281  5.832846  5.796144  5.812283  5.811097  5.826838  5.841454  5.870671  5.827442  5.844626  5.844314  5.837036  5.847291  5.821971  5.817517  5.802669 
dram[9]:  5.850643  5.861304  5.788945  5.812378  5.796949  5.820961  5.852731  5.880656  5.848915  5.822919  5.815240  5.844384  5.814593  5.807315  5.797320  5.826181 
dram[10]:  5.818750  5.841253  5.819467  5.843949  5.788836  5.875070  5.834602  5.845212  5.824300  5.829173  5.858735  5.855171  5.773730  5.804129  5.822024  5.870281 
dram[11]:  5.829584  5.864598  5.853032  5.849755  5.871013  5.827976  5.848125  5.854330  5.824878  5.777701  5.850392  5.860088  5.785051  5.803585  5.798820  5.855610 
average row locality = 16046607/2751454 = 5.832046
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     83315     83312     83179     83184     83170     83170     83149     83147     83174     83170     83182     83172     83122     83118     83116     83108 
dram[1]:     83333     83320     83188     83191     83188     83190     83134     83133     83173     83169     83157     83145     83123     83121     83111     83101 
dram[2]:     83299     83302     83192     83187     83196     83192     83153     83162     83173     83181     83148     83151     83108     83104     83086     83089 
dram[3]:     83298     83294     83204     83216     83174     83171     83163     83164     83177     83178     83144     83144     83118     83138     83086     83103 
dram[4]:     83288     83285     83204     83207     83169     83176     83174     83181     83187     83177     83162     83166     83141     83127     83100     83089 
dram[5]:     83292     83292     83195     83176     83197     83208     83168     83179     83171     83177     83157     83146     83129     83145     83091     83094 
dram[6]:     83277     83267     83163     83159     83201     83185     83200     83197     83169     83171     83147     83157     83163     83144     83104     83101 
dram[7]:     83288     83311     83159     83154     83184     83176     83163     83149     83178     83180     83152     83159     83132     83116     83094     83104 
dram[8]:     83301     83292     83151     83157     83181     83186     83162     83169     83183     83184     83162     83163     83111     83122     83105     83095 
dram[9]:     83290     83296     83163     83170     83192     83189     83177     83170     83181     83188     83165     83163     83115     83115     83105     83107 
dram[10]:     83305     83290     83173     83174     83185     83167     83169     83169     83202     83202     83169     83165     83117     83104     83094     83105 
dram[11]:     83286     83302     83181     83181     83168     83179     83158     83153     83187     83186     83167     83159     83113     83131     83115     83113 
total dram reads = 15969293
bank skew: 83333/83086 = 1.00
chip skew: 1330833/1330699 = 1.00
number of total write accesses:
dram[0]:      1680      1672      1656      1656      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[1]:      1684      1684      1656      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[2]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[3]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1556      1556 
dram[4]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1556      1556 
dram[5]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1556      1556 
dram[6]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1556      1556 
dram[7]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[8]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[9]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[10]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[11]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
total dram writes = 309256
bank skew: 1684/1552 = 1.09
chip skew: 25776/25768 = 1.00
average mf latency per bank:
dram[0]:        463       463       464       464       463       463       463       463       464       464       463       464       463       464       463       464
dram[1]:        463       464       464       464       463       463       463       464       463       464       464       464       463       464       463       464
dram[2]:        464       464       463       464       462       463       463       463       463       463       463       463       463       463       463       464
dram[3]:        464       464       464       464       462       463       462       463       462       463       463       463       462       462       463       463
dram[4]:        464       464       464       464       463       463       462       464       463       463       462       463       462       463       463       463
dram[5]:        463       464       464       464       463       463       463       463       463       464       462       463       462       463       463       463
dram[6]:        463       464       464       464       463       463       463       463       464       464       463       464       462       463       462       463
dram[7]:        463       463       463       464       463       463       463       463       463       463       464       464       462       463       464       464
dram[8]:        463       464       464       465       463       463       462       462       463       464       463       463       463       463       464       464
dram[9]:        464       464       464       464       463       463       462       463       463       463       462       462       462       463       463       463
dram[10]:        463       463       464       464       463       463       463       463       462       463       462       463       463       462       463       463
dram[11]:        463       463       463       463       463       463       463       464       462       463       462       463       462       462       462       463
maximum mf latency per bank:
dram[0]:        705       709       621       627       638       623       555       567       621       615       518       579       607       611       573       540
dram[1]:        730       730       634       638       616       627       485       526       540       532       549       590       575       604       565       548
dram[2]:        539       543       632       633       629       633       533       530       521       555       507       502       590       609       615       529
dram[3]:        544       554       626       625       620       644       518       544       492       619       531       532       651       587       515       540
dram[4]:        542       762       627       627       626       633       549       536       579       603       600       578       572       570       526       526
dram[5]:        562       544       625       629       633       627       543       526       529       517       545       538       562       596       521       524
dram[6]:        554       550       615       619       615       623       580       555       510       555       523       544       589       620       509       531
dram[7]:        540       542       614       634       616       626       582       560       507       523       506       537       543       580       521       557
dram[8]:        571       567       615       622       616       620       523       543       550       526       521       565       532       608       520       498
dram[9]:        559       548       612       634       623       634       536       554       565       561       542       529       524       524       565       513
dram[10]:        542       557       616       623       614       614       507       525       512       543       531       539       563       548       503       516
dram[11]:        536       550       618       621       604       621       528       542       517       533       551       525       548       577       549       533

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12066573 n_nop=10261121 n_act=229518 n_pre=229502 n_ref_event=4572360550251980812 n_req=1337230 n_rd=1330788 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4497
n_activity=10666225 dram_eff=0.5087
bk0: 83315a 10761418i bk1: 83312a 10766253i bk2: 83179a 10754822i bk3: 83184a 10761533i bk4: 83170a 10759219i bk5: 83170a 10764820i bk6: 83149a 10767496i bk7: 83147a 10778224i bk8: 83174a 10762629i bk9: 83170a 10769627i bk10: 83182a 10757426i bk11: 83172a 10767664i bk12: 83122a 10758647i bk13: 83118a 10766262i bk14: 83116a 10761133i bk15: 83108a 10763427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828366
Row_Buffer_Locality_read = 0.830624
Row_Buffer_Locality_write = 0.361999
Bank_Level_Parallism = 2.345644
Bank_Level_Parallism_Col = 1.906622
Bank_Level_Parallism_Ready = 1.271211
write_to_read_ratio_blp_rw_average = 0.031579
GrpLevelPara = 1.738150 

BW Util details:
bwutil = 0.449691 
total_CMD = 12066573 
util_bw = 5426224 
Wasted_Col = 2968849 
Wasted_Row = 1216608 
Idle = 2454892 

BW Util Bottlenecks: 
RCDc_limit = 2973039 
RCDWRc_limit = 25044 
WTRc_limit = 138340 
RTWc_limit = 166848 
CCDLc_limit = 1016742 
rwq = 0 
CCDLc_limit_alone = 997863 
WTRc_limit_alone = 132393 
RTWc_limit_alone = 153916 

Commands details: 
total_CMD = 12066573 
n_nop = 10261121 
Read = 1330788 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 229518 
n_pre = 229502 
n_ref = 4572360550251980812 
n_req = 1337230 
total_req = 1356556 

Dual Bus Interface Util: 
issued_total_row = 459020 
issued_total_col = 1356556 
Row_Bus_Util =  0.038041 
CoL_Bus_Util = 0.112423 
Either_Row_CoL_Bus_Util = 0.149624 
Issued_on_Two_Bus_Simul_Util = 0.000839 
issued_two_Eff = 0.005607 
queue_avg = 4.177502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.1775
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12066573 n_nop=10260560 n_act=229780 n_pre=229764 n_ref_event=0 n_req=1337221 n_rd=1330777 n_rd_L2_A=0 n_write=0 n_wr_bk=25776 bw_util=0.4497
n_activity=10669272 dram_eff=0.5086
bk0: 83333a 10754178i bk1: 83320a 10760136i bk2: 83188a 10763951i bk3: 83191a 10760785i bk4: 83188a 10764000i bk5: 83190a 10769854i bk6: 83134a 10764403i bk7: 83133a 10769058i bk8: 83173a 10760626i bk9: 83169a 10766632i bk10: 83157a 10759946i bk11: 83145a 10775004i bk12: 83123a 10759182i bk13: 83121a 10768482i bk14: 83111a 10759933i bk15: 83101a 10760129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828169
Row_Buffer_Locality_read = 0.830431
Row_Buffer_Locality_write = 0.361111
Bank_Level_Parallism = 2.344280
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.270549
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.449690 
total_CMD = 12066573 
util_bw = 5426212 
Wasted_Col = 2973069 
Wasted_Row = 1218162 
Idle = 2449130 

BW Util Bottlenecks: 
RCDc_limit = 2977141 
RCDWRc_limit = 24733 
WTRc_limit = 136477 
RTWc_limit = 168773 
CCDLc_limit = 1016317 
rwq = 0 
CCDLc_limit_alone = 997246 
WTRc_limit_alone = 130532 
RTWc_limit_alone = 155647 

Commands details: 
total_CMD = 12066573 
n_nop = 10260560 
Read = 1330777 
Write = 0 
L2_Alloc = 0 
L2_WB = 25776 
n_act = 229780 
n_pre = 229764 
n_ref = 0 
n_req = 1337221 
total_req = 1356553 

Dual Bus Interface Util: 
issued_total_row = 459544 
issued_total_col = 1356553 
Row_Bus_Util =  0.038084 
CoL_Bus_Util = 0.112422 
Either_Row_CoL_Bus_Util = 0.149671 
Issued_on_Two_Bus_Simul_Util = 0.000836 
issued_two_Eff = 0.005584 
queue_avg = 4.183098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1831
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12066573 n_nop=10262110 n_act=229047 n_pre=229031 n_ref_event=0 n_req=1337165 n_rd=1330723 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4497
n_activity=10661251 dram_eff=0.5089
bk0: 83299a 10759001i bk1: 83302a 10758262i bk2: 83192a 10755692i bk3: 83187a 10766123i bk4: 83196a 10767644i bk5: 83192a 10776016i bk6: 83153a 10768677i bk7: 83162a 10775736i bk8: 83173a 10756666i bk9: 83181a 10768740i bk10: 83148a 10773666i bk11: 83151a 10782634i bk12: 83108a 10761378i bk13: 83104a 10772061i bk14: 83086a 10763412i bk15: 83089a 10777117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828710
Row_Buffer_Locality_read = 0.830988
Row_Buffer_Locality_write = 0.358119
Bank_Level_Parallism = 2.342191
Bank_Level_Parallism_Col = 1.893202
Bank_Level_Parallism_Ready = 1.267334
write_to_read_ratio_blp_rw_average = 0.031942
GrpLevelPara = 1.736537 

BW Util details:
bwutil = 0.449669 
total_CMD = 12066573 
util_bw = 5425964 
Wasted_Col = 2963584 
Wasted_Row = 1210440 
Idle = 2466585 

BW Util Bottlenecks: 
RCDc_limit = 2966699 
RCDWRc_limit = 25933 
WTRc_limit = 136049 
RTWc_limit = 168518 
CCDLc_limit = 1015362 
rwq = 0 
CCDLc_limit_alone = 996202 
WTRc_limit_alone = 130239 
RTWc_limit_alone = 155168 

Commands details: 
total_CMD = 12066573 
n_nop = 10262110 
Read = 1330723 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 229047 
n_pre = 229031 
n_ref = 0 
n_req = 1337165 
total_req = 1356491 

Dual Bus Interface Util: 
issued_total_row = 458078 
issued_total_col = 1356491 
Row_Bus_Util =  0.037963 
CoL_Bus_Util = 0.112417 
Either_Row_CoL_Bus_Util = 0.149542 
Issued_on_Two_Bus_Simul_Util = 0.000838 
issued_two_Eff = 0.005601 
queue_avg = 4.169099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1691
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12066573 n_nop=10261263 n_act=229403 n_pre=229387 n_ref_event=0 n_req=1337216 n_rd=1330772 n_rd_L2_A=0 n_write=0 n_wr_bk=25776 bw_util=0.4497
n_activity=10651708 dram_eff=0.5094
bk0: 83298a 10756874i bk1: 83294a 10767486i bk2: 83204a 10751438i bk3: 83216a 10768452i bk4: 83174a 10759392i bk5: 83171a 10767598i bk6: 83163a 10763482i bk7: 83164a 10767777i bk8: 83177a 10758755i bk9: 83178a 10765584i bk10: 83144a 10764989i bk11: 83144a 10768583i bk12: 83118a 10766383i bk13: 83138a 10768787i bk14: 83086a 10761862i bk15: 83103a 10769365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828450
Row_Buffer_Locality_read = 0.830735
Row_Buffer_Locality_write = 0.356611
Bank_Level_Parallism = 2.349257
Bank_Level_Parallism_Col = 1.898454
Bank_Level_Parallism_Ready = 1.269851
write_to_read_ratio_blp_rw_average = 0.032049
GrpLevelPara = 1.739767 

BW Util details:
bwutil = 0.449688 
total_CMD = 12066573 
util_bw = 5426192 
Wasted_Col = 2960027 
Wasted_Row = 1209254 
Idle = 2471100 

BW Util Bottlenecks: 
RCDc_limit = 2966152 
RCDWRc_limit = 24823 
WTRc_limit = 138690 
RTWc_limit = 169598 
CCDLc_limit = 1013929 
rwq = 0 
CCDLc_limit_alone = 994463 
WTRc_limit_alone = 132779 
RTWc_limit_alone = 156043 

Commands details: 
total_CMD = 12066573 
n_nop = 10261263 
Read = 1330772 
Write = 0 
L2_Alloc = 0 
L2_WB = 25776 
n_act = 229403 
n_pre = 229387 
n_ref = 0 
n_req = 1337216 
total_req = 1356548 

Dual Bus Interface Util: 
issued_total_row = 458790 
issued_total_col = 1356548 
Row_Bus_Util =  0.038022 
CoL_Bus_Util = 0.112422 
Either_Row_CoL_Bus_Util = 0.149612 
Issued_on_Two_Bus_Simul_Util = 0.000831 
issued_two_Eff = 0.005555 
queue_avg = 4.171617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17162
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12066573 n_nop=10262319 n_act=228846 n_pre=228830 n_ref_event=0 n_req=1337277 n_rd=1330833 n_rd_L2_A=0 n_write=0 n_wr_bk=25776 bw_util=0.4497
n_activity=10651694 dram_eff=0.5094
bk0: 83288a 10759149i bk1: 83285a 10768669i bk2: 83204a 10757226i bk3: 83207a 10769375i bk4: 83169a 10758339i bk5: 83176a 10771021i bk6: 83174a 10762860i bk7: 83181a 10761780i bk8: 83187a 10766681i bk9: 83177a 10770191i bk10: 83162a 10758918i bk11: 83166a 10767917i bk12: 83141a 10766593i bk13: 83127a 10773125i bk14: 83100a 10762969i bk15: 83089a 10773238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828875
Row_Buffer_Locality_read = 0.831120
Row_Buffer_Locality_write = 0.365146
Bank_Level_Parallism = 2.346827
Bank_Level_Parallism_Col = 1.899415
Bank_Level_Parallism_Ready = 1.271764
write_to_read_ratio_blp_rw_average = 0.031940
GrpLevelPara = 1.740647 

BW Util details:
bwutil = 0.449708 
total_CMD = 12066573 
util_bw = 5426436 
Wasted_Col = 2957668 
Wasted_Row = 1210778 
Idle = 2471691 

BW Util Bottlenecks: 
RCDc_limit = 2955188 
RCDWRc_limit = 24749 
WTRc_limit = 138774 
RTWc_limit = 169601 
CCDLc_limit = 1013734 
rwq = 0 
CCDLc_limit_alone = 993711 
WTRc_limit_alone = 132488 
RTWc_limit_alone = 155864 

Commands details: 
total_CMD = 12066573 
n_nop = 10262319 
Read = 1330833 
Write = 0 
L2_Alloc = 0 
L2_WB = 25776 
n_act = 228846 
n_pre = 228830 
n_ref = 0 
n_req = 1337277 
total_req = 1356609 

Dual Bus Interface Util: 
issued_total_row = 457676 
issued_total_col = 1356609 
Row_Bus_Util =  0.037929 
CoL_Bus_Util = 0.112427 
Either_Row_CoL_Bus_Util = 0.149525 
Issued_on_Two_Bus_Simul_Util = 0.000831 
issued_two_Eff = 0.005560 
queue_avg = 4.178259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17826
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12066573 n_nop=10262030 n_act=229012 n_pre=228996 n_ref_event=0 n_req=1337261 n_rd=1330817 n_rd_L2_A=0 n_write=0 n_wr_bk=25776 bw_util=0.4497
n_activity=10650662 dram_eff=0.5095
bk0: 83292a 10759951i bk1: 83292a 10771026i bk2: 83195a 10755668i bk3: 83176a 10764665i bk4: 83197a 10759259i bk5: 83208a 10770919i bk6: 83168a 10758347i bk7: 83179a 10764321i bk8: 83171a 10759228i bk9: 83177a 10767749i bk10: 83157a 10768693i bk11: 83146a 10774670i bk12: 83129a 10765818i bk13: 83145a 10772833i bk14: 83091a 10765609i bk15: 83094a 10769038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828748
Row_Buffer_Locality_read = 0.830999
Row_Buffer_Locality_write = 0.363904
Bank_Level_Parallism = 2.347234
Bank_Level_Parallism_Col = 1.898682
Bank_Level_Parallism_Ready = 1.269381
write_to_read_ratio_blp_rw_average = 0.031615
GrpLevelPara = 1.740501 

BW Util details:
bwutil = 0.449703 
total_CMD = 12066573 
util_bw = 5426372 
Wasted_Col = 2955878 
Wasted_Row = 1211621 
Idle = 2472702 

BW Util Bottlenecks: 
RCDc_limit = 2960731 
RCDWRc_limit = 25066 
WTRc_limit = 139400 
RTWc_limit = 165981 
CCDLc_limit = 1011050 
rwq = 0 
CCDLc_limit_alone = 991777 
WTRc_limit_alone = 133081 
RTWc_limit_alone = 153027 

Commands details: 
total_CMD = 12066573 
n_nop = 10262030 
Read = 1330817 
Write = 0 
L2_Alloc = 0 
L2_WB = 25776 
n_act = 229012 
n_pre = 228996 
n_ref = 0 
n_req = 1337261 
total_req = 1356593 

Dual Bus Interface Util: 
issued_total_row = 458008 
issued_total_col = 1356593 
Row_Bus_Util =  0.037957 
CoL_Bus_Util = 0.112426 
Either_Row_CoL_Bus_Util = 0.149549 
Issued_on_Two_Bus_Simul_Util = 0.000834 
issued_two_Eff = 0.005574 
queue_avg = 4.169943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16994
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12066573 n_nop=10261740 n_act=229218 n_pre=229202 n_ref_event=0 n_req=1337249 n_rd=1330805 n_rd_L2_A=0 n_write=0 n_wr_bk=25776 bw_util=0.4497
n_activity=10656828 dram_eff=0.5092
bk0: 83277a 10762379i bk1: 83267a 10759067i bk2: 83163a 10766276i bk3: 83159a 10770028i bk4: 83201a 10759752i bk5: 83185a 10767967i bk6: 83200a 10761016i bk7: 83197a 10765517i bk8: 83169a 10758526i bk9: 83171a 10759778i bk10: 83147a 10768480i bk11: 83157a 10768166i bk12: 83163a 10760813i bk13: 83144a 10767687i bk14: 83104a 10761121i bk15: 83101a 10772761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828593
Row_Buffer_Locality_read = 0.830828
Row_Buffer_Locality_write = 0.367008
Bank_Level_Parallism = 2.346667
Bank_Level_Parallism_Col = 1.898661
Bank_Level_Parallism_Ready = 1.271038
write_to_read_ratio_blp_rw_average = 0.031956
GrpLevelPara = 1.740275 

BW Util details:
bwutil = 0.449699 
total_CMD = 12066573 
util_bw = 5426324 
Wasted_Col = 2962718 
Wasted_Row = 1214303 
Idle = 2463228 

BW Util Bottlenecks: 
RCDc_limit = 2962177 
RCDWRc_limit = 24499 
WTRc_limit = 134861 
RTWc_limit = 170465 
CCDLc_limit = 1011319 
rwq = 0 
CCDLc_limit_alone = 992178 
WTRc_limit_alone = 128993 
RTWc_limit_alone = 157192 

Commands details: 
total_CMD = 12066573 
n_nop = 10261740 
Read = 1330805 
Write = 0 
L2_Alloc = 0 
L2_WB = 25776 
n_act = 229218 
n_pre = 229202 
n_ref = 0 
n_req = 1337249 
total_req = 1356581 

Dual Bus Interface Util: 
issued_total_row = 458420 
issued_total_col = 1356581 
Row_Bus_Util =  0.037991 
CoL_Bus_Util = 0.112425 
Either_Row_CoL_Bus_Util = 0.149573 
Issued_on_Two_Bus_Simul_Util = 0.000843 
issued_two_Eff = 0.005634 
queue_avg = 4.167855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.16786
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12066573 n_nop=10261615 n_act=229260 n_pre=229244 n_ref_event=0 n_req=1337141 n_rd=1330699 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4497
n_activity=10635908 dram_eff=0.5101
bk0: 83288a 10753022i bk1: 83311a 10757230i bk2: 83159a 10761990i bk3: 83154a 10764435i bk4: 83184a 10762900i bk5: 83176a 10763443i bk6: 83163a 10760307i bk7: 83149a 10771904i bk8: 83178a 10757639i bk9: 83180a 10769397i bk10: 83152a 10755567i bk11: 83159a 10766700i bk12: 83132a 10763283i bk13: 83116a 10764193i bk14: 83094a 10756854i bk15: 83104a 10763414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828548
Row_Buffer_Locality_read = 0.830761
Row_Buffer_Locality_write = 0.371313
Bank_Level_Parallism = 2.355634
Bank_Level_Parallism_Col = 1.906028
Bank_Level_Parallism_Ready = 1.273998
write_to_read_ratio_blp_rw_average = 0.032171
GrpLevelPara = 1.743275 

BW Util details:
bwutil = 0.449661 
total_CMD = 12066573 
util_bw = 5425868 
Wasted_Col = 2951191 
Wasted_Row = 1205103 
Idle = 2484411 

BW Util Bottlenecks: 
RCDc_limit = 2957080 
RCDWRc_limit = 24585 
WTRc_limit = 137151 
RTWc_limit = 170168 
CCDLc_limit = 1010926 
rwq = 0 
CCDLc_limit_alone = 991437 
WTRc_limit_alone = 130900 
RTWc_limit_alone = 156930 

Commands details: 
total_CMD = 12066573 
n_nop = 10261615 
Read = 1330699 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 229260 
n_pre = 229244 
n_ref = 0 
n_req = 1337141 
total_req = 1356467 

Dual Bus Interface Util: 
issued_total_row = 458504 
issued_total_col = 1356467 
Row_Bus_Util =  0.037998 
CoL_Bus_Util = 0.112415 
Either_Row_CoL_Bus_Util = 0.149583 
Issued_on_Two_Bus_Simul_Util = 0.000830 
issued_two_Eff = 0.005547 
queue_avg = 4.184893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.18489
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12066573 n_nop=10261442 n_act=229431 n_pre=229415 n_ref_event=0 n_req=1337166 n_rd=1330724 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4497
n_activity=10641821 dram_eff=0.5099
bk0: 83301a 10752484i bk1: 83292a 10761643i bk2: 83151a 10753247i bk3: 83157a 10760090i bk4: 83181a 10754946i bk5: 83186a 10762361i bk6: 83162a 10761616i bk7: 83169a 10766848i bk8: 83183a 10759858i bk9: 83184a 10771246i bk10: 83162a 10757933i bk11: 83163a 10765737i bk12: 83111a 10760963i bk13: 83122a 10764462i bk14: 83105a 10755424i bk15: 83095a 10759386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828423
Row_Buffer_Locality_read = 0.830651
Row_Buffer_Locality_write = 0.368209
Bank_Level_Parallism = 2.353050
Bank_Level_Parallism_Col = 1.905983
Bank_Level_Parallism_Ready = 1.277022
write_to_read_ratio_blp_rw_average = 0.031744
GrpLevelPara = 1.742761 

BW Util details:
bwutil = 0.449669 
total_CMD = 12066573 
util_bw = 5425968 
Wasted_Col = 2958119 
Wasted_Row = 1215635 
Idle = 2466851 

BW Util Bottlenecks: 
RCDc_limit = 2966301 
RCDWRc_limit = 24540 
WTRc_limit = 140752 
RTWc_limit = 166402 
CCDLc_limit = 1010421 
rwq = 0 
CCDLc_limit_alone = 990605 
WTRc_limit_alone = 134427 
RTWc_limit_alone = 152911 

Commands details: 
total_CMD = 12066573 
n_nop = 10261442 
Read = 1330724 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 229431 
n_pre = 229415 
n_ref = 0 
n_req = 1337166 
total_req = 1356492 

Dual Bus Interface Util: 
issued_total_row = 458846 
issued_total_col = 1356492 
Row_Bus_Util =  0.038026 
CoL_Bus_Util = 0.112417 
Either_Row_CoL_Bus_Util = 0.149598 
Issued_on_Two_Bus_Simul_Util = 0.000846 
issued_two_Eff = 0.005654 
queue_avg = 4.190432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.19043
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12066573 n_nop=10261248 n_act=229473 n_pre=229457 n_ref_event=0 n_req=1337228 n_rd=1330786 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4497
n_activity=10649753 dram_eff=0.5095
bk0: 83290a 10757227i bk1: 83296a 10765362i bk2: 83163a 10754871i bk3: 83170a 10764057i bk4: 83192a 10754835i bk5: 83189a 10763719i bk6: 83177a 10763308i bk7: 83170a 10778128i bk8: 83181a 10765024i bk9: 83188a 10769049i bk10: 83165a 10758794i bk11: 83163a 10772015i bk12: 83115a 10758911i bk13: 83115a 10766956i bk14: 83105a 10755625i bk15: 83107a 10768255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828399
Row_Buffer_Locality_read = 0.830638
Row_Buffer_Locality_write = 0.365880
Bank_Level_Parallism = 2.346850
Bank_Level_Parallism_Col = 1.898731
Bank_Level_Parallism_Ready = 1.271054
write_to_read_ratio_blp_rw_average = 0.031828
GrpLevelPara = 1.737947 

BW Util details:
bwutil = 0.449690 
total_CMD = 12066573 
util_bw = 5426216 
Wasted_Col = 2965069 
Wasted_Row = 1213486 
Idle = 2461802 

BW Util Bottlenecks: 
RCDc_limit = 2970330 
RCDWRc_limit = 24855 
WTRc_limit = 138861 
RTWc_limit = 168823 
CCDLc_limit = 1014358 
rwq = 0 
CCDLc_limit_alone = 994515 
WTRc_limit_alone = 132309 
RTWc_limit_alone = 155532 

Commands details: 
total_CMD = 12066573 
n_nop = 10261248 
Read = 1330786 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 229473 
n_pre = 229457 
n_ref = 0 
n_req = 1337228 
total_req = 1356554 

Dual Bus Interface Util: 
issued_total_row = 458930 
issued_total_col = 1356554 
Row_Bus_Util =  0.038033 
CoL_Bus_Util = 0.112422 
Either_Row_CoL_Bus_Util = 0.149614 
Issued_on_Two_Bus_Simul_Util = 0.000842 
issued_two_Eff = 0.005627 
queue_avg = 4.173614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17361
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12066573 n_nop=10261416 n_act=229319 n_pre=229303 n_ref_event=0 n_req=1337232 n_rd=1330790 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4497
n_activity=10662083 dram_eff=0.5089
bk0: 83305a 10752614i bk1: 83290a 10763289i bk2: 83173a 10757063i bk3: 83174a 10766551i bk4: 83185a 10753257i bk5: 83167a 10770051i bk6: 83169a 10765815i bk7: 83169a 10776448i bk8: 83202a 10764850i bk9: 83202a 10769702i bk10: 83169a 10766620i bk11: 83165a 10770522i bk12: 83117a 10756025i bk13: 83104a 10765822i bk14: 83094a 10762082i bk15: 83105a 10773887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828515
Row_Buffer_Locality_read = 0.830766
Row_Buffer_Locality_write = 0.363552
Bank_Level_Parallism = 2.345901
Bank_Level_Parallism_Col = 1.898160
Bank_Level_Parallism_Ready = 1.271416
write_to_read_ratio_blp_rw_average = 0.031976
GrpLevelPara = 1.738473 

BW Util details:
bwutil = 0.449691 
total_CMD = 12066573 
util_bw = 5426232 
Wasted_Col = 2964283 
Wasted_Row = 1213379 
Idle = 2462679 

BW Util Bottlenecks: 
RCDc_limit = 2965757 
RCDWRc_limit = 24906 
WTRc_limit = 135832 
RTWc_limit = 170876 
CCDLc_limit = 1017019 
rwq = 0 
CCDLc_limit_alone = 997785 
WTRc_limit_alone = 130199 
RTWc_limit_alone = 157275 

Commands details: 
total_CMD = 12066573 
n_nop = 10261416 
Read = 1330790 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 229319 
n_pre = 229303 
n_ref = 0 
n_req = 1337232 
total_req = 1356558 

Dual Bus Interface Util: 
issued_total_row = 458622 
issued_total_col = 1356558 
Row_Bus_Util =  0.038008 
CoL_Bus_Util = 0.112423 
Either_Row_CoL_Bus_Util = 0.149600 
Issued_on_Two_Bus_Simul_Util = 0.000831 
issued_two_Eff = 0.005552 
queue_avg = 4.158453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.15845
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12066573 n_nop=10261731 n_act=229195 n_pre=229179 n_ref_event=0 n_req=1337221 n_rd=1330779 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4497
n_activity=10664996 dram_eff=0.5088
bk0: 83286a 10757084i bk1: 83302a 10766751i bk2: 83181a 10765753i bk3: 83181a 10768171i bk4: 83168a 10766518i bk5: 83179a 10769098i bk6: 83158a 10768274i bk7: 83153a 10775122i bk8: 83187a 10764824i bk9: 83186a 10764149i bk10: 83167a 10767343i bk11: 83159a 10776020i bk12: 83113a 10756594i bk13: 83131a 10763080i bk14: 83115a 10763791i bk15: 83113a 10771258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828606
Row_Buffer_Locality_read = 0.830831
Row_Buffer_Locality_write = 0.368985
Bank_Level_Parallism = 2.342114
Bank_Level_Parallism_Col = 1.895099
Bank_Level_Parallism_Ready = 1.270075
write_to_read_ratio_blp_rw_average = 0.031449
GrpLevelPara = 1.736798 

BW Util details:
bwutil = 0.449688 
total_CMD = 12066573 
util_bw = 5426188 
Wasted_Col = 2967234 
Wasted_Row = 1214229 
Idle = 2458922 

BW Util Bottlenecks: 
RCDc_limit = 2966478 
RCDWRc_limit = 24879 
WTRc_limit = 137180 
RTWc_limit = 166766 
CCDLc_limit = 1014124 
rwq = 0 
CCDLc_limit_alone = 994944 
WTRc_limit_alone = 131019 
RTWc_limit_alone = 153747 

Commands details: 
total_CMD = 12066573 
n_nop = 10261731 
Read = 1330779 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 229195 
n_pre = 229179 
n_ref = 0 
n_req = 1337221 
total_req = 1356547 

Dual Bus Interface Util: 
issued_total_row = 458374 
issued_total_col = 1356547 
Row_Bus_Util =  0.037987 
CoL_Bus_Util = 0.112422 
Either_Row_CoL_Bus_Util = 0.149574 
Issued_on_Two_Bus_Simul_Util = 0.000835 
issued_two_Eff = 0.005584 
queue_avg = 4.141428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.14143

========= L2 cache stats =========
L2_cache_bank[0]: Access = 908539, Miss = 678435, Miss_rate = 0.747, Pending_hits = 113997, Reservation_fails = 0
L2_cache_bank[1]: Access = 908248, Miss = 678401, Miss_rate = 0.747, Pending_hits = 114123, Reservation_fails = 0
L2_cache_bank[2]: Access = 908466, Miss = 678439, Miss_rate = 0.747, Pending_hits = 114322, Reservation_fails = 0
L2_cache_bank[3]: Access = 908538, Miss = 678390, Miss_rate = 0.747, Pending_hits = 114351, Reservation_fails = 0
L2_cache_bank[4]: Access = 908114, Miss = 678375, Miss_rate = 0.747, Pending_hits = 113925, Reservation_fails = 0
L2_cache_bank[5]: Access = 908346, Miss = 678388, Miss_rate = 0.747, Pending_hits = 114348, Reservation_fails = 0
L2_cache_bank[6]: Access = 908402, Miss = 678384, Miss_rate = 0.747, Pending_hits = 114013, Reservation_fails = 0
L2_cache_bank[7]: Access = 908122, Miss = 678428, Miss_rate = 0.747, Pending_hits = 114016, Reservation_fails = 0
L2_cache_bank[8]: Access = 908318, Miss = 678445, Miss_rate = 0.747, Pending_hits = 113962, Reservation_fails = 0
L2_cache_bank[9]: Access = 908466, Miss = 678428, Miss_rate = 0.747, Pending_hits = 114129, Reservation_fails = 0
L2_cache_bank[10]: Access = 908158, Miss = 678420, Miss_rate = 0.747, Pending_hits = 113918, Reservation_fails = 0
L2_cache_bank[11]: Access = 908360, Miss = 678437, Miss_rate = 0.747, Pending_hits = 114302, Reservation_fails = 0
L2_cache_bank[12]: Access = 908453, Miss = 678444, Miss_rate = 0.747, Pending_hits = 113964, Reservation_fails = 0
L2_cache_bank[13]: Access = 908147, Miss = 678401, Miss_rate = 0.747, Pending_hits = 113692, Reservation_fails = 0
L2_cache_bank[14]: Access = 908383, Miss = 678370, Miss_rate = 0.747, Pending_hits = 114260, Reservation_fails = 0
L2_cache_bank[15]: Access = 908546, Miss = 678369, Miss_rate = 0.747, Pending_hits = 114439, Reservation_fails = 0
L2_cache_bank[16]: Access = 908230, Miss = 678376, Miss_rate = 0.747, Pending_hits = 114425, Reservation_fails = 0
L2_cache_bank[17]: Access = 908396, Miss = 678388, Miss_rate = 0.747, Pending_hits = 114689, Reservation_fails = 0
L2_cache_bank[18]: Access = 908466, Miss = 678408, Miss_rate = 0.747, Pending_hits = 114351, Reservation_fails = 0
L2_cache_bank[19]: Access = 908127, Miss = 678418, Miss_rate = 0.747, Pending_hits = 114051, Reservation_fails = 0
L2_cache_bank[20]: Access = 908360, Miss = 678434, Miss_rate = 0.747, Pending_hits = 114025, Reservation_fails = 0
L2_cache_bank[21]: Access = 908514, Miss = 678396, Miss_rate = 0.747, Pending_hits = 113871, Reservation_fails = 0
L2_cache_bank[22]: Access = 908164, Miss = 678395, Miss_rate = 0.747, Pending_hits = 113529, Reservation_fails = 0
L2_cache_bank[23]: Access = 908376, Miss = 678424, Miss_rate = 0.747, Pending_hits = 113922, Reservation_fails = 0
L2_total_cache_accesses = 21800239
L2_total_cache_misses = 16281793
L2_total_cache_miss_rate = 0.7469
L2_total_cache_pending_hits = 2738624
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2691677
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2738624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3996236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11973057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2738624
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88145
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 78125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 234375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21399594
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 400645
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=21800239
icnt_total_pkts_simt_to_mem=21800239
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21800239
Req_Network_cycles = 4705295
Req_Network_injected_packets_per_cycle =       4.6331 
Req_Network_conflicts_per_cycle =       0.7846
Req_Network_conflicts_per_cycle_util =       0.7968
Req_Bank_Level_Parallism =       4.7051
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2868
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1930

Reply_Network_injected_packets_num = 21800239
Reply_Network_cycles = 4705295
Reply_Network_injected_packets_per_cycle =        4.6331
Reply_Network_conflicts_per_cycle =        2.4665
Reply_Network_conflicts_per_cycle_util =       2.5019
Reply_Bank_Level_Parallism =       4.6995
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2451
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1544
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 18 hrs, 38 min, 24 sec (67104 sec)
gpgpu_simulation_rate = 88558 (inst/sec)
gpgpu_simulation_rate = 70 (cycle/sec)
gpgpu_silicon_slowdown = 19500000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67678..

GPGPU-Sim PTX: cudaLaunch for 0x0x558aec462b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 5 is = 10000
Simulation cycle for kernel 5 is = 15000
Simulation cycle for kernel 5 is = 20000
Simulation cycle for kernel 5 is = 25000
Simulation cycle for kernel 5 is = 30000
Simulation cycle for kernel 5 is = 35000
Simulation cycle for kernel 5 is = 40000
Simulation cycle for kernel 5 is = 45000
Simulation cycle for kernel 5 is = 50000
Simulation cycle for kernel 5 is = 55000
Simulation cycle for kernel 5 is = 60000
Simulation cycle for kernel 5 is = 65000
Simulation cycle for kernel 5 is = 70000
Simulation cycle for kernel 5 is = 75000
Simulation cycle for kernel 5 is = 80000
Simulation cycle for kernel 5 is = 85000
Simulation cycle for kernel 5 is = 90000
Simulation cycle for kernel 5 is = 95000
Simulation cycle for kernel 5 is = 100000
Simulation cycle for kernel 5 is = 105000
Simulation cycle for kernel 5 is = 110000
Simulation cycle for kernel 5 is = 115000
Simulation cycle for kernel 5 is = 120000
Simulation cycle for kernel 5 is = 125000
Simulation cycle for kernel 5 is = 130000
Simulation cycle for kernel 5 is = 135000
Simulation cycle for kernel 5 is = 140000
Simulation cycle for kernel 5 is = 145000
Simulation cycle for kernel 5 is = 150000
Simulation cycle for kernel 5 is = 155000
Simulation cycle for kernel 5 is = 160000
Simulation cycle for kernel 5 is = 165000
Simulation cycle for kernel 5 is = 170000
Simulation cycle for kernel 5 is = 175000
Simulation cycle for kernel 5 is = 180000
Simulation cycle for kernel 5 is = 185000
Simulation cycle for kernel 5 is = 190000
Simulation cycle for kernel 5 is = 195000
Simulation cycle for kernel 5 is = 200000
Simulation cycle for kernel 5 is = 205000
Simulation cycle for kernel 5 is = 210000
Simulation cycle for kernel 5 is = 215000
Simulation cycle for kernel 5 is = 220000
Simulation cycle for kernel 5 is = 225000
Simulation cycle for kernel 5 is = 230000
Simulation cycle for kernel 5 is = 235000
Simulation cycle for kernel 5 is = 240000
Simulation cycle for kernel 5 is = 245000
Simulation cycle for kernel 5 is = 250000
Simulation cycle for kernel 5 is = 255000
Simulation cycle for kernel 5 is = 260000
Simulation cycle for kernel 5 is = 265000
Simulation cycle for kernel 5 is = 270000
Simulation cycle for kernel 5 is = 275000
Simulation cycle for kernel 5 is = 280000
Simulation cycle for kernel 5 is = 285000
Simulation cycle for kernel 5 is = 290000
Simulation cycle for kernel 5 is = 295000
Simulation cycle for kernel 5 is = 300000
Simulation cycle for kernel 5 is = 305000
Simulation cycle for kernel 5 is = 310000
Simulation cycle for kernel 5 is = 315000
Simulation cycle for kernel 5 is = 320000
Simulation cycle for kernel 5 is = 325000
Simulation cycle for kernel 5 is = 330000
Simulation cycle for kernel 5 is = 335000
Simulation cycle for kernel 5 is = 340000
Simulation cycle for kernel 5 is = 345000
Simulation cycle for kernel 5 is = 350000
Simulation cycle for kernel 5 is = 355000
Simulation cycle for kernel 5 is = 360000
Simulation cycle for kernel 5 is = 365000
Simulation cycle for kernel 5 is = 370000
Simulation cycle for kernel 5 is = 375000
Simulation cycle for kernel 5 is = 380000
Simulation cycle for kernel 5 is = 385000
Simulation cycle for kernel 5 is = 390000
Simulation cycle for kernel 5 is = 395000
Simulation cycle for kernel 5 is = 400000
Simulation cycle for kernel 5 is = 405000
Simulation cycle for kernel 5 is = 410000
Simulation cycle for kernel 5 is = 415000
Simulation cycle for kernel 5 is = 420000
Simulation cycle for kernel 5 is = 425000
Simulation cycle for kernel 5 is = 430000
Simulation cycle for kernel 5 is = 435000
Simulation cycle for kernel 5 is = 440000
Simulation cycle for kernel 5 is = 445000
Simulation cycle for kernel 5 is = 450000
Simulation cycle for kernel 5 is = 455000
Simulation cycle for kernel 5 is = 460000
Simulation cycle for kernel 5 is = 465000
Simulation cycle for kernel 5 is = 470000
Simulation cycle for kernel 5 is = 475000
Simulation cycle for kernel 5 is = 480000
Simulation cycle for kernel 5 is = 485000
Simulation cycle for kernel 5 is = 490000
Simulation cycle for kernel 5 is = 495000
Simulation cycle for kernel 5 is = 500000
Simulation cycle for kernel 5 is = 505000
Simulation cycle for kernel 5 is = 510000
Simulation cycle for kernel 5 is = 515000
Simulation cycle for kernel 5 is = 520000
Simulation cycle for kernel 5 is = 525000
Simulation cycle for kernel 5 is = 530000
Simulation cycle for kernel 5 is = 535000
Simulation cycle for kernel 5 is = 540000
Simulation cycle for kernel 5 is = 545000
Simulation cycle for kernel 5 is = 550000
Simulation cycle for kernel 5 is = 555000
Simulation cycle for kernel 5 is = 560000
Simulation cycle for kernel 5 is = 565000
Simulation cycle for kernel 5 is = 570000
Simulation cycle for kernel 5 is = 575000
Simulation cycle for kernel 5 is = 580000
Simulation cycle for kernel 5 is = 585000
Simulation cycle for kernel 5 is = 590000
Simulation cycle for kernel 5 is = 595000
Simulation cycle for kernel 5 is = 600000
Simulation cycle for kernel 5 is = 605000
Simulation cycle for kernel 5 is = 610000
Simulation cycle for kernel 5 is = 615000
Simulation cycle for kernel 5 is = 620000
Simulation cycle for kernel 5 is = 625000
Simulation cycle for kernel 5 is = 630000
Simulation cycle for kernel 5 is = 635000
Simulation cycle for kernel 5 is = 640000
Simulation cycle for kernel 5 is = 645000
Simulation cycle for kernel 5 is = 650000
Simulation cycle for kernel 5 is = 655000
Simulation cycle for kernel 5 is = 660000
Simulation cycle for kernel 5 is = 665000
Simulation cycle for kernel 5 is = 670000
Simulation cycle for kernel 5 is = 675000
Simulation cycle for kernel 5 is = 680000
Simulation cycle for kernel 5 is = 685000
Simulation cycle for kernel 5 is = 690000
Simulation cycle for kernel 5 is = 695000
Simulation cycle for kernel 5 is = 700000
Simulation cycle for kernel 5 is = 705000
Simulation cycle for kernel 5 is = 710000
Simulation cycle for kernel 5 is = 715000
Simulation cycle for kernel 5 is = 720000
Simulation cycle for kernel 5 is = 725000
Simulation cycle for kernel 5 is = 730000
Simulation cycle for kernel 5 is = 735000
Simulation cycle for kernel 5 is = 740000
Simulation cycle for kernel 5 is = 745000
Simulation cycle for kernel 5 is = 750000
Simulation cycle for kernel 5 is = 755000
Simulation cycle for kernel 5 is = 760000
Simulation cycle for kernel 5 is = 765000
Simulation cycle for kernel 5 is = 770000
Simulation cycle for kernel 5 is = 775000
Simulation cycle for kernel 5 is = 780000
Simulation cycle for kernel 5 is = 785000
Simulation cycle for kernel 5 is = 790000
Simulation cycle for kernel 5 is = 795000
Simulation cycle for kernel 5 is = 800000
Simulation cycle for kernel 5 is = 805000
Simulation cycle for kernel 5 is = 810000
Simulation cycle for kernel 5 is = 815000
Simulation cycle for kernel 5 is = 820000
Simulation cycle for kernel 5 is = 825000
Simulation cycle for kernel 5 is = 830000
Simulation cycle for kernel 5 is = 835000
Simulation cycle for kernel 5 is = 840000
Simulation cycle for kernel 5 is = 845000
Simulation cycle for kernel 5 is = 850000
Simulation cycle for kernel 5 is = 855000
Simulation cycle for kernel 5 is = 860000
Simulation cycle for kernel 5 is = 865000
Simulation cycle for kernel 5 is = 870000
Simulation cycle for kernel 5 is = 875000
Simulation cycle for kernel 5 is = 880000
Simulation cycle for kernel 5 is = 885000
Simulation cycle for kernel 5 is = 890000
Simulation cycle for kernel 5 is = 895000
Simulation cycle for kernel 5 is = 900000
Simulation cycle for kernel 5 is = 905000
Simulation cycle for kernel 5 is = 910000
Simulation cycle for kernel 5 is = 915000
Simulation cycle for kernel 5 is = 920000
Simulation cycle for kernel 5 is = 925000
Simulation cycle for kernel 5 is = 930000
Simulation cycle for kernel 5 is = 935000
Simulation cycle for kernel 5 is = 940000
Destroy streams for kernel 6: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 941764
gpu_sim_insn = 1188529317
gpu_ipc =    1262.0245
gpu_tot_sim_cycle = 5647059
gpu_tot_sim_insn = 7131175902
gpu_tot_ipc =    1262.8124
gpu_tot_issued_cta = 19236
gpu_occupancy = 98.8958% 
gpu_tot_occupancy = 99.0171% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6333
partiton_level_parallism_total  =       4.6332
partiton_level_parallism_util =       4.7088
partiton_level_parallism_util_total  =       4.7057
L2_BW  =     202.3844 GB/Sec
L2_BW_total  =     202.3766 GB/Sec
gpu_total_sim_rate=88247

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1091164, Miss = 861952, Miss_rate = 0.790, Pending_hits = 219536, Reservation_fails = 64595
	L1D_cache_core[1]: Access = 1097576, Miss = 871520, Miss_rate = 0.794, Pending_hits = 220911, Reservation_fails = 62726
	L1D_cache_core[2]: Access = 1092684, Miss = 870480, Miss_rate = 0.797, Pending_hits = 217785, Reservation_fails = 62620
	L1D_cache_core[3]: Access = 1089208, Miss = 871292, Miss_rate = 0.800, Pending_hits = 211188, Reservation_fails = 54787
	L1D_cache_core[4]: Access = 1084174, Miss = 870870, Miss_rate = 0.803, Pending_hits = 208200, Reservation_fails = 57060
	L1D_cache_core[5]: Access = 1097790, Miss = 881894, Miss_rate = 0.803, Pending_hits = 212093, Reservation_fails = 58601
	L1D_cache_core[6]: Access = 1085876, Miss = 867152, Miss_rate = 0.799, Pending_hits = 214144, Reservation_fails = 63250
	L1D_cache_core[7]: Access = 1089280, Miss = 869544, Miss_rate = 0.798, Pending_hits = 215324, Reservation_fails = 60121
	L1D_cache_core[8]: Access = 1090982, Miss = 872378, Miss_rate = 0.800, Pending_hits = 213082, Reservation_fails = 58799
	L1D_cache_core[9]: Access = 1096484, Miss = 877916, Miss_rate = 0.801, Pending_hits = 214408, Reservation_fails = 59581
	L1D_cache_core[10]: Access = 1087578, Miss = 869622, Miss_rate = 0.800, Pending_hits = 214517, Reservation_fails = 61854
	L1D_cache_core[11]: Access = 1096412, Miss = 878572, Miss_rate = 0.801, Pending_hits = 214017, Reservation_fails = 59105
	L1D_cache_core[12]: Access = 1095874, Miss = 869414, Miss_rate = 0.793, Pending_hits = 221373, Reservation_fails = 55056
	L1D_cache_core[13]: Access = 1087578, Miss = 866346, Miss_rate = 0.797, Pending_hits = 216257, Reservation_fails = 61879
	L1D_cache_core[14]: Access = 1088298, Miss = 867626, Miss_rate = 0.797, Pending_hits = 216211, Reservation_fails = 57005
	L1D_cache_core[15]: Access = 1093958, Miss = 873678, Miss_rate = 0.799, Pending_hits = 215617, Reservation_fails = 60005
	L1D_cache_core[16]: Access = 1090982, Miss = 869466, Miss_rate = 0.797, Pending_hits = 215794, Reservation_fails = 60044
	L1D_cache_core[17]: Access = 1080770, Miss = 861198, Miss_rate = 0.797, Pending_hits = 214920, Reservation_fails = 59763
	L1D_cache_core[18]: Access = 1090982, Miss = 872378, Miss_rate = 0.800, Pending_hits = 213497, Reservation_fails = 58056
	L1D_cache_core[19]: Access = 1085876, Miss = 858780, Miss_rate = 0.791, Pending_hits = 222706, Reservation_fails = 57365
	L1D_cache_core[20]: Access = 1087434, Miss = 860742, Miss_rate = 0.792, Pending_hits = 221509, Reservation_fails = 58682
	L1D_cache_core[21]: Access = 1090982, Miss = 867646, Miss_rate = 0.795, Pending_hits = 218734, Reservation_fails = 57710
	L1D_cache_core[22]: Access = 1084174, Miss = 864318, Miss_rate = 0.797, Pending_hits = 214164, Reservation_fails = 59896
	L1D_cache_core[23]: Access = 1093008, Miss = 869700, Miss_rate = 0.796, Pending_hits = 218259, Reservation_fails = 59020
	L1D_cache_core[24]: Access = 1099278, Miss = 875810, Miss_rate = 0.797, Pending_hits = 218934, Reservation_fails = 58789
	L1D_cache_core[25]: Access = 1087578, Miss = 864162, Miss_rate = 0.795, Pending_hits = 217279, Reservation_fails = 62553
	L1D_cache_core[26]: Access = 1092684, Miss = 874848, Miss_rate = 0.801, Pending_hits = 214060, Reservation_fails = 57406
	L1D_cache_core[27]: Access = 1097790, Miss = 856050, Miss_rate = 0.780, Pending_hits = 233283, Reservation_fails = 60626
	L1D_cache_core[28]: Access = 1094386, Miss = 859846, Miss_rate = 0.786, Pending_hits = 227014, Reservation_fails = 62471
	L1D_cache_core[29]: Access = 1089280, Miss = 871728, Miss_rate = 0.800, Pending_hits = 212370, Reservation_fails = 57065
	L1D_total_cache_accesses = 32730120
	L1D_total_cache_misses = 26066928
	L1D_total_cache_miss_rate = 0.7964
	L1D_total_cache_pending_hits = 6507186
	L1D_total_cache_reservation_fails = 1786490
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6507186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7110715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1757757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18572265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6507186
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 96826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 274451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32249346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 480774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1757757
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28733
ctas_completed 19236, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
234652, 275310, 275310, 274652, 274652, 274652, 274652, 234652, 235060, 275310, 275310, 275310, 275310, 275310, 275310, 235060, 233600, 273600, 273600, 273600, 273600, 273600, 273600, 233600, 233600, 273600, 273600, 273600, 273600, 273600, 273600, 233600, 
gpgpu_n_tot_thrd_icount = 8112313344
gpgpu_n_tot_w_icount = 253509792
gpgpu_n_stall_shd_mem = 5539206
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25682980
gpgpu_n_mem_write_global = 480774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 202033710
gpgpu_n_store_insn = 3000000
gpgpu_n_shmem_insn = 1184588160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34470912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 973
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5538233
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21202839	W0_Idle:276759	W0_Scoreboard:395779478	W1:499980	W2:502272	W3:499902	W4:499902	W5:499902	W6:503850	W7:499902	W8:499902	W9:499902	W10:499902	W11:499902	W12:499902	W13:499902	W14:1119210	W15:999882	W16:999882	W17:999882	W18:999882	W19:999882	W20:999882	W21:999882	W22:999882	W23:999882	W24:999882	W25:999882	W26:999882	W27:999882	W28:999882	W29:999882	W30:999882	W31:999882	W32:228887466
single_issue_nums: WS0:60971724	WS1:65783172	WS2:65783172	WS3:60971724	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 205463840 {8:25682980,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19230960 {40:480774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1027319200 {40:25682980,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3846192 {8:480774,}
maxmflatency = 762 
max_icnt2mem_latency = 252 
maxmrqlatency = 334 
max_icnt2sh_latency = 89 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:6962105 	839085 	994619 	1903692 	6031998 	2163436 	353570 	8368 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3615479 	22538495 	9780 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25875271 	278402 	10081 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20175073 	4377544 	1346357 	249847 	14848 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	5617 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8546      8551      8802      8788      8783      8757      8768      8756      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8579      8557      8658      8658      8597      8549      8803      8856      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8383      8372      8641      8495      8552      8562      8777      8642      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8410      8399      8453      8467      8574      8560      8591      8423      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8328      8503      8477      8489      8560      8641      8447      8442      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8561      8615      8673      8667      8693      8479      8584      8581      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8620      8562      8692      8572      8470      8542      8628      8618      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8572      8731      8591      8604      8554      8566      8622      8371      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8721      8721      8489      8532      8564      8710      8347      8602      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8895      8910      8449      8269      8729      8727      8582      8371      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8900      8884      8563      8614      8835      8906      8878      8365      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8738      8789      8632      8625      8934      8934      8391      8633      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.907242  5.905501  5.834603  5.847126  5.864421  5.876340  5.890867  5.916593  5.827522  5.858044  5.848702  5.869402  5.869519  5.848119  5.894650  5.873799 
dram[1]:  5.851944  5.885629  5.867076  5.845123  5.887689  5.915472  5.874333  5.896858  5.850085  5.845459  5.877125  5.896464  5.823731  5.838817  5.860934  5.841161 
dram[2]:  5.887040  5.853656  5.867228  5.854567  5.926432  5.942459  5.901967  5.917655  5.823721  5.871933  5.912066  5.932832  5.837438  5.889907  5.862381  5.883371 
dram[3]:  5.878196  5.897916  5.823728  5.896704  5.901813  5.903379  5.878152  5.874473  5.855975  5.875198  5.896183  5.903186  5.872218  5.868360  5.849072  5.855299 
dram[4]:  5.910925  5.926907  5.866070  5.900847  5.897530  5.922154  5.876333  5.842268  5.897783  5.900023  5.876048  5.926528  5.890305  5.889998  5.870564  5.921482 
dram[5]:  5.907396  5.903749  5.833576  5.874202  5.876780  5.907656  5.858470  5.852907  5.877081  5.892977  5.905048  5.905738  5.897166  5.894753  5.878079  5.902208 
dram[6]:  5.879712  5.877816  5.892996  5.893048  5.859170  5.878553  5.848886  5.855033  5.850099  5.859907  5.934462  5.904058  5.855992  5.891800  5.871230  5.908416 
dram[7]:  5.859668  5.869217  5.884299  5.854983  5.898253  5.883589  5.865668  5.904052  5.837282  5.875190  5.855332  5.882481  5.885967  5.866378  5.865653  5.877807 
dram[8]:  5.871953  5.870858  5.850700  5.868680  5.864947  5.886645  5.858312  5.898876  5.852224  5.883250  5.871289  5.866195  5.886169  5.860374  5.863134  5.856116 
dram[9]:  5.884724  5.903808  5.846042  5.860390  5.863358  5.880490  5.872957  5.925650  5.882612  5.860666  5.835235  5.874846  5.854373  5.851982  5.833993  5.872555 
dram[10]:  5.883989  5.903567  5.852716  5.878047  5.843249  5.915442  5.880645  5.885471  5.879925  5.889822  5.886176  5.890364  5.826883  5.842026  5.861837  5.903321 
dram[11]:  5.878818  5.927505  5.878516  5.873017  5.908126  5.868774  5.877748  5.883216  5.873433  5.830407  5.894873  5.904535  5.831326  5.854449  5.848743  5.888125 
average row locality = 19256936/3276806 = 5.876740
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     99978     99974     99825     99824     99784     99788     99759     99753     99800     99798     99796     99787     99793     99790     99794     99780 
dram[1]:     99996     99986     99826     99816     99805     99805     99742     99743     99808     99793     99772     99754     99797     99794     99789     99772 
dram[2]:     99963     99961     99814     99820     99813     99799     99759     99771     99787     99795     99765     99773     99782     99782     99761     99761 
dram[3]:     99959     99954     99839     99858     99780     99783     99766     99762     99786     99792     99761     99762     99798     99826     99744     99757 
dram[4]:     99951     99950     99847     99840     99778     99788     99782     99785     99800     99785     99783     99785     99829     99812     99760     99753 
dram[5]:     99956     99953     99822     99804     99819     99832     99776     99792     99783     99789     99770     99764     99822     99835     99759     99775 
dram[6]:     99932     99929     99789     99784     99829     99814     99805     99805     99779     99783     99759     99765     99844     99827     99789     99780 
dram[7]:     99947     99964     99794     99792     99808     99794     99776     99759     99787     99786     99775     99781     99816     99799     99770     99772 
dram[8]:     99958     99951     99783     99786     99793     99799     99785     99795     99792     99800     99784     99785     99790     99797     99768     99771 
dram[9]:     99947     99954     99785     99785     99801     99800     99789     99782     99795     99796     99781     99786     99788     99788     99790     99795 
dram[10]:     99958     99944     99800     99805     99796     99769     99785     99779     99808     99806     99791     99774     99795     99781     99782     99789 
dram[11]:     99952     99972     99813     99819     99775     99788     99765     99770     99803     99803     99780     99779     99785     99802     99792     99790 
total dram reads = 19163715
bank skew: 99996/99742 = 1.00
chip skew: 1597051/1596906 = 1.00
number of total write accesses:
dram[0]:      2064      2056      2004      2004      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[1]:      2068      2068      2004      1992      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[2]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[3]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1904      1904      1896      1896 
dram[4]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1908      1908      1896      1896 
dram[5]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1908      1904      1896      1896 
dram[6]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1900      1900      1896      1896 
dram[7]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1900      1900      1896      1896 
dram[8]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1900      1896      1896      1896 
dram[9]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1896      1896      1892      1892 
dram[10]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1896      1896      1892      1892 
dram[11]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1892      1892      1892      1892 
total dram writes = 372884
bank skew: 2068/1892 = 1.09
chip skew: 31092/31048 = 1.00
average mf latency per bank:
dram[0]:        463       463       464       464       463       463       463       463       463       463       463       464       463       464       463       463
dram[1]:        463       464       464       464       462       463       463       463       463       463       463       463       463       464       463       463
dram[2]:        463       464       463       464       462       463       463       463       463       463       463       463       463       463       463       463
dram[3]:        463       464       464       464       463       463       462       463       462       463       463       463       462       462       463       463
dram[4]:        463       464       463       464       463       463       462       463       462       463       462       462       462       463       463       463
dram[5]:        463       463       464       464       463       463       463       463       463       464       462       463       462       463       463       463
dram[6]:        463       464       463       464       463       463       463       463       463       463       463       463       462       463       462       463
dram[7]:        463       463       463       464       462       463       463       463       463       463       463       463       462       463       463       464
dram[8]:        463       464       464       464       463       463       463       462       463       463       463       463       463       463       464       464
dram[9]:        464       463       464       464       463       463       462       463       463       463       462       462       462       463       463       463
dram[10]:        463       463       464       464       463       463       463       463       462       463       462       463       463       463       463       463
dram[11]:        463       463       463       463       462       462       463       463       462       463       462       463       462       462       462       463
maximum mf latency per bank:
dram[0]:        705       709       621       627       638       623       555       567       621       615       518       579       607       611       573       540
dram[1]:        730       730       634       638       624       630       517       526       540       685       549       590       575       604       565       548
dram[2]:        539       543       632       633       629       638       533       530       521       555       507       502       590       609       615       529
dram[3]:        544       554       626       625       627       644       518       544       588       619       545       532       651       587       515       540
dram[4]:        542       762       627       627       626       645       549       663       579       603       600       578       572       570       527       526
dram[5]:        562       544       625       629       651       631       543       526       529       527       545       538       562       596       555       524
dram[6]:        554       558       615       619       615       623       580       555       510       555       523       544       589       620       520       566
dram[7]:        540       592       618       634       636       633       582       560       507       523       518       537       543       580       562       557
dram[8]:        571       567       615       622       616       620       523       543       550       526       521       565       542       608       520       518
dram[9]:        559       548       612       634       623       634       536       554       565       561       542       537       524       524       565       528
dram[10]:        550       557       616       623       620       614       507       525       512       543       531       539       563       548       531       516
dram[11]:        536       562       618       621       615       621       528       542       517       533       551       525       548       577       549       533

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14481695 n_nop=12318808 n_act=273362 n_pre=273346 n_ref_event=4572360550251980812 n_req=1604795 n_rd=1597023 n_rd_L2_A=0 n_write=0 n_wr_bk=31088 bw_util=0.4497
n_activity=12784814 dram_eff=0.5094
bk0: 99978a 12922195i bk1: 99974a 12928354i bk2: 99825a 12914319i bk3: 99824a 12922901i bk4: 99784a 12921259i bk5: 99788a 12929843i bk6: 99759a 12926104i bk7: 99753a 12938430i bk8: 99800a 12922385i bk9: 99798a 12930207i bk10: 99796a 12916150i bk11: 99787a 12927234i bk12: 99793a 12923247i bk13: 99790a 12927530i bk14: 99794a 12924695i bk15: 99780a 12925072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829662
Row_Buffer_Locality_read = 0.831921
Row_Buffer_Locality_write = 0.365414
Bank_Level_Parallism = 2.341543
Bank_Level_Parallism_Col = 1.905021
Bank_Level_Parallism_Ready = 1.273194
write_to_read_ratio_blp_rw_average = 0.031620
GrpLevelPara = 1.737472 

BW Util details:
bwutil = 0.449702 
total_CMD = 14481695 
util_bw = 6512444 
Wasted_Col = 3544262 
Wasted_Row = 1455003 
Idle = 2969986 

BW Util Bottlenecks: 
RCDc_limit = 3541056 
RCDWRc_limit = 30108 
WTRc_limit = 166408 
RTWc_limit = 199373 
CCDLc_limit = 1217775 
rwq = 0 
CCDLc_limit_alone = 1194794 
WTRc_limit_alone = 159058 
RTWc_limit_alone = 183742 

Commands details: 
total_CMD = 14481695 
n_nop = 12318808 
Read = 1597023 
Write = 0 
L2_Alloc = 0 
L2_WB = 31088 
n_act = 273362 
n_pre = 273346 
n_ref = 4572360550251980812 
n_req = 1604795 
total_req = 1628111 

Dual Bus Interface Util: 
issued_total_row = 546708 
issued_total_col = 1628111 
Row_Bus_Util =  0.037752 
CoL_Bus_Util = 0.112425 
Either_Row_CoL_Bus_Util = 0.149353 
Issued_on_Two_Bus_Simul_Util = 0.000824 
issued_two_Eff = 0.005517 
queue_avg = 4.150695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.15069
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14481695 n_nop=12318344 n_act=273575 n_pre=273559 n_ref_event=0 n_req=1604771 n_rd=1596998 n_rd_L2_A=0 n_write=0 n_wr_bk=31092 bw_util=0.4497
n_activity=12793149 dram_eff=0.5091
bk0: 99996a 12915194i bk1: 99986a 12922960i bk2: 99826a 12923205i bk3: 99816a 12924108i bk4: 99805a 12928039i bk5: 99805a 12934949i bk6: 99742a 12925161i bk7: 99743a 12933798i bk8: 99808a 12921928i bk9: 99793a 12928177i bk10: 99772a 12920942i bk11: 99754a 12935319i bk12: 99797a 12918504i bk13: 99794a 12927896i bk14: 99789a 12917274i bk15: 99772a 12918874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829526
Row_Buffer_Locality_read = 0.831800
Row_Buffer_Locality_write = 0.362408
Bank_Level_Parallism = 2.338931
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.273423
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.449696 
total_CMD = 14481695 
util_bw = 6512360 
Wasted_Col = 3552622 
Wasted_Row = 1458979 
Idle = 2957734 

BW Util Bottlenecks: 
RCDc_limit = 3549316 
RCDWRc_limit = 29871 
WTRc_limit = 164403 
RTWc_limit = 201144 
CCDLc_limit = 1215121 
rwq = 0 
CCDLc_limit_alone = 1192133 
WTRc_limit_alone = 157054 
RTWc_limit_alone = 185505 

Commands details: 
total_CMD = 14481695 
n_nop = 12318344 
Read = 1596998 
Write = 0 
L2_Alloc = 0 
L2_WB = 31092 
n_act = 273575 
n_pre = 273559 
n_ref = 0 
n_req = 1604771 
total_req = 1628090 

Dual Bus Interface Util: 
issued_total_row = 547134 
issued_total_col = 1628090 
Row_Bus_Util =  0.037781 
CoL_Bus_Util = 0.112424 
Either_Row_CoL_Bus_Util = 0.149385 
Issued_on_Two_Bus_Simul_Util = 0.000820 
issued_two_Eff = 0.005488 
queue_avg = 4.163273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16327
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14481695 n_nop=12320288 n_act=272672 n_pre=272656 n_ref_event=0 n_req=1604676 n_rd=1596906 n_rd_L2_A=0 n_write=0 n_wr_bk=31080 bw_util=0.4497
n_activity=12777477 dram_eff=0.5096
bk0: 99963a 12922683i bk1: 99961a 12921838i bk2: 99814a 12919240i bk3: 99820a 12928887i bk4: 99813a 12934038i bk5: 99799a 12943088i bk6: 99759a 12933373i bk7: 99771a 12939755i bk8: 99787a 12914904i bk9: 99795a 12930218i bk10: 99765a 12932789i bk11: 99773a 12943888i bk12: 99782a 12921233i bk13: 99782a 12936339i bk14: 99761a 12922149i bk15: 99761a 12936620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830079
Row_Buffer_Locality_read = 0.832360
Row_Buffer_Locality_write = 0.361261
Bank_Level_Parallism = 2.338014
Bank_Level_Parallism_Col = 1.892826
Bank_Level_Parallism_Ready = 1.269102
write_to_read_ratio_blp_rw_average = 0.031910
GrpLevelPara = 1.735963 

BW Util details:
bwutil = 0.449667 
total_CMD = 14481695 
util_bw = 6511944 
Wasted_Col = 3538319 
Wasted_Row = 1445368 
Idle = 2986064 

BW Util Bottlenecks: 
RCDc_limit = 3533927 
RCDWRc_limit = 31210 
WTRc_limit = 162634 
RTWc_limit = 200493 
CCDLc_limit = 1214576 
rwq = 0 
CCDLc_limit_alone = 1191674 
WTRc_limit_alone = 155594 
RTWc_limit_alone = 184631 

Commands details: 
total_CMD = 14481695 
n_nop = 12320288 
Read = 1596906 
Write = 0 
L2_Alloc = 0 
L2_WB = 31080 
n_act = 272672 
n_pre = 272656 
n_ref = 0 
n_req = 1604676 
total_req = 1627986 

Dual Bus Interface Util: 
issued_total_row = 545328 
issued_total_col = 1627986 
Row_Bus_Util =  0.037656 
CoL_Bus_Util = 0.112417 
Either_Row_CoL_Bus_Util = 0.149251 
Issued_on_Two_Bus_Simul_Util = 0.000822 
issued_two_Eff = 0.005509 
queue_avg = 4.151360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15136
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14481695 n_nop=12319473 n_act=273061 n_pre=273045 n_ref_event=0 n_req=1604697 n_rd=1596927 n_rd_L2_A=0 n_write=0 n_wr_bk=31080 bw_util=0.4497
n_activity=12768678 dram_eff=0.51
bk0: 99959a 12917810i bk1: 99954a 12928748i bk2: 99839a 12909590i bk3: 99858a 12930548i bk4: 99780a 12924292i bk5: 99783a 12934661i bk6: 99766a 12928533i bk7: 99762a 12932301i bk8: 99786a 12920098i bk9: 99792a 12930875i bk10: 99761a 12922069i bk11: 99762a 12929635i bk12: 99798a 12928510i bk13: 99826a 12928763i bk14: 99744a 12920980i bk15: 99757a 12928261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829839
Row_Buffer_Locality_read = 0.832122
Row_Buffer_Locality_write = 0.360618
Bank_Level_Parallism = 2.344304
Bank_Level_Parallism_Col = 1.898109
Bank_Level_Parallism_Ready = 1.271747
write_to_read_ratio_blp_rw_average = 0.032280
GrpLevelPara = 1.738535 

BW Util details:
bwutil = 0.449673 
total_CMD = 14481695 
util_bw = 6512028 
Wasted_Col = 3535639 
Wasted_Row = 1445462 
Idle = 2988566 

BW Util Bottlenecks: 
RCDc_limit = 3530973 
RCDWRc_limit = 29901 
WTRc_limit = 165343 
RTWc_limit = 203982 
CCDLc_limit = 1214973 
rwq = 0 
CCDLc_limit_alone = 1191484 
WTRc_limit_alone = 158155 
RTWc_limit_alone = 187681 

Commands details: 
total_CMD = 14481695 
n_nop = 12319473 
Read = 1596927 
Write = 0 
L2_Alloc = 0 
L2_WB = 31080 
n_act = 273061 
n_pre = 273045 
n_ref = 0 
n_req = 1604697 
total_req = 1628007 

Dual Bus Interface Util: 
issued_total_row = 546106 
issued_total_col = 1628007 
Row_Bus_Util =  0.037710 
CoL_Bus_Util = 0.112418 
Either_Row_CoL_Bus_Util = 0.149307 
Issued_on_Two_Bus_Simul_Util = 0.000821 
issued_two_Eff = 0.005499 
queue_avg = 4.147378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14738
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14481695 n_nop=12320947 n_act=272251 n_pre=272235 n_ref_event=0 n_req=1604800 n_rd=1597028 n_rd_L2_A=0 n_write=0 n_wr_bk=31088 bw_util=0.4497
n_activity=12769200 dram_eff=0.51
bk0: 99951a 12922900i bk1: 99950a 12930588i bk2: 99847a 12918538i bk3: 99840a 12931199i bk4: 99778a 12921808i bk5: 99788a 12935037i bk6: 99782a 12925371i bk7: 99785a 12924352i bk8: 99800a 12928643i bk9: 99785a 12932379i bk10: 99783a 12921275i bk11: 99785a 12935215i bk12: 99829a 12928361i bk13: 99812a 12938622i bk14: 99760a 12919951i bk15: 99753a 12934338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830355
Row_Buffer_Locality_read = 0.832612
Row_Buffer_Locality_write = 0.366572
Bank_Level_Parallism = 2.341715
Bank_Level_Parallism_Col = 1.899146
Bank_Level_Parallism_Ready = 1.274088
write_to_read_ratio_blp_rw_average = 0.032127
GrpLevelPara = 1.739363 

BW Util details:
bwutil = 0.449703 
total_CMD = 14481695 
util_bw = 6512464 
Wasted_Col = 3530160 
Wasted_Row = 1447991 
Idle = 2991080 

BW Util Bottlenecks: 
RCDc_limit = 3516276 
RCDWRc_limit = 29897 
WTRc_limit = 164662 
RTWc_limit = 202746 
CCDLc_limit = 1214075 
rwq = 0 
CCDLc_limit_alone = 1190106 
WTRc_limit_alone = 157161 
RTWc_limit_alone = 186278 

Commands details: 
total_CMD = 14481695 
n_nop = 12320947 
Read = 1597028 
Write = 0 
L2_Alloc = 0 
L2_WB = 31088 
n_act = 272251 
n_pre = 272235 
n_ref = 0 
n_req = 1604800 
total_req = 1628116 

Dual Bus Interface Util: 
issued_total_row = 544486 
issued_total_col = 1628116 
Row_Bus_Util =  0.037598 
CoL_Bus_Util = 0.112426 
Either_Row_CoL_Bus_Util = 0.149205 
Issued_on_Two_Bus_Simul_Util = 0.000819 
issued_two_Eff = 0.005486 
queue_avg = 4.150702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1507
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14481695 n_nop=12320204 n_act=272682 n_pre=272666 n_ref_event=0 n_req=1604822 n_rd=1597051 n_rd_L2_A=0 n_write=0 n_wr_bk=31084 bw_util=0.4497
n_activity=12765871 dram_eff=0.5102
bk0: 99956a 12921663i bk1: 99953a 12931820i bk2: 99822a 12915773i bk3: 99804a 12925909i bk4: 99819a 12923053i bk5: 99832a 12935813i bk6: 99776a 12918456i bk7: 99792a 12923944i bk8: 99783a 12919428i bk9: 99789a 12930987i bk10: 99770a 12928142i bk11: 99764a 12935923i bk12: 99822a 12929900i bk13: 99835a 12938315i bk14: 99759a 12924314i bk15: 99775a 12931741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830088
Row_Buffer_Locality_read = 0.832364
Row_Buffer_Locality_write = 0.362373
Bank_Level_Parallism = 2.343226
Bank_Level_Parallism_Col = 1.898929
Bank_Level_Parallism_Ready = 1.271702
write_to_read_ratio_blp_rw_average = 0.031757
GrpLevelPara = 1.739548 

BW Util details:
bwutil = 0.449708 
total_CMD = 14481695 
util_bw = 6512540 
Wasted_Col = 3527577 
Wasted_Row = 1449463 
Idle = 2992115 

BW Util Bottlenecks: 
RCDc_limit = 3524164 
RCDWRc_limit = 30414 
WTRc_limit = 166332 
RTWc_limit = 199736 
CCDLc_limit = 1210560 
rwq = 0 
CCDLc_limit_alone = 1187163 
WTRc_limit_alone = 158768 
RTWc_limit_alone = 183903 

Commands details: 
total_CMD = 14481695 
n_nop = 12320204 
Read = 1597051 
Write = 0 
L2_Alloc = 0 
L2_WB = 31084 
n_act = 272682 
n_pre = 272666 
n_ref = 0 
n_req = 1604822 
total_req = 1628135 

Dual Bus Interface Util: 
issued_total_row = 545348 
issued_total_col = 1628135 
Row_Bus_Util =  0.037658 
CoL_Bus_Util = 0.112427 
Either_Row_CoL_Bus_Util = 0.149257 
Issued_on_Two_Bus_Simul_Util = 0.000828 
issued_two_Eff = 0.005548 
queue_avg = 4.146554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14655
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14481695 n_nop=12319652 n_act=272985 n_pre=272969 n_ref_event=0 n_req=1604781 n_rd=1597013 n_rd_L2_A=0 n_write=0 n_wr_bk=31072 bw_util=0.4497
n_activity=12774334 dram_eff=0.5098
bk0: 99932a 12919816i bk1: 99929a 12921953i bk2: 99789a 12925502i bk3: 99784a 12925739i bk4: 99829a 12921538i bk5: 99814a 12929917i bk6: 99805a 12921854i bk7: 99805a 12926166i bk8: 99779a 12919378i bk9: 99783a 12920009i bk10: 99759a 12927595i bk11: 99765a 12925136i bk12: 99844a 12922674i bk13: 99827a 12933308i bk14: 99789a 12922650i bk15: 99780a 12933017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829895
Row_Buffer_Locality_read = 0.832141
Row_Buffer_Locality_write = 0.368177
Bank_Level_Parallism = 2.344724
Bank_Level_Parallism_Col = 1.900968
Bank_Level_Parallism_Ready = 1.274941
write_to_read_ratio_blp_rw_average = 0.032116
GrpLevelPara = 1.740600 

BW Util details:
bwutil = 0.449695 
total_CMD = 14481695 
util_bw = 6512340 
Wasted_Col = 3536149 
Wasted_Row = 1449956 
Idle = 2983250 

BW Util Bottlenecks: 
RCDc_limit = 3526734 
RCDWRc_limit = 29745 
WTRc_limit = 162208 
RTWc_limit = 204136 
CCDLc_limit = 1212154 
rwq = 0 
CCDLc_limit_alone = 1188634 
WTRc_limit_alone = 154884 
RTWc_limit_alone = 187940 

Commands details: 
total_CMD = 14481695 
n_nop = 12319652 
Read = 1597013 
Write = 0 
L2_Alloc = 0 
L2_WB = 31072 
n_act = 272985 
n_pre = 272969 
n_ref = 0 
n_req = 1604781 
total_req = 1628085 

Dual Bus Interface Util: 
issued_total_row = 545954 
issued_total_col = 1628085 
Row_Bus_Util =  0.037700 
CoL_Bus_Util = 0.112424 
Either_Row_CoL_Bus_Util = 0.149295 
Issued_on_Two_Bus_Simul_Util = 0.000828 
issued_two_Eff = 0.005548 
queue_avg = 4.149768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.14977
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14481695 n_nop=12319114 n_act=273244 n_pre=273228 n_ref_event=0 n_req=1604688 n_rd=1596920 n_rd_L2_A=0 n_write=0 n_wr_bk=31072 bw_util=0.4497
n_activity=12755880 dram_eff=0.5105
bk0: 99947a 12911504i bk1: 99964a 12919596i bk2: 99794a 12918316i bk3: 99792a 12923289i bk4: 99808a 12926193i bk5: 99794a 12926250i bk6: 99776a 12918438i bk7: 99759a 12934014i bk8: 99787a 12916607i bk9: 99786a 12930312i bk10: 99775a 12913713i bk11: 99781a 12925923i bk12: 99816a 12925544i bk13: 99799a 12926187i bk14: 99770a 12916091i bk15: 99772a 12925196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829724
Row_Buffer_Locality_read = 0.831963
Row_Buffer_Locality_write = 0.369464
Bank_Level_Parallism = 2.350931
Bank_Level_Parallism_Col = 1.905527
Bank_Level_Parallism_Ready = 1.276474
write_to_read_ratio_blp_rw_average = 0.032302
GrpLevelPara = 1.742322 

BW Util details:
bwutil = 0.449669 
total_CMD = 14481695 
util_bw = 6511968 
Wasted_Col = 3528107 
Wasted_Row = 1443245 
Idle = 2998375 

BW Util Bottlenecks: 
RCDc_limit = 3526025 
RCDWRc_limit = 29700 
WTRc_limit = 164364 
RTWc_limit = 204038 
CCDLc_limit = 1212309 
rwq = 0 
CCDLc_limit_alone = 1188609 
WTRc_limit_alone = 156626 
RTWc_limit_alone = 188076 

Commands details: 
total_CMD = 14481695 
n_nop = 12319114 
Read = 1596920 
Write = 0 
L2_Alloc = 0 
L2_WB = 31072 
n_act = 273244 
n_pre = 273228 
n_ref = 0 
n_req = 1604688 
total_req = 1627992 

Dual Bus Interface Util: 
issued_total_row = 546472 
issued_total_col = 1627992 
Row_Bus_Util =  0.037735 
CoL_Bus_Util = 0.112417 
Either_Row_CoL_Bus_Util = 0.149332 
Issued_on_Two_Bus_Simul_Util = 0.000821 
issued_two_Eff = 0.005495 
queue_avg = 4.165395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16539
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14481695 n_nop=12319016 n_act=273409 n_pre=273393 n_ref_event=0 n_req=1604704 n_rd=1596937 n_rd_L2_A=0 n_write=0 n_wr_bk=31068 bw_util=0.4497
n_activity=12758714 dram_eff=0.5104
bk0: 99958a 12914353i bk1: 99951a 12922596i bk2: 99783a 12914615i bk3: 99786a 12922698i bk4: 99793a 12916914i bk5: 99799a 12927176i bk6: 99785a 12921560i bk7: 99795a 12927636i bk8: 99792a 12919408i bk9: 99800a 12931954i bk10: 99784a 12915283i bk11: 99785a 12923735i bk12: 99790a 12920430i bk13: 99797a 12925208i bk14: 99768a 12914068i bk15: 99771a 12921468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829623
Row_Buffer_Locality_read = 0.831866
Row_Buffer_Locality_write = 0.368353
Bank_Level_Parallism = 2.349207
Bank_Level_Parallism_Col = 1.905401
Bank_Level_Parallism_Ready = 1.278013
write_to_read_ratio_blp_rw_average = 0.031949
GrpLevelPara = 1.741924 

BW Util details:
bwutil = 0.449672 
total_CMD = 14481695 
util_bw = 6512020 
Wasted_Col = 3533105 
Wasted_Row = 1451622 
Idle = 2984948 

BW Util Bottlenecks: 
RCDc_limit = 3533591 
RCDWRc_limit = 29705 
WTRc_limit = 167541 
RTWc_limit = 200807 
CCDLc_limit = 1211930 
rwq = 0 
CCDLc_limit_alone = 1187757 
WTRc_limit_alone = 159766 
RTWc_limit_alone = 184409 

Commands details: 
total_CMD = 14481695 
n_nop = 12319016 
Read = 1596937 
Write = 0 
L2_Alloc = 0 
L2_WB = 31068 
n_act = 273409 
n_pre = 273393 
n_ref = 0 
n_req = 1604704 
total_req = 1628005 

Dual Bus Interface Util: 
issued_total_row = 546802 
issued_total_col = 1628005 
Row_Bus_Util =  0.037758 
CoL_Bus_Util = 0.112418 
Either_Row_CoL_Bus_Util = 0.149339 
Issued_on_Two_Bus_Simul_Util = 0.000837 
issued_two_Eff = 0.005608 
queue_avg = 4.167696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1677
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14481695 n_nop=12318798 n_act=273433 n_pre=273417 n_ref_event=0 n_req=1604726 n_rd=1596962 n_rd_L2_A=0 n_write=0 n_wr_bk=31056 bw_util=0.4497
n_activity=12770428 dram_eff=0.5099
bk0: 99947a 12913102i bk1: 99954a 12923978i bk2: 99785a 12914195i bk3: 99785a 12923112i bk4: 99801a 12919869i bk5: 99800a 12930073i bk6: 99789a 12922358i bk7: 99782a 12943128i bk8: 99795a 12924185i bk9: 99796a 12928647i bk10: 99781a 12915895i bk11: 99786a 12931259i bk12: 99788a 12917563i bk13: 99788a 12928052i bk14: 99790a 12912435i bk15: 99795a 12927078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829610
Row_Buffer_Locality_read = 0.831853
Row_Buffer_Locality_write = 0.368367
Bank_Level_Parallism = 2.344223
Bank_Level_Parallism_Col = 1.900144
Bank_Level_Parallism_Ready = 1.274500
write_to_read_ratio_blp_rw_average = 0.031953
GrpLevelPara = 1.738219 

BW Util details:
bwutil = 0.449676 
total_CMD = 14481695 
util_bw = 6512072 
Wasted_Col = 3543295 
Wasted_Row = 1450143 
Idle = 2976185 

BW Util Bottlenecks: 
RCDc_limit = 3540997 
RCDWRc_limit = 29687 
WTRc_limit = 167744 
RTWc_limit = 202226 
CCDLc_limit = 1214437 
rwq = 0 
CCDLc_limit_alone = 1190393 
WTRc_limit_alone = 159702 
RTWc_limit_alone = 186224 

Commands details: 
total_CMD = 14481695 
n_nop = 12318798 
Read = 1596962 
Write = 0 
L2_Alloc = 0 
L2_WB = 31056 
n_act = 273433 
n_pre = 273417 
n_ref = 0 
n_req = 1604726 
total_req = 1628018 

Dual Bus Interface Util: 
issued_total_row = 546850 
issued_total_col = 1628018 
Row_Bus_Util =  0.037761 
CoL_Bus_Util = 0.112419 
Either_Row_CoL_Bus_Util = 0.149354 
Issued_on_Two_Bus_Simul_Util = 0.000827 
issued_two_Eff = 0.005535 
queue_avg = 4.153868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15387
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14481695 n_nop=12319338 n_act=273085 n_pre=273069 n_ref_event=0 n_req=1604726 n_rd=1596962 n_rd_L2_A=0 n_write=0 n_wr_bk=31056 bw_util=0.4497
n_activity=12787854 dram_eff=0.5092
bk0: 99958a 12913544i bk1: 99944a 12922784i bk2: 99800a 12913978i bk3: 99805a 12927319i bk4: 99796a 12915626i bk5: 99769a 12934020i bk6: 99785a 12927614i bk7: 99779a 12938541i bk8: 99808a 12927724i bk9: 99806a 12934671i bk10: 99791a 12925988i bk11: 99774a 12933207i bk12: 99795a 12917474i bk13: 99781a 12925712i bk14: 99782a 12919199i bk15: 99789a 12934214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829827
Row_Buffer_Locality_read = 0.832089
Row_Buffer_Locality_write = 0.364632
Bank_Level_Parallism = 2.341143
Bank_Level_Parallism_Col = 1.898128
Bank_Level_Parallism_Ready = 1.274421
write_to_read_ratio_blp_rw_average = 0.032159
GrpLevelPara = 1.736894 

BW Util details:
bwutil = 0.449676 
total_CMD = 14481695 
util_bw = 6512072 
Wasted_Col = 3544044 
Wasted_Row = 1452121 
Idle = 2973458 

BW Util Bottlenecks: 
RCDc_limit = 3534558 
RCDWRc_limit = 30202 
WTRc_limit = 163241 
RTWc_limit = 203919 
CCDLc_limit = 1218207 
rwq = 0 
CCDLc_limit_alone = 1194912 
WTRc_limit_alone = 156227 
RTWc_limit_alone = 187638 

Commands details: 
total_CMD = 14481695 
n_nop = 12319338 
Read = 1596962 
Write = 0 
L2_Alloc = 0 
L2_WB = 31056 
n_act = 273085 
n_pre = 273069 
n_ref = 0 
n_req = 1604726 
total_req = 1628018 

Dual Bus Interface Util: 
issued_total_row = 546154 
issued_total_col = 1628018 
Row_Bus_Util =  0.037713 
CoL_Bus_Util = 0.112419 
Either_Row_CoL_Bus_Util = 0.149317 
Issued_on_Two_Bus_Simul_Util = 0.000816 
issued_two_Eff = 0.005464 
queue_avg = 4.135775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.13577
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14481695 n_nop=12319356 n_act=273095 n_pre=273079 n_ref_event=0 n_req=1604750 n_rd=1596988 n_rd_L2_A=0 n_write=0 n_wr_bk=31048 bw_util=0.4497
n_activity=12788995 dram_eff=0.5092
bk0: 99952a 12917470i bk1: 99972a 12930896i bk2: 99813a 12925231i bk3: 99819a 12926362i bk4: 99775a 12929739i bk5: 99788a 12933413i bk6: 99765a 12929754i bk7: 99770a 12938367i bk8: 99803a 12927486i bk9: 99803a 12926411i bk10: 99780a 12927842i bk11: 99779a 12937824i bk12: 99785a 12917524i bk13: 99802a 12926663i bk14: 99792a 12925415i bk15: 99790a 12931035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829823
Row_Buffer_Locality_read = 0.832067
Row_Buffer_Locality_write = 0.368204
Bank_Level_Parallism = 2.336991
Bank_Level_Parallism_Col = 1.893871
Bank_Level_Parallism_Ready = 1.271840
write_to_read_ratio_blp_rw_average = 0.031397
GrpLevelPara = 1.734652 

BW Util details:
bwutil = 0.449681 
total_CMD = 14481695 
util_bw = 6512144 
Wasted_Col = 3548334 
Wasted_Row = 1451988 
Idle = 2969229 

BW Util Bottlenecks: 
RCDc_limit = 3539064 
RCDWRc_limit = 29834 
WTRc_limit = 164497 
RTWc_limit = 198971 
CCDLc_limit = 1216143 
rwq = 0 
CCDLc_limit_alone = 1192637 
WTRc_limit_alone = 156906 
RTWc_limit_alone = 183056 

Commands details: 
total_CMD = 14481695 
n_nop = 12319356 
Read = 1596988 
Write = 0 
L2_Alloc = 0 
L2_WB = 31048 
n_act = 273095 
n_pre = 273079 
n_ref = 0 
n_req = 1604750 
total_req = 1628036 

Dual Bus Interface Util: 
issued_total_row = 546174 
issued_total_col = 1628036 
Row_Bus_Util =  0.037715 
CoL_Bus_Util = 0.112420 
Either_Row_CoL_Bus_Util = 0.149315 
Issued_on_Two_Bus_Simul_Util = 0.000820 
issued_two_Eff = 0.005490 
queue_avg = 4.119871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.11987

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1090296, Miss = 814165, Miss_rate = 0.747, Pending_hits = 136824, Reservation_fails = 0
L2_cache_bank[1]: Access = 1090336, Miss = 814118, Miss_rate = 0.747, Pending_hits = 137056, Reservation_fails = 0
L2_cache_bank[2]: Access = 1090036, Miss = 814171, Miss_rate = 0.747, Pending_hits = 137087, Reservation_fails = 0
L2_cache_bank[3]: Access = 1090285, Miss = 814087, Miss_rate = 0.747, Pending_hits = 137078, Reservation_fails = 0
L2_cache_bank[4]: Access = 1090178, Miss = 814068, Miss_rate = 0.747, Pending_hits = 136757, Reservation_fails = 0
L2_cache_bank[5]: Access = 1089872, Miss = 814086, Miss_rate = 0.747, Pending_hits = 136954, Reservation_fails = 0
L2_cache_bank[6]: Access = 1090118, Miss = 814057, Miss_rate = 0.747, Pending_hits = 136698, Reservation_fails = 0
L2_cache_bank[7]: Access = 1090166, Miss = 814118, Miss_rate = 0.747, Pending_hits = 136943, Reservation_fails = 0
L2_cache_bank[8]: Access = 1089846, Miss = 814154, Miss_rate = 0.747, Pending_hits = 136753, Reservation_fails = 0
L2_cache_bank[9]: Access = 1090168, Miss = 814122, Miss_rate = 0.747, Pending_hits = 137049, Reservation_fails = 0
L2_cache_bank[10]: Access = 1090172, Miss = 814131, Miss_rate = 0.747, Pending_hits = 136909, Reservation_fails = 0
L2_cache_bank[11]: Access = 1089866, Miss = 814168, Miss_rate = 0.747, Pending_hits = 137153, Reservation_fails = 0
L2_cache_bank[12]: Access = 1090182, Miss = 814150, Miss_rate = 0.747, Pending_hits = 136846, Reservation_fails = 0
L2_cache_bank[13]: Access = 1090274, Miss = 814111, Miss_rate = 0.747, Pending_hits = 136763, Reservation_fails = 0
L2_cache_bank[14]: Access = 1090014, Miss = 814097, Miss_rate = 0.747, Pending_hits = 136977, Reservation_fails = 0
L2_cache_bank[15]: Access = 1090363, Miss = 814071, Miss_rate = 0.747, Pending_hits = 137224, Reservation_fails = 0
L2_cache_bank[16]: Access = 1090350, Miss = 814077, Miss_rate = 0.747, Pending_hits = 137168, Reservation_fails = 0
L2_cache_bank[17]: Access = 1089991, Miss = 814108, Miss_rate = 0.747, Pending_hits = 137156, Reservation_fails = 0
L2_cache_bank[18]: Access = 1090257, Miss = 814100, Miss_rate = 0.747, Pending_hits = 136996, Reservation_fails = 0
L2_cache_bank[19]: Access = 1090286, Miss = 814110, Miss_rate = 0.747, Pending_hits = 136935, Reservation_fails = 0
L2_cache_bank[20]: Access = 1090041, Miss = 814139, Miss_rate = 0.747, Pending_hits = 136902, Reservation_fails = 0
L2_cache_bank[21]: Access = 1090379, Miss = 814071, Miss_rate = 0.747, Pending_hits = 137020, Reservation_fails = 0
L2_cache_bank[22]: Access = 1090317, Miss = 814089, Miss_rate = 0.747, Pending_hits = 136736, Reservation_fails = 0
L2_cache_bank[23]: Access = 1089961, Miss = 814147, Miss_rate = 0.747, Pending_hits = 136768, Reservation_fails = 0
L2_total_cache_accesses = 26163754
L2_total_cache_misses = 19538715
L2_total_cache_miss_rate = 0.7468
L2_total_cache_pending_hits = 3286752
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3232513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3286752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4795686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14368029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3286752
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 281250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25682980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 480774
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=26163754
icnt_total_pkts_simt_to_mem=26163754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26163754
Req_Network_cycles = 5647059
Req_Network_injected_packets_per_cycle =       4.6332 
Req_Network_conflicts_per_cycle =       0.7845
Req_Network_conflicts_per_cycle_util =       0.7968
Req_Bank_Level_Parallism =       4.7057
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2868
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1930

Reply_Network_injected_packets_num = 26163754
Reply_Network_cycles = 5647059
Reply_Network_injected_packets_per_cycle =        4.6332
Reply_Network_conflicts_per_cycle =        2.4678
Reply_Network_conflicts_per_cycle_util =       2.5035
Reply_Bank_Level_Parallism =       4.7002
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2452
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1544
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 22 hrs, 26 min, 49 sec (80809 sec)
gpgpu_simulation_rate = 88247 (inst/sec)
gpgpu_simulation_rate = 69 (cycle/sec)
gpgpu_silicon_slowdown = 19782608x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67678..

GPGPU-Sim PTX: cudaLaunch for 0x0x558aec462b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 6 is = 10000
Simulation cycle for kernel 6 is = 15000
Simulation cycle for kernel 6 is = 20000
Simulation cycle for kernel 6 is = 25000
Simulation cycle for kernel 6 is = 30000
Simulation cycle for kernel 6 is = 35000
Simulation cycle for kernel 6 is = 40000
Simulation cycle for kernel 6 is = 45000
Simulation cycle for kernel 6 is = 50000
Simulation cycle for kernel 6 is = 55000
Simulation cycle for kernel 6 is = 60000
Simulation cycle for kernel 6 is = 65000
Simulation cycle for kernel 6 is = 70000
Simulation cycle for kernel 6 is = 75000
Simulation cycle for kernel 6 is = 80000
Simulation cycle for kernel 6 is = 85000
Simulation cycle for kernel 6 is = 90000
Simulation cycle for kernel 6 is = 95000
Simulation cycle for kernel 6 is = 100000
Simulation cycle for kernel 6 is = 105000
Simulation cycle for kernel 6 is = 110000
Simulation cycle for kernel 6 is = 115000
Simulation cycle for kernel 6 is = 120000
Simulation cycle for kernel 6 is = 125000
Simulation cycle for kernel 6 is = 130000
Simulation cycle for kernel 6 is = 135000
Simulation cycle for kernel 6 is = 140000
Simulation cycle for kernel 6 is = 145000
Simulation cycle for kernel 6 is = 150000
Simulation cycle for kernel 6 is = 155000
Simulation cycle for kernel 6 is = 160000
Simulation cycle for kernel 6 is = 165000
Simulation cycle for kernel 6 is = 170000
Simulation cycle for kernel 6 is = 175000
Simulation cycle for kernel 6 is = 180000
Simulation cycle for kernel 6 is = 185000
Simulation cycle for kernel 6 is = 190000
Simulation cycle for kernel 6 is = 195000
Simulation cycle for kernel 6 is = 200000
Simulation cycle for kernel 6 is = 205000
Simulation cycle for kernel 6 is = 210000
Simulation cycle for kernel 6 is = 215000
Simulation cycle for kernel 6 is = 220000
Simulation cycle for kernel 6 is = 225000
Simulation cycle for kernel 6 is = 230000
Simulation cycle for kernel 6 is = 235000
Simulation cycle for kernel 6 is = 240000
Simulation cycle for kernel 6 is = 245000
Simulation cycle for kernel 6 is = 250000
Simulation cycle for kernel 6 is = 255000
Simulation cycle for kernel 6 is = 260000
Simulation cycle for kernel 6 is = 265000
Simulation cycle for kernel 6 is = 270000
Simulation cycle for kernel 6 is = 275000
Simulation cycle for kernel 6 is = 280000
Simulation cycle for kernel 6 is = 285000
Simulation cycle for kernel 6 is = 290000
Simulation cycle for kernel 6 is = 295000
Simulation cycle for kernel 6 is = 300000
Simulation cycle for kernel 6 is = 305000
Simulation cycle for kernel 6 is = 310000
Simulation cycle for kernel 6 is = 315000
Simulation cycle for kernel 6 is = 320000
Simulation cycle for kernel 6 is = 325000
Simulation cycle for kernel 6 is = 330000
Simulation cycle for kernel 6 is = 335000
Simulation cycle for kernel 6 is = 340000
Simulation cycle for kernel 6 is = 345000
Simulation cycle for kernel 6 is = 350000
Simulation cycle for kernel 6 is = 355000
Simulation cycle for kernel 6 is = 360000
Simulation cycle for kernel 6 is = 365000
Simulation cycle for kernel 6 is = 370000
Simulation cycle for kernel 6 is = 375000
Simulation cycle for kernel 6 is = 380000
Simulation cycle for kernel 6 is = 385000
Simulation cycle for kernel 6 is = 390000
Simulation cycle for kernel 6 is = 395000
Simulation cycle for kernel 6 is = 400000
Simulation cycle for kernel 6 is = 405000
Simulation cycle for kernel 6 is = 410000
Simulation cycle for kernel 6 is = 415000
Simulation cycle for kernel 6 is = 420000
Simulation cycle for kernel 6 is = 425000
Simulation cycle for kernel 6 is = 430000
Simulation cycle for kernel 6 is = 435000
Simulation cycle for kernel 6 is = 440000
Simulation cycle for kernel 6 is = 445000
Simulation cycle for kernel 6 is = 450000
Simulation cycle for kernel 6 is = 455000
Simulation cycle for kernel 6 is = 460000
Simulation cycle for kernel 6 is = 465000
Simulation cycle for kernel 6 is = 470000
Simulation cycle for kernel 6 is = 475000
Simulation cycle for kernel 6 is = 480000
Simulation cycle for kernel 6 is = 485000
Simulation cycle for kernel 6 is = 490000
Simulation cycle for kernel 6 is = 495000
Simulation cycle for kernel 6 is = 500000
Simulation cycle for kernel 6 is = 505000
Simulation cycle for kernel 6 is = 510000
Simulation cycle for kernel 6 is = 515000
Simulation cycle for kernel 6 is = 520000
Simulation cycle for kernel 6 is = 525000
Simulation cycle for kernel 6 is = 530000
Simulation cycle for kernel 6 is = 535000
Simulation cycle for kernel 6 is = 540000
Simulation cycle for kernel 6 is = 545000
Simulation cycle for kernel 6 is = 550000
Simulation cycle for kernel 6 is = 555000
Simulation cycle for kernel 6 is = 560000
Simulation cycle for kernel 6 is = 565000
Simulation cycle for kernel 6 is = 570000
Simulation cycle for kernel 6 is = 575000
Simulation cycle for kernel 6 is = 580000
Simulation cycle for kernel 6 is = 585000
Simulation cycle for kernel 6 is = 590000
Simulation cycle for kernel 6 is = 595000
Simulation cycle for kernel 6 is = 600000
Simulation cycle for kernel 6 is = 605000
Simulation cycle for kernel 6 is = 610000
Simulation cycle for kernel 6 is = 615000
Simulation cycle for kernel 6 is = 620000
Simulation cycle for kernel 6 is = 625000
Simulation cycle for kernel 6 is = 630000
Simulation cycle for kernel 6 is = 635000
Simulation cycle for kernel 6 is = 640000
Simulation cycle for kernel 6 is = 645000
Simulation cycle for kernel 6 is = 650000
Simulation cycle for kernel 6 is = 655000
Simulation cycle for kernel 6 is = 660000
Simulation cycle for kernel 6 is = 665000
Simulation cycle for kernel 6 is = 670000
Simulation cycle for kernel 6 is = 675000
Simulation cycle for kernel 6 is = 680000
Simulation cycle for kernel 6 is = 685000
Simulation cycle for kernel 6 is = 690000
Simulation cycle for kernel 6 is = 695000
Simulation cycle for kernel 6 is = 700000
Simulation cycle for kernel 6 is = 705000
Simulation cycle for kernel 6 is = 710000
Simulation cycle for kernel 6 is = 715000
Simulation cycle for kernel 6 is = 720000
Simulation cycle for kernel 6 is = 725000
Simulation cycle for kernel 6 is = 730000
Simulation cycle for kernel 6 is = 735000
Simulation cycle for kernel 6 is = 740000
Simulation cycle for kernel 6 is = 745000
Simulation cycle for kernel 6 is = 750000
Simulation cycle for kernel 6 is = 755000
Simulation cycle for kernel 6 is = 760000
Simulation cycle for kernel 6 is = 765000
Simulation cycle for kernel 6 is = 770000
Simulation cycle for kernel 6 is = 775000
Simulation cycle for kernel 6 is = 780000
Simulation cycle for kernel 6 is = 785000
Simulation cycle for kernel 6 is = 790000
Simulation cycle for kernel 6 is = 795000
Simulation cycle for kernel 6 is = 800000
Simulation cycle for kernel 6 is = 805000
Simulation cycle for kernel 6 is = 810000
Simulation cycle for kernel 6 is = 815000
Simulation cycle for kernel 6 is = 820000
Simulation cycle for kernel 6 is = 825000
Simulation cycle for kernel 6 is = 830000
Simulation cycle for kernel 6 is = 835000
Simulation cycle for kernel 6 is = 840000
Simulation cycle for kernel 6 is = 845000
Simulation cycle for kernel 6 is = 850000
Simulation cycle for kernel 6 is = 855000
Simulation cycle for kernel 6 is = 860000
Simulation cycle for kernel 6 is = 865000
Simulation cycle for kernel 6 is = 870000
Simulation cycle for kernel 6 is = 875000
Simulation cycle for kernel 6 is = 880000
Simulation cycle for kernel 6 is = 885000
Simulation cycle for kernel 6 is = 890000
Simulation cycle for kernel 6 is = 895000
Simulation cycle for kernel 6 is = 900000
Simulation cycle for kernel 6 is = 905000
Simulation cycle for kernel 6 is = 910000
Simulation cycle for kernel 6 is = 915000
Simulation cycle for kernel 6 is = 920000
Simulation cycle for kernel 6 is = 925000
Simulation cycle for kernel 6 is = 930000
Simulation cycle for kernel 6 is = 935000
Simulation cycle for kernel 6 is = 940000
Destroy streams for kernel 7: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 943015
gpu_sim_insn = 1188529317
gpu_ipc =    1260.3503
gpu_tot_sim_cycle = 6590074
gpu_tot_sim_insn = 8319705219
gpu_tot_ipc =    1262.4601
gpu_tot_issued_cta = 22442
gpu_occupancy = 98.9687% 
gpu_tot_occupancy = 99.0101% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6372
partiton_level_parallism_total  =       4.6337
partiton_level_parallism_util =       4.7133
partiton_level_parallism_util_total  =       4.7068
L2_BW  =     202.5536 GB/Sec
L2_BW_total  =     202.4020 GB/Sec
gpu_total_sim_rate=88261

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1269874, Miss = 1004094, Miss_rate = 0.791, Pending_hits = 254925, Reservation_fails = 73338
	L1D_cache_core[1]: Access = 1281392, Miss = 1020344, Miss_rate = 0.796, Pending_hits = 255363, Reservation_fails = 72138
	L1D_cache_core[2]: Access = 1271394, Miss = 1014806, Miss_rate = 0.798, Pending_hits = 251643, Reservation_fails = 74499
	L1D_cache_core[3]: Access = 1273024, Miss = 1017932, Miss_rate = 0.800, Pending_hits = 247815, Reservation_fails = 64933
	L1D_cache_core[4]: Access = 1267990, Miss = 1019330, Miss_rate = 0.804, Pending_hits = 243015, Reservation_fails = 67738
	L1D_cache_core[5]: Access = 1276500, Miss = 1018576, Miss_rate = 0.798, Pending_hits = 252450, Reservation_fails = 67475
	L1D_cache_core[6]: Access = 1269692, Miss = 1014520, Miss_rate = 0.799, Pending_hits = 249933, Reservation_fails = 73146
	L1D_cache_core[7]: Access = 1273096, Miss = 1017640, Miss_rate = 0.799, Pending_hits = 250392, Reservation_fails = 71796
	L1D_cache_core[8]: Access = 1267990, Miss = 1013142, Miss_rate = 0.799, Pending_hits = 248795, Reservation_fails = 69121
	L1D_cache_core[9]: Access = 1276896, Miss = 1022892, Miss_rate = 0.801, Pending_hits = 249311, Reservation_fails = 69157
	L1D_cache_core[10]: Access = 1271180, Miss = 1016444, Miss_rate = 0.800, Pending_hits = 250551, Reservation_fails = 71775
	L1D_cache_core[11]: Access = 1280228, Miss = 1026304, Miss_rate = 0.802, Pending_hits = 249478, Reservation_fails = 70508
	L1D_cache_core[12]: Access = 1277916, Miss = 1016060, Miss_rate = 0.795, Pending_hits = 256178, Reservation_fails = 64709
	L1D_cache_core[13]: Access = 1271394, Miss = 1014806, Miss_rate = 0.798, Pending_hits = 251044, Reservation_fails = 70701
	L1D_cache_core[14]: Access = 1270412, Miss = 1012888, Miss_rate = 0.797, Pending_hits = 252393, Reservation_fails = 66357
	L1D_cache_core[15]: Access = 1274370, Miss = 1019018, Miss_rate = 0.800, Pending_hits = 250138, Reservation_fails = 70025
	L1D_cache_core[16]: Access = 1273096, Miss = 1011452, Miss_rate = 0.794, Pending_hits = 254265, Reservation_fails = 68058
	L1D_cache_core[17]: Access = 1259876, Miss = 1004380, Miss_rate = 0.797, Pending_hits = 250314, Reservation_fails = 68549
	L1D_cache_core[18]: Access = 1271394, Miss = 1014078, Miss_rate = 0.798, Pending_hits = 251267, Reservation_fails = 66829
	L1D_cache_core[19]: Access = 1269692, Miss = 1005056, Miss_rate = 0.792, Pending_hits = 259532, Reservation_fails = 69447
	L1D_cache_core[20]: Access = 1266144, Miss = 1003248, Miss_rate = 0.792, Pending_hits = 257031, Reservation_fails = 68816
	L1D_cache_core[21]: Access = 1274798, Miss = 1015378, Miss_rate = 0.797, Pending_hits = 253955, Reservation_fails = 66083
	L1D_cache_core[22]: Access = 1267990, Miss = 1006954, Miss_rate = 0.794, Pending_hits = 254015, Reservation_fails = 69458
	L1D_cache_core[23]: Access = 1270016, Miss = 1010100, Miss_rate = 0.795, Pending_hits = 254088, Reservation_fails = 69508
	L1D_cache_core[24]: Access = 1283094, Miss = 1024634, Miss_rate = 0.799, Pending_hits = 253386, Reservation_fails = 68109
	L1D_cache_core[25]: Access = 1271394, Miss = 1012258, Miss_rate = 0.796, Pending_hits = 252458, Reservation_fails = 70841
	L1D_cache_core[26]: Access = 1274798, Miss = 1019746, Miss_rate = 0.800, Pending_hits = 250691, Reservation_fails = 66355
	L1D_cache_core[27]: Access = 1281606, Miss = 1003054, Miss_rate = 0.783, Pending_hits = 268965, Reservation_fails = 69296
	L1D_cache_core[28]: Access = 1274798, Miss = 1005550, Miss_rate = 0.789, Pending_hits = 260944, Reservation_fails = 71110
	L1D_cache_core[29]: Access = 1273096, Miss = 1019096, Miss_rate = 0.800, Pending_hits = 247926, Reservation_fails = 67713
	L1D_total_cache_accesses = 38185140
	L1D_total_cache_misses = 30423780
	L1D_total_cache_miss_rate = 0.7967
	L1D_total_cache_pending_hits = 7582261
	L1D_total_cache_reservation_fails = 2077588
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7582261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8300205
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2044420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21675611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7582261
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 127779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 320185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37624237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 560903

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2044420
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33168
ctas_completed 22442, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
274072, 321480, 321480, 320822, 320822, 320822, 320822, 274072, 273020, 319770, 319770, 319770, 319770, 319770, 319770, 273020, 271560, 318060, 318060, 318060, 318060, 318060, 318060, 271560, 271560, 318060, 318060, 318060, 318060, 318060, 318060, 271560, 
gpgpu_n_tot_thrd_icount = 9464365568
gpgpu_n_tot_w_icount = 295761424
gpgpu_n_stall_shd_mem = 6462398
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 29975816
gpgpu_n_mem_write_global = 560903
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 235705995
gpgpu_n_store_insn = 3500000
gpgpu_n_shmem_insn = 1382019520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40216064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1123
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6461275
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24732363	W0_Idle:330361	W0_Scoreboard:461809540	W1:583310	W2:585984	W3:583219	W4:583219	W5:583219	W6:587825	W7:583219	W8:583219	W9:583219	W10:583219	W11:583219	W12:583219	W13:583219	W14:1305745	W15:1166529	W16:1166529	W17:1166529	W18:1166529	W19:1166529	W20:1166529	W21:1166529	W22:1166529	W23:1166529	W24:1166529	W25:1166529	W26:1166529	W27:1166529	W28:1166529	W29:1166529	W30:1166529	W31:1166529	W32:267035377
single_issue_nums: WS0:71133678	WS1:76747034	WS2:76747034	WS3:71133678	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 239806528 {8:29975816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22436120 {40:560903,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1199032640 {40:29975816,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4487224 {8:560903,}
maxmflatency = 762 
max_icnt2mem_latency = 252 
maxmrqlatency = 334 
max_icnt2sh_latency = 89 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:8108838 	978647 	1162037 	2225836 	7036384 	2530873 	413815 	10037 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4221305 	26303989 	11425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	30201620 	323229 	11870 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23556388 	5105385 	1568388 	289595 	16860 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	6556 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8546      8551      8802      8788      8783      8757      8768      8756      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8579      8557      8658      8658      8597      8549      8803      8856      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8383      8372      8641      8539      8552      8562      8777      8642      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8410      8399      8519      8513      8574      8560      8591      8539      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8328      8503      8477      8539      8560      8641      8531      8551      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8561      8615      8673      8704      8693      8479      8584      8581      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8620      8562      8703      8671      8470      8542      8628      8618      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8572      8731      8708      8614      8554      8566      8622      8371      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8721      8721      8608      8620      8564      8710      8347      8602      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8895      8910      8676      8422      8729      8727      8582      8474      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8900      8884      8563      8614      8835      8906      8878      8552      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8738      8789      8632      8625      8934      8934      8482      8633      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.888973  5.893747  5.836832  5.862658  5.874467  5.895970  5.891957  5.908535  5.836328  5.864133  5.840791  5.863087  5.871047  5.849855  5.887334  5.874950 
dram[1]:  5.852937  5.886563  5.874768  5.868308  5.902012  5.925169  5.875270  5.896600  5.860328  5.836102  5.876721  5.896908  5.820082  5.846981  5.847335  5.833117 
dram[2]:  5.877055  5.851974  5.886308  5.865718  5.925776  5.946692  5.901135  5.906368  5.820711  5.867325  5.900944  5.910841  5.846381  5.891788  5.850573  5.875320 
dram[3]:  5.872533  5.892798  5.837314  5.897120  5.912527  5.906219  5.877859  5.876231  5.856885  5.884093  5.876464  5.883913  5.859197  5.864618  5.858811  5.863878 
dram[4]:  5.902336  5.911020  5.878903  5.903948  5.897087  5.920567  5.862169  5.839816  5.903942  5.909909  5.866573  5.910749  5.889163  5.882832  5.855662  5.911859 
dram[5]:  5.890396  5.891524  5.841533  5.867018  5.879741  5.895543  5.865145  5.856692  5.881040  5.896159  5.900156  5.897524  5.891927  5.896381  5.866864  5.885242 
dram[6]:  5.863853  5.869424  5.876330  5.882729  5.857243  5.877335  5.858352  5.856163  5.836086  5.856542  5.918907  5.899006  5.864625  5.898664  5.863812  5.892024 
dram[7]:  5.856244  5.867057  5.863921  5.856442  5.899002  5.870040  5.871323  5.902423  5.835653  5.880738  5.864551  5.890551  5.879926  5.855384  5.864924  5.869434 
dram[8]:  5.873917  5.859763  5.849802  5.865347  5.856235  5.881295  5.848185  5.890501  5.857579  5.877154  5.878223  5.869617  5.879399  5.857365  5.854496  5.855426 
dram[9]:  5.873015  5.907996  5.851272  5.852007  5.859303  5.881395  5.860092  5.908255  5.872377  5.858166  5.837043  5.865791  5.836710  5.844543  5.849340  5.870251 
dram[10]:  5.873860  5.881364  5.867719  5.888917  5.846365  5.904466  5.871285  5.884372  5.880115  5.883512  5.873061  5.886243  5.823541  5.843410  5.856907  5.900353 
dram[11]:  5.877199  5.919489  5.876067  5.864650  5.908504  5.874994  5.874460  5.886143  5.882229  5.837301  5.886400  5.899960  5.827404  5.853576  5.851946  5.885456 
average row locality = 22466533/3824532 = 5.874322
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    116673    116665    116500    116508    116477    116475    116360    116364    116400    116406    116396    116391    116406    116405    116402    116391 
dram[1]:    116686    116677    116509    116483    116471    116468    116352    116346    116418    116413    116375    116358    116415    116406    116391    116375 
dram[2]:    116658    116655    116483    116490    116480    116459    116371    116392    116413    116411    116379    116386    116394    116395    116368    116369 
dram[3]:    116650    116648    116501    116527    116443    116454    116380    116377    116402    116404    116364    116371    116416    116448    116351    116370 
dram[4]:    116643    116650    116518    116515    116450    116460    116402    116394    116403    116403    116396    116396    116443    116429    116376    116363 
dram[5]:    116665    116658    116498    116469    116488    116496    116391    116404    116408    116408    116387    116382    116439    116440    116365    116384 
dram[6]:    116635    116629    116455    116453    116497    116493    116402    116411    116401    116401    116368    116376    116455    116444    116398    116395 
dram[7]:    116641    116658    116460    116463    116488    116471    116385    116367    116404    116402    116385    116391    116431    116417    116385    116381 
dram[8]:    116660    116647    116459    116465    116471    116466    116392    116390    116410    116413    116399    116398    116397    116398    116382    116383 
dram[9]:    116642    116655    116465    116468    116462    116468    116384    116388    116406    116410    116391    116398    116400    116405    116396    116409 
dram[10]:    116653    116644    116483    116476    116455    116437    116396    116386    116419    116416    116402    116382    116404    116394    116395    116401 
dram[11]:    116655    116670    116485    116498    116452    116464    116377    116380    116414    116402    116391    116389    116400    116416    116413    116400 
total dram reads = 22358062
bank skew: 116686/116346 = 1.00
chip skew: 1863282/1863103 = 1.00
number of total write accesses:
dram[0]:      2400      2388      2324      2324      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[1]:      2404      2404      2324      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[2]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[3]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[4]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[5]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2224      2176      2176 
dram[6]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[7]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[8]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[9]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[10]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[11]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
total dram writes = 433884
bank skew: 2404/2176 = 1.10
chip skew: 36172/36152 = 1.00
average mf latency per bank:
dram[0]:        463       463       464       465       463       463       463       463       463       463       463       464       463       464       464       463
dram[1]:        463       464       464       464       463       463       463       464       463       464       463       463       463       464       463       464
dram[2]:        464       464       464       464       462       463       463       463       463       463       463       463       463       463       464       464
dram[3]:        464       464       465       465       463       463       463       463       463       463       463       463       463       463       463       463
dram[4]:        463       464       464       464       463       463       463       464       463       463       462       463       462       463       463       464
dram[5]:        463       463       464       464       463       463       463       464       463       464       462       463       462       463       463       463
dram[6]:        463       464       464       464       463       463       463       463       464       464       463       464       463       463       463       463
dram[7]:        463       464       463       464       463       463       463       463       463       463       463       463       463       464       463       464
dram[8]:        463       464       464       464       463       463       463       463       463       463       463       463       463       463       464       464
dram[9]:        464       463       464       464       463       463       463       463       463       463       463       462       462       463       463       463
dram[10]:        463       463       464       464       463       463       463       464       462       463       462       463       463       463       463       463
dram[11]:        463       463       463       463       462       463       463       463       462       463       462       463       462       462       462       463
maximum mf latency per bank:
dram[0]:        705       709       621       628       638       623       555       567       621       615       518       579       607       611       573       540
dram[1]:        730       730       634       642       624       630       521       536       540       685       549       590       575       604       565       548
dram[2]:        555       543       632       633       629       638       533       530       521       555       507       515       590       609       615       532
dram[3]:        544       554       633       629       627       644       518       544       588       619       545       539       651       587       515       540
dram[4]:        560       762       633       637       626       645       549       663       614       603       600       578       572       570       527       526
dram[5]:        562       544       625       629       651       631       543       526       535       527       545       540       562       596       555       558
dram[6]:        554       558       623       620       615       623       580       555       510       555       529       544       589       620       520       566
dram[7]:        545       592       618       634       636       633       582       560       507       523       518       537       543       580       562       557
dram[8]:        571       567       615       622       616       620       547       545       550       599       521       565       542       608       520       518
dram[9]:        559       548       612       634       623       634       536       554       565       561       542       537       524       524       565       533
dram[10]:        550       557       616       627       620       614       509       532       512       551       531       539       563       548       531       516
dram[11]:        553       562       629       632       615       621       528       542       517       576       600       565       548       577       549       533

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16900026 n_nop=14376677 n_act=318892 n_pre=318876 n_ref_event=4572360550251980812 n_req=1872260 n_rd=1863219 n_rd_L2_A=0 n_write=0 n_wr_bk=36164 bw_util=0.4496
n_activity=14913747 dram_eff=0.5094
bk0: 116673a 15076112i bk1: 116665a 15084464i bk2: 116500a 15068605i bk3: 116508a 15082005i bk4: 116477a 15078960i bk5: 116475a 15091319i bk6: 116360a 15086578i bk7: 116364a 15099573i bk8: 116400a 15083959i bk9: 116406a 15091521i bk10: 116396a 15073104i bk11: 116391a 15085171i bk12: 116406a 15080846i bk13: 116405a 15084506i bk14: 116402a 15083742i bk15: 116391a 15086261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829678
Row_Buffer_Locality_read = 0.831924
Row_Buffer_Locality_write = 0.366774
Bank_Level_Parallism = 2.341256
Bank_Level_Parallism_Col = 1.904002
Bank_Level_Parallism_Ready = 1.273057
write_to_read_ratio_blp_rw_average = 0.031676
GrpLevelPara = 1.737711 

BW Util details:
bwutil = 0.449557 
total_CMD = 16900026 
util_bw = 7597532 
Wasted_Col = 4136873 
Wasted_Row = 1698837 
Idle = 3466784 

BW Util Bottlenecks: 
RCDc_limit = 4133721 
RCDWRc_limit = 35092 
WTRc_limit = 194990 
RTWc_limit = 233772 
CCDLc_limit = 1419725 
rwq = 0 
CCDLc_limit_alone = 1392410 
WTRc_limit_alone = 186193 
RTWc_limit_alone = 215254 

Commands details: 
total_CMD = 16900026 
n_nop = 14376677 
Read = 1863219 
Write = 0 
L2_Alloc = 0 
L2_WB = 36164 
n_act = 318892 
n_pre = 318876 
n_ref = 4572360550251980812 
n_req = 1872260 
total_req = 1899383 

Dual Bus Interface Util: 
issued_total_row = 637768 
issued_total_col = 1899383 
Row_Bus_Util =  0.037738 
CoL_Bus_Util = 0.112389 
Either_Row_CoL_Bus_Util = 0.149310 
Issued_on_Two_Bus_Simul_Util = 0.000817 
issued_two_Eff = 0.005470 
queue_avg = 4.155216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.15522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16900026 n_nop=14376480 n_act=319023 n_pre=319007 n_ref_event=0 n_req=1872186 n_rd=1863143 n_rd_L2_A=0 n_write=0 n_wr_bk=36172 bw_util=0.4495
n_activity=14921057 dram_eff=0.5092
bk0: 116686a 15071043i bk1: 116677a 15080446i bk2: 116509a 15082289i bk3: 116483a 15085911i bk4: 116471a 15090672i bk5: 116468a 15097285i bk6: 116352a 15083383i bk7: 116346a 15094927i bk8: 116418a 15083379i bk9: 116413a 15086220i bk10: 116375a 15079993i bk11: 116358a 15097121i bk12: 116415a 15074419i bk13: 116406a 15088585i bk14: 116391a 15075041i bk15: 116375a 15077796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829601
Row_Buffer_Locality_read = 0.831870
Row_Buffer_Locality_write = 0.362048
Bank_Level_Parallism = 2.338656
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.273028
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.449541 
total_CMD = 16900026 
util_bw = 7597260 
Wasted_Col = 4142941 
Wasted_Row = 1701418 
Idle = 3458407 

BW Util Bottlenecks: 
RCDc_limit = 4137882 
RCDWRc_limit = 34905 
WTRc_limit = 191087 
RTWc_limit = 234035 
CCDLc_limit = 1418266 
rwq = 0 
CCDLc_limit_alone = 1391306 
WTRc_limit_alone = 182485 
RTWc_limit_alone = 215677 

Commands details: 
total_CMD = 16900026 
n_nop = 14376480 
Read = 1863143 
Write = 0 
L2_Alloc = 0 
L2_WB = 36172 
n_act = 319023 
n_pre = 319007 
n_ref = 0 
n_req = 1872186 
total_req = 1899315 

Dual Bus Interface Util: 
issued_total_row = 638030 
issued_total_col = 1899315 
Row_Bus_Util =  0.037753 
CoL_Bus_Util = 0.112385 
Either_Row_CoL_Bus_Util = 0.149322 
Issued_on_Two_Bus_Simul_Util = 0.000817 
issued_two_Eff = 0.005468 
queue_avg = 4.169841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16984
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16900026 n_nop=14378149 n_act=318253 n_pre=318237 n_ref_event=0 n_req=1872143 n_rd=1863103 n_rd_L2_A=0 n_write=0 n_wr_bk=36160 bw_util=0.4495
n_activity=14906161 dram_eff=0.5097
bk0: 116658a 15078440i bk1: 116655a 15079424i bk2: 116483a 15080465i bk3: 116490a 15090075i bk4: 116480a 15093903i bk5: 116459a 15104759i bk6: 116371a 15093126i bk7: 116392a 15098962i bk8: 116413a 15071695i bk9: 116411a 15089335i bk10: 116379a 15089791i bk11: 116386a 15100709i bk12: 116394a 15080669i bk13: 116395a 15097413i bk14: 116368a 15079287i bk15: 116369a 15098162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830008
Row_Buffer_Locality_read = 0.832296
Row_Buffer_Locality_write = 0.358518
Bank_Level_Parallism = 2.338274
Bank_Level_Parallism_Col = 1.892979
Bank_Level_Parallism_Ready = 1.268704
write_to_read_ratio_blp_rw_average = 0.031816
GrpLevelPara = 1.736137 

BW Util details:
bwutil = 0.449529 
total_CMD = 16900026 
util_bw = 7597052 
Wasted_Col = 4128007 
Wasted_Row = 1688408 
Idle = 3486559 

BW Util Bottlenecks: 
RCDc_limit = 4125013 
RCDWRc_limit = 36372 
WTRc_limit = 188559 
RTWc_limit = 233704 
CCDLc_limit = 1416856 
rwq = 0 
CCDLc_limit_alone = 1389832 
WTRc_limit_alone = 180288 
RTWc_limit_alone = 214951 

Commands details: 
total_CMD = 16900026 
n_nop = 14378149 
Read = 1863103 
Write = 0 
L2_Alloc = 0 
L2_WB = 36160 
n_act = 318253 
n_pre = 318237 
n_ref = 0 
n_req = 1872143 
total_req = 1899263 

Dual Bus Interface Util: 
issued_total_row = 636490 
issued_total_col = 1899263 
Row_Bus_Util =  0.037662 
CoL_Bus_Util = 0.112382 
Either_Row_CoL_Bus_Util = 0.149223 
Issued_on_Two_Bus_Simul_Util = 0.000821 
issued_two_Eff = 0.005502 
queue_avg = 4.157355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15735
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16900026 n_nop=14377396 n_act=318601 n_pre=318585 n_ref_event=0 n_req=1872146 n_rd=1863106 n_rd_L2_A=0 n_write=0 n_wr_bk=36160 bw_util=0.4495
n_activity=14901571 dram_eff=0.5098
bk0: 116650a 15074231i bk1: 116648a 15086386i bk2: 116501a 15069244i bk3: 116527a 15089108i bk4: 116443a 15086215i bk5: 116454a 15096279i bk6: 116380a 15087639i bk7: 116377a 15094156i bk8: 116402a 15077543i bk9: 116404a 15093489i bk10: 116364a 15080380i bk11: 116371a 15089602i bk12: 116416a 15083767i bk13: 116448a 15087034i bk14: 116351a 15082071i bk15: 116370a 15089762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829823
Row_Buffer_Locality_read = 0.832101
Row_Buffer_Locality_write = 0.360177
Bank_Level_Parallism = 2.342724
Bank_Level_Parallism_Col = 1.896440
Bank_Level_Parallism_Ready = 1.271008
write_to_read_ratio_blp_rw_average = 0.032119
GrpLevelPara = 1.737376 

BW Util details:
bwutil = 0.449530 
total_CMD = 16900026 
util_bw = 7597064 
Wasted_Col = 4130422 
Wasted_Row = 1687074 
Idle = 3485466 

BW Util Bottlenecks: 
RCDc_limit = 4124055 
RCDWRc_limit = 34925 
WTRc_limit = 192229 
RTWc_limit = 236317 
CCDLc_limit = 1418427 
rwq = 0 
CCDLc_limit_alone = 1390741 
WTRc_limit_alone = 183629 
RTWc_limit_alone = 217231 

Commands details: 
total_CMD = 16900026 
n_nop = 14377396 
Read = 1863106 
Write = 0 
L2_Alloc = 0 
L2_WB = 36160 
n_act = 318601 
n_pre = 318585 
n_ref = 0 
n_req = 1872146 
total_req = 1899266 

Dual Bus Interface Util: 
issued_total_row = 637186 
issued_total_col = 1899266 
Row_Bus_Util =  0.037703 
CoL_Bus_Util = 0.112382 
Either_Row_CoL_Bus_Util = 0.149268 
Issued_on_Two_Bus_Simul_Util = 0.000818 
issued_two_Eff = 0.005479 
queue_avg = 4.154205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1542
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16900026 n_nop=14378700 n_act=317861 n_pre=317845 n_ref_event=0 n_req=1872281 n_rd=1863241 n_rd_L2_A=0 n_write=0 n_wr_bk=36160 bw_util=0.4496
n_activity=14907090 dram_eff=0.5097
bk0: 116643a 15078850i bk1: 116650a 15089803i bk2: 116518a 15077377i bk3: 116515a 15089952i bk4: 116450a 15080247i bk5: 116460a 15096304i bk6: 116402a 15081596i bk7: 116394a 15083514i bk8: 116403a 15086963i bk9: 116403a 15094945i bk10: 116396a 15079068i bk11: 116396a 15094378i bk12: 116443a 15089210i bk13: 116429a 15099234i bk14: 116376a 15077899i bk15: 116363a 15095971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830230
Row_Buffer_Locality_read = 0.832482
Row_Buffer_Locality_write = 0.366040
Bank_Level_Parallism = 2.340276
Bank_Level_Parallism_Col = 1.897601
Bank_Level_Parallism_Ready = 1.273228
write_to_read_ratio_blp_rw_average = 0.032067
GrpLevelPara = 1.738212 

BW Util details:
bwutil = 0.449562 
total_CMD = 16900026 
util_bw = 7597604 
Wasted_Col = 4126160 
Wasted_Row = 1691928 
Idle = 3484334 

BW Util Bottlenecks: 
RCDc_limit = 4108859 
RCDWRc_limit = 34968 
WTRc_limit = 191399 
RTWc_limit = 235859 
CCDLc_limit = 1417629 
rwq = 0 
CCDLc_limit_alone = 1389554 
WTRc_limit_alone = 182673 
RTWc_limit_alone = 216510 

Commands details: 
total_CMD = 16900026 
n_nop = 14378700 
Read = 1863241 
Write = 0 
L2_Alloc = 0 
L2_WB = 36160 
n_act = 317861 
n_pre = 317845 
n_ref = 0 
n_req = 1872281 
total_req = 1899401 

Dual Bus Interface Util: 
issued_total_row = 635706 
issued_total_col = 1899401 
Row_Bus_Util =  0.037616 
CoL_Bus_Util = 0.112390 
Either_Row_CoL_Bus_Util = 0.149191 
Issued_on_Two_Bus_Simul_Util = 0.000815 
issued_two_Eff = 0.005466 
queue_avg = 4.152229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15223
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16900026 n_nop=14377859 n_act=318351 n_pre=318335 n_ref_event=0 n_req=1872321 n_rd=1863282 n_rd_L2_A=0 n_write=0 n_wr_bk=36156 bw_util=0.4496
n_activity=14902260 dram_eff=0.5098
bk0: 116665a 15078286i bk1: 116658a 15090303i bk2: 116498a 15073495i bk3: 116469a 15084777i bk4: 116488a 15082532i bk5: 116496a 15094565i bk6: 116391a 15077325i bk7: 116404a 15083024i bk8: 116408a 15078490i bk9: 116408a 15092316i bk10: 116387a 15088379i bk11: 116382a 15097228i bk12: 116439a 15090242i bk13: 116440a 15101102i bk14: 116365a 15083172i bk15: 116384a 15091522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829972
Row_Buffer_Locality_read = 0.832240
Row_Buffer_Locality_write = 0.362540
Bank_Level_Parallism = 2.341057
Bank_Level_Parallism_Col = 1.896577
Bank_Level_Parallism_Ready = 1.270669
write_to_read_ratio_blp_rw_average = 0.031642
GrpLevelPara = 1.737806 

BW Util details:
bwutil = 0.449570 
total_CMD = 16900026 
util_bw = 7597752 
Wasted_Col = 4124054 
Wasted_Row = 1693383 
Idle = 3484837 

BW Util Bottlenecks: 
RCDc_limit = 4118438 
RCDWRc_limit = 35368 
WTRc_limit = 191917 
RTWc_limit = 232656 
CCDLc_limit = 1413437 
rwq = 0 
CCDLc_limit_alone = 1386023 
WTRc_limit_alone = 183128 
RTWc_limit_alone = 214031 

Commands details: 
total_CMD = 16900026 
n_nop = 14377859 
Read = 1863282 
Write = 0 
L2_Alloc = 0 
L2_WB = 36156 
n_act = 318351 
n_pre = 318335 
n_ref = 0 
n_req = 1872321 
total_req = 1899438 

Dual Bus Interface Util: 
issued_total_row = 636686 
issued_total_col = 1899438 
Row_Bus_Util =  0.037674 
CoL_Bus_Util = 0.112393 
Either_Row_CoL_Bus_Util = 0.149240 
Issued_on_Two_Bus_Simul_Util = 0.000826 
issued_two_Eff = 0.005534 
queue_avg = 4.153831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15383
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16900026 n_nop=14377090 n_act=318787 n_pre=318771 n_ref_event=0 n_req=1872251 n_rd=1863213 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4496
n_activity=14917449 dram_eff=0.5093
bk0: 116635a 15076249i bk1: 116629a 15080954i bk2: 116455a 15082734i bk3: 116453a 15085380i bk4: 116497a 15079641i bk5: 116493a 15091518i bk6: 116402a 15083504i bk7: 116411a 15087407i bk8: 116401a 15074032i bk9: 116401a 15078391i bk10: 116368a 15085912i bk11: 116376a 15085908i bk12: 116455a 15083642i bk13: 116444a 15095453i bk14: 116398a 15083182i bk15: 116395a 15092981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829733
Row_Buffer_Locality_read = 0.831978
Row_Buffer_Locality_write = 0.366785
Bank_Level_Parallism = 2.341689
Bank_Level_Parallism_Col = 1.897771
Bank_Level_Parallism_Ready = 1.273388
write_to_read_ratio_blp_rw_average = 0.031830
GrpLevelPara = 1.738675 

BW Util details:
bwutil = 0.449553 
total_CMD = 16900026 
util_bw = 7597460 
Wasted_Col = 4134853 
Wasted_Row = 1695791 
Idle = 3471922 

BW Util Bottlenecks: 
RCDc_limit = 4124814 
RCDWRc_limit = 34851 
WTRc_limit = 188134 
RTWc_limit = 236254 
CCDLc_limit = 1416244 
rwq = 0 
CCDLc_limit_alone = 1388708 
WTRc_limit_alone = 179575 
RTWc_limit_alone = 217277 

Commands details: 
total_CMD = 16900026 
n_nop = 14377090 
Read = 1863213 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 318787 
n_pre = 318771 
n_ref = 0 
n_req = 1872251 
total_req = 1899365 

Dual Bus Interface Util: 
issued_total_row = 637558 
issued_total_col = 1899365 
Row_Bus_Util =  0.037725 
CoL_Bus_Util = 0.112388 
Either_Row_CoL_Bus_Util = 0.149286 
Issued_on_Two_Bus_Simul_Util = 0.000828 
issued_two_Eff = 0.005544 
queue_avg = 4.153507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.15351
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16900026 n_nop=14376757 n_act=318919 n_pre=318903 n_ref_event=0 n_req=1872167 n_rd=1863129 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4495
n_activity=14897433 dram_eff=0.51
bk0: 116641a 15068966i bk1: 116658a 15078231i bk2: 116460a 15074056i bk3: 116463a 15082168i bk4: 116488a 15086675i bk5: 116471a 15083604i bk6: 116385a 15078836i bk7: 116367a 15092873i bk8: 116404a 15073605i bk9: 116402a 15091708i bk10: 116385a 15074044i bk11: 116391a 15088432i bk12: 116431a 15082014i bk13: 116417a 15083727i bk14: 116385a 15077904i bk15: 116381a 15085826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829655
Row_Buffer_Locality_read = 0.831882
Row_Buffer_Locality_write = 0.370436
Bank_Level_Parallism = 2.347410
Bank_Level_Parallism_Col = 1.902383
Bank_Level_Parallism_Ready = 1.274800
write_to_read_ratio_blp_rw_average = 0.032114
GrpLevelPara = 1.740636 

BW Util details:
bwutil = 0.449533 
total_CMD = 16900026 
util_bw = 7597124 
Wasted_Col = 4126769 
Wasted_Row = 1688387 
Idle = 3487746 

BW Util Bottlenecks: 
RCDc_limit = 4125317 
RCDWRc_limit = 34557 
WTRc_limit = 191150 
RTWc_limit = 236983 
CCDLc_limit = 1415672 
rwq = 0 
CCDLc_limit_alone = 1388068 
WTRc_limit_alone = 182197 
RTWc_limit_alone = 218332 

Commands details: 
total_CMD = 16900026 
n_nop = 14376757 
Read = 1863129 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 318919 
n_pre = 318903 
n_ref = 0 
n_req = 1872167 
total_req = 1899281 

Dual Bus Interface Util: 
issued_total_row = 637822 
issued_total_col = 1899281 
Row_Bus_Util =  0.037741 
CoL_Bus_Util = 0.112383 
Either_Row_CoL_Bus_Util = 0.149306 
Issued_on_Two_Bus_Simul_Util = 0.000819 
issued_two_Eff = 0.005483 
queue_avg = 4.170705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17071
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16900026 n_nop=14376423 n_act=319167 n_pre=319151 n_ref_event=0 n_req=1872168 n_rd=1863130 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4495
n_activity=14889983 dram_eff=0.5102
bk0: 116660a 15071967i bk1: 116647a 15079046i bk2: 116459a 15070487i bk3: 116465a 15080028i bk4: 116471a 15072779i bk5: 116466a 15085565i bk6: 116392a 15077953i bk7: 116390a 15086815i bk8: 116410a 15080532i bk9: 116413a 15090602i bk10: 116399a 15078202i bk11: 116398a 15087111i bk12: 116397a 15077987i bk13: 116398a 15084830i bk14: 116382a 15072870i bk15: 116383a 15083063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829522
Row_Buffer_Locality_read = 0.831765
Row_Buffer_Locality_write = 0.367227
Bank_Level_Parallism = 2.347650
Bank_Level_Parallism_Col = 1.902841
Bank_Level_Parallism_Ready = 1.276153
write_to_read_ratio_blp_rw_average = 0.032066
GrpLevelPara = 1.740684 

BW Util details:
bwutil = 0.449534 
total_CMD = 16900026 
util_bw = 7597128 
Wasted_Col = 4128499 
Wasted_Row = 1692444 
Idle = 3481955 

BW Util Bottlenecks: 
RCDc_limit = 4128578 
RCDWRc_limit = 35007 
WTRc_limit = 195236 
RTWc_limit = 234717 
CCDLc_limit = 1415761 
rwq = 0 
CCDLc_limit_alone = 1387238 
WTRc_limit_alone = 186087 
RTWc_limit_alone = 215343 

Commands details: 
total_CMD = 16900026 
n_nop = 14376423 
Read = 1863130 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 319167 
n_pre = 319151 
n_ref = 0 
n_req = 1872168 
total_req = 1899282 

Dual Bus Interface Util: 
issued_total_row = 638318 
issued_total_col = 1899282 
Row_Bus_Util =  0.037770 
CoL_Bus_Util = 0.112383 
Either_Row_CoL_Bus_Util = 0.149325 
Issued_on_Two_Bus_Simul_Util = 0.000828 
issued_two_Eff = 0.005546 
queue_avg = 4.169296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1693
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16900026 n_nop=14376186 n_act=319263 n_pre=319247 n_ref_event=0 n_req=1872185 n_rd=1863147 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4495
n_activity=14899516 dram_eff=0.5099
bk0: 116642a 15066646i bk1: 116655a 15083827i bk2: 116465a 15071344i bk3: 116468a 15077829i bk4: 116462a 15076519i bk5: 116468a 15087986i bk6: 116384a 15079044i bk7: 116388a 15100229i bk8: 116406a 15082574i bk9: 116410a 15089317i bk10: 116391a 15074701i bk11: 116398a 15088283i bk12: 116400a 15072060i bk13: 116405a 15085611i bk14: 116396a 15073380i bk15: 116409a 15088691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829473
Row_Buffer_Locality_read = 0.831727
Row_Buffer_Locality_write = 0.364793
Bank_Level_Parallism = 2.345073
Bank_Level_Parallism_Col = 1.900375
Bank_Level_Parallism_Ready = 1.274319
write_to_read_ratio_blp_rw_average = 0.031990
GrpLevelPara = 1.739039 

BW Util details:
bwutil = 0.449538 
total_CMD = 16900026 
util_bw = 7597196 
Wasted_Col = 4134598 
Wasted_Row = 1692940 
Idle = 3475292 

BW Util Bottlenecks: 
RCDc_limit = 4134234 
RCDWRc_limit = 34989 
WTRc_limit = 193510 
RTWc_limit = 236606 
CCDLc_limit = 1415177 
rwq = 0 
CCDLc_limit_alone = 1386925 
WTRc_limit_alone = 184256 
RTWc_limit_alone = 217608 

Commands details: 
total_CMD = 16900026 
n_nop = 14376186 
Read = 1863147 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 319263 
n_pre = 319247 
n_ref = 0 
n_req = 1872185 
total_req = 1899299 

Dual Bus Interface Util: 
issued_total_row = 638510 
issued_total_col = 1899299 
Row_Bus_Util =  0.037782 
CoL_Bus_Util = 0.112384 
Either_Row_CoL_Bus_Util = 0.149339 
Issued_on_Two_Bus_Simul_Util = 0.000827 
issued_two_Eff = 0.005535 
queue_avg = 4.153743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15374
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16900026 n_nop=14376893 n_act=318794 n_pre=318778 n_ref_event=0 n_req=1872181 n_rd=1863143 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4495
n_activity=14915959 dram_eff=0.5093
bk0: 116653a 15070210i bk1: 116644a 15080057i bk2: 116483a 15072898i bk3: 116476a 15087603i bk4: 116455a 15071234i bk5: 116437a 15090240i bk6: 116396a 15085072i bk7: 116386a 15098555i bk8: 116419a 15088391i bk9: 116416a 15096080i bk10: 116402a 15080784i bk11: 116382a 15091007i bk12: 116404a 15074200i bk13: 116394a 15085399i bk14: 116395a 15078906i bk15: 116401a 15098186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829723
Row_Buffer_Locality_read = 0.831992
Row_Buffer_Locality_write = 0.361916
Bank_Level_Parallism = 2.341470
Bank_Level_Parallism_Col = 1.897856
Bank_Level_Parallism_Ready = 1.274608
write_to_read_ratio_blp_rw_average = 0.031979
GrpLevelPara = 1.737189 

BW Util details:
bwutil = 0.449537 
total_CMD = 16900026 
util_bw = 7597180 
Wasted_Col = 4136007 
Wasted_Row = 1693348 
Idle = 3473491 

BW Util Bottlenecks: 
RCDc_limit = 4127180 
RCDWRc_limit = 35362 
WTRc_limit = 190742 
RTWc_limit = 236186 
CCDLc_limit = 1420384 
rwq = 0 
CCDLc_limit_alone = 1393056 
WTRc_limit_alone = 182378 
RTWc_limit_alone = 217222 

Commands details: 
total_CMD = 16900026 
n_nop = 14376893 
Read = 1863143 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 318794 
n_pre = 318778 
n_ref = 0 
n_req = 1872181 
total_req = 1899295 

Dual Bus Interface Util: 
issued_total_row = 637572 
issued_total_col = 1899295 
Row_Bus_Util =  0.037726 
CoL_Bus_Util = 0.112384 
Either_Row_CoL_Bus_Util = 0.149298 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.005443 
queue_avg = 4.145399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.1454
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16900026 n_nop=14377220 n_act=318669 n_pre=318653 n_ref_event=0 n_req=1872244 n_rd=1863206 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4496
n_activity=14919703 dram_eff=0.5092
bk0: 116655a 15072688i bk1: 116670a 15087119i bk2: 116485a 15084169i bk3: 116498a 15084875i bk4: 116452a 15089560i bk5: 116464a 15092859i bk6: 116377a 15088963i bk7: 116380a 15097557i bk8: 116414a 15088844i bk9: 116402a 15087640i bk10: 116391a 15084872i bk11: 116389a 15098148i bk12: 116400a 15075183i bk13: 116416a 15088032i bk14: 116413a 15087950i bk15: 116400a 15093704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829795
Row_Buffer_Locality_read = 0.832041
Row_Buffer_Locality_write = 0.366895
Bank_Level_Parallism = 2.336351
Bank_Level_Parallism_Col = 1.892992
Bank_Level_Parallism_Ready = 1.271327
write_to_read_ratio_blp_rw_average = 0.031382
GrpLevelPara = 1.734430 

BW Util details:
bwutil = 0.449551 
total_CMD = 16900026 
util_bw = 7597432 
Wasted_Col = 4142211 
Wasted_Row = 1694505 
Idle = 3465878 

BW Util Bottlenecks: 
RCDc_limit = 4129084 
RCDWRc_limit = 34771 
WTRc_limit = 190791 
RTWc_limit = 232155 
CCDLc_limit = 1420106 
rwq = 0 
CCDLc_limit_alone = 1392561 
WTRc_limit_alone = 181997 
RTWc_limit_alone = 213404 

Commands details: 
total_CMD = 16900026 
n_nop = 14377220 
Read = 1863206 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 318669 
n_pre = 318653 
n_ref = 0 
n_req = 1872244 
total_req = 1899358 

Dual Bus Interface Util: 
issued_total_row = 637322 
issued_total_col = 1899358 
Row_Bus_Util =  0.037711 
CoL_Bus_Util = 0.112388 
Either_Row_CoL_Bus_Util = 0.149278 
Issued_on_Two_Bus_Simul_Util = 0.000821 
issued_two_Eff = 0.005499 
queue_avg = 4.130262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.13026

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1272814, Miss = 949854, Miss_rate = 0.746, Pending_hits = 160211, Reservation_fails = 0
L2_cache_bank[1]: Access = 1272316, Miss = 949833, Miss_rate = 0.747, Pending_hits = 160397, Reservation_fails = 0
L2_cache_bank[2]: Access = 1272211, Miss = 949861, Miss_rate = 0.747, Pending_hits = 160668, Reservation_fails = 0
L2_cache_bank[3]: Access = 1272761, Miss = 949754, Miss_rate = 0.746, Pending_hits = 160783, Reservation_fails = 0
L2_cache_bank[4]: Access = 1272113, Miss = 949774, Miss_rate = 0.747, Pending_hits = 160166, Reservation_fails = 0
L2_cache_bank[5]: Access = 1272006, Miss = 949785, Miss_rate = 0.747, Pending_hits = 160535, Reservation_fails = 0
L2_cache_bank[6]: Access = 1272595, Miss = 949735, Miss_rate = 0.746, Pending_hits = 160332, Reservation_fails = 0
L2_cache_bank[7]: Access = 1272140, Miss = 949827, Miss_rate = 0.747, Pending_hits = 160506, Reservation_fails = 0
L2_cache_bank[8]: Access = 1272034, Miss = 949859, Miss_rate = 0.747, Pending_hits = 160332, Reservation_fails = 0
L2_cache_bank[9]: Access = 1272714, Miss = 949838, Miss_rate = 0.746, Pending_hits = 160771, Reservation_fails = 0
L2_cache_bank[10]: Access = 1272183, Miss = 949869, Miss_rate = 0.747, Pending_hits = 160446, Reservation_fails = 0
L2_cache_bank[11]: Access = 1272045, Miss = 949869, Miss_rate = 0.747, Pending_hits = 160585, Reservation_fails = 0
L2_cache_bank[12]: Access = 1272674, Miss = 949839, Miss_rate = 0.746, Pending_hits = 160103, Reservation_fails = 0
L2_cache_bank[13]: Access = 1272252, Miss = 949830, Miss_rate = 0.747, Pending_hits = 159706, Reservation_fails = 0
L2_cache_bank[14]: Access = 1272182, Miss = 949807, Miss_rate = 0.747, Pending_hits = 159816, Reservation_fails = 0
L2_cache_bank[15]: Access = 1272862, Miss = 949778, Miss_rate = 0.746, Pending_hits = 160201, Reservation_fails = 0
L2_cache_bank[16]: Access = 1272333, Miss = 949798, Miss_rate = 0.747, Pending_hits = 159916, Reservation_fails = 0
L2_cache_bank[17]: Access = 1272159, Miss = 949788, Miss_rate = 0.747, Pending_hits = 160074, Reservation_fails = 0
L2_cache_bank[18]: Access = 1272735, Miss = 949774, Miss_rate = 0.746, Pending_hits = 159922, Reservation_fails = 0
L2_cache_bank[19]: Access = 1272229, Miss = 949829, Miss_rate = 0.747, Pending_hits = 159782, Reservation_fails = 0
L2_cache_bank[20]: Access = 1272159, Miss = 949835, Miss_rate = 0.747, Pending_hits = 159884, Reservation_fails = 0
L2_cache_bank[21]: Access = 1272832, Miss = 949764, Miss_rate = 0.746, Pending_hits = 160400, Reservation_fails = 0
L2_cache_bank[22]: Access = 1272275, Miss = 949815, Miss_rate = 0.747, Pending_hits = 160011, Reservation_fails = 0
L2_cache_bank[23]: Access = 1272095, Miss = 949847, Miss_rate = 0.747, Pending_hits = 160062, Reservation_fails = 0
L2_total_cache_accesses = 30536719
L2_total_cache_misses = 22795562
L2_total_cache_miss_rate = 0.7465
L2_total_cache_pending_hits = 3845609
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3772145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3845609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5595115
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16762947
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3845609
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 123403
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 328125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29975816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 560903
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=30536719
icnt_total_pkts_simt_to_mem=30536719
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30536719
Req_Network_cycles = 6590074
Req_Network_injected_packets_per_cycle =       4.6337 
Req_Network_conflicts_per_cycle =       0.7850
Req_Network_conflicts_per_cycle_util =       0.7974
Req_Bank_Level_Parallism =       4.7068
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2870
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1931

Reply_Network_injected_packets_num = 30536719
Reply_Network_cycles = 6590074
Reply_Network_injected_packets_per_cycle =        4.6337
Reply_Network_conflicts_per_cycle =        2.4643
Reply_Network_conflicts_per_cycle_util =       2.5003
Reply_Bank_Level_Parallism =       4.7015
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2447
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1545
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 2 hrs, 11 min, 2 sec (94262 sec)
gpgpu_simulation_rate = 88261 (inst/sec)
gpgpu_simulation_rate = 69 (cycle/sec)
gpgpu_silicon_slowdown = 19782608x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67678..

GPGPU-Sim PTX: cudaLaunch for 0x0x558aec462b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 7 is = 10000
Simulation cycle for kernel 7 is = 15000
Simulation cycle for kernel 7 is = 20000
Simulation cycle for kernel 7 is = 25000
Simulation cycle for kernel 7 is = 30000
Simulation cycle for kernel 7 is = 35000
Simulation cycle for kernel 7 is = 40000
Simulation cycle for kernel 7 is = 45000
Simulation cycle for kernel 7 is = 50000
Simulation cycle for kernel 7 is = 55000
Simulation cycle for kernel 7 is = 60000
Simulation cycle for kernel 7 is = 65000
Simulation cycle for kernel 7 is = 70000
Simulation cycle for kernel 7 is = 75000
Simulation cycle for kernel 7 is = 80000
Simulation cycle for kernel 7 is = 85000
Simulation cycle for kernel 7 is = 90000
Simulation cycle for kernel 7 is = 95000
Simulation cycle for kernel 7 is = 100000
Simulation cycle for kernel 7 is = 105000
Simulation cycle for kernel 7 is = 110000
Simulation cycle for kernel 7 is = 115000
Simulation cycle for kernel 7 is = 120000
Simulation cycle for kernel 7 is = 125000
Simulation cycle for kernel 7 is = 130000
Simulation cycle for kernel 7 is = 135000
Simulation cycle for kernel 7 is = 140000
Simulation cycle for kernel 7 is = 145000
Simulation cycle for kernel 7 is = 150000
Simulation cycle for kernel 7 is = 155000
Simulation cycle for kernel 7 is = 160000
Simulation cycle for kernel 7 is = 165000
Simulation cycle for kernel 7 is = 170000
Simulation cycle for kernel 7 is = 175000
Simulation cycle for kernel 7 is = 180000
Simulation cycle for kernel 7 is = 185000
Simulation cycle for kernel 7 is = 190000
Simulation cycle for kernel 7 is = 195000
Simulation cycle for kernel 7 is = 200000
Simulation cycle for kernel 7 is = 205000
Simulation cycle for kernel 7 is = 210000
Simulation cycle for kernel 7 is = 215000
Simulation cycle for kernel 7 is = 220000
Simulation cycle for kernel 7 is = 225000
Simulation cycle for kernel 7 is = 230000
Simulation cycle for kernel 7 is = 235000
Simulation cycle for kernel 7 is = 240000
Simulation cycle for kernel 7 is = 245000
Simulation cycle for kernel 7 is = 250000
Simulation cycle for kernel 7 is = 255000
Simulation cycle for kernel 7 is = 260000
Simulation cycle for kernel 7 is = 265000
Simulation cycle for kernel 7 is = 270000
Simulation cycle for kernel 7 is = 275000
Simulation cycle for kernel 7 is = 280000
Simulation cycle for kernel 7 is = 285000
Simulation cycle for kernel 7 is = 290000
Simulation cycle for kernel 7 is = 295000
Simulation cycle for kernel 7 is = 300000
Simulation cycle for kernel 7 is = 305000
Simulation cycle for kernel 7 is = 310000
Simulation cycle for kernel 7 is = 315000
Simulation cycle for kernel 7 is = 320000
Simulation cycle for kernel 7 is = 325000
Simulation cycle for kernel 7 is = 330000
Simulation cycle for kernel 7 is = 335000
Simulation cycle for kernel 7 is = 340000
Simulation cycle for kernel 7 is = 345000
Simulation cycle for kernel 7 is = 350000
Simulation cycle for kernel 7 is = 355000
Simulation cycle for kernel 7 is = 360000
Simulation cycle for kernel 7 is = 365000
Simulation cycle for kernel 7 is = 370000
Simulation cycle for kernel 7 is = 375000
Simulation cycle for kernel 7 is = 380000
Simulation cycle for kernel 7 is = 385000
Simulation cycle for kernel 7 is = 390000
Simulation cycle for kernel 7 is = 395000
Simulation cycle for kernel 7 is = 400000
Simulation cycle for kernel 7 is = 405000
Simulation cycle for kernel 7 is = 410000
Simulation cycle for kernel 7 is = 415000
Simulation cycle for kernel 7 is = 420000
Simulation cycle for kernel 7 is = 425000
Simulation cycle for kernel 7 is = 430000
Simulation cycle for kernel 7 is = 435000
Simulation cycle for kernel 7 is = 440000
Simulation cycle for kernel 7 is = 445000
Simulation cycle for kernel 7 is = 450000
Simulation cycle for kernel 7 is = 455000
Simulation cycle for kernel 7 is = 460000
Simulation cycle for kernel 7 is = 465000
Simulation cycle for kernel 7 is = 470000
Simulation cycle for kernel 7 is = 475000
Simulation cycle for kernel 7 is = 480000
Simulation cycle for kernel 7 is = 485000
Simulation cycle for kernel 7 is = 490000
Simulation cycle for kernel 7 is = 495000
Simulation cycle for kernel 7 is = 500000
Simulation cycle for kernel 7 is = 505000
Simulation cycle for kernel 7 is = 510000
Simulation cycle for kernel 7 is = 515000
Simulation cycle for kernel 7 is = 520000
Simulation cycle for kernel 7 is = 525000
Simulation cycle for kernel 7 is = 530000
Simulation cycle for kernel 7 is = 535000
Simulation cycle for kernel 7 is = 540000
Simulation cycle for kernel 7 is = 545000
Simulation cycle for kernel 7 is = 550000
Simulation cycle for kernel 7 is = 555000
Simulation cycle for kernel 7 is = 560000
Simulation cycle for kernel 7 is = 565000
Simulation cycle for kernel 7 is = 570000
Simulation cycle for kernel 7 is = 575000
Simulation cycle for kernel 7 is = 580000
Simulation cycle for kernel 7 is = 585000
Simulation cycle for kernel 7 is = 590000
Simulation cycle for kernel 7 is = 595000
Simulation cycle for kernel 7 is = 600000
Simulation cycle for kernel 7 is = 605000
Simulation cycle for kernel 7 is = 610000
Simulation cycle for kernel 7 is = 615000
Simulation cycle for kernel 7 is = 620000
Simulation cycle for kernel 7 is = 625000
Simulation cycle for kernel 7 is = 630000
Simulation cycle for kernel 7 is = 635000
Simulation cycle for kernel 7 is = 640000
Simulation cycle for kernel 7 is = 645000
Simulation cycle for kernel 7 is = 650000
Simulation cycle for kernel 7 is = 655000
Simulation cycle for kernel 7 is = 660000
Simulation cycle for kernel 7 is = 665000
Simulation cycle for kernel 7 is = 670000
Simulation cycle for kernel 7 is = 675000
Simulation cycle for kernel 7 is = 680000
Simulation cycle for kernel 7 is = 685000
Simulation cycle for kernel 7 is = 690000
Simulation cycle for kernel 7 is = 695000
Simulation cycle for kernel 7 is = 700000
Simulation cycle for kernel 7 is = 705000
Simulation cycle for kernel 7 is = 710000
Simulation cycle for kernel 7 is = 715000
Simulation cycle for kernel 7 is = 720000
Simulation cycle for kernel 7 is = 725000
Simulation cycle for kernel 7 is = 730000
Simulation cycle for kernel 7 is = 735000
Simulation cycle for kernel 7 is = 740000
Simulation cycle for kernel 7 is = 745000
Simulation cycle for kernel 7 is = 750000
Simulation cycle for kernel 7 is = 755000
Simulation cycle for kernel 7 is = 760000
Simulation cycle for kernel 7 is = 765000
Simulation cycle for kernel 7 is = 770000
Simulation cycle for kernel 7 is = 775000
Simulation cycle for kernel 7 is = 780000
Simulation cycle for kernel 7 is = 785000
Simulation cycle for kernel 7 is = 790000
Simulation cycle for kernel 7 is = 795000
Simulation cycle for kernel 7 is = 800000
Simulation cycle for kernel 7 is = 805000
Simulation cycle for kernel 7 is = 810000
Simulation cycle for kernel 7 is = 815000
Simulation cycle for kernel 7 is = 820000
Simulation cycle for kernel 7 is = 825000
Simulation cycle for kernel 7 is = 830000
Simulation cycle for kernel 7 is = 835000
Simulation cycle for kernel 7 is = 840000
Simulation cycle for kernel 7 is = 845000
Simulation cycle for kernel 7 is = 850000
Simulation cycle for kernel 7 is = 855000
Simulation cycle for kernel 7 is = 860000
Simulation cycle for kernel 7 is = 865000
Simulation cycle for kernel 7 is = 870000
Simulation cycle for kernel 7 is = 875000
Simulation cycle for kernel 7 is = 880000
Simulation cycle for kernel 7 is = 885000
Simulation cycle for kernel 7 is = 890000
Simulation cycle for kernel 7 is = 895000
Simulation cycle for kernel 7 is = 900000
Simulation cycle for kernel 7 is = 905000
Simulation cycle for kernel 7 is = 910000
Simulation cycle for kernel 7 is = 915000
Simulation cycle for kernel 7 is = 920000
Simulation cycle for kernel 7 is = 925000
Simulation cycle for kernel 7 is = 930000
Simulation cycle for kernel 7 is = 935000
Simulation cycle for kernel 7 is = 940000
Destroy streams for kernel 8: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 940079
gpu_sim_insn = 1188529317
gpu_ipc =    1264.2866
gpu_tot_sim_cycle = 7530153
gpu_tot_sim_insn = 9508234536
gpu_tot_ipc =    1262.6881
gpu_tot_issued_cta = 25648
gpu_occupancy = 98.9814% 
gpu_tot_occupancy = 99.0065% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6455
partiton_level_parallism_total  =       4.6352
partiton_level_parallism_util =       4.7184
partiton_level_parallism_util_total  =       4.7082
L2_BW  =     202.9165 GB/Sec
L2_BW_total  =     202.4662 GB/Sec
gpu_total_sim_rate=88446

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1453690, Miss = 1152554, Miss_rate = 0.793, Pending_hits = 289301, Reservation_fails = 84283
	L1D_cache_core[1]: Access = 1465208, Miss = 1168440, Miss_rate = 0.797, Pending_hits = 290363, Reservation_fails = 81790
	L1D_cache_core[2]: Access = 1448402, Miss = 1150110, Miss_rate = 0.794, Pending_hits = 292180, Reservation_fails = 82763
	L1D_cache_core[3]: Access = 1451734, Miss = 1160802, Miss_rate = 0.800, Pending_hits = 282942, Reservation_fails = 74291
	L1D_cache_core[4]: Access = 1450104, Miss = 1166048, Miss_rate = 0.804, Pending_hits = 277873, Reservation_fails = 75352
	L1D_cache_core[5]: Access = 1453508, Miss = 1160068, Miss_rate = 0.798, Pending_hits = 287443, Reservation_fails = 78745
	L1D_cache_core[6]: Access = 1453508, Miss = 1162252, Miss_rate = 0.800, Pending_hits = 285475, Reservation_fails = 83132
	L1D_cache_core[7]: Access = 1451806, Miss = 1159782, Miss_rate = 0.799, Pending_hits = 285941, Reservation_fails = 82757
	L1D_cache_core[8]: Access = 1451806, Miss = 1160874, Miss_rate = 0.800, Pending_hits = 284338, Reservation_fails = 79805
	L1D_cache_core[9]: Access = 1460712, Miss = 1168804, Miss_rate = 0.800, Pending_hits = 286574, Reservation_fails = 79329
	L1D_cache_core[10]: Access = 1451592, Miss = 1157052, Miss_rate = 0.797, Pending_hits = 287781, Reservation_fails = 82695
	L1D_cache_core[11]: Access = 1464044, Miss = 1172944, Miss_rate = 0.801, Pending_hits = 285543, Reservation_fails = 80904
	L1D_cache_core[12]: Access = 1460030, Miss = 1161686, Miss_rate = 0.796, Pending_hits = 292095, Reservation_fails = 74313
	L1D_cache_core[13]: Access = 1450104, Miss = 1158404, Miss_rate = 0.799, Pending_hits = 285623, Reservation_fails = 80190
	L1D_cache_core[14]: Access = 1452526, Miss = 1159242, Miss_rate = 0.798, Pending_hits = 287284, Reservation_fails = 74581
	L1D_cache_core[15]: Access = 1458186, Miss = 1167114, Miss_rate = 0.800, Pending_hits = 285295, Reservation_fails = 81871
	L1D_cache_core[16]: Access = 1456912, Miss = 1158456, Miss_rate = 0.795, Pending_hits = 290537, Reservation_fails = 78167
	L1D_cache_core[17]: Access = 1441990, Miss = 1150006, Miss_rate = 0.798, Pending_hits = 286244, Reservation_fails = 78910
	L1D_cache_core[18]: Access = 1449890, Miss = 1155310, Miss_rate = 0.797, Pending_hits = 287295, Reservation_fails = 74473
	L1D_cache_core[19]: Access = 1451806, Miss = 1148134, Miss_rate = 0.791, Pending_hits = 296827, Reservation_fails = 79007
	L1D_cache_core[20]: Access = 1449960, Miss = 1151344, Miss_rate = 0.794, Pending_hits = 291777, Reservation_fails = 81564
	L1D_cache_core[21]: Access = 1458614, Miss = 1162382, Miss_rate = 0.797, Pending_hits = 289988, Reservation_fails = 76535
	L1D_cache_core[22]: Access = 1450500, Miss = 1153984, Miss_rate = 0.796, Pending_hits = 288932, Reservation_fails = 79880
	L1D_cache_core[23]: Access = 1453832, Miss = 1154556, Miss_rate = 0.794, Pending_hits = 291751, Reservation_fails = 79480
	L1D_cache_core[24]: Access = 1461804, Miss = 1167504, Miss_rate = 0.799, Pending_hits = 288520, Reservation_fails = 77811
	L1D_cache_core[25]: Access = 1455210, Miss = 1159626, Miss_rate = 0.797, Pending_hits = 288357, Reservation_fails = 82404
	L1D_cache_core[26]: Access = 1455210, Miss = 1163994, Miss_rate = 0.800, Pending_hits = 286227, Reservation_fails = 77345
	L1D_cache_core[27]: Access = 1465350, Miss = 1150350, Miss_rate = 0.785, Pending_hits = 304870, Reservation_fails = 79538
	L1D_cache_core[28]: Access = 1458614, Miss = 1151462, Miss_rate = 0.789, Pending_hits = 296944, Reservation_fails = 80974
	L1D_cache_core[29]: Access = 1453508, Miss = 1161524, Miss_rate = 0.799, Pending_hits = 285146, Reservation_fails = 77950
	L1D_total_cache_accesses = 43640160
	L1D_total_cache_misses = 34774808
	L1D_total_cache_miss_rate = 0.7969
	L1D_total_cache_pending_hits = 8659466
	L1D_total_cache_reservation_fails = 2380839
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8659466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9487695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2343300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24775152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8659466
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 129071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 146037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 365924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42999128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 641032

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2343300
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37539
ctas_completed 25648, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
313492, 367650, 367650, 366992, 366992, 366992, 366992, 313492, 312440, 365940, 365940, 365940, 365940, 365940, 365940, 312440, 310980, 364230, 364230, 364230, 364230, 364230, 364230, 310980, 310980, 364230, 364230, 364230, 364230, 364230, 364230, 310980, 
gpgpu_n_tot_thrd_icount = 10816417792
gpgpu_n_tot_w_icount = 338013056
gpgpu_n_stall_shd_mem = 7385560
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34262847
gpgpu_n_mem_write_global = 641032
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 269378280
gpgpu_n_store_insn = 4000000
gpgpu_n_shmem_insn = 1579450880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 45961216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1244
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7384316
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28233016	W0_Idle:374432	W0_Scoreboard:527744972	W1:666640	W2:669696	W3:666536	W4:666536	W5:666536	W6:671800	W7:666536	W8:666536	W9:666536	W10:666536	W11:666536	W12:666536	W13:666536	W14:1492280	W15:1333176	W16:1333176	W17:1333176	W18:1333176	W19:1333176	W20:1333176	W21:1333176	W22:1333176	W23:1333176	W24:1333176	W25:1333176	W26:1333176	W27:1333176	W28:1333176	W29:1333176	W30:1333176	W31:1333176	W32:305183288
single_issue_nums: WS0:81295632	WS1:87710896	WS2:87710896	WS3:81295632	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 274102776 {8:34262847,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25641280 {40:641032,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1370513880 {40:34262847,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5128256 {8:641032,}
maxmflatency = 762 
max_icnt2mem_latency = 252 
maxmrqlatency = 334 
max_icnt2sh_latency = 89 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:9291997 	1124613 	1331398 	2542551 	8014562 	2891036 	469102 	10934 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4815879 	30075011 	12989 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	34518994 	370925 	13960 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26920921 	5837343 	1794635 	331673 	19168 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	7491 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8546      8551      8802      8788      8783      8757      8768      8756      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8579      8557      8658      8658      8597      8549      8803      8856      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8383      8372      8641      8539      8605      8611      8777      8642      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8410      8399      8519      8513      8574      8560      8600      8611      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8328      8503      8477      8539      8560      8641      8729      8845      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8561      8615      8673      8704      8693      8479      8584      8581      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8620      8562      8703      8671      8470      8542      8628      8618      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8572      8731      8708      8614      8554      8566      8622      8371      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8721      8721      8608      8620      8564      8710      8746      8602      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8895      8910      8676      8578      8729      8727      8582      8474      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8900      8884      8563      8715      8835      8906      8878      8552      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8750      8789      8632      8625      8934      8934      8692      8633      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.911983  5.917325  5.862125  5.895326  5.907890  5.921616  5.907022  5.925228  5.871180  5.881817  5.872930  5.892131  5.897965  5.874159  5.903777  5.911826 
dram[1]:  5.880688  5.914460  5.899396  5.902713  5.935591  5.950959  5.912638  5.922017  5.891845  5.864328  5.901051  5.908745  5.850558  5.870772  5.872248  5.868576 
dram[2]:  5.902071  5.874594  5.911626  5.898422  5.956220  5.981748  5.925839  5.925409  5.857212  5.891699  5.922382  5.945033  5.860977  5.913971  5.878465  5.901970 
dram[3]:  5.888063  5.901031  5.873184  5.921896  5.943807  5.928742  5.912565  5.923043  5.879991  5.916324  5.904219  5.900313  5.888625  5.895740  5.878460  5.891098 
dram[4]:  5.915353  5.913051  5.910858  5.919837  5.916239  5.943069  5.894851  5.874907  5.930498  5.937569  5.884394  5.929509  5.919364  5.909417  5.895517  5.933117 
dram[5]:  5.911189  5.906838  5.871555  5.897580  5.898223  5.919809  5.891861  5.889398  5.896076  5.908316  5.917135  5.911507  5.924874  5.927115  5.900013  5.918974 
dram[6]:  5.873888  5.887824  5.898302  5.913295  5.886508  5.912434  5.887412  5.881851  5.866789  5.895287  5.937278  5.914204  5.900490  5.919940  5.905564  5.926741 
dram[7]:  5.880904  5.902339  5.895398  5.894751  5.925524  5.898377  5.900168  5.918796  5.886815  5.915332  5.893077  5.915254  5.894391  5.896978  5.898442  5.905475 
dram[8]:  5.908105  5.884911  5.895447  5.910995  5.881724  5.903704  5.886766  5.911965  5.898117  5.904017  5.912295  5.907279  5.900649  5.893627  5.881734  5.883586 
dram[9]:  5.902062  5.928404  5.875642  5.871993  5.900543  5.910545  5.897402  5.935500  5.901192  5.884048  5.867383  5.902503  5.873643  5.892936  5.875923  5.888238 
dram[10]:  5.896796  5.905024  5.899885  5.906353  5.883316  5.939271  5.903789  5.918633  5.902543  5.924386  5.903542  5.912799  5.858490  5.877166  5.885239  5.910751 
dram[11]:  5.900819  5.936647  5.905884  5.890934  5.940594  5.902883  5.908296  5.915833  5.902767  5.873721  5.921319  5.918648  5.858314  5.877177  5.878178  5.904383 
average row locality = 25676271/4350502 = 5.901910
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    133309    133297    133135    133150    133091    133076    133030    133045    133082    133089    133022    133023    133011    133012    133000    132993 
dram[1]:    133322    133305    133148    133121    133077    133084    133027    133014    133099    133096    133007    133004    133024    133022    132991    132972 
dram[2]:    133284    133283    133122    133124    133095    133076    133041    133055    133086    133078    133040    133040    133010    133006    132962    132965 
dram[3]:    133284    133284    133133    133159    133060    133065    133049    133049    133071    133063    133002    133008    133030    133051    132956    132984 
dram[4]:    133272    133279    133146    133148    133067    133085    133067    133067    133069    133080    133024    133023    133048    133042    132984    132964 
dram[5]:    133290    133280    133137    133099    133114    133124    133064    133067    133083    133077    133034    133031    133047    133061    132962    132977 
dram[6]:    133261    133255    133080    133077    133125    133117    133069    133078    133070    133071    133020    133021    133081    133059    133005    133016 
dram[7]:    133274    133296    133079    133082    133105    133088    133046    133036    133079    133082    133015    133027    133041    133023    133009    133003 
dram[8]:    133291    133277    133086    133090    133081    133073    133072    133065    133088    133086    133037    133024    133002    133008    133001    132996 
dram[9]:    133272    133283    133095    133100    133084    133092    133060    133069    133081    133075    133019    133034    133013    133010    133010    133031 
dram[10]:    133294    133292    133110    133109    133076    133053    133069    133056    133088    133103    133028    133007    133008    133005    133010    133016 
dram[11]:    133291    133309    133122    133125    133059    133078    133047    133046    133099    133087    133016    133009    133004    133017    133026    132996 
total dram reads = 25551955
bank skew: 133322/132956 = 1.00
chip skew: 2129447/2129248 = 1.00
number of total write accesses:
dram[0]:      2768      2756      2672      2672      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
dram[1]:      2772      2772      2672      2656      2560      2560      2560      2560      2560      2560      2560      2560      2528      2528      2528      2528 
dram[2]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2528      2528      2528      2528 
dram[3]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2516      2528      2528 
dram[4]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2516      2516      2528      2528 
dram[5]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2524      2528      2528 
dram[6]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2524      2528      2528 
dram[7]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2528      2528      2528      2528 
dram[8]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[9]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[10]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[11]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
total dram writes = 497264
bank skew: 2772/2516 = 1.10
chip skew: 41464/41424 = 1.00
average mf latency per bank:
dram[0]:        463       463       464       464       463       463       463       463       464       463       463       464       463       464       463       463
dram[1]:        463       464       464       464       463       463       463       464       463       464       463       463       463       464       463       464
dram[2]:        464       464       464       464       462       463       463       463       463       463       463       463       463       463       464       464
dram[3]:        464       464       464       465       463       463       463       463       463       463       463       463       463       463       463       463
dram[4]:        464       464       464       464       463       463       463       464       463       463       462       463       462       463       463       463
dram[5]:        463       463       464       464       463       463       463       464       463       464       462       463       463       463       463       463
dram[6]:        463       464       464       464       463       463       463       463       464       464       463       464       463       463       462       463
dram[7]:        463       463       463       464       463       463       463       463       463       463       463       463       463       464       463       464
dram[8]:        463       464       464       464       463       463       463       463       463       463       463       463       463       463       464       464
dram[9]:        464       463       464       464       463       463       463       463       463       463       462       463       463       463       463       463
dram[10]:        463       463       464       464       463       463       463       464       462       463       462       463       463       463       463       463
dram[11]:        463       463       463       463       463       463       463       464       462       463       462       463       462       462       462       463
maximum mf latency per bank:
dram[0]:        705       709       621       628       638       623       555       567       621       615       518       579       607       611       573       540
dram[1]:        730       730       634       642       633       643       521       536       540       685       549       590       575       604       565       548
dram[2]:        555       543       632       633       637       638       533       530       521       555       510       520       607       609       615       532
dram[3]:        544       554       633       629       627       644       623       632       588       619       545       539       651       587       515       540
dram[4]:        585       762       633       637       626       645       549       663       614       603       600       578       572       570       527       526
dram[5]:        562       544       625       629       651       633       543       526       535       551       545       540       562       596       555       558
dram[6]:        554       558       623       628       615       623       580       563       576       587       529       544       589       620       520       566
dram[7]:        545       592       618       634       636       633       582       560       507       523       518       537       543       580       568       557
dram[8]:        571       567       615       622       616       620       547       545       550       599       521       565       542       608       532       518
dram[9]:        559       548       612       634       623       641       536       554       565       561       542       537       524       524       565       533
dram[10]:        550       557       616       627       620       619       509       547       512       551       531       539       563       548       531       516
dram[11]:        553       570       629       632       615       621       528       542       517       576       600       565       548       577       549       533

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19310827 n_nop=16429996 n_act=362849 n_pre=362833 n_ref_event=4572360550251980812 n_req=2139728 n_rd=2129365 n_rd_L2_A=0 n_write=0 n_wr_bk=41452 bw_util=0.4497
n_activity=17035249 dram_eff=0.5097
bk0: 133309a 17229958i bk1: 133297a 17240292i bk2: 133135a 17221111i bk3: 133150a 17239210i bk4: 133091a 17238177i bk5: 133076a 17250281i bk6: 133030a 17240752i bk7: 133045a 17254014i bk8: 133082a 17239011i bk9: 133089a 17243879i bk10: 133022a 17232298i bk11: 133023a 17243641i bk12: 133011a 17235573i bk13: 133012a 17240892i bk14: 133000a 17238597i bk15: 132993a 17244574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830425
Row_Buffer_Locality_read = 0.832663
Row_Buffer_Locality_write = 0.370453
Bank_Level_Parallism = 2.338746
Bank_Level_Parallism_Col = 1.903118
Bank_Level_Parallism_Ready = 1.274232
write_to_read_ratio_blp_rw_average = 0.031736
GrpLevelPara = 1.737842 

BW Util details:
bwutil = 0.449658 
total_CMD = 19310827 
util_bw = 8683268 
Wasted_Col = 4717238 
Wasted_Row = 1937946 
Idle = 3972375 

BW Util Bottlenecks: 
RCDc_limit = 4705878 
RCDWRc_limit = 39721 
WTRc_limit = 222888 
RTWc_limit = 267736 
CCDLc_limit = 1619962 
rwq = 0 
CCDLc_limit_alone = 1589337 
WTRc_limit_alone = 212929 
RTWc_limit_alone = 247070 

Commands details: 
total_CMD = 19310827 
n_nop = 16429996 
Read = 2129365 
Write = 0 
L2_Alloc = 0 
L2_WB = 41452 
n_act = 362849 
n_pre = 362833 
n_ref = 4572360550251980812 
n_req = 2139728 
total_req = 2170817 

Dual Bus Interface Util: 
issued_total_row = 725682 
issued_total_col = 2170817 
Row_Bus_Util =  0.037579 
CoL_Bus_Util = 0.112414 
Either_Row_CoL_Bus_Util = 0.149182 
Issued_on_Two_Bus_Simul_Util = 0.000811 
issued_two_Eff = 0.005439 
queue_avg = 4.143831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.14383
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19310827 n_nop=16429944 n_act=362874 n_pre=362858 n_ref_event=0 n_req=2139679 n_rd=2129313 n_rd_L2_A=0 n_write=0 n_wr_bk=41464 bw_util=0.4496
n_activity=17036635 dram_eff=0.5097
bk0: 133322a 17225749i bk1: 133305a 17236910i bk2: 133148a 17235054i bk3: 133121a 17242766i bk4: 133077a 17249198i bk5: 133084a 17253720i bk6: 133027a 17240826i bk7: 133014a 17253458i bk8: 133099a 17238158i bk9: 133096a 17240221i bk10: 133007a 17235047i bk11: 133004a 17251465i bk12: 133024a 17230544i bk13: 133022a 17245058i bk14: 132991a 17229612i bk15: 132972a 17235496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830409
Row_Buffer_Locality_read = 0.832672
Row_Buffer_Locality_write = 0.365618
Bank_Level_Parallism = 2.337432
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.274629
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.449650 
total_CMD = 19310827 
util_bw = 8683108 
Wasted_Col = 4718727 
Wasted_Row = 1939213 
Idle = 3969779 

BW Util Bottlenecks: 
RCDc_limit = 4707303 
RCDWRc_limit = 39735 
WTRc_limit = 218271 
RTWc_limit = 268868 
CCDLc_limit = 1617414 
rwq = 0 
CCDLc_limit_alone = 1586842 
WTRc_limit_alone = 208412 
RTWc_limit_alone = 248155 

Commands details: 
total_CMD = 19310827 
n_nop = 16429944 
Read = 2129313 
Write = 0 
L2_Alloc = 0 
L2_WB = 41464 
n_act = 362874 
n_pre = 362858 
n_ref = 0 
n_req = 2139679 
total_req = 2170777 

Dual Bus Interface Util: 
issued_total_row = 725732 
issued_total_col = 2170777 
Row_Bus_Util =  0.037582 
CoL_Bus_Util = 0.112412 
Either_Row_CoL_Bus_Util = 0.149185 
Issued_on_Two_Bus_Simul_Util = 0.000809 
issued_two_Eff = 0.005424 
queue_avg = 4.158785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15879
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19310827 n_nop=16431722 n_act=362098 n_pre=362082 n_ref_event=0 n_req=2139629 n_rd=2129267 n_rd_L2_A=0 n_write=0 n_wr_bk=41448 bw_util=0.4496
n_activity=17020947 dram_eff=0.5101
bk0: 133284a 17232607i bk1: 133283a 17233584i bk2: 133122a 17233780i bk3: 133124a 17245856i bk4: 133095a 17251876i bk5: 133076a 17264464i bk6: 133041a 17250291i bk7: 133055a 17255199i bk8: 133086a 17228008i bk9: 133078a 17243789i bk10: 133040a 17247114i bk11: 133040a 17262051i bk12: 133010a 17232603i bk13: 133006a 17252373i bk14: 132962a 17234620i bk15: 132965a 17254434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830768
Row_Buffer_Locality_read = 0.833044
Row_Buffer_Locality_write = 0.363057
Bank_Level_Parallism = 2.337273
Bank_Level_Parallism_Col = 1.894167
Bank_Level_Parallism_Ready = 1.270642
write_to_read_ratio_blp_rw_average = 0.031941
GrpLevelPara = 1.736904 

BW Util details:
bwutil = 0.449637 
total_CMD = 19310827 
util_bw = 8682860 
Wasted_Col = 4704444 
Wasted_Row = 1924488 
Idle = 3999035 

BW Util Bottlenecks: 
RCDc_limit = 4693754 
RCDWRc_limit = 41380 
WTRc_limit = 216596 
RTWc_limit = 268244 
CCDLc_limit = 1616361 
rwq = 0 
CCDLc_limit_alone = 1585873 
WTRc_limit_alone = 207206 
RTWc_limit_alone = 247146 

Commands details: 
total_CMD = 19310827 
n_nop = 16431722 
Read = 2129267 
Write = 0 
L2_Alloc = 0 
L2_WB = 41448 
n_act = 362098 
n_pre = 362082 
n_ref = 0 
n_req = 2139629 
total_req = 2170715 

Dual Bus Interface Util: 
issued_total_row = 724180 
issued_total_col = 2170715 
Row_Bus_Util =  0.037501 
CoL_Bus_Util = 0.112409 
Either_Row_CoL_Bus_Util = 0.149093 
Issued_on_Two_Bus_Simul_Util = 0.000818 
issued_two_Eff = 0.005484 
queue_avg = 4.148413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14841
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19310827 n_nop=16430889 n_act=362472 n_pre=362456 n_ref_event=0 n_req=2139605 n_rd=2129248 n_rd_L2_A=0 n_write=0 n_wr_bk=41428 bw_util=0.4496
n_activity=17018583 dram_eff=0.5102
bk0: 133284a 17226436i bk1: 133284a 17236636i bk2: 133133a 17225077i bk3: 133159a 17245835i bk4: 133060a 17242790i bk5: 133065a 17252273i bk6: 133049a 17246473i bk7: 133049a 17254525i bk8: 133071a 17229893i bk9: 133063a 17250841i bk10: 133002a 17236248i bk11: 133008a 17244507i bk12: 133030a 17240481i bk13: 133051a 17245082i bk14: 132956a 17236946i bk15: 132984a 17246474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830591
Row_Buffer_Locality_read = 0.832850
Row_Buffer_Locality_write = 0.366226
Bank_Level_Parallism = 2.340783
Bank_Level_Parallism_Col = 1.897170
Bank_Level_Parallism_Ready = 1.272518
write_to_read_ratio_blp_rw_average = 0.032257
GrpLevelPara = 1.737963 

BW Util details:
bwutil = 0.449629 
total_CMD = 19310827 
util_bw = 8682704 
Wasted_Col = 4709058 
Wasted_Row = 1924261 
Idle = 3994804 

BW Util Bottlenecks: 
RCDc_limit = 4693203 
RCDWRc_limit = 39715 
WTRc_limit = 220339 
RTWc_limit = 271839 
CCDLc_limit = 1618107 
rwq = 0 
CCDLc_limit_alone = 1586887 
WTRc_limit_alone = 210539 
RTWc_limit_alone = 250419 

Commands details: 
total_CMD = 19310827 
n_nop = 16430889 
Read = 2129248 
Write = 0 
L2_Alloc = 0 
L2_WB = 41428 
n_act = 362472 
n_pre = 362456 
n_ref = 0 
n_req = 2139605 
total_req = 2170676 

Dual Bus Interface Util: 
issued_total_row = 724928 
issued_total_col = 2170676 
Row_Bus_Util =  0.037540 
CoL_Bus_Util = 0.112407 
Either_Row_CoL_Bus_Util = 0.149136 
Issued_on_Two_Bus_Simul_Util = 0.000811 
issued_two_Eff = 0.005440 
queue_avg = 4.146446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14645
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19310827 n_nop=16432163 n_act=361800 n_pre=361784 n_ref_event=0 n_req=2139721 n_rd=2129365 n_rd_L2_A=0 n_write=0 n_wr_bk=41424 bw_util=0.4497
n_activity=17029040 dram_eff=0.5099
bk0: 133272a 17232277i bk1: 133279a 17240563i bk2: 133146a 17233057i bk3: 133148a 17243730i bk4: 133067a 17235155i bk5: 133085a 17253905i bk6: 133067a 17240418i bk7: 133067a 17240587i bk8: 133069a 17244812i bk9: 133080a 17253278i bk10: 133024a 17232371i bk11: 133023a 17250289i bk12: 133048a 17248371i bk13: 133042a 17256450i bk14: 132984a 17236089i bk15: 132964a 17251573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830914
Row_Buffer_Locality_read = 0.833154
Row_Buffer_Locality_write = 0.370317
Bank_Level_Parallism = 2.337948
Bank_Level_Parallism_Col = 1.897572
Bank_Level_Parallism_Ready = 1.274211
write_to_read_ratio_blp_rw_average = 0.032213
GrpLevelPara = 1.738543 

BW Util details:
bwutil = 0.449652 
total_CMD = 19310827 
util_bw = 8683156 
Wasted_Col = 4705777 
Wasted_Row = 1930944 
Idle = 3990950 

BW Util Bottlenecks: 
RCDc_limit = 4679617 
RCDWRc_limit = 39924 
WTRc_limit = 219237 
RTWc_limit = 271303 
CCDLc_limit = 1616521 
rwq = 0 
CCDLc_limit_alone = 1584924 
WTRc_limit_alone = 209376 
RTWc_limit_alone = 249567 

Commands details: 
total_CMD = 19310827 
n_nop = 16432163 
Read = 2129365 
Write = 0 
L2_Alloc = 0 
L2_WB = 41424 
n_act = 361800 
n_pre = 361784 
n_ref = 0 
n_req = 2139721 
total_req = 2170789 

Dual Bus Interface Util: 
issued_total_row = 723584 
issued_total_col = 2170789 
Row_Bus_Util =  0.037470 
CoL_Bus_Util = 0.112413 
Either_Row_CoL_Bus_Util = 0.149070 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.005457 
queue_avg = 4.143941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19310827 n_nop=16431009 n_act=362338 n_pre=362322 n_ref_event=0 n_req=2139806 n_rd=2129447 n_rd_L2_A=0 n_write=0 n_wr_bk=41436 bw_util=0.4497
n_activity=17024073 dram_eff=0.5101
bk0: 133290a 17234165i bk1: 133280a 17245601i bk2: 133137a 17230129i bk3: 133099a 17243235i bk4: 133114a 17238709i bk5: 133124a 17252911i bk6: 133064a 17230601i bk7: 133067a 17240456i bk8: 133083a 17231985i bk9: 133077a 17246957i bk10: 133034a 17244130i bk11: 133031a 17254629i bk12: 133047a 17250612i bk13: 133061a 17262429i bk14: 132962a 17242738i bk15: 132977a 17252755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830670
Row_Buffer_Locality_read = 0.832918
Row_Buffer_Locality_write = 0.368568
Bank_Level_Parallism = 2.337392
Bank_Level_Parallism_Col = 1.895151
Bank_Level_Parallism_Ready = 1.270750
write_to_read_ratio_blp_rw_average = 0.031684
GrpLevelPara = 1.737290 

BW Util details:
bwutil = 0.449672 
total_CMD = 19310827 
util_bw = 8683532 
Wasted_Col = 4705297 
Wasted_Row = 1931187 
Idle = 3990811 

BW Util Bottlenecks: 
RCDc_limit = 4691780 
RCDWRc_limit = 39970 
WTRc_limit = 219974 
RTWc_limit = 266888 
CCDLc_limit = 1613815 
rwq = 0 
CCDLc_limit_alone = 1583086 
WTRc_limit_alone = 210180 
RTWc_limit_alone = 245953 

Commands details: 
total_CMD = 19310827 
n_nop = 16431009 
Read = 2129447 
Write = 0 
L2_Alloc = 0 
L2_WB = 41436 
n_act = 362338 
n_pre = 362322 
n_ref = 0 
n_req = 2139806 
total_req = 2170883 

Dual Bus Interface Util: 
issued_total_row = 724660 
issued_total_col = 2170883 
Row_Bus_Util =  0.037526 
CoL_Bus_Util = 0.112418 
Either_Row_CoL_Bus_Util = 0.149130 
Issued_on_Two_Bus_Simul_Util = 0.000814 
issued_two_Eff = 0.005460 
queue_avg = 4.144795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1448
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19310827 n_nop=16430520 n_act=362650 n_pre=362634 n_ref_event=0 n_req=2139764 n_rd=2129405 n_rd_L2_A=0 n_write=0 n_wr_bk=41436 bw_util=0.4497
n_activity=17044692 dram_eff=0.5094
bk0: 133261a 17227739i bk1: 133255a 17233929i bk2: 133080a 17238869i bk3: 133077a 17244283i bk4: 133125a 17235356i bk5: 133117a 17249970i bk6: 133069a 17239089i bk7: 133078a 17243602i bk8: 133070a 17229071i bk9: 133071a 17237563i bk10: 133020a 17242203i bk11: 133021a 17240447i bk12: 133081a 17241861i bk13: 133059a 17251974i bk14: 133005a 17241507i bk15: 133016a 17250237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830521
Row_Buffer_Locality_read = 0.832759
Row_Buffer_Locality_write = 0.370306
Bank_Level_Parallism = 2.338415
Bank_Level_Parallism_Col = 1.897274
Bank_Level_Parallism_Ready = 1.273907
write_to_read_ratio_blp_rw_average = 0.032067
GrpLevelPara = 1.738704 

BW Util details:
bwutil = 0.449663 
total_CMD = 19310827 
util_bw = 8683364 
Wasted_Col = 4717144 
Wasted_Row = 1935946 
Idle = 3974373 

BW Util Bottlenecks: 
RCDc_limit = 4697072 
RCDWRc_limit = 39661 
WTRc_limit = 215474 
RTWc_limit = 273496 
CCDLc_limit = 1615654 
rwq = 0 
CCDLc_limit_alone = 1584964 
WTRc_limit_alone = 205851 
RTWc_limit_alone = 252429 

Commands details: 
total_CMD = 19310827 
n_nop = 16430520 
Read = 2129405 
Write = 0 
L2_Alloc = 0 
L2_WB = 41436 
n_act = 362650 
n_pre = 362634 
n_ref = 0 
n_req = 2139764 
total_req = 2170841 

Dual Bus Interface Util: 
issued_total_row = 725284 
issued_total_col = 2170841 
Row_Bus_Util =  0.037558 
CoL_Bus_Util = 0.112416 
Either_Row_CoL_Bus_Util = 0.149155 
Issued_on_Two_Bus_Simul_Util = 0.000819 
issued_two_Eff = 0.005492 
queue_avg = 4.145982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.14598
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19310827 n_nop=16430593 n_act=362573 n_pre=362557 n_ref_event=0 n_req=2139647 n_rd=2129285 n_rd_L2_A=0 n_write=0 n_wr_bk=41448 bw_util=0.4496
n_activity=17013279 dram_eff=0.5104
bk0: 133274a 17224215i bk1: 133296a 17235697i bk2: 133079a 17230652i bk3: 133082a 17241409i bk4: 133105a 17243773i bk5: 133088a 17239463i bk6: 133046a 17235320i bk7: 133036a 17248861i bk8: 133079a 17235570i bk9: 133082a 17250653i bk10: 133015a 17230228i bk11: 133027a 17244316i bk12: 133041a 17238787i bk13: 133023a 17244902i bk14: 133009a 17233850i bk15: 133003a 17243284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830547
Row_Buffer_Locality_read = 0.832765
Row_Buffer_Locality_write = 0.374831
Bank_Level_Parallism = 2.343398
Bank_Level_Parallism_Col = 1.901594
Bank_Level_Parallism_Ready = 1.275036
write_to_read_ratio_blp_rw_average = 0.032216
GrpLevelPara = 1.740576 

BW Util details:
bwutil = 0.449641 
total_CMD = 19310827 
util_bw = 8682932 
Wasted_Col = 4702824 
Wasted_Row = 1926707 
Idle = 3998364 

BW Util Bottlenecks: 
RCDc_limit = 4693430 
RCDWRc_limit = 39205 
WTRc_limit = 219923 
RTWc_limit = 272297 
CCDLc_limit = 1614170 
rwq = 0 
CCDLc_limit_alone = 1583283 
WTRc_limit_alone = 209811 
RTWc_limit_alone = 251522 

Commands details: 
total_CMD = 19310827 
n_nop = 16430593 
Read = 2129285 
Write = 0 
L2_Alloc = 0 
L2_WB = 41448 
n_act = 362573 
n_pre = 362557 
n_ref = 0 
n_req = 2139647 
total_req = 2170733 

Dual Bus Interface Util: 
issued_total_row = 725130 
issued_total_col = 2170733 
Row_Bus_Util =  0.037550 
CoL_Bus_Util = 0.112410 
Either_Row_CoL_Bus_Util = 0.149151 
Issued_on_Two_Bus_Simul_Util = 0.000809 
issued_two_Eff = 0.005426 
queue_avg = 4.157098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.1571
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19310827 n_nop=16430416 n_act=362790 n_pre=362774 n_ref_event=0 n_req=2139635 n_rd=2129277 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.4496
n_activity=17007197 dram_eff=0.5105
bk0: 133291a 17228692i bk1: 133277a 17235180i bk2: 133086a 17228186i bk3: 133090a 17239329i bk4: 133081a 17229167i bk5: 133073a 17242764i bk6: 133072a 17237479i bk7: 133065a 17243803i bk8: 133088a 17237855i bk9: 133086a 17247573i bk10: 133037a 17236291i bk11: 133024a 17245439i bk12: 133002a 17234417i bk13: 133008a 17246245i bk14: 133001a 17227239i bk15: 132996a 17239226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830445
Row_Buffer_Locality_read = 0.832687
Row_Buffer_Locality_write = 0.369569
Bank_Level_Parallism = 2.343512
Bank_Level_Parallism_Col = 1.901634
Bank_Level_Parallism_Ready = 1.276491
write_to_read_ratio_blp_rw_average = 0.032199
GrpLevelPara = 1.740522 

BW Util details:
bwutil = 0.449636 
total_CMD = 19310827 
util_bw = 8682836 
Wasted_Col = 4706848 
Wasted_Row = 1929301 
Idle = 3991842 

BW Util Bottlenecks: 
RCDc_limit = 4697063 
RCDWRc_limit = 40040 
WTRc_limit = 223820 
RTWc_limit = 269867 
CCDLc_limit = 1613633 
rwq = 0 
CCDLc_limit_alone = 1581802 
WTRc_limit_alone = 213575 
RTWc_limit_alone = 248281 

Commands details: 
total_CMD = 19310827 
n_nop = 16430416 
Read = 2129277 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 362790 
n_pre = 362774 
n_ref = 0 
n_req = 2139635 
total_req = 2170709 

Dual Bus Interface Util: 
issued_total_row = 725564 
issued_total_col = 2170709 
Row_Bus_Util =  0.037573 
CoL_Bus_Util = 0.112409 
Either_Row_CoL_Bus_Util = 0.149160 
Issued_on_Two_Bus_Simul_Util = 0.000821 
issued_two_Eff = 0.005507 
queue_avg = 4.152991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15299
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19310827 n_nop=16429906 n_act=363020 n_pre=363004 n_ref_event=0 n_req=2139686 n_rd=2129328 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.4496
n_activity=17021057 dram_eff=0.5101
bk0: 133272a 17223238i bk1: 133283a 17243268i bk2: 133095a 17226464i bk3: 133100a 17233620i bk4: 133084a 17237792i bk5: 133092a 17246501i bk6: 133060a 17236761i bk7: 133069a 17256223i bk8: 133081a 17239097i bk9: 133075a 17244749i bk10: 133019a 17230036i bk11: 133034a 17246850i bk12: 133013a 17231389i bk13: 133010a 17248738i bk14: 133010a 17230104i bk15: 133031a 17244709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830341
Row_Buffer_Locality_read = 0.832601
Row_Buffer_Locality_write = 0.365901
Bank_Level_Parallism = 2.340740
Bank_Level_Parallism_Col = 1.898894
Bank_Level_Parallism_Ready = 1.274563
write_to_read_ratio_blp_rw_average = 0.032045
GrpLevelPara = 1.738195 

BW Util details:
bwutil = 0.449646 
total_CMD = 19310827 
util_bw = 8683040 
Wasted_Col = 4714275 
Wasted_Row = 1931086 
Idle = 3982426 

BW Util Bottlenecks: 
RCDc_limit = 4702820 
RCDWRc_limit = 39997 
WTRc_limit = 221648 
RTWc_limit = 271246 
CCDLc_limit = 1617055 
rwq = 0 
CCDLc_limit_alone = 1585498 
WTRc_limit_alone = 211282 
RTWc_limit_alone = 250055 

Commands details: 
total_CMD = 19310827 
n_nop = 16429906 
Read = 2129328 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 363020 
n_pre = 363004 
n_ref = 0 
n_req = 2139686 
total_req = 2170760 

Dual Bus Interface Util: 
issued_total_row = 726024 
issued_total_col = 2170760 
Row_Bus_Util =  0.037597 
CoL_Bus_Util = 0.112412 
Either_Row_CoL_Bus_Util = 0.149187 
Issued_on_Two_Bus_Simul_Util = 0.000821 
issued_two_Eff = 0.005506 
queue_avg = 4.140633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14063
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19310827 n_nop=16430610 n_act=362558 n_pre=362542 n_ref_event=0 n_req=2139682 n_rd=2129324 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.4496
n_activity=17034073 dram_eff=0.5097
bk0: 133294a 17225186i bk1: 133292a 17234344i bk2: 133110a 17231506i bk3: 133109a 17244704i bk4: 133076a 17228554i bk5: 133053a 17249789i bk6: 133069a 17242059i bk7: 133056a 17256691i bk8: 133088a 17244536i bk9: 133103a 17256359i bk10: 133028a 17238521i bk11: 133007a 17246948i bk12: 133008a 17232374i bk13: 133005a 17242574i bk14: 133010a 17233789i bk15: 133016a 17248795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830557
Row_Buffer_Locality_read = 0.832815
Row_Buffer_Locality_write = 0.366480
Bank_Level_Parallism = 2.338698
Bank_Level_Parallism_Col = 1.897942
Bank_Level_Parallism_Ready = 1.275626
write_to_read_ratio_blp_rw_average = 0.032027
GrpLevelPara = 1.737377 

BW Util details:
bwutil = 0.449645 
total_CMD = 19310827 
util_bw = 8683024 
Wasted_Col = 4713795 
Wasted_Row = 1931798 
Idle = 3982210 

BW Util Bottlenecks: 
RCDc_limit = 4696117 
RCDWRc_limit = 40187 
WTRc_limit = 219546 
RTWc_limit = 271043 
CCDLc_limit = 1620518 
rwq = 0 
CCDLc_limit_alone = 1589719 
WTRc_limit_alone = 210019 
RTWc_limit_alone = 249771 

Commands details: 
total_CMD = 19310827 
n_nop = 16430610 
Read = 2129324 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 362558 
n_pre = 362542 
n_ref = 0 
n_req = 2139682 
total_req = 2170756 

Dual Bus Interface Util: 
issued_total_row = 725100 
issued_total_col = 2170756 
Row_Bus_Util =  0.037549 
CoL_Bus_Util = 0.112411 
Either_Row_CoL_Bus_Util = 0.149150 
Issued_on_Two_Bus_Simul_Util = 0.000810 
issued_two_Eff = 0.005430 
queue_avg = 4.134889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.13489
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19310827 n_nop=16430753 n_act=362528 n_pre=362512 n_ref_event=0 n_req=2139689 n_rd=2129331 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.4496
n_activity=17034598 dram_eff=0.5097
bk0: 133291a 17228285i bk1: 133309a 17241064i bk2: 133122a 17240690i bk3: 133125a 17241687i bk4: 133059a 17249439i bk5: 133078a 17250900i bk6: 133047a 17245853i bk7: 133046a 17255033i bk8: 133099a 17246651i bk9: 133087a 17245625i bk10: 133016a 17242724i bk11: 133009a 17253801i bk12: 133004a 17230771i bk13: 133017a 17243428i bk14: 133026a 17242642i bk15: 132996a 17247457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830572
Row_Buffer_Locality_read = 0.832813
Row_Buffer_Locality_write = 0.369763
Bank_Level_Parallism = 2.334738
Bank_Level_Parallism_Col = 1.893703
Bank_Level_Parallism_Ready = 1.272238
write_to_read_ratio_blp_rw_average = 0.031549
GrpLevelPara = 1.735428 

BW Util details:
bwutil = 0.449647 
total_CMD = 19310827 
util_bw = 8683052 
Wasted_Col = 4719657 
Wasted_Row = 1931328 
Idle = 3976790 

BW Util Bottlenecks: 
RCDc_limit = 4698915 
RCDWRc_limit = 39352 
WTRc_limit = 220399 
RTWc_limit = 266479 
CCDLc_limit = 1619008 
rwq = 0 
CCDLc_limit_alone = 1587977 
WTRc_limit_alone = 210380 
RTWc_limit_alone = 245467 

Commands details: 
total_CMD = 19310827 
n_nop = 16430753 
Read = 2129331 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 362528 
n_pre = 362512 
n_ref = 0 
n_req = 2139689 
total_req = 2170763 

Dual Bus Interface Util: 
issued_total_row = 725040 
issued_total_col = 2170763 
Row_Bus_Util =  0.037546 
CoL_Bus_Util = 0.112412 
Either_Row_CoL_Bus_Util = 0.149143 
Issued_on_Two_Bus_Simul_Util = 0.000815 
issued_two_Eff = 0.005461 
queue_avg = 4.120240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.12024

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1454558, Miss = 1085528, Miss_rate = 0.746, Pending_hits = 183655, Reservation_fails = 0
L2_cache_bank[1]: Access = 1454350, Miss = 1085517, Miss_rate = 0.746, Pending_hits = 184075, Reservation_fails = 0
L2_cache_bank[2]: Access = 1454411, Miss = 1085543, Miss_rate = 0.746, Pending_hits = 184453, Reservation_fails = 0
L2_cache_bank[3]: Access = 1454535, Miss = 1085450, Miss_rate = 0.746, Pending_hits = 184449, Reservation_fails = 0
L2_cache_bank[4]: Access = 1454199, Miss = 1085472, Miss_rate = 0.746, Pending_hits = 183823, Reservation_fails = 0
L2_cache_bank[5]: Access = 1454177, Miss = 1085459, Miss_rate = 0.746, Pending_hits = 184216, Reservation_fails = 0
L2_cache_bank[6]: Access = 1454303, Miss = 1085417, Miss_rate = 0.746, Pending_hits = 183791, Reservation_fails = 0
L2_cache_bank[7]: Access = 1454115, Miss = 1085495, Miss_rate = 0.746, Pending_hits = 183991, Reservation_fails = 0
L2_cache_bank[8]: Access = 1454143, Miss = 1085509, Miss_rate = 0.746, Pending_hits = 183790, Reservation_fails = 0
L2_cache_bank[9]: Access = 1454421, Miss = 1085520, Miss_rate = 0.746, Pending_hits = 184066, Reservation_fails = 0
L2_cache_bank[10]: Access = 1454191, Miss = 1085563, Miss_rate = 0.747, Pending_hits = 183666, Reservation_fails = 0
L2_cache_bank[11]: Access = 1454159, Miss = 1085548, Miss_rate = 0.747, Pending_hits = 183821, Reservation_fails = 0
L2_cache_bank[12]: Access = 1454372, Miss = 1085543, Miss_rate = 0.746, Pending_hits = 183029, Reservation_fails = 0
L2_cache_bank[13]: Access = 1454213, Miss = 1085526, Miss_rate = 0.746, Pending_hits = 182895, Reservation_fails = 0
L2_cache_bank[14]: Access = 1454290, Miss = 1085480, Miss_rate = 0.746, Pending_hits = 183276, Reservation_fails = 0
L2_cache_bank[15]: Access = 1454566, Miss = 1085469, Miss_rate = 0.746, Pending_hits = 183557, Reservation_fails = 0
L2_cache_bank[16]: Access = 1454330, Miss = 1085490, Miss_rate = 0.746, Pending_hits = 183348, Reservation_fails = 0
L2_cache_bank[17]: Access = 1454286, Miss = 1085451, Miss_rate = 0.746, Pending_hits = 183660, Reservation_fails = 0
L2_cache_bank[18]: Access = 1454450, Miss = 1085466, Miss_rate = 0.746, Pending_hits = 183322, Reservation_fails = 0
L2_cache_bank[19]: Access = 1454243, Miss = 1085526, Miss_rate = 0.746, Pending_hits = 183390, Reservation_fails = 0
L2_cache_bank[20]: Access = 1454345, Miss = 1085515, Miss_rate = 0.746, Pending_hits = 183476, Reservation_fails = 0
L2_cache_bank[21]: Access = 1454614, Miss = 1085473, Miss_rate = 0.746, Pending_hits = 183847, Reservation_fails = 0
L2_cache_bank[22]: Access = 1454335, Miss = 1085496, Miss_rate = 0.746, Pending_hits = 183301, Reservation_fails = 0
L2_cache_bank[23]: Access = 1454273, Miss = 1085499, Miss_rate = 0.746, Pending_hits = 183582, Reservation_fails = 0
L2_total_cache_accesses = 34903879
L2_total_cache_misses = 26051955
L2_total_cache_miss_rate = 0.7464
L2_total_cache_pending_hits = 4408479
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4302413
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4408479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6394363
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19157592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4408479
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 141032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 375000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 34262847
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 641032
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=34903879
icnt_total_pkts_simt_to_mem=34903879
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 34903879
Req_Network_cycles = 7530153
Req_Network_injected_packets_per_cycle =       4.6352 
Req_Network_conflicts_per_cycle =       0.7863
Req_Network_conflicts_per_cycle_util =       0.7987
Req_Bank_Level_Parallism =       4.7082
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2879
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1931

Reply_Network_injected_packets_num = 34903879
Reply_Network_cycles = 7530153
Reply_Network_injected_packets_per_cycle =        4.6352
Reply_Network_conflicts_per_cycle =        2.4659
Reply_Network_conflicts_per_cycle_util =       2.5017
Reply_Bank_Level_Parallism =       4.7025
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2449
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1545
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 5 hrs, 51 min, 43 sec (107503 sec)
gpgpu_simulation_rate = 88446 (inst/sec)
gpgpu_simulation_rate = 70 (cycle/sec)
gpgpu_silicon_slowdown = 19500000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67678..

GPGPU-Sim PTX: cudaLaunch for 0x0x558aec462b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 8 is = 10000
Simulation cycle for kernel 8 is = 15000
Simulation cycle for kernel 8 is = 20000
Simulation cycle for kernel 8 is = 25000
Simulation cycle for kernel 8 is = 30000
Simulation cycle for kernel 8 is = 35000
Simulation cycle for kernel 8 is = 40000
Simulation cycle for kernel 8 is = 45000
Simulation cycle for kernel 8 is = 50000
Simulation cycle for kernel 8 is = 55000
Simulation cycle for kernel 8 is = 60000
Simulation cycle for kernel 8 is = 65000
Simulation cycle for kernel 8 is = 70000
Simulation cycle for kernel 8 is = 75000
Simulation cycle for kernel 8 is = 80000
Simulation cycle for kernel 8 is = 85000
Simulation cycle for kernel 8 is = 90000
Simulation cycle for kernel 8 is = 95000
Simulation cycle for kernel 8 is = 100000
Simulation cycle for kernel 8 is = 105000
Simulation cycle for kernel 8 is = 110000
Simulation cycle for kernel 8 is = 115000
Simulation cycle for kernel 8 is = 120000
Simulation cycle for kernel 8 is = 125000
Simulation cycle for kernel 8 is = 130000
Simulation cycle for kernel 8 is = 135000
Simulation cycle for kernel 8 is = 140000
Simulation cycle for kernel 8 is = 145000
Simulation cycle for kernel 8 is = 150000
Simulation cycle for kernel 8 is = 155000
Simulation cycle for kernel 8 is = 160000
Simulation cycle for kernel 8 is = 165000
Simulation cycle for kernel 8 is = 170000
Simulation cycle for kernel 8 is = 175000
Simulation cycle for kernel 8 is = 180000
Simulation cycle for kernel 8 is = 185000
Simulation cycle for kernel 8 is = 190000
Simulation cycle for kernel 8 is = 195000
Simulation cycle for kernel 8 is = 200000
Simulation cycle for kernel 8 is = 205000
Simulation cycle for kernel 8 is = 210000
Simulation cycle for kernel 8 is = 215000
Simulation cycle for kernel 8 is = 220000
Simulation cycle for kernel 8 is = 225000
Simulation cycle for kernel 8 is = 230000
Simulation cycle for kernel 8 is = 235000
Simulation cycle for kernel 8 is = 240000
Simulation cycle for kernel 8 is = 245000
Simulation cycle for kernel 8 is = 250000
Simulation cycle for kernel 8 is = 255000
Simulation cycle for kernel 8 is = 260000
Simulation cycle for kernel 8 is = 265000
Simulation cycle for kernel 8 is = 270000
Simulation cycle for kernel 8 is = 275000
Simulation cycle for kernel 8 is = 280000
Simulation cycle for kernel 8 is = 285000
Simulation cycle for kernel 8 is = 290000
Simulation cycle for kernel 8 is = 295000
Simulation cycle for kernel 8 is = 300000
Simulation cycle for kernel 8 is = 305000
Simulation cycle for kernel 8 is = 310000
Simulation cycle for kernel 8 is = 315000
Simulation cycle for kernel 8 is = 320000
Simulation cycle for kernel 8 is = 325000
Simulation cycle for kernel 8 is = 330000
Simulation cycle for kernel 8 is = 335000
Simulation cycle for kernel 8 is = 340000
Simulation cycle for kernel 8 is = 345000
Simulation cycle for kernel 8 is = 350000
Simulation cycle for kernel 8 is = 355000
Simulation cycle for kernel 8 is = 360000
Simulation cycle for kernel 8 is = 365000
Simulation cycle for kernel 8 is = 370000
Simulation cycle for kernel 8 is = 375000
Simulation cycle for kernel 8 is = 380000
Simulation cycle for kernel 8 is = 385000
Simulation cycle for kernel 8 is = 390000
Simulation cycle for kernel 8 is = 395000
Simulation cycle for kernel 8 is = 400000
Simulation cycle for kernel 8 is = 405000
Simulation cycle for kernel 8 is = 410000
Simulation cycle for kernel 8 is = 415000
Simulation cycle for kernel 8 is = 420000
Simulation cycle for kernel 8 is = 425000
Simulation cycle for kernel 8 is = 430000
Simulation cycle for kernel 8 is = 435000
Simulation cycle for kernel 8 is = 440000
Simulation cycle for kernel 8 is = 445000
Simulation cycle for kernel 8 is = 450000
Simulation cycle for kernel 8 is = 455000
Simulation cycle for kernel 8 is = 460000
Simulation cycle for kernel 8 is = 465000
Simulation cycle for kernel 8 is = 470000
Simulation cycle for kernel 8 is = 475000
Simulation cycle for kernel 8 is = 480000
Simulation cycle for kernel 8 is = 485000
Simulation cycle for kernel 8 is = 490000
Simulation cycle for kernel 8 is = 495000
Simulation cycle for kernel 8 is = 500000
Simulation cycle for kernel 8 is = 505000
Simulation cycle for kernel 8 is = 510000
Simulation cycle for kernel 8 is = 515000
Simulation cycle for kernel 8 is = 520000
Simulation cycle for kernel 8 is = 525000
Simulation cycle for kernel 8 is = 530000
Simulation cycle for kernel 8 is = 535000
Simulation cycle for kernel 8 is = 540000
Simulation cycle for kernel 8 is = 545000
Simulation cycle for kernel 8 is = 550000
Simulation cycle for kernel 8 is = 555000
Simulation cycle for kernel 8 is = 560000
Simulation cycle for kernel 8 is = 565000
Simulation cycle for kernel 8 is = 570000
Simulation cycle for kernel 8 is = 575000
Simulation cycle for kernel 8 is = 580000
Simulation cycle for kernel 8 is = 585000
Simulation cycle for kernel 8 is = 590000
Simulation cycle for kernel 8 is = 595000
Simulation cycle for kernel 8 is = 600000
Simulation cycle for kernel 8 is = 605000
Simulation cycle for kernel 8 is = 610000
Simulation cycle for kernel 8 is = 615000
Simulation cycle for kernel 8 is = 620000
Simulation cycle for kernel 8 is = 625000
Simulation cycle for kernel 8 is = 630000
Simulation cycle for kernel 8 is = 635000
Simulation cycle for kernel 8 is = 640000
Simulation cycle for kernel 8 is = 645000
Simulation cycle for kernel 8 is = 650000
Simulation cycle for kernel 8 is = 655000
Simulation cycle for kernel 8 is = 660000
Simulation cycle for kernel 8 is = 665000
Simulation cycle for kernel 8 is = 670000
Simulation cycle for kernel 8 is = 675000
Simulation cycle for kernel 8 is = 680000
Simulation cycle for kernel 8 is = 685000
Simulation cycle for kernel 8 is = 690000
Simulation cycle for kernel 8 is = 695000
Simulation cycle for kernel 8 is = 700000
Simulation cycle for kernel 8 is = 705000
Simulation cycle for kernel 8 is = 710000
Simulation cycle for kernel 8 is = 715000
Simulation cycle for kernel 8 is = 720000
Simulation cycle for kernel 8 is = 725000
Simulation cycle for kernel 8 is = 730000
Simulation cycle for kernel 8 is = 735000
Simulation cycle for kernel 8 is = 740000
Simulation cycle for kernel 8 is = 745000
Simulation cycle for kernel 8 is = 750000
Simulation cycle for kernel 8 is = 755000
Simulation cycle for kernel 8 is = 760000
Simulation cycle for kernel 8 is = 765000
Simulation cycle for kernel 8 is = 770000
Simulation cycle for kernel 8 is = 775000
Simulation cycle for kernel 8 is = 780000
Simulation cycle for kernel 8 is = 785000
Simulation cycle for kernel 8 is = 790000
Simulation cycle for kernel 8 is = 795000
Simulation cycle for kernel 8 is = 800000
Simulation cycle for kernel 8 is = 805000
Simulation cycle for kernel 8 is = 810000
Simulation cycle for kernel 8 is = 815000
Simulation cycle for kernel 8 is = 820000
Simulation cycle for kernel 8 is = 825000
Simulation cycle for kernel 8 is = 830000
Simulation cycle for kernel 8 is = 835000
Simulation cycle for kernel 8 is = 840000
Simulation cycle for kernel 8 is = 845000
Simulation cycle for kernel 8 is = 850000
Simulation cycle for kernel 8 is = 855000
Simulation cycle for kernel 8 is = 860000
Simulation cycle for kernel 8 is = 865000
Simulation cycle for kernel 8 is = 870000
Simulation cycle for kernel 8 is = 875000
Simulation cycle for kernel 8 is = 880000
Simulation cycle for kernel 8 is = 885000
Simulation cycle for kernel 8 is = 890000
Simulation cycle for kernel 8 is = 895000
Simulation cycle for kernel 8 is = 900000
Simulation cycle for kernel 8 is = 905000
Simulation cycle for kernel 8 is = 910000
Simulation cycle for kernel 8 is = 915000
Simulation cycle for kernel 8 is = 920000
Simulation cycle for kernel 8 is = 925000
Simulation cycle for kernel 8 is = 930000
Simulation cycle for kernel 8 is = 935000
Simulation cycle for kernel 8 is = 940000
Simulation cycle for kernel 8 is = 945000
Destroy streams for kernel 9: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 945883
gpu_sim_insn = 1188529317
gpu_ipc =    1256.5288
gpu_tot_sim_cycle = 8476036
gpu_tot_sim_insn = 10696763853
gpu_tot_ipc =    1262.0007
gpu_tot_issued_cta = 28854
gpu_occupancy = 98.8912% 
gpu_tot_occupancy = 98.9937% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6221
partiton_level_parallism_total  =       4.6337
partiton_level_parallism_util =       4.6987
partiton_level_parallism_util_total  =       4.7072
L2_BW  =     201.8927 GB/Sec
L2_BW_total  =     202.4022 GB/Sec
gpu_total_sim_rate=89234

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1635804, Miss = 1300000, Miss_rate = 0.795, Pending_hits = 323434, Reservation_fails = 94295
	L1D_cache_core[1]: Access = 1649024, Miss = 1315808, Miss_rate = 0.798, Pending_hits = 326268, Reservation_fails = 91521
	L1D_cache_core[2]: Access = 1627112, Miss = 1292252, Miss_rate = 0.794, Pending_hits = 328063, Reservation_fails = 94646
	L1D_cache_core[3]: Access = 1635550, Miss = 1306350, Miss_rate = 0.799, Pending_hits = 320119, Reservation_fails = 84632
	L1D_cache_core[4]: Access = 1632218, Miss = 1313130, Miss_rate = 0.805, Pending_hits = 312369, Reservation_fails = 86220
	L1D_cache_core[5]: Access = 1637324, Miss = 1308528, Miss_rate = 0.799, Pending_hits = 322258, Reservation_fails = 89576
	L1D_cache_core[6]: Access = 1637324, Miss = 1311076, Miss_rate = 0.801, Pending_hits = 319927, Reservation_fails = 93444
	L1D_cache_core[7]: Access = 1635622, Miss = 1304966, Miss_rate = 0.798, Pending_hits = 323765, Reservation_fails = 93720
	L1D_cache_core[8]: Access = 1630516, Miss = 1303744, Miss_rate = 0.800, Pending_hits = 319525, Reservation_fails = 89531
	L1D_cache_core[9]: Access = 1642826, Miss = 1310062, Miss_rate = 0.797, Pending_hits = 325608, Reservation_fails = 88449
	L1D_cache_core[10]: Access = 1630302, Miss = 1301014, Miss_rate = 0.798, Pending_hits = 321867, Reservation_fails = 93336
	L1D_cache_core[11]: Access = 1647860, Miss = 1321768, Miss_rate = 0.802, Pending_hits = 319995, Reservation_fails = 92218
	L1D_cache_core[12]: Access = 1643846, Miss = 1305778, Miss_rate = 0.794, Pending_hits = 330434, Reservation_fails = 84840
	L1D_cache_core[13]: Access = 1630516, Miss = 1302652, Miss_rate = 0.799, Pending_hits = 320663, Reservation_fails = 91647
	L1D_cache_core[14]: Access = 1636342, Miss = 1306610, Miss_rate = 0.798, Pending_hits = 322990, Reservation_fails = 82584
	L1D_cache_core[15]: Access = 1640300, Miss = 1314196, Miss_rate = 0.801, Pending_hits = 319791, Reservation_fails = 90840
	L1D_cache_core[16]: Access = 1637324, Miss = 1303432, Miss_rate = 0.796, Pending_hits = 325442, Reservation_fails = 88750
	L1D_cache_core[17]: Access = 1625806, Miss = 1297374, Miss_rate = 0.798, Pending_hits = 322036, Reservation_fails = 88088
	L1D_cache_core[18]: Access = 1633706, Miss = 1303406, Miss_rate = 0.798, Pending_hits = 322473, Reservation_fails = 85850
	L1D_cache_core[19]: Access = 1635622, Miss = 1292590, Miss_rate = 0.790, Pending_hits = 335450, Reservation_fails = 88195
	L1D_cache_core[20]: Access = 1630372, Miss = 1295228, Miss_rate = 0.794, Pending_hits = 327652, Reservation_fails = 90369
	L1D_cache_core[21]: Access = 1637324, Miss = 1304888, Miss_rate = 0.797, Pending_hits = 325527, Reservation_fails = 85964
	L1D_cache_core[22]: Access = 1634316, Miss = 1300988, Miss_rate = 0.796, Pending_hits = 325150, Reservation_fails = 90849
	L1D_cache_core[23]: Access = 1632652, Miss = 1298284, Miss_rate = 0.795, Pending_hits = 325999, Reservation_fails = 89678
	L1D_cache_core[24]: Access = 1642216, Miss = 1309568, Miss_rate = 0.797, Pending_hits = 326098, Reservation_fails = 86196
	L1D_cache_core[25]: Access = 1633920, Miss = 1300676, Miss_rate = 0.796, Pending_hits = 324467, Reservation_fails = 92675
	L1D_cache_core[26]: Access = 1637324, Miss = 1309984, Miss_rate = 0.800, Pending_hits = 321526, Reservation_fails = 86053
	L1D_cache_core[27]: Access = 1649166, Miss = 1298446, Miss_rate = 0.787, Pending_hits = 339901, Reservation_fails = 88457
	L1D_cache_core[28]: Access = 1635622, Miss = 1289314, Miss_rate = 0.788, Pending_hits = 333879, Reservation_fails = 90282
	L1D_cache_core[29]: Access = 1637324, Miss = 1308528, Miss_rate = 0.799, Pending_hits = 321395, Reservation_fails = 87771
	L1D_total_cache_accesses = 49095180
	L1D_total_cache_misses = 39130640
	L1D_total_cache_miss_rate = 0.7970
	L1D_total_cache_pending_hits = 9734071
	L1D_total_cache_reservation_fails = 2680676
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9734071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10676879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2638862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27877792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9734071
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 164311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 411658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48374019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 721161

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2638862
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 41814
ctas_completed 28854, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
352912, 413820, 413820, 413162, 413162, 413162, 413162, 352912, 351860, 412110, 412110, 412110, 412110, 412110, 412110, 351860, 348940, 408690, 408690, 408690, 408690, 408690, 408690, 348940, 350400, 410400, 410400, 410400, 410400, 410400, 410400, 350400, 
gpgpu_n_tot_thrd_icount = 12168470016
gpgpu_n_tot_w_icount = 380264688
gpgpu_n_stall_shd_mem = 8308830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38554671
gpgpu_n_mem_write_global = 721161
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 303050565
gpgpu_n_store_insn = 4500000
gpgpu_n_shmem_insn = 1776882240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 51706368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1480
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8307350
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31761343	W0_Idle:418581	W0_Scoreboard:594218640	W1:749970	W2:753408	W3:749853	W4:749853	W5:749853	W6:755775	W7:749853	W8:749853	W9:749853	W10:749853	W11:749853	W12:749853	W13:749853	W14:1678815	W15:1499823	W16:1499823	W17:1499823	W18:1499823	W19:1499823	W20:1499823	W21:1499823	W22:1499823	W23:1499823	W24:1499823	W25:1499823	W26:1499823	W27:1499823	W28:1499823	W29:1499823	W30:1499823	W31:1499823	W32:343331199
single_issue_nums: WS0:91457586	WS1:98674758	WS2:98674758	WS3:91457586	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 308437368 {8:38554671,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28846440 {40:721161,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1542186840 {40:38554671,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5769288 {8:721161,}
maxmflatency = 762 
max_icnt2mem_latency = 252 
maxmrqlatency = 334 
max_icnt2sh_latency = 89 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:10345957 	1254865 	1493952 	2866268 	9038138 	3326521 	547026 	13097 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5423917 	33837130 	14785 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	38844731 	415466 	15635 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30330827 	6542222 	2008882 	372124 	21618 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	8431 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8607      8606      8802      8788      8783      8757      8768      8756      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8624      8618      8658      8658      8597      8549      8803      8856      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8611      8615      8641      8539      8605      8611      8777      8642      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8622      8674      8519      8513      8574      8560      8600      8629      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8626      8503      8477      8539      8560      8641      8729      8845      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8561      8615      8673      8704      8693      8479      8584      8581      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8620      8562      8703      8671      8470      8542      8628      8618      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8572      8731      8708      8614      8554      8566      8622      8371      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8721      8721      8608      8620      8564      8710      8746      8602      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8895      8910      8676      8578      8729      8727      8582      8474      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8900      8884      8563      8715      8835      8906      8878      8552      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8750      8789      8632      8625      8934      8934      8692      8633      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.893116  5.902526  5.851166  5.883806  5.890555  5.904067  5.891776  5.909805  5.852385  5.855008  5.841627  5.871432  5.882857  5.858529  5.881831  5.884202 
dram[1]:  5.863555  5.891803  5.900027  5.889428  5.914553  5.932671  5.888306  5.907627  5.871819  5.843757  5.882134  5.889772  5.838230  5.859959  5.847853  5.856086 
dram[2]:  5.879106  5.859492  5.893889  5.875288  5.940405  5.951213  5.903738  5.906759  5.833547  5.864935  5.897843  5.913924  5.842150  5.886771  5.867468  5.898544 
dram[3]:  5.875068  5.887270  5.857877  5.903051  5.906217  5.893683  5.879818  5.894172  5.852185  5.877677  5.882291  5.877584  5.866737  5.877144  5.870514  5.891078 
dram[4]:  5.904792  5.901751  5.896493  5.906868  5.890072  5.919562  5.869258  5.848149  5.890995  5.890543  5.859965  5.892532  5.895067  5.891095  5.888154  5.916529 
dram[5]:  5.894412  5.890913  5.858338  5.886337  5.878903  5.898420  5.860639  5.866243  5.860293  5.877574  5.883734  5.881888  5.907870  5.896802  5.881269  5.898968 
dram[6]:  5.859220  5.878789  5.878850  5.892671  5.862604  5.896297  5.855819  5.844447  5.848238  5.870184  5.907766  5.884493  5.874483  5.891064  5.882143  5.898298 
dram[7]:  5.865344  5.890231  5.877862  5.867517  5.904702  5.874941  5.863254  5.880098  5.857193  5.883968  5.865595  5.875659  5.874531  5.891004  5.879609  5.885288 
dram[8]:  5.886845  5.872920  5.870571  5.889293  5.866297  5.884272  5.855513  5.877936  5.864283  5.881638  5.876504  5.872667  5.888911  5.873775  5.866344  5.876011 
dram[9]:  5.892625  5.910699  5.860209  5.859908  5.872028  5.879877  5.856119  5.898114  5.870770  5.863135  5.840765  5.863387  5.847557  5.872135  5.862249  5.865695 
dram[10]:  5.876067  5.886350  5.894003  5.897860  5.863101  5.921684  5.863654  5.886567  5.873101  5.899482  5.868649  5.884945  5.841982  5.849708  5.867164  5.889798 
dram[11]:  5.884434  5.919415  5.895518  5.882691  5.916096  5.887202  5.884333  5.900416  5.886932  5.864974  5.887675  5.888897  5.841723  5.851696  5.858284  5.876378 
average row locality = 28885902/4912467 = 5.880121
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    149967    149952    149744    149748    149713    149692    149644    149655    149698    149701    149661    149665    149690    149689    149665    149655 
dram[1]:    149978    149956    149744    149725    149693    149691    149632    149635    149716    149710    149645    149640    149705    149714    149656    149651 
dram[2]:    149931    149938    149727    149728    149697    149685    149660    149672    149698    149698    149675    149677    149695    149690    149644    149644 
dram[3]:    149945    149946    149739    149772    149670    149675    149674    149658    149687    149678    149649    149658    149712    149732    149634    149654 
dram[4]:    149934    149939    149764    149763    149683    149702    149668    149671    149683    149695    149676    149681    149731    149718    149650    149635 
dram[5]:    149953    149946    149745    149699    149727    149731    149664    149667    149702    149693    149680    149674    149721    149735    149633    149643 
dram[6]:    149932    149918    149684    149690    149732    149724    149675    149681    149685    149680    149674    149670    149753    149730    149673    149679 
dram[7]:    149937    149958    149694    149705    149720    149702    149649    149640    149681    149686    149668    149691    149719    149699    149667    149671 
dram[8]:    149942    149931    149707    149698    149686    149682    149673    149667    149693    149697    149695    149679    149675    149682    149668    149669 
dram[9]:    149924    149937    149711    149715    149692    149699    149671    149676    149695    149687    149668    149670    149689    149687    149692    149710 
dram[10]:    149952    149945    149724    149734    149692    149673    149671    149670    149696    149705    149670    149658    149680    149680    149689    149692 
dram[11]:    149943    149957    149745    149747    149679    149698    149660    149658    149697    149699    149663    149653    149685    149696    149684    149649 
total dram reads = 28746256
bank skew: 149978/149632 = 1.00
chip skew: 2395613/2395444 = 1.00
number of total write accesses:
dram[0]:      3092      3076      2992      2992      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[1]:      3096      3096      2992      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[2]:      3096      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[3]:      3096      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[4]:      3096      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[5]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2864      2816      2816 
dram[6]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[7]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[8]:      3092      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[9]:      3096      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[10]:      3100      3100      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[11]:      3100      3100      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
total dram writes = 558584
bank skew: 3100/2816 = 1.10
chip skew: 46568/46536 = 1.00
average mf latency per bank:
dram[0]:        463       464       465       465       463       464       464       464       464       464       463       464       463       464       464       464
dram[1]:        463       464       464       465       463       463       463       464       463       464       464       464       464       464       463       464
dram[2]:        464       464       464       464       463       463       463       463       463       463       463       463       464       464       464       464
dram[3]:        464       464       465       465       463       464       463       463       463       463       463       463       463       463       463       464
dram[4]:        464       464       464       465       463       464       463       464       463       464       463       463       462       463       463       464
dram[5]:        464       464       464       464       463       463       464       464       463       464       463       463       463       463       463       463
dram[6]:        464       464       464       464       463       463       463       464       464       464       463       464       463       463       463       463
dram[7]:        463       464       464       464       463       464       463       464       463       463       464       464       463       464       463       464
dram[8]:        463       464       464       464       463       463       463       463       463       464       463       463       463       463       464       464
dram[9]:        464       464       464       465       463       464       463       463       463       463       463       463       463       463       463       463
dram[10]:        463       463       464       465       463       464       463       464       463       463       462       463       463       463       463       463
dram[11]:        463       463       464       464       463       463       464       464       463       463       462       463       463       463       463       463
maximum mf latency per bank:
dram[0]:        705       709       622       628       638       623       555       567       621       615       526       579       607       611       573       540
dram[1]:        730       730       634       642       633       643       521       536       540       685       549       590       575       604       565       548
dram[2]:        575       543       634       635       637       638       533       607       521       575       510       530       607       609       615       532
dram[3]:        544       554       633       629       627       644       623       632       588       619       545       539       651       587       515       540
dram[4]:        585       762       633       637       626       645       549       663       614       603       600       578       577       575       527       526
dram[5]:        562       544       625       629       651       633       543       526       535       551       545       540       562       596       555       558
dram[6]:        554       558       623       628       615       623       580       563       576       587       529       544       589       620       520       566
dram[7]:        545       592       618       634       636       633       582       560       545       610       518       537       559       580       568       557
dram[8]:        571       567       615       622       616       620       547       550       550       599       521       567       542       608       532       518
dram[9]:        560       548       612       634       623       641       536       554       565       561       542       589       524       593       565       533
dram[10]:        550       557       616       627       620       619       509       547       512       556       537       539       563       548       531       516
dram[11]:        553       570       629       632       615       621       528       542       534       576       600       565       548       577       549       533

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21736512 n_nop=18492849 n_act=409503 n_pre=409487 n_ref_event=4572360550251980812 n_req=2407179 n_rd=2395539 n_rd_L2_A=0 n_write=0 n_wr_bk=46560 bw_util=0.4494
n_activity=19196430 dram_eff=0.5089
bk0: 149967a 19392603i bk1: 149952a 19405728i bk2: 149744a 19386191i bk3: 149748a 19405899i bk4: 149713a 19403298i bk5: 149692a 19417208i bk6: 149644a 19405987i bk7: 149655a 19421773i bk8: 149698a 19402730i bk9: 149701a 19407733i bk10: 149661a 19392833i bk11: 149665a 19406722i bk12: 149690a 19399221i bk13: 149689a 19406115i bk14: 149665a 19402699i bk15: 149655a 19410107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829884
Row_Buffer_Locality_read = 0.832102
Row_Buffer_Locality_write = 0.373540
Bank_Level_Parallism = 2.333674
Bank_Level_Parallism_Col = 1.896408
Bank_Level_Parallism_Ready = 1.270433
write_to_read_ratio_blp_rw_average = 0.031440
GrpLevelPara = 1.736197 

BW Util details:
bwutil = 0.449400 
total_CMD = 21736512 
util_bw = 9768396 
Wasted_Col = 5339997 
Wasted_Row = 2193410 
Idle = 4434709 

BW Util Bottlenecks: 
RCDc_limit = 5332782 
RCDWRc_limit = 44565 
WTRc_limit = 250130 
RTWc_limit = 299265 
CCDLc_limit = 1824749 
rwq = 0 
CCDLc_limit_alone = 1790905 
WTRc_limit_alone = 238953 
RTWc_limit_alone = 276598 

Commands details: 
total_CMD = 21736512 
n_nop = 18492849 
Read = 2395539 
Write = 0 
L2_Alloc = 0 
L2_WB = 46560 
n_act = 409503 
n_pre = 409487 
n_ref = 4572360550251980812 
n_req = 2407179 
total_req = 2442099 

Dual Bus Interface Util: 
issued_total_row = 818990 
issued_total_col = 2442099 
Row_Bus_Util =  0.037678 
CoL_Bus_Util = 0.112350 
Either_Row_CoL_Bus_Util = 0.149226 
Issued_on_Two_Bus_Simul_Util = 0.000802 
issued_two_Eff = 0.005372 
queue_avg = 4.197734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.19773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21736512 n_nop=18492976 n_act=409399 n_pre=409383 n_ref_event=0 n_req=2407133 n_rd=2395491 n_rd_L2_A=0 n_write=0 n_wr_bk=46568 bw_util=0.4494
n_activity=19200158 dram_eff=0.5088
bk0: 149978a 19390702i bk1: 149956a 19402142i bk2: 149744a 19403896i bk3: 149725a 19411214i bk4: 149693a 19414940i bk5: 149691a 19420729i bk6: 149632a 19405548i bk7: 149635a 19420556i bk8: 149716a 19402734i bk9: 149710a 19404557i bk10: 149645a 19397795i bk11: 149640a 19415373i bk12: 149705a 19395256i bk13: 149714a 19412514i bk14: 149656a 19393282i bk15: 149651a 19404637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829924
Row_Buffer_Locality_read = 0.832153
Row_Buffer_Locality_write = 0.371242
Bank_Level_Parallism = 2.330916
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.270345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.449393 
total_CMD = 21736512 
util_bw = 9768236 
Wasted_Col = 5346299 
Wasted_Row = 2193436 
Idle = 4428541 

BW Util Bottlenecks: 
RCDc_limit = 5334494 
RCDWRc_limit = 44540 
WTRc_limit = 246555 
RTWc_limit = 299921 
CCDLc_limit = 1825030 
rwq = 0 
CCDLc_limit_alone = 1791144 
WTRc_limit_alone = 235454 
RTWc_limit_alone = 277136 

Commands details: 
total_CMD = 21736512 
n_nop = 18492976 
Read = 2395491 
Write = 0 
L2_Alloc = 0 
L2_WB = 46568 
n_act = 409399 
n_pre = 409383 
n_ref = 0 
n_req = 2407133 
total_req = 2442059 

Dual Bus Interface Util: 
issued_total_row = 818782 
issued_total_col = 2442059 
Row_Bus_Util =  0.037669 
CoL_Bus_Util = 0.112348 
Either_Row_CoL_Bus_Util = 0.149221 
Issued_on_Two_Bus_Simul_Util = 0.000796 
issued_two_Eff = 0.005335 
queue_avg = 4.206837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20684
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21736512 n_nop=18494404 n_act=408799 n_pre=408783 n_ref_event=0 n_req=2407097 n_rd=2395459 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4494
n_activity=19181678 dram_eff=0.5092
bk0: 149931a 19394345i bk1: 149938a 19397597i bk2: 149727a 19399281i bk3: 149728a 19409781i bk4: 149697a 19420185i bk5: 149685a 19432268i bk6: 149660a 19415078i bk7: 149672a 19423443i bk8: 149698a 19392337i bk9: 149698a 19407702i bk10: 149675a 19410567i bk11: 149677a 19426333i bk12: 149695a 19392981i bk13: 149690a 19414370i bk14: 149644a 19401151i bk15: 149644a 19424277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830171
Row_Buffer_Locality_read = 0.832421
Row_Buffer_Locality_write = 0.367073
Bank_Level_Parallism = 2.332041
Bank_Level_Parallism_Col = 1.888240
Bank_Level_Parallism_Ready = 1.266956
write_to_read_ratio_blp_rw_average = 0.031637
GrpLevelPara = 1.734972 

BW Util details:
bwutil = 0.449384 
total_CMD = 21736512 
util_bw = 9768044 
Wasted_Col = 5327516 
Wasted_Row = 2180239 
Idle = 4460713 

BW Util Bottlenecks: 
RCDc_limit = 5320287 
RCDWRc_limit = 46250 
WTRc_limit = 244351 
RTWc_limit = 299544 
CCDLc_limit = 1823048 
rwq = 0 
CCDLc_limit_alone = 1789173 
WTRc_limit_alone = 233781 
RTWc_limit_alone = 276239 

Commands details: 
total_CMD = 21736512 
n_nop = 18494404 
Read = 2395459 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 408799 
n_pre = 408783 
n_ref = 0 
n_req = 2407097 
total_req = 2442011 

Dual Bus Interface Util: 
issued_total_row = 817582 
issued_total_col = 2442011 
Row_Bus_Util =  0.037613 
CoL_Bus_Util = 0.112346 
Either_Row_CoL_Bus_Util = 0.149155 
Issued_on_Two_Bus_Simul_Util = 0.000804 
issued_two_Eff = 0.005393 
queue_avg = 4.199373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21736512 n_nop=18493248 n_act=409327 n_pre=409311 n_ref_event=0 n_req=2407121 n_rd=2395483 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4494
n_activity=19187890 dram_eff=0.5091
bk0: 149945a 19392035i bk1: 149946a 19403495i bk2: 149739a 19390925i bk3: 149772a 19414062i bk4: 149670a 19405407i bk5: 149675a 19416449i bk6: 149674a 19409127i bk7: 149658a 19420525i bk8: 149687a 19392334i bk9: 149678a 19412611i bk10: 149649a 19399252i bk11: 149658a 19410403i bk12: 149712a 19402044i bk13: 149732a 19409510i bk14: 149634a 19405239i bk15: 149654a 19416533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829953
Row_Buffer_Locality_read = 0.832191
Row_Buffer_Locality_write = 0.369307
Bank_Level_Parallism = 2.334047
Bank_Level_Parallism_Col = 1.889404
Bank_Level_Parallism_Ready = 1.268447
write_to_read_ratio_blp_rw_average = 0.031879
GrpLevelPara = 1.734884 

BW Util details:
bwutil = 0.449389 
total_CMD = 21736512 
util_bw = 9768140 
Wasted_Col = 5340588 
Wasted_Row = 2179318 
Idle = 4448466 

BW Util Bottlenecks: 
RCDc_limit = 5324512 
RCDWRc_limit = 44610 
WTRc_limit = 248379 
RTWc_limit = 302586 
CCDLc_limit = 1827638 
rwq = 0 
CCDLc_limit_alone = 1793214 
WTRc_limit_alone = 237437 
RTWc_limit_alone = 279104 

Commands details: 
total_CMD = 21736512 
n_nop = 18493248 
Read = 2395483 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 409327 
n_pre = 409311 
n_ref = 0 
n_req = 2407121 
total_req = 2442035 

Dual Bus Interface Util: 
issued_total_row = 818638 
issued_total_col = 2442035 
Row_Bus_Util =  0.037662 
CoL_Bus_Util = 0.112347 
Either_Row_CoL_Bus_Util = 0.149208 
Issued_on_Two_Bus_Simul_Util = 0.000801 
issued_two_Eff = 0.005368 
queue_avg = 4.195454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19545
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21736512 n_nop=18494648 n_act=408611 n_pre=408595 n_ref_event=0 n_req=2407231 n_rd=2395593 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4494
n_activity=19195236 dram_eff=0.5089
bk0: 149934a 19398516i bk1: 149939a 19408390i bk2: 149764a 19401218i bk3: 149763a 19412999i bk4: 149683a 19399836i bk5: 149702a 19423590i bk6: 149668a 19404449i bk7: 149671a 19405220i bk8: 149683a 19404196i bk9: 149695a 19413797i bk10: 149676a 19394470i bk11: 149681a 19411740i bk12: 149731a 19409208i bk13: 149718a 19419925i bk14: 149650a 19403665i bk15: 149635a 19418781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830258
Row_Buffer_Locality_read = 0.832480
Row_Buffer_Locality_write = 0.372916
Bank_Level_Parallism = 2.332274
Bank_Level_Parallism_Col = 1.890664
Bank_Level_Parallism_Ready = 1.270430
write_to_read_ratio_blp_rw_average = 0.031797
GrpLevelPara = 1.735631 

BW Util details:
bwutil = 0.449409 
total_CMD = 21736512 
util_bw = 9768580 
Wasted_Col = 5334534 
Wasted_Row = 2184012 
Idle = 4449386 

BW Util Bottlenecks: 
RCDc_limit = 5308910 
RCDWRc_limit = 44877 
WTRc_limit = 247387 
RTWc_limit = 302523 
CCDLc_limit = 1824229 
rwq = 0 
CCDLc_limit_alone = 1789398 
WTRc_limit_alone = 236364 
RTWc_limit_alone = 278715 

Commands details: 
total_CMD = 21736512 
n_nop = 18494648 
Read = 2395593 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 408611 
n_pre = 408595 
n_ref = 0 
n_req = 2407231 
total_req = 2442145 

Dual Bus Interface Util: 
issued_total_row = 817206 
issued_total_col = 2442145 
Row_Bus_Util =  0.037596 
CoL_Bus_Util = 0.112352 
Either_Row_CoL_Bus_Util = 0.149144 
Issued_on_Two_Bus_Simul_Util = 0.000804 
issued_two_Eff = 0.005394 
queue_avg = 4.194585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19458
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21736512 n_nop=18493453 n_act=409217 n_pre=409201 n_ref_event=0 n_req=2407248 n_rd=2395613 n_rd_L2_A=0 n_write=0 n_wr_bk=46540 bw_util=0.4494
n_activity=19187075 dram_eff=0.5091
bk0: 149953a 19397667i bk1: 149946a 19410384i bk2: 149745a 19396067i bk3: 149699a 19411471i bk4: 149727a 19404941i bk5: 149731a 19420824i bk6: 149664a 19392749i bk7: 149667a 19405495i bk8: 149702a 19393630i bk9: 149693a 19409894i bk10: 149680a 19403251i bk11: 149674a 19416937i bk12: 149721a 19413445i bk13: 149735a 19423326i bk14: 149633a 19407268i bk15: 149643a 19418205i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830008
Row_Buffer_Locality_read = 0.832223
Row_Buffer_Locality_write = 0.373872
Bank_Level_Parallism = 2.332631
Bank_Level_Parallism_Col = 1.888920
Bank_Level_Parallism_Ready = 1.267351
write_to_read_ratio_blp_rw_average = 0.031345
GrpLevelPara = 1.734932 

BW Util details:
bwutil = 0.449410 
total_CMD = 21736512 
util_bw = 9768612 
Wasted_Col = 5333114 
Wasted_Row = 2184753 
Idle = 4450033 

BW Util Bottlenecks: 
RCDc_limit = 5322271 
RCDWRc_limit = 44843 
WTRc_limit = 246478 
RTWc_limit = 298849 
CCDLc_limit = 1820950 
rwq = 0 
CCDLc_limit_alone = 1786809 
WTRc_limit_alone = 235548 
RTWc_limit_alone = 275638 

Commands details: 
total_CMD = 21736512 
n_nop = 18493453 
Read = 2395613 
Write = 0 
L2_Alloc = 0 
L2_WB = 46540 
n_act = 409217 
n_pre = 409201 
n_ref = 0 
n_req = 2407248 
total_req = 2442153 

Dual Bus Interface Util: 
issued_total_row = 818418 
issued_total_col = 2442153 
Row_Bus_Util =  0.037652 
CoL_Bus_Util = 0.112353 
Either_Row_CoL_Bus_Util = 0.149199 
Issued_on_Two_Bus_Simul_Util = 0.000806 
issued_two_Eff = 0.005400 
queue_avg = 4.197481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19748
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21736512 n_nop=18492790 n_act=409636 n_pre=409620 n_ref_event=0 n_req=2407214 n_rd=2395580 n_rd_L2_A=0 n_write=0 n_wr_bk=46536 bw_util=0.4494
n_activity=19212292 dram_eff=0.5084
bk0: 149932a 19390786i bk1: 149918a 19399233i bk2: 149684a 19403676i bk3: 149690a 19409129i bk4: 149732a 19400510i bk5: 149724a 19417866i bk6: 149675a 19403843i bk7: 149681a 19406930i bk8: 149685a 19393176i bk9: 149680a 19403082i bk10: 149674a 19404343i bk11: 149670a 19403554i bk12: 149753a 19404866i bk13: 149730a 19414812i bk14: 149673a 19407366i bk15: 149679a 19415603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829831
Row_Buffer_Locality_read = 0.832046
Row_Buffer_Locality_write = 0.373818
Bank_Level_Parallism = 2.331991
Bank_Level_Parallism_Col = 1.889728
Bank_Level_Parallism_Ready = 1.269743
write_to_read_ratio_blp_rw_average = 0.031673
GrpLevelPara = 1.735491 

BW Util details:
bwutil = 0.449403 
total_CMD = 21736512 
util_bw = 9768464 
Wasted_Col = 5349902 
Wasted_Row = 2192171 
Idle = 4425975 

BW Util Bottlenecks: 
RCDc_limit = 5331216 
RCDWRc_limit = 44423 
WTRc_limit = 242570 
RTWc_limit = 304965 
CCDLc_limit = 1823610 
rwq = 0 
CCDLc_limit_alone = 1789616 
WTRc_limit_alone = 231828 
RTWc_limit_alone = 281713 

Commands details: 
total_CMD = 21736512 
n_nop = 18492790 
Read = 2395580 
Write = 0 
L2_Alloc = 0 
L2_WB = 46536 
n_act = 409636 
n_pre = 409620 
n_ref = 0 
n_req = 2407214 
total_req = 2442116 

Dual Bus Interface Util: 
issued_total_row = 819256 
issued_total_col = 2442116 
Row_Bus_Util =  0.037690 
CoL_Bus_Util = 0.112351 
Either_Row_CoL_Bus_Util = 0.149229 
Issued_on_Two_Bus_Simul_Util = 0.000812 
issued_two_Eff = 0.005441 
queue_avg = 4.198138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.19814
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21736512 n_nop=18492799 n_act=409568 n_pre=409552 n_ref_event=0 n_req=2407121 n_rd=2395487 n_rd_L2_A=0 n_write=0 n_wr_bk=46536 bw_util=0.4494
n_activity=19177117 dram_eff=0.5094
bk0: 149937a 19390490i bk1: 149958a 19404603i bk2: 149694a 19395066i bk3: 149705a 19406408i bk4: 149720a 19408984i bk5: 149702a 19405719i bk6: 149649a 19397208i bk7: 149640a 19413144i bk8: 149681a 19396941i bk9: 149686a 19414739i bk10: 149668a 19390870i bk11: 149691a 19405843i bk12: 149719a 19401313i bk13: 149699a 19411694i bk14: 149667a 19399599i bk15: 149671a 19409713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829853
Row_Buffer_Locality_read = 0.832055
Row_Buffer_Locality_write = 0.376569
Bank_Level_Parallism = 2.337068
Bank_Level_Parallism_Col = 1.893706
Bank_Level_Parallism_Ready = 1.270428
write_to_read_ratio_blp_rw_average = 0.031826
GrpLevelPara = 1.737622 

BW Util details:
bwutil = 0.449386 
total_CMD = 21736512 
util_bw = 9768092 
Wasted_Col = 5332961 
Wasted_Row = 2180846 
Idle = 4454613 

BW Util Bottlenecks: 
RCDc_limit = 5324035 
RCDWRc_limit = 44052 
WTRc_limit = 248120 
RTWc_limit = 303456 
CCDLc_limit = 1823489 
rwq = 0 
CCDLc_limit_alone = 1789235 
WTRc_limit_alone = 236868 
RTWc_limit_alone = 280454 

Commands details: 
total_CMD = 21736512 
n_nop = 18492799 
Read = 2395487 
Write = 0 
L2_Alloc = 0 
L2_WB = 46536 
n_act = 409568 
n_pre = 409552 
n_ref = 0 
n_req = 2407121 
total_req = 2442023 

Dual Bus Interface Util: 
issued_total_row = 819120 
issued_total_col = 2442023 
Row_Bus_Util =  0.037684 
CoL_Bus_Util = 0.112347 
Either_Row_CoL_Bus_Util = 0.149229 
Issued_on_Two_Bus_Simul_Util = 0.000802 
issued_two_Eff = 0.005373 
queue_avg = 4.208995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.209
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21736512 n_nop=18492800 n_act=409704 n_pre=409688 n_ref_event=0 n_req=2407079 n_rd=2395444 n_rd_L2_A=0 n_write=0 n_wr_bk=46540 bw_util=0.4494
n_activity=19166622 dram_eff=0.5096
bk0: 149942a 19392677i bk1: 149931a 19401920i bk2: 149707a 19391402i bk3: 149698a 19404634i bk4: 149686a 19396001i bk5: 149682a 19409186i bk6: 149673a 19400630i bk7: 149667a 19408520i bk8: 149693a 19397882i bk9: 149697a 19411589i bk10: 149695a 19397874i bk11: 149679a 19406854i bk12: 149675a 19398862i bk13: 149682a 19411169i bk14: 149668a 19394698i bk15: 149669a 19410729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829794
Row_Buffer_Locality_read = 0.832009
Row_Buffer_Locality_write = 0.373700
Bank_Level_Parallism = 2.338012
Bank_Level_Parallism_Col = 1.894073
Bank_Level_Parallism_Ready = 1.271675
write_to_read_ratio_blp_rw_average = 0.031915
GrpLevelPara = 1.737790 

BW Util details:
bwutil = 0.449379 
total_CMD = 21736512 
util_bw = 9767936 
Wasted_Col = 5333732 
Wasted_Row = 2179309 
Idle = 4455535 

BW Util Bottlenecks: 
RCDc_limit = 5326823 
RCDWRc_limit = 44997 
WTRc_limit = 252143 
RTWc_limit = 301393 
CCDLc_limit = 1822049 
rwq = 0 
CCDLc_limit_alone = 1786787 
WTRc_limit_alone = 240679 
RTWc_limit_alone = 277595 

Commands details: 
total_CMD = 21736512 
n_nop = 18492800 
Read = 2395444 
Write = 0 
L2_Alloc = 0 
L2_WB = 46540 
n_act = 409704 
n_pre = 409688 
n_ref = 0 
n_req = 2407079 
total_req = 2441984 

Dual Bus Interface Util: 
issued_total_row = 819392 
issued_total_col = 2441984 
Row_Bus_Util =  0.037697 
CoL_Bus_Util = 0.112345 
Either_Row_CoL_Bus_Util = 0.149229 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.005446 
queue_avg = 4.205191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20519
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21736512 n_nop=18491925 n_act=410106 n_pre=410090 n_ref_event=0 n_req=2407159 n_rd=2395523 n_rd_L2_A=0 n_write=0 n_wr_bk=46544 bw_util=0.4494
n_activity=19186967 dram_eff=0.5091
bk0: 149924a 19390320i bk1: 149937a 19408887i bk2: 149711a 19392816i bk3: 149715a 19402011i bk4: 149692a 19400404i bk5: 149699a 19410124i bk6: 149671a 19397518i bk7: 149676a 19419383i bk8: 149695a 19400692i bk9: 149687a 19409170i bk10: 149668a 19392651i bk11: 149670a 19408107i bk12: 149689a 19392332i bk13: 149687a 19411274i bk14: 149692a 19397903i bk15: 149710a 19413516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829632
Row_Buffer_Locality_read = 0.831868
Row_Buffer_Locality_write = 0.369371
Bank_Level_Parallism = 2.334679
Bank_Level_Parallism_Col = 1.891217
Bank_Level_Parallism_Ready = 1.269699
write_to_read_ratio_blp_rw_average = 0.031726
GrpLevelPara = 1.735375 

BW Util details:
bwutil = 0.449394 
total_CMD = 21736512 
util_bw = 9768268 
Wasted_Col = 5343762 
Wasted_Row = 2187494 
Idle = 4436988 

BW Util Bottlenecks: 
RCDc_limit = 5336072 
RCDWRc_limit = 44856 
WTRc_limit = 247874 
RTWc_limit = 303475 
CCDLc_limit = 1825667 
rwq = 0 
CCDLc_limit_alone = 1790666 
WTRc_limit_alone = 236360 
RTWc_limit_alone = 279988 

Commands details: 
total_CMD = 21736512 
n_nop = 18491925 
Read = 2395523 
Write = 0 
L2_Alloc = 0 
L2_WB = 46544 
n_act = 410106 
n_pre = 410090 
n_ref = 0 
n_req = 2407159 
total_req = 2442067 

Dual Bus Interface Util: 
issued_total_row = 820196 
issued_total_col = 2442067 
Row_Bus_Util =  0.037734 
CoL_Bus_Util = 0.112349 
Either_Row_CoL_Bus_Util = 0.149269 
Issued_on_Two_Bus_Simul_Util = 0.000813 
issued_two_Eff = 0.005448 
queue_avg = 4.194324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19432
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21736512 n_nop=18492952 n_act=409460 n_pre=409444 n_ref_event=0 n_req=2407169 n_rd=2395531 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4494
n_activity=19198133 dram_eff=0.5088
bk0: 149952a 19387763i bk1: 149945a 19400265i bk2: 149724a 19398582i bk3: 149734a 19412631i bk4: 149692a 19393645i bk5: 149673a 19417921i bk6: 149671a 19401969i bk7: 149670a 19421584i bk8: 149696a 19408356i bk9: 149705a 19420311i bk10: 149670a 19398739i bk11: 149658a 19409854i bk12: 149680a 19393243i bk13: 149680a 19401840i bk14: 149689a 19400315i bk15: 149692a 19417235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829901
Row_Buffer_Locality_read = 0.832137
Row_Buffer_Locality_write = 0.369823
Bank_Level_Parallism = 2.333404
Bank_Level_Parallism_Col = 1.890798
Bank_Level_Parallism_Ready = 1.270987
write_to_read_ratio_blp_rw_average = 0.031803
GrpLevelPara = 1.734725 

BW Util details:
bwutil = 0.449397 
total_CMD = 21736512 
util_bw = 9768332 
Wasted_Col = 5344087 
Wasted_Row = 2184263 
Idle = 4439830 

BW Util Bottlenecks: 
RCDc_limit = 5326648 
RCDWRc_limit = 45033 
WTRc_limit = 247674 
RTWc_limit = 304329 
CCDLc_limit = 1829418 
rwq = 0 
CCDLc_limit_alone = 1795011 
WTRc_limit_alone = 236963 
RTWc_limit_alone = 280633 

Commands details: 
total_CMD = 21736512 
n_nop = 18492952 
Read = 2395531 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 409460 
n_pre = 409444 
n_ref = 0 
n_req = 2407169 
total_req = 2442083 

Dual Bus Interface Util: 
issued_total_row = 818904 
issued_total_col = 2442083 
Row_Bus_Util =  0.037674 
CoL_Bus_Util = 0.112349 
Either_Row_CoL_Bus_Util = 0.149222 
Issued_on_Two_Bus_Simul_Util = 0.000802 
issued_two_Eff = 0.005373 
queue_avg = 4.192749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.19275
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21736512 n_nop=18493538 n_act=409185 n_pre=409169 n_ref_event=0 n_req=2407151 n_rd=2395513 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4494
n_activity=19191846 dram_eff=0.509
bk0: 149943a 19392936i bk1: 149957a 19408930i bk2: 149745a 19409046i bk3: 149747a 19411756i bk4: 149679a 19412840i bk5: 149698a 19417711i bk6: 149660a 19408245i bk7: 149658a 19420891i bk8: 149697a 19412017i bk9: 149699a 19413225i bk10: 149663a 19406564i bk11: 149653a 19419343i bk12: 149685a 19392314i bk13: 149696a 19404842i bk14: 149684a 19406379i bk15: 149649a 19412006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830014
Row_Buffer_Locality_read = 0.832231
Row_Buffer_Locality_write = 0.373690
Bank_Level_Parallism = 2.330024
Bank_Level_Parallism_Col = 1.887466
Bank_Level_Parallism_Ready = 1.268415
write_to_read_ratio_blp_rw_average = 0.031296
GrpLevelPara = 1.733319 

BW Util details:
bwutil = 0.449394 
total_CMD = 21736512 
util_bw = 9768260 
Wasted_Col = 5342860 
Wasted_Row = 2183225 
Idle = 4442167 

BW Util Bottlenecks: 
RCDc_limit = 5322978 
RCDWRc_limit = 44408 
WTRc_limit = 248965 
RTWc_limit = 298106 
CCDLc_limit = 1827210 
rwq = 0 
CCDLc_limit_alone = 1792593 
WTRc_limit_alone = 237678 
RTWc_limit_alone = 274776 

Commands details: 
total_CMD = 21736512 
n_nop = 18493538 
Read = 2395513 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 409185 
n_pre = 409169 
n_ref = 0 
n_req = 2407151 
total_req = 2442065 

Dual Bus Interface Util: 
issued_total_row = 818354 
issued_total_col = 2442065 
Row_Bus_Util =  0.037649 
CoL_Bus_Util = 0.112349 
Either_Row_CoL_Bus_Util = 0.149195 
Issued_on_Two_Bus_Simul_Util = 0.000803 
issued_two_Eff = 0.005379 
queue_avg = 4.174788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.17479

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1636663, Miss = 1221234, Miss_rate = 0.746, Pending_hits = 206869, Reservation_fails = 0
L2_cache_bank[1]: Access = 1636622, Miss = 1221193, Miss_rate = 0.746, Pending_hits = 207380, Reservation_fails = 0
L2_cache_bank[2]: Access = 1636309, Miss = 1221225, Miss_rate = 0.746, Pending_hits = 207365, Reservation_fails = 0
L2_cache_bank[3]: Access = 1636762, Miss = 1221158, Miss_rate = 0.746, Pending_hits = 207547, Reservation_fails = 0
L2_cache_bank[4]: Access = 1636608, Miss = 1221163, Miss_rate = 0.746, Pending_hits = 206940, Reservation_fails = 0
L2_cache_bank[5]: Access = 1636179, Miss = 1221168, Miss_rate = 0.746, Pending_hits = 207234, Reservation_fails = 0
L2_cache_bank[6]: Access = 1636601, Miss = 1221146, Miss_rate = 0.746, Pending_hits = 206906, Reservation_fails = 0
L2_cache_bank[7]: Access = 1636524, Miss = 1221209, Miss_rate = 0.746, Pending_hits = 207128, Reservation_fails = 0
L2_cache_bank[8]: Access = 1636102, Miss = 1221225, Miss_rate = 0.746, Pending_hits = 206661, Reservation_fails = 0
L2_cache_bank[9]: Access = 1636670, Miss = 1221240, Miss_rate = 0.746, Pending_hits = 207187, Reservation_fails = 0
L2_cache_bank[10]: Access = 1636570, Miss = 1221261, Miss_rate = 0.746, Pending_hits = 206839, Reservation_fails = 0
L2_cache_bank[11]: Access = 1636119, Miss = 1221224, Miss_rate = 0.746, Pending_hits = 206908, Reservation_fails = 0
L2_cache_bank[12]: Access = 1636629, Miss = 1221244, Miss_rate = 0.746, Pending_hits = 206075, Reservation_fails = 0
L2_cache_bank[13]: Access = 1636600, Miss = 1221208, Miss_rate = 0.746, Pending_hits = 206053, Reservation_fails = 0
L2_cache_bank[14]: Access = 1636226, Miss = 1221171, Miss_rate = 0.746, Pending_hits = 206165, Reservation_fails = 0
L2_cache_bank[15]: Access = 1636789, Miss = 1221188, Miss_rate = 0.746, Pending_hits = 206625, Reservation_fails = 0
L2_cache_bank[16]: Access = 1636677, Miss = 1221175, Miss_rate = 0.746, Pending_hits = 206514, Reservation_fails = 0
L2_cache_bank[17]: Access = 1636213, Miss = 1221141, Miss_rate = 0.746, Pending_hits = 206757, Reservation_fails = 0
L2_cache_bank[18]: Access = 1636666, Miss = 1221178, Miss_rate = 0.746, Pending_hits = 206474, Reservation_fails = 0
L2_cache_bank[19]: Access = 1636587, Miss = 1221217, Miss_rate = 0.746, Pending_hits = 206739, Reservation_fails = 0
L2_cache_bank[20]: Access = 1636252, Miss = 1221210, Miss_rate = 0.746, Pending_hits = 206546, Reservation_fails = 0
L2_cache_bank[21]: Access = 1636790, Miss = 1221193, Miss_rate = 0.746, Pending_hits = 206916, Reservation_fails = 0
L2_cache_bank[22]: Access = 1636593, Miss = 1221192, Miss_rate = 0.746, Pending_hits = 206496, Reservation_fails = 0
L2_cache_bank[23]: Access = 1636081, Miss = 1221193, Miss_rate = 0.746, Pending_hits = 206693, Reservation_fails = 0
L2_total_cache_accesses = 39275832
L2_total_cache_misses = 29308756
L2_total_cache_miss_rate = 0.7462
L2_total_cache_pending_hits = 4963017
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4845398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4963017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7193773
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21552483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4963017
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 158661
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 140625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 421875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38554671
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 721161
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=39275832
icnt_total_pkts_simt_to_mem=39275832
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39275832
Req_Network_cycles = 8476036
Req_Network_injected_packets_per_cycle =       4.6337 
Req_Network_conflicts_per_cycle =       0.7838
Req_Network_conflicts_per_cycle_util =       0.7962
Req_Bank_Level_Parallism =       4.7072
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2868
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1931

Reply_Network_injected_packets_num = 39275832
Reply_Network_cycles = 8476036
Reply_Network_injected_packets_per_cycle =        4.6337
Reply_Network_conflicts_per_cycle =        2.4563
Reply_Network_conflicts_per_cycle_util =       2.4922
Reply_Bank_Level_Parallism =       4.7014
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2439
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1545
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 9 hrs, 17 min, 52 sec (119872 sec)
gpgpu_simulation_rate = 89234 (inst/sec)
gpgpu_simulation_rate = 70 (cycle/sec)
gpgpu_silicon_slowdown = 19500000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe5fc675c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc675bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67670..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe5fc67678..

GPGPU-Sim PTX: cudaLaunch for 0x0x558aec462b8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 9 is = 10000
Simulation cycle for kernel 9 is = 15000
Simulation cycle for kernel 9 is = 20000
Simulation cycle for kernel 9 is = 25000
Simulation cycle for kernel 9 is = 30000
Simulation cycle for kernel 9 is = 35000
Simulation cycle for kernel 9 is = 40000
Simulation cycle for kernel 9 is = 45000
Simulation cycle for kernel 9 is = 50000
Simulation cycle for kernel 9 is = 55000
Simulation cycle for kernel 9 is = 60000
Simulation cycle for kernel 9 is = 65000
Simulation cycle for kernel 9 is = 70000
Simulation cycle for kernel 9 is = 75000
Simulation cycle for kernel 9 is = 80000
Simulation cycle for kernel 9 is = 85000
Simulation cycle for kernel 9 is = 90000
Simulation cycle for kernel 9 is = 95000
Simulation cycle for kernel 9 is = 100000
Simulation cycle for kernel 9 is = 105000
Simulation cycle for kernel 9 is = 110000
Simulation cycle for kernel 9 is = 115000
Simulation cycle for kernel 9 is = 120000
Simulation cycle for kernel 9 is = 125000
Simulation cycle for kernel 9 is = 130000
Simulation cycle for kernel 9 is = 135000
Simulation cycle for kernel 9 is = 140000
Simulation cycle for kernel 9 is = 145000
Simulation cycle for kernel 9 is = 150000
Simulation cycle for kernel 9 is = 155000
Simulation cycle for kernel 9 is = 160000
Simulation cycle for kernel 9 is = 165000
Simulation cycle for kernel 9 is = 170000
Simulation cycle for kernel 9 is = 175000
Simulation cycle for kernel 9 is = 180000
Simulation cycle for kernel 9 is = 185000
Simulation cycle for kernel 9 is = 190000
Simulation cycle for kernel 9 is = 195000
Simulation cycle for kernel 9 is = 200000
Simulation cycle for kernel 9 is = 205000
Simulation cycle for kernel 9 is = 210000
Simulation cycle for kernel 9 is = 215000
Simulation cycle for kernel 9 is = 220000
Simulation cycle for kernel 9 is = 225000
Simulation cycle for kernel 9 is = 230000
Simulation cycle for kernel 9 is = 235000
Simulation cycle for kernel 9 is = 240000
Simulation cycle for kernel 9 is = 245000
Simulation cycle for kernel 9 is = 250000
Simulation cycle for kernel 9 is = 255000
Simulation cycle for kernel 9 is = 260000
Simulation cycle for kernel 9 is = 265000
Simulation cycle for kernel 9 is = 270000
Simulation cycle for kernel 9 is = 275000
Simulation cycle for kernel 9 is = 280000
Simulation cycle for kernel 9 is = 285000
Simulation cycle for kernel 9 is = 290000
Simulation cycle for kernel 9 is = 295000
Simulation cycle for kernel 9 is = 300000
Simulation cycle for kernel 9 is = 305000
Simulation cycle for kernel 9 is = 310000
Simulation cycle for kernel 9 is = 315000
Simulation cycle for kernel 9 is = 320000
Simulation cycle for kernel 9 is = 325000
Simulation cycle for kernel 9 is = 330000
Simulation cycle for kernel 9 is = 335000
Simulation cycle for kernel 9 is = 340000
Simulation cycle for kernel 9 is = 345000
Simulation cycle for kernel 9 is = 350000
Simulation cycle for kernel 9 is = 355000
Simulation cycle for kernel 9 is = 360000
Simulation cycle for kernel 9 is = 365000
Simulation cycle for kernel 9 is = 370000
Simulation cycle for kernel 9 is = 375000
Simulation cycle for kernel 9 is = 380000
Simulation cycle for kernel 9 is = 385000
Simulation cycle for kernel 9 is = 390000
Simulation cycle for kernel 9 is = 395000
Simulation cycle for kernel 9 is = 400000
Simulation cycle for kernel 9 is = 405000
Simulation cycle for kernel 9 is = 410000
Simulation cycle for kernel 9 is = 415000
Simulation cycle for kernel 9 is = 420000
Simulation cycle for kernel 9 is = 425000
Simulation cycle for kernel 9 is = 430000
Simulation cycle for kernel 9 is = 435000
Simulation cycle for kernel 9 is = 440000
Simulation cycle for kernel 9 is = 445000
Simulation cycle for kernel 9 is = 450000
Simulation cycle for kernel 9 is = 455000
Simulation cycle for kernel 9 is = 460000
Simulation cycle for kernel 9 is = 465000
Simulation cycle for kernel 9 is = 470000
Simulation cycle for kernel 9 is = 475000
Simulation cycle for kernel 9 is = 480000
Simulation cycle for kernel 9 is = 485000
Simulation cycle for kernel 9 is = 490000
Simulation cycle for kernel 9 is = 495000
Simulation cycle for kernel 9 is = 500000
Simulation cycle for kernel 9 is = 505000
Simulation cycle for kernel 9 is = 510000
Simulation cycle for kernel 9 is = 515000
Simulation cycle for kernel 9 is = 520000
Simulation cycle for kernel 9 is = 525000
Simulation cycle for kernel 9 is = 530000
Simulation cycle for kernel 9 is = 535000
Simulation cycle for kernel 9 is = 540000
Simulation cycle for kernel 9 is = 545000
Simulation cycle for kernel 9 is = 550000
Simulation cycle for kernel 9 is = 555000
Simulation cycle for kernel 9 is = 560000
Simulation cycle for kernel 9 is = 565000
Simulation cycle for kernel 9 is = 570000
Simulation cycle for kernel 9 is = 575000
Simulation cycle for kernel 9 is = 580000
Simulation cycle for kernel 9 is = 585000
Simulation cycle for kernel 9 is = 590000
Simulation cycle for kernel 9 is = 595000
Simulation cycle for kernel 9 is = 600000
Simulation cycle for kernel 9 is = 605000
Simulation cycle for kernel 9 is = 610000
Simulation cycle for kernel 9 is = 615000
Simulation cycle for kernel 9 is = 620000
Simulation cycle for kernel 9 is = 625000
Simulation cycle for kernel 9 is = 630000
Simulation cycle for kernel 9 is = 635000
Simulation cycle for kernel 9 is = 640000
Simulation cycle for kernel 9 is = 645000
Simulation cycle for kernel 9 is = 650000
Simulation cycle for kernel 9 is = 655000
Simulation cycle for kernel 9 is = 660000
Simulation cycle for kernel 9 is = 665000
Simulation cycle for kernel 9 is = 670000
Simulation cycle for kernel 9 is = 675000
Simulation cycle for kernel 9 is = 680000
Simulation cycle for kernel 9 is = 685000
Simulation cycle for kernel 9 is = 690000
Simulation cycle for kernel 9 is = 695000
Simulation cycle for kernel 9 is = 700000
Simulation cycle for kernel 9 is = 705000
Simulation cycle for kernel 9 is = 710000
Simulation cycle for kernel 9 is = 715000
Simulation cycle for kernel 9 is = 720000
Simulation cycle for kernel 9 is = 725000
Simulation cycle for kernel 9 is = 730000
Simulation cycle for kernel 9 is = 735000
Simulation cycle for kernel 9 is = 740000
Simulation cycle for kernel 9 is = 745000
Simulation cycle for kernel 9 is = 750000
Simulation cycle for kernel 9 is = 755000
Simulation cycle for kernel 9 is = 760000
Simulation cycle for kernel 9 is = 765000
Simulation cycle for kernel 9 is = 770000
Simulation cycle for kernel 9 is = 775000
Simulation cycle for kernel 9 is = 780000
Simulation cycle for kernel 9 is = 785000
Simulation cycle for kernel 9 is = 790000
Simulation cycle for kernel 9 is = 795000
Simulation cycle for kernel 9 is = 800000
Simulation cycle for kernel 9 is = 805000
Simulation cycle for kernel 9 is = 810000
Simulation cycle for kernel 9 is = 815000
Simulation cycle for kernel 9 is = 820000
Simulation cycle for kernel 9 is = 825000
Simulation cycle for kernel 9 is = 830000
Simulation cycle for kernel 9 is = 835000
Simulation cycle for kernel 9 is = 840000
Simulation cycle for kernel 9 is = 845000
Simulation cycle for kernel 9 is = 850000
Simulation cycle for kernel 9 is = 855000
Simulation cycle for kernel 9 is = 860000
Simulation cycle for kernel 9 is = 865000
Simulation cycle for kernel 9 is = 870000
Simulation cycle for kernel 9 is = 875000
Simulation cycle for kernel 9 is = 880000
Simulation cycle for kernel 9 is = 885000
Simulation cycle for kernel 9 is = 890000
Simulation cycle for kernel 9 is = 895000
Simulation cycle for kernel 9 is = 900000
Simulation cycle for kernel 9 is = 905000
Simulation cycle for kernel 9 is = 910000
Simulation cycle for kernel 9 is = 915000
Simulation cycle for kernel 9 is = 920000
Destroy streams for kernel 10: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 921797
gpu_sim_insn = 1162882784
gpu_ipc =    1261.5389
gpu_tot_sim_cycle = 9397833
gpu_tot_sim_insn = 11859646637
gpu_tot_ipc =    1261.9554
gpu_tot_issued_cta = 32060
gpu_occupancy = 98.8076% 
gpu_tot_occupancy = 98.9755% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6163
partiton_level_parallism_total  =       4.6320
partiton_level_parallism_util =       4.7066
partiton_level_parallism_util_total  =       4.7071
L2_BW  =     201.6419 GB/Sec
L2_BW_total  =     202.3276 GB/Sec
gpu_total_sim_rate=89850

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1806334, Miss = 1443223, Miss_rate = 0.799, Pending_hits = 350155, Reservation_fails = 105309
	L1D_cache_core[1]: Access = 1815876, Miss = 1457714, Miss_rate = 0.803, Pending_hits = 350735, Reservation_fails = 102147
	L1D_cache_core[2]: Access = 1799828, Miss = 1435556, Miss_rate = 0.798, Pending_hits = 356920, Reservation_fails = 104523
	L1D_cache_core[3]: Access = 1805690, Miss = 1447875, Miss_rate = 0.802, Pending_hits = 348281, Reservation_fails = 95754
	L1D_cache_core[4]: Access = 1803714, Miss = 1457766, Miss_rate = 0.808, Pending_hits = 338759, Reservation_fails = 96651
	L1D_cache_core[5]: Access = 1808820, Miss = 1451058, Miss_rate = 0.802, Pending_hits = 350798, Reservation_fails = 101631
	L1D_cache_core[6]: Access = 1806430, Miss = 1452652, Miss_rate = 0.804, Pending_hits = 346967, Reservation_fails = 103657
	L1D_cache_core[7]: Access = 1804369, Miss = 1447625, Miss_rate = 0.802, Pending_hits = 349393, Reservation_fails = 104387
	L1D_cache_core[8]: Access = 1803368, Miss = 1447981, Miss_rate = 0.803, Pending_hits = 347383, Reservation_fails = 102159
	L1D_cache_core[9]: Access = 1809288, Miss = 1448866, Miss_rate = 0.801, Pending_hits = 352827, Reservation_fails = 100205
	L1D_cache_core[10]: Access = 1796120, Miss = 1436653, Miss_rate = 0.800, Pending_hits = 350939, Reservation_fails = 104201
	L1D_cache_core[11]: Access = 1816966, Miss = 1461940, Miss_rate = 0.805, Pending_hits = 348184, Reservation_fails = 102283
	L1D_cache_core[12]: Access = 1816376, Miss = 1451416, Miss_rate = 0.799, Pending_hits = 356918, Reservation_fails = 94685
	L1D_cache_core[13]: Access = 1798656, Miss = 1443868, Miss_rate = 0.803, Pending_hits = 347014, Reservation_fails = 102929
	L1D_cache_core[14]: Access = 1805448, Miss = 1446431, Miss_rate = 0.801, Pending_hits = 351712, Reservation_fails = 93327
	L1D_cache_core[15]: Access = 1807084, Miss = 1453003, Miss_rate = 0.804, Pending_hits = 346973, Reservation_fails = 102900
	L1D_cache_core[16]: Access = 1805074, Miss = 1444705, Miss_rate = 0.800, Pending_hits = 351504, Reservation_fails = 99078
	L1D_cache_core[17]: Access = 1791624, Miss = 1437927, Miss_rate = 0.803, Pending_hits = 346780, Reservation_fails = 97610
	L1D_cache_core[18]: Access = 1801202, Miss = 1445669, Miss_rate = 0.803, Pending_hits = 347315, Reservation_fails = 95985
	L1D_cache_core[19]: Access = 1805118, Miss = 1436566, Miss_rate = 0.796, Pending_hits = 360570, Reservation_fails = 97981
	L1D_cache_core[20]: Access = 1793936, Miss = 1433303, Miss_rate = 0.799, Pending_hits = 352694, Reservation_fails = 101328
	L1D_cache_core[21]: Access = 1803600, Miss = 1443920, Miss_rate = 0.801, Pending_hits = 352404, Reservation_fails = 97249
	L1D_cache_core[22]: Access = 1803100, Miss = 1443614, Miss_rate = 0.801, Pending_hits = 350898, Reservation_fails = 102372
	L1D_cache_core[23]: Access = 1795894, Miss = 1437058, Miss_rate = 0.800, Pending_hits = 350115, Reservation_fails = 101364
	L1D_cache_core[24]: Access = 1813497, Miss = 1450862, Miss_rate = 0.800, Pending_hits = 354813, Reservation_fails = 97595
	L1D_cache_core[25]: Access = 1800060, Miss = 1441232, Miss_rate = 0.801, Pending_hits = 349650, Reservation_fails = 104303
	L1D_cache_core[26]: Access = 1800888, Miss = 1449463, Miss_rate = 0.805, Pending_hits = 344992, Reservation_fails = 97108
	L1D_cache_core[27]: Access = 1821374, Miss = 1444783, Miss_rate = 0.793, Pending_hits = 365371, Reservation_fails = 100129
	L1D_cache_core[28]: Access = 1803508, Miss = 1432573, Miss_rate = 0.794, Pending_hits = 357977, Reservation_fails = 100189
	L1D_cache_core[29]: Access = 1807142, Miss = 1448646, Miss_rate = 0.802, Pending_hits = 350475, Reservation_fails = 97851
	L1D_total_cache_accesses = 54150384
	L1D_total_cache_misses = 43373948
	L1D_total_cache_miss_rate = 0.8010
	L1D_total_cache_pending_hits = 10529516
	L1D_total_cache_reservation_fails = 3006890
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10529516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11834119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2959742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 30898352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10529516
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 157216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 182944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 458533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53351691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 798693

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2959742
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47148
ctas_completed 32060, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
391792, 459099, 459099, 458441, 458441, 458441, 458441, 391792, 390740, 457389, 457389, 457389, 457389, 457389, 457389, 390740, 386380, 452292, 452292, 452292, 452292, 452292, 452292, 386380, 389280, 455679, 455679, 455679, 455679, 455679, 455679, 389280, 
gpgpu_n_tot_thrd_icount = 13490000256
gpgpu_n_tot_w_icount = 421562508
gpgpu_n_stall_shd_mem = 8983120
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42732471
gpgpu_n_mem_write_global = 798693
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 335802365
gpgpu_n_store_insn = 5000000
gpgpu_n_shmem_insn = 1968842680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57451520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1742
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8981378
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35272755	W0_Idle:457218	W0_Scoreboard:658339519	W1:832234	W2:835672	W3:832117	W4:832117	W5:832117	W6:838039	W7:832117	W8:832117	W9:832117	W10:832762	W11:832117	W12:832117	W13:832117	W14:1761724	W15:1683335	W16:1664351	W17:1664351	W18:1664351	W19:1664351	W20:1664351	W21:1664351	W22:1664351	W23:1664351	W24:1664351	W25:1664351	W26:1664351	W27:1664351	W28:1664351	W29:1664351	W30:1664351	W31:1664351	W32:380660073
single_issue_nums: WS0:101407107	WS1:109374147	WS2:109374147	WS3:101407107	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 341859768 {8:42732471,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31947720 {40:798693,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1709298840 {40:42732471,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6389544 {8:798693,}
maxmflatency = 762 
max_icnt2mem_latency = 252 
maxmrqlatency = 334 
max_icnt2sh_latency = 89 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:11436718 	1389366 	1656822 	3181250 	10011863 	3722948 	619784 	14550 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5996708 	37517983 	16473 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	43051827 	461701 	17636 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	33617184 	7246775 	2230806 	412335 	23893 	171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	9348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8607      8606      8802      8788      8783      8757      8768      8756      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8624      8618      8658      8658      8597      8549      8803      8856      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8611      8615      8641      8539      8605      8611      8777      8642      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8622      8674      8519      8513      8574      8560      8600      8629      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8626      8503      8477      8539      8560      8641      8729      8845      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8561      8615      8673      8704      8693      8479      8584      8581      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8620      8562      8703      8671      8470      8542      8628      8618      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8572      8731      8708      8614      8554      8566      8622      8371      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8721      8721      8608      8620      8564      8710      8746      8602      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8895      8910      8676      8578      8729      8727      8582      8474      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8900      8884      8563      8715      8835      8906      8878      8552      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8750      8789      8632      8625      8934      8934      8692      8633      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.901394  5.916767  5.859199  5.888235  5.893616  5.912681  5.890298  5.911399  5.858789  5.861712  5.844116  5.874450  5.891966  5.861074  5.892045  5.899512 
dram[1]:  5.863093  5.900452  5.902871  5.900350  5.921045  5.931294  5.895085  5.916288  5.878348  5.850403  5.873322  5.886621  5.840021  5.862269  5.856250  5.861728 
dram[2]:  5.874552  5.867305  5.907904  5.891889  5.942922  5.948782  5.905443  5.914669  5.836915  5.861430  5.901051  5.916267  5.845448  5.891896  5.869288  5.901494 
dram[3]:  5.886385  5.884138  5.873342  5.916900  5.913791  5.895500  5.892968  5.909942  5.846941  5.879574  5.883275  5.868752  5.881347  5.886239  5.870519  5.901462 
dram[4]:  5.898942  5.907038  5.905181  5.905525  5.897341  5.935692  5.889874  5.864428  5.895298  5.897847  5.858282  5.892650  5.886411  5.890659  5.893980  5.915972 
dram[5]:  5.900205  5.883516  5.869107  5.894882  5.887618  5.903946  5.879006  5.876493  5.862852  5.881378  5.885716  5.881948  5.907285  5.897896  5.877631  5.894471 
dram[6]:  5.859000  5.881148  5.883996  5.895679  5.863590  5.892303  5.851268  5.847980  5.855799  5.879734  5.909281  5.895528  5.873473  5.893517  5.880042  5.899459 
dram[7]:  5.871321  5.897609  5.888258  5.875172  5.905792  5.888614  5.874775  5.887453  5.870384  5.892933  5.866672  5.869062  5.879763  5.896549  5.886924  5.891602 
dram[8]:  5.889668  5.877518  5.878654  5.897000  5.879477  5.896899  5.859070  5.885677  5.871431  5.884667  5.875053  5.871932  5.899487  5.884474  5.874784  5.881423 
dram[9]:  5.884309  5.898293  5.871935  5.875172  5.893848  5.886156  5.858558  5.904861  5.876722  5.869304  5.844760  5.863151  5.861757  5.877009  5.869158  5.878022 
dram[10]:  5.878634  5.882728  5.898781  5.898343  5.874472  5.924829  5.868837  5.890910  5.876475  5.905016  5.868586  5.883526  5.846246  5.859401  5.881706  5.885478 
dram[11]:  5.887762  5.915620  5.894009  5.889783  5.910309  5.891597  5.891280  5.904005  5.895200  5.875018  5.885677  5.885395  5.846362  5.850739  5.861954  5.889258 
average row locality = 32033389/5443349 = 5.884868
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    166348    166332    166117    166120    166007    165979    165919    165931    165988    165994    165963    165963    165984    165977    165955    165948 
dram[1]:    166364    166338    166109    166085    165984    165988    165913    165921    166004    165995    165932    165921    165997    166011    165961    165947 
dram[2]:    166309    166314    166086    166099    166000    165985    165952    165970    165984    165987    165951    165956    166000    165983    165939    165945 
dram[3]:    166322    166317    166108    166139    165963    165966    165971    165949    165984    165980    165937    165948    166002    166023    165927    165949 
dram[4]:    166307    166312    166139    166131    165965    165987    165958    165955    165978    165997    165961    165967    166022    166001    165939    165934 
dram[5]:    166330    166317    166105    166060    166008    166016    165958    165969    166004    165989    165964    165968    166011    166029    165934    165947 
dram[6]:    166300    166284    166046    166059    166025    166017    165967    165961    165979    165961    165959    165960    166043    166023    165974    165976 
dram[7]:    166311    166340    166055    166066    166015    165995    165932    165915    165960    165970    165970    165992    166010    165985    165969    165966 
dram[8]:    166321    166317    166064    166061    165988    165982    165955    165953    165978    165995    165985    165960    165956    165971    165960    165972 
dram[9]:    166316    166324    166068    166066    165990    165995    165958    165970    165999    165988    165954    165951    165974    165973    165994    165999 
dram[10]:    166337    166324    166076    166099    165988    165978    165963    165954    165992    165999    165954    165950    165977    165989    165979    165981 
dram[11]:    166314    166335    166106    166110    165983    165997    165935    165935    165987    165980    165959    165950    165992    165994    165971    165935 
total dram reads = 31878047
bank skew: 166364/165913 = 1.00
chip skew: 2656609/2656418 = 1.00
number of total write accesses:
dram[0]:      3472      3456      3340      3340      3200      3200      3200      3200      3200      3201      3172      3177      3176      3176      3136      3136 
dram[1]:      3476      3476      3341      3320      3200      3200      3200      3200      3200      3200      3176      3176      3176      3176      3136      3136 
dram[2]:      3476      3476      3320      3320      3200      3201      3200      3200      3200      3200      3177      3176      3174      3172      3136      3136 
dram[3]:      3476      3476      3320      3320      3200      3200      3200      3200      3200      3200      3180      3180      3172      3172      3136      3137 
dram[4]:      3476      3476      3320      3320      3200      3200      3202      3200      3200      3200      3180      3180      3172      3172      3136      3136 
dram[5]:      3477      3476      3320      3320      3200      3200      3200      3200      3200      3201      3184      3185      3172      3172      3137      3136 
dram[6]:      3476      3477      3320      3320      3200      3200      3200      3200      3200      3200      3180      3180      3172      3172      3136      3136 
dram[7]:      3476      3476      3320      3320      3200      3200      3200      3200      3200      3200      3181      3180      3172      3172      3136      3136 
dram[8]:      3476      3476      3321      3320      3201      3200      3200      3200      3200      3200      3184      3188      3172      3174      3136      3136 
dram[9]:      3476      3476      3320      3320      3200      3201      3200      3201      3200      3200      3188      3188      3172      3172      3136      3136 
dram[10]:      3476      3476      3320      3320      3200      3200      3200      3200      3200      3200      3184      3180      3172      3172      3137      3136 
dram[11]:      3476      3477      3320      3320      3200      3200      3200      3200      3200      3200      3176      3180      3172      3172      3136      3136 
total dram writes = 621300
bank skew: 3477/3136 = 1.11
chip skew: 51789/51764 = 1.00
average mf latency per bank:
dram[0]:        463       464       464       465       463       464       463       463       464       464       463       464       463       464       464       464
dram[1]:        463       464       464       465       463       463       463       464       463       464       464       464       463       464       463       464
dram[2]:        464       464       464       464       463       463       463       463       463       463       463       463       463       464       464       464
dram[3]:        464       464       464       464       463       463       463       463       463       463       463       463       463       463       463       463
dram[4]:        464       464       464       464       463       463       463       464       463       463       463       463       463       463       463       464
dram[5]:        463       464       464       464       463       463       463       464       463       464       463       463       463       463       463       463
dram[6]:        463       464       464       464       463       463       463       464       464       464       463       464       463       463       463       463
dram[7]:        463       463       464       464       463       463       463       464       463       463       463       464       463       464       463       464
dram[8]:        463       464       464       464       463       463       463       463       463       464       463       463       463       463       464       464
dram[9]:        464       463       464       465       463       463       463       463       463       463       463       463       463       463       463       463
dram[10]:        463       463       464       464       463       464       463       464       463       463       463       463       463       463       463       463
dram[11]:        463       463       463       464       463       463       463       464       462       463       462       463       463       463       463       463
maximum mf latency per bank:
dram[0]:        705       709       622       628       638       626       555       567       621       615       526       579       607       611       573       540
dram[1]:        730       730       634       642       633       643       521       536       540       685       549       590       575       604       565       548
dram[2]:        575       543       634       635       637       638       533       607       570       575       510       536       607       609       615       532
dram[3]:        544       554       633       629       634       644       623       632       588       619       545       539       651       587       550       540
dram[4]:        585       762       633       637       628       645       569       663       614       603       600       578       577       575       527       547
dram[5]:        716       548       625       629       651       633       543       526       535       551       545       540       562       596       555       558
dram[6]:        573       565       623       628       631       629       580       563       576       587       530       544       589       620       580       566
dram[7]:        711       592       618       634       636       634       582       560       545       610       540       537       559       580       568       557
dram[8]:        718       712       615       622       629       643       547       550       550       599       565       573       542       608       532       523
dram[9]:        669       671       612       634       626       641       536       554       565       561       542       589       524       593       565       533
dram[10]:        550       557       616       627       643       622       509       547       512       556       537       539       563       548       532       516
dram[11]:        553       570       629       632       615       621       546       554       534       576       600       565       548       577       549       533

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24100430 n_nop=20504062 n_act=453629 n_pre=453613 n_ref_event=4572360550251980812 n_req=2669472 n_rd=2656525 n_rd_L2_A=0 n_write=0 n_wr_bk=51782 bw_util=0.4495
n_activity=21291115 dram_eff=0.5088
bk0: 166348a 21503852i bk1: 166332a 21519503i bk2: 166117a 21497729i bk3: 166120a 21515656i bk4: 166007a 21516263i bk5: 165979a 21531615i bk6: 165919a 21517991i bk7: 165931a 21535819i bk8: 165988a 21515103i bk9: 165994a 21518440i bk10: 165963a 21503227i bk11: 165963a 21519469i bk12: 165984a 21512815i bk13: 165977a 21516289i bk14: 165955a 21518062i bk15: 165948a 21525681i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830069
Row_Buffer_Locality_read = 0.832300
Row_Buffer_Locality_write = 0.372364
Bank_Level_Parallism = 2.329469
Bank_Level_Parallism_Col = 1.892714
Bank_Level_Parallism_Ready = 1.269748
write_to_read_ratio_blp_rw_average = 0.031397
GrpLevelPara = 1.735124 

BW Util details:
bwutil = 0.449504 
total_CMD = 24100430 
util_bw = 10833228 
Wasted_Col = 5931625 
Wasted_Row = 2434532 
Idle = 4901045 

BW Util Bottlenecks: 
RCDc_limit = 5917094 
RCDWRc_limit = 49799 
WTRc_limit = 277992 
RTWc_limit = 330611 
CCDLc_limit = 2022952 
rwq = 0 
CCDLc_limit_alone = 1985662 
WTRc_limit_alone = 265530 
RTWc_limit_alone = 305783 

Commands details: 
total_CMD = 24100430 
n_nop = 20504062 
Read = 2656525 
Write = 0 
L2_Alloc = 0 
L2_WB = 51782 
n_act = 453629 
n_pre = 453613 
n_ref = 4572360550251980812 
n_req = 2669472 
total_req = 2708307 

Dual Bus Interface Util: 
issued_total_row = 907242 
issued_total_col = 2708307 
Row_Bus_Util =  0.037644 
CoL_Bus_Util = 0.112376 
Either_Row_CoL_Bus_Util = 0.149224 
Issued_on_Two_Bus_Simul_Util = 0.000796 
issued_two_Eff = 0.005333 
queue_avg = 4.216718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21672
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24100430 n_nop=20503838 n_act=453709 n_pre=453693 n_ref_event=0 n_req=2669418 n_rd=2656470 n_rd_L2_A=0 n_write=0 n_wr_bk=51789 bw_util=0.4495
n_activity=21295985 dram_eff=0.5087
bk0: 166364a 21499297i bk1: 166338a 21513095i bk2: 166109a 21513548i bk3: 166085a 21522743i bk4: 165984a 21528916i bk5: 165988a 21532973i bk6: 165913a 21518301i bk7: 165921a 21535373i bk8: 166004a 21515294i bk9: 165995a 21515946i bk10: 165932a 21505478i bk11: 165921a 21528141i bk12: 165997a 21506177i bk13: 166011a 21522615i bk14: 165961a 21503285i bk15: 165947a 21515109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830036
Row_Buffer_Locality_read = 0.832282
Row_Buffer_Locality_write = 0.369323
Bank_Level_Parallism = 2.328100
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.269653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.449496 
total_CMD = 24100430 
util_bw = 10833036 
Wasted_Col = 5939937 
Wasted_Row = 2432620 
Idle = 4894837 

BW Util Bottlenecks: 
RCDc_limit = 5920425 
RCDWRc_limit = 49751 
WTRc_limit = 274162 
RTWc_limit = 332780 
CCDLc_limit = 2024292 
rwq = 0 
CCDLc_limit_alone = 1986960 
WTRc_limit_alone = 262106 
RTWc_limit_alone = 307504 

Commands details: 
total_CMD = 24100430 
n_nop = 20503838 
Read = 2656470 
Write = 0 
L2_Alloc = 0 
L2_WB = 51789 
n_act = 453709 
n_pre = 453693 
n_ref = 0 
n_req = 2669418 
total_req = 2708259 

Dual Bus Interface Util: 
issued_total_row = 907402 
issued_total_col = 2708259 
Row_Bus_Util =  0.037651 
CoL_Bus_Util = 0.112374 
Either_Row_CoL_Bus_Util = 0.149234 
Issued_on_Two_Bus_Simul_Util = 0.000791 
issued_two_Eff = 0.005302 
queue_avg = 4.230010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23001
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24100430 n_nop=20505396 n_act=453047 n_pre=453031 n_ref_event=0 n_req=2669403 n_rd=2656460 n_rd_L2_A=0 n_write=0 n_wr_bk=51764 bw_util=0.4495
n_activity=21274756 dram_eff=0.5092
bk0: 166309a 21500013i bk1: 166314a 21504407i bk2: 166086a 21511151i bk3: 166099a 21522943i bk4: 166000a 21533633i bk5: 165985a 21544370i bk6: 165952a 21527450i bk7: 165970a 21537147i bk8: 165984a 21501746i bk9: 165987a 21517070i bk10: 165951a 21522908i bk11: 165956a 21539997i bk12: 166000a 21502310i bk13: 165983a 21525136i bk14: 165939a 21510014i bk15: 165945a 21536955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830283
Row_Buffer_Locality_read = 0.832541
Row_Buffer_Locality_write = 0.366839
Bank_Level_Parallism = 2.329371
Bank_Level_Parallism_Col = 1.886346
Bank_Level_Parallism_Ready = 1.266435
write_to_read_ratio_blp_rw_average = 0.031828
GrpLevelPara = 1.734336 

BW Util details:
bwutil = 0.449490 
total_CMD = 24100430 
util_bw = 10832896 
Wasted_Col = 5919618 
Wasted_Row = 2420010 
Idle = 4927906 

BW Util Bottlenecks: 
RCDc_limit = 5905531 
RCDWRc_limit = 51262 
WTRc_limit = 272905 
RTWc_limit = 333310 
CCDLc_limit = 2022594 
rwq = 0 
CCDLc_limit_alone = 1984739 
WTRc_limit_alone = 261058 
RTWc_limit_alone = 307302 

Commands details: 
total_CMD = 24100430 
n_nop = 20505396 
Read = 2656460 
Write = 0 
L2_Alloc = 0 
L2_WB = 51764 
n_act = 453047 
n_pre = 453031 
n_ref = 0 
n_req = 2669403 
total_req = 2708224 

Dual Bus Interface Util: 
issued_total_row = 906078 
issued_total_col = 2708224 
Row_Bus_Util =  0.037596 
CoL_Bus_Util = 0.112372 
Either_Row_CoL_Bus_Util = 0.149169 
Issued_on_Two_Bus_Simul_Util = 0.000799 
issued_two_Eff = 0.005360 
queue_avg = 4.227067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22707
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24100430 n_nop=20504398 n_act=453457 n_pre=453441 n_ref_event=0 n_req=2669428 n_rd=2656485 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.4495
n_activity=21284978 dram_eff=0.509
bk0: 166322a 21501983i bk1: 166317a 21512021i bk2: 166108a 21503846i bk3: 166139a 21529262i bk4: 165963a 21520217i bk5: 165966a 21529464i bk6: 165971a 21523067i bk7: 165949a 21536475i bk8: 165984a 21498924i bk9: 165980a 21525503i bk10: 165937a 21510840i bk11: 165948a 21520312i bk12: 166002a 21515273i bk13: 166023a 21523026i bk14: 165927a 21515779i bk15: 165949a 21530037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830131
Row_Buffer_Locality_read = 0.832390
Row_Buffer_Locality_write = 0.366530
Bank_Level_Parallism = 2.329971
Bank_Level_Parallism_Col = 1.886277
Bank_Level_Parallism_Ready = 1.267435
write_to_read_ratio_blp_rw_average = 0.031889
GrpLevelPara = 1.733854 

BW Util details:
bwutil = 0.449495 
total_CMD = 24100430 
util_bw = 10833016 
Wasted_Col = 5934062 
Wasted_Row = 2419409 
Idle = 4913943 

BW Util Bottlenecks: 
RCDc_limit = 5909274 
RCDWRc_limit = 49980 
WTRc_limit = 275897 
RTWc_limit = 336249 
CCDLc_limit = 2027679 
rwq = 0 
CCDLc_limit_alone = 1989609 
WTRc_limit_alone = 263841 
RTWc_limit_alone = 310235 

Commands details: 
total_CMD = 24100430 
n_nop = 20504398 
Read = 2656485 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 453457 
n_pre = 453441 
n_ref = 0 
n_req = 2669428 
total_req = 2708254 

Dual Bus Interface Util: 
issued_total_row = 906898 
issued_total_col = 2708254 
Row_Bus_Util =  0.037630 
CoL_Bus_Util = 0.112374 
Either_Row_CoL_Bus_Util = 0.149210 
Issued_on_Two_Bus_Simul_Util = 0.000793 
issued_two_Eff = 0.005317 
queue_avg = 4.220004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24100430 n_nop=20505795 n_act=452776 n_pre=452760 n_ref_event=0 n_req=2669497 n_rd=2656553 n_rd_L2_A=0 n_write=0 n_wr_bk=51770 bw_util=0.4495
n_activity=21289991 dram_eff=0.5088
bk0: 166307a 21506948i bk1: 166312a 21520279i bk2: 166139a 21512477i bk3: 166131a 21524397i bk4: 165965a 21513850i bk5: 165987a 21542000i bk6: 165958a 21521234i bk7: 165955a 21520609i bk8: 165978a 21517789i bk9: 165997a 21528538i bk10: 165961a 21504396i bk11: 165967a 21524231i bk12: 166022a 21518650i bk13: 166001a 21532968i bk14: 165939a 21515567i bk15: 165934a 21530078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830391
Row_Buffer_Locality_read = 0.832624
Row_Buffer_Locality_write = 0.371910
Bank_Level_Parallism = 2.328482
Bank_Level_Parallism_Col = 1.887410
Bank_Level_Parallism_Ready = 1.268827
write_to_read_ratio_blp_rw_average = 0.031786
GrpLevelPara = 1.734408 

BW Util details:
bwutil = 0.449506 
total_CMD = 24100430 
util_bw = 10833292 
Wasted_Col = 5924890 
Wasted_Row = 2423661 
Idle = 4918587 

BW Util Bottlenecks: 
RCDc_limit = 5893293 
RCDWRc_limit = 50011 
WTRc_limit = 273530 
RTWc_limit = 335769 
CCDLc_limit = 2023703 
rwq = 0 
CCDLc_limit_alone = 1985316 
WTRc_limit_alone = 261457 
RTWc_limit_alone = 309455 

Commands details: 
total_CMD = 24100430 
n_nop = 20505795 
Read = 2656553 
Write = 0 
L2_Alloc = 0 
L2_WB = 51770 
n_act = 452776 
n_pre = 452760 
n_ref = 0 
n_req = 2669497 
total_req = 2708323 

Dual Bus Interface Util: 
issued_total_row = 905536 
issued_total_col = 2708323 
Row_Bus_Util =  0.037573 
CoL_Bus_Util = 0.112377 
Either_Row_CoL_Bus_Util = 0.149152 
Issued_on_Two_Bus_Simul_Util = 0.000798 
issued_two_Eff = 0.005348 
queue_avg = 4.215973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21597
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24100430 n_nop=20504295 n_act=453511 n_pre=453495 n_ref_event=0 n_req=2669557 n_rd=2656609 n_rd_L2_A=0 n_write=0 n_wr_bk=51780 bw_util=0.4495
n_activity=21284171 dram_eff=0.509
bk0: 166330a 21506230i bk1: 166317a 21515922i bk2: 166105a 21506934i bk3: 166060a 21522868i bk4: 166008a 21516901i bk5: 166016a 21534208i bk6: 165958a 21507122i bk7: 165969a 21519663i bk8: 166004a 21504115i bk9: 165989a 21521180i bk10: 165964a 21515781i bk11: 165968a 21529832i bk12: 166011a 21525079i bk13: 166029a 21535638i bk14: 165934a 21517041i bk15: 165947a 21529066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830119
Row_Buffer_Locality_read = 0.832343
Row_Buffer_Locality_write = 0.373880
Bank_Level_Parallism = 2.329436
Bank_Level_Parallism_Col = 1.886483
Bank_Level_Parallism_Ready = 1.266727
write_to_read_ratio_blp_rw_average = 0.031478
GrpLevelPara = 1.733642 

BW Util details:
bwutil = 0.449517 
total_CMD = 24100430 
util_bw = 10833556 
Wasted_Col = 5926502 
Wasted_Row = 2425062 
Idle = 4915310 

BW Util Bottlenecks: 
RCDc_limit = 5908264 
RCDWRc_limit = 50011 
WTRc_limit = 274734 
RTWc_limit = 332189 
CCDLc_limit = 2022331 
rwq = 0 
CCDLc_limit_alone = 1984199 
WTRc_limit_alone = 262518 
RTWc_limit_alone = 306273 

Commands details: 
total_CMD = 24100430 
n_nop = 20504295 
Read = 2656609 
Write = 0 
L2_Alloc = 0 
L2_WB = 51780 
n_act = 453511 
n_pre = 453495 
n_ref = 0 
n_req = 2669557 
total_req = 2708389 

Dual Bus Interface Util: 
issued_total_row = 907006 
issued_total_col = 2708389 
Row_Bus_Util =  0.037634 
CoL_Bus_Util = 0.112379 
Either_Row_CoL_Bus_Util = 0.149215 
Issued_on_Two_Bus_Simul_Util = 0.000799 
issued_two_Eff = 0.005356 
queue_avg = 4.217762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21776
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24100430 n_nop=20503424 n_act=454089 n_pre=454073 n_ref_event=0 n_req=2669477 n_rd=2656534 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.4495
n_activity=21301581 dram_eff=0.5086
bk0: 166300a 21496354i bk1: 166284a 21506893i bk2: 166046a 21512400i bk3: 166059a 21519555i bk4: 166025a 21508518i bk5: 166017a 21527961i bk6: 165967a 21510511i bk7: 165961a 21517455i bk8: 165979a 21504904i bk9: 165961a 21516290i bk10: 165959a 21515870i bk11: 165960a 21518075i bk12: 166043a 21513822i bk13: 166023a 21526718i bk14: 165974a 21514302i bk15: 165976a 21526085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829897
Row_Buffer_Locality_read = 0.832123
Row_Buffer_Locality_write = 0.373175
Bank_Level_Parallism = 2.331023
Bank_Level_Parallism_Col = 1.888839
Bank_Level_Parallism_Ready = 1.269537
write_to_read_ratio_blp_rw_average = 0.031739
GrpLevelPara = 1.735608 

BW Util details:
bwutil = 0.449503 
total_CMD = 24100430 
util_bw = 10833212 
Wasted_Col = 5938509 
Wasted_Row = 2430513 
Idle = 4898196 

BW Util Bottlenecks: 
RCDc_limit = 5915120 
RCDWRc_limit = 49632 
WTRc_limit = 271499 
RTWc_limit = 338743 
CCDLc_limit = 2022429 
rwq = 0 
CCDLc_limit_alone = 1984439 
WTRc_limit_alone = 259448 
RTWc_limit_alone = 312804 

Commands details: 
total_CMD = 24100430 
n_nop = 20503424 
Read = 2656534 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 454089 
n_pre = 454073 
n_ref = 0 
n_req = 2669477 
total_req = 2708303 

Dual Bus Interface Util: 
issued_total_row = 908162 
issued_total_col = 2708303 
Row_Bus_Util =  0.037682 
CoL_Bus_Util = 0.112376 
Either_Row_CoL_Bus_Util = 0.149251 
Issued_on_Two_Bus_Simul_Util = 0.000807 
issued_two_Eff = 0.005410 
queue_avg = 4.223898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.2239
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24100430 n_nop=20504036 n_act=453681 n_pre=453665 n_ref_event=0 n_req=2669394 n_rd=2656451 n_rd_L2_A=0 n_write=0 n_wr_bk=51769 bw_util=0.4495
n_activity=21263880 dram_eff=0.5094
bk0: 166311a 21496423i bk1: 166340a 21513923i bk2: 166055a 21505720i bk3: 166066a 21516569i bk4: 166015a 21518472i bk5: 165995a 21520528i bk6: 165932a 21509316i bk7: 165915a 21526047i bk8: 165960a 21511012i bk9: 165970a 21527166i bk10: 165970a 21499783i bk11: 165992a 21515098i bk12: 166010a 21513048i bk13: 165985a 21523285i bk14: 165969a 21511701i bk15: 165966a 21521789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830045
Row_Buffer_Locality_read = 0.832256
Row_Buffer_Locality_write = 0.376265
Bank_Level_Parallism = 2.335122
Bank_Level_Parallism_Col = 1.892496
Bank_Level_Parallism_Ready = 1.270314
write_to_read_ratio_blp_rw_average = 0.031901
GrpLevelPara = 1.737749 

BW Util details:
bwutil = 0.449489 
total_CMD = 24100430 
util_bw = 10832880 
Wasted_Col = 5917470 
Wasted_Row = 2419503 
Idle = 4930577 

BW Util Bottlenecks: 
RCDc_limit = 5902877 
RCDWRc_limit = 49044 
WTRc_limit = 275964 
RTWc_limit = 337645 
CCDLc_limit = 2019114 
rwq = 0 
CCDLc_limit_alone = 1981023 
WTRc_limit_alone = 263511 
RTWc_limit_alone = 312007 

Commands details: 
total_CMD = 24100430 
n_nop = 20504036 
Read = 2656451 
Write = 0 
L2_Alloc = 0 
L2_WB = 51769 
n_act = 453681 
n_pre = 453665 
n_ref = 0 
n_req = 2669394 
total_req = 2708220 

Dual Bus Interface Util: 
issued_total_row = 907346 
issued_total_col = 2708220 
Row_Bus_Util =  0.037649 
CoL_Bus_Util = 0.112372 
Either_Row_CoL_Bus_Util = 0.149225 
Issued_on_Two_Bus_Simul_Util = 0.000796 
issued_two_Eff = 0.005331 
queue_avg = 4.233405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.23341
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24100430 n_nop=20503925 n_act=453848 n_pre=453832 n_ref_event=0 n_req=2669367 n_rd=2656418 n_rd_L2_A=0 n_write=0 n_wr_bk=51784 bw_util=0.4495
n_activity=21255764 dram_eff=0.5096
bk0: 166321a 21499947i bk1: 166317a 21511093i bk2: 166064a 21501663i bk3: 166061a 21513845i bk4: 165988a 21508715i bk5: 165982a 21523138i bk6: 165955a 21509988i bk7: 165953a 21521516i bk8: 165978a 21509429i bk9: 165995a 21522973i bk10: 165985a 21505678i bk11: 165960a 21517801i bk12: 165956a 21512423i bk13: 165971a 21526103i bk14: 165960a 21507027i bk15: 165972a 21523921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829981
Row_Buffer_Locality_read = 0.832208
Row_Buffer_Locality_write = 0.373002
Bank_Level_Parallism = 2.335381
Bank_Level_Parallism_Col = 1.892067
Bank_Level_Parallism_Ready = 1.270662
write_to_read_ratio_blp_rw_average = 0.032070
GrpLevelPara = 1.737307 

BW Util details:
bwutil = 0.449486 
total_CMD = 24100430 
util_bw = 10832808 
Wasted_Col = 5921032 
Wasted_Row = 2417715 
Idle = 4928875 

BW Util Bottlenecks: 
RCDc_limit = 5907286 
RCDWRc_limit = 50227 
WTRc_limit = 280180 
RTWc_limit = 337207 
CCDLc_limit = 2020749 
rwq = 0 
CCDLc_limit_alone = 1981788 
WTRc_limit_alone = 267606 
RTWc_limit_alone = 310820 

Commands details: 
total_CMD = 24100430 
n_nop = 20503925 
Read = 2656418 
Write = 0 
L2_Alloc = 0 
L2_WB = 51784 
n_act = 453848 
n_pre = 453832 
n_ref = 0 
n_req = 2669367 
total_req = 2708202 

Dual Bus Interface Util: 
issued_total_row = 907680 
issued_total_col = 2708202 
Row_Bus_Util =  0.037662 
CoL_Bus_Util = 0.112372 
Either_Row_CoL_Bus_Util = 0.149230 
Issued_on_Two_Bus_Simul_Util = 0.000804 
issued_two_Eff = 0.005388 
queue_avg = 4.224557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.22456
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24100430 n_nop=20502912 n_act=454321 n_pre=454305 n_ref_event=0 n_req=2669467 n_rd=2656519 n_rd_L2_A=0 n_write=0 n_wr_bk=51786 bw_util=0.4495
n_activity=21274438 dram_eff=0.5092
bk0: 166316a 21494763i bk1: 166324a 21514983i bk2: 166068a 21503109i bk3: 166066a 21515763i bk4: 165990a 21513986i bk5: 165995a 21521745i bk6: 165958a 21508511i bk7: 165970a 21534610i bk8: 165999a 21511959i bk9: 165988a 21521553i bk10: 165954a 21501694i bk11: 165951a 21519620i bk12: 165974a 21506191i bk13: 165973a 21523329i bk14: 165994a 21509666i bk15: 165999a 21529398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829810
Row_Buffer_Locality_read = 0.832050
Row_Buffer_Locality_write = 0.370173
Bank_Level_Parallism = 2.332144
Bank_Level_Parallism_Col = 1.889223
Bank_Level_Parallism_Ready = 1.268884
write_to_read_ratio_blp_rw_average = 0.031807
GrpLevelPara = 1.734877 

BW Util details:
bwutil = 0.449503 
total_CMD = 24100430 
util_bw = 10833220 
Wasted_Col = 5932430 
Wasted_Row = 2424510 
Idle = 4910270 

BW Util Bottlenecks: 
RCDc_limit = 5918136 
RCDWRc_limit = 49792 
WTRc_limit = 275716 
RTWc_limit = 337448 
CCDLc_limit = 2025225 
rwq = 0 
CCDLc_limit_alone = 1986662 
WTRc_limit_alone = 263125 
RTWc_limit_alone = 311476 

Commands details: 
total_CMD = 24100430 
n_nop = 20502912 
Read = 2656519 
Write = 0 
L2_Alloc = 0 
L2_WB = 51786 
n_act = 454321 
n_pre = 454305 
n_ref = 0 
n_req = 2669467 
total_req = 2708305 

Dual Bus Interface Util: 
issued_total_row = 908626 
issued_total_col = 2708305 
Row_Bus_Util =  0.037702 
CoL_Bus_Util = 0.112376 
Either_Row_CoL_Bus_Util = 0.149272 
Issued_on_Two_Bus_Simul_Util = 0.000806 
issued_two_Eff = 0.005396 
queue_avg = 4.214817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21482
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24100430 n_nop=20503660 n_act=453790 n_pre=453774 n_ref_event=0 n_req=2669484 n_rd=2656540 n_rd_L2_A=0 n_write=0 n_wr_bk=51773 bw_util=0.4495
n_activity=21289771 dram_eff=0.5088
bk0: 166337a 21499267i bk1: 166324a 21511248i bk2: 166076a 21508906i bk3: 166099a 21522495i bk4: 165988a 21505725i bk5: 165978a 21530181i bk6: 165963a 21514357i bk7: 165954a 21536397i bk8: 165992a 21520097i bk9: 165999a 21533185i bk10: 165954a 21510140i bk11: 165950a 21520924i bk12: 165977a 21501433i bk13: 165989a 21513439i bk14: 165979a 21513967i bk15: 165981a 21528798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830010
Row_Buffer_Locality_read = 0.832243
Row_Buffer_Locality_write = 0.371755
Bank_Level_Parallism = 2.330601
Bank_Level_Parallism_Col = 1.888057
Bank_Level_Parallism_Ready = 1.269329
write_to_read_ratio_blp_rw_average = 0.031889
GrpLevelPara = 1.733853 

BW Util details:
bwutil = 0.449505 
total_CMD = 24100430 
util_bw = 10833252 
Wasted_Col = 5934778 
Wasted_Row = 2421779 
Idle = 4910621 

BW Util Bottlenecks: 
RCDc_limit = 5911060 
RCDWRc_limit = 49943 
WTRc_limit = 274091 
RTWc_limit = 338898 
CCDLc_limit = 2028289 
rwq = 0 
CCDLc_limit_alone = 1990128 
WTRc_limit_alone = 262302 
RTWc_limit_alone = 312526 

Commands details: 
total_CMD = 24100430 
n_nop = 20503660 
Read = 2656540 
Write = 0 
L2_Alloc = 0 
L2_WB = 51773 
n_act = 453790 
n_pre = 453774 
n_ref = 0 
n_req = 2669484 
total_req = 2708313 

Dual Bus Interface Util: 
issued_total_row = 907564 
issued_total_col = 2708313 
Row_Bus_Util =  0.037658 
CoL_Bus_Util = 0.112376 
Either_Row_CoL_Bus_Util = 0.149241 
Issued_on_Two_Bus_Simul_Util = 0.000793 
issued_two_Eff = 0.005312 
queue_avg = 4.212566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21257
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24100430 n_nop=20504315 n_act=453539 n_pre=453523 n_ref_event=0 n_req=2669425 n_rd=2656483 n_rd_L2_A=0 n_write=0 n_wr_bk=51765 bw_util=0.4495
n_activity=21286049 dram_eff=0.5089
bk0: 166314a 21501646i bk1: 166335a 21519996i bk2: 166106a 21518285i bk3: 166110a 21523130i bk4: 165983a 21524494i bk5: 165997a 21530900i bk6: 165935a 21519896i bk7: 165935a 21534146i bk8: 165987a 21524446i bk9: 165980a 21525704i bk10: 165959a 21517777i bk11: 165950a 21531871i bk12: 165992a 21502365i bk13: 165994a 21515742i bk14: 165971a 21516794i bk15: 165935a 21525838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830100
Row_Buffer_Locality_read = 0.832320
Row_Buffer_Locality_write = 0.374440
Bank_Level_Parallism = 2.327116
Bank_Level_Parallism_Col = 1.885208
Bank_Level_Parallism_Ready = 1.267425
write_to_read_ratio_blp_rw_average = 0.031343
GrpLevelPara = 1.732729 

BW Util details:
bwutil = 0.449494 
total_CMD = 24100430 
util_bw = 10832992 
Wasted_Col = 5933698 
Wasted_Row = 2424465 
Idle = 4909275 

BW Util Bottlenecks: 
RCDc_limit = 5907618 
RCDWRc_limit = 49244 
WTRc_limit = 277351 
RTWc_limit = 331469 
CCDLc_limit = 2026539 
rwq = 0 
CCDLc_limit_alone = 1988181 
WTRc_limit_alone = 264854 
RTWc_limit_alone = 305608 

Commands details: 
total_CMD = 24100430 
n_nop = 20504315 
Read = 2656483 
Write = 0 
L2_Alloc = 0 
L2_WB = 51765 
n_act = 453539 
n_pre = 453523 
n_ref = 0 
n_req = 2669425 
total_req = 2708248 

Dual Bus Interface Util: 
issued_total_row = 907062 
issued_total_col = 2708248 
Row_Bus_Util =  0.037637 
CoL_Bus_Util = 0.112373 
Either_Row_CoL_Bus_Util = 0.149214 
Issued_on_Two_Bus_Simul_Util = 0.000796 
issued_two_Eff = 0.005338 
queue_avg = 4.198071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.19807

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1813946, Miss = 1354341, Miss_rate = 0.747, Pending_hits = 229300, Reservation_fails = 0
L2_cache_bank[1]: Access = 1813947, Miss = 1354286, Miss_rate = 0.747, Pending_hits = 229828, Reservation_fails = 0
L2_cache_bank[2]: Access = 1813637, Miss = 1354325, Miss_rate = 0.747, Pending_hits = 229756, Reservation_fails = 0
L2_cache_bank[3]: Access = 1814088, Miss = 1354246, Miss_rate = 0.747, Pending_hits = 230006, Reservation_fails = 0
L2_cache_bank[4]: Access = 1813919, Miss = 1354263, Miss_rate = 0.747, Pending_hits = 229411, Reservation_fails = 0
L2_cache_bank[5]: Access = 1813484, Miss = 1354280, Miss_rate = 0.747, Pending_hits = 229675, Reservation_fails = 0
L2_cache_bank[6]: Access = 1813889, Miss = 1354254, Miss_rate = 0.747, Pending_hits = 229185, Reservation_fails = 0
L2_cache_bank[7]: Access = 1813796, Miss = 1354312, Miss_rate = 0.747, Pending_hits = 229354, Reservation_fails = 0
L2_cache_bank[8]: Access = 1813378, Miss = 1354311, Miss_rate = 0.747, Pending_hits = 228768, Reservation_fails = 0
L2_cache_bank[9]: Access = 1813959, Miss = 1354324, Miss_rate = 0.747, Pending_hits = 229186, Reservation_fails = 0
L2_cache_bank[10]: Access = 1813889, Miss = 1354356, Miss_rate = 0.747, Pending_hits = 228709, Reservation_fails = 0
L2_cache_bank[11]: Access = 1813446, Miss = 1354337, Miss_rate = 0.747, Pending_hits = 228971, Reservation_fails = 0
L2_cache_bank[12]: Access = 1813952, Miss = 1354333, Miss_rate = 0.747, Pending_hits = 228155, Reservation_fails = 0
L2_cache_bank[13]: Access = 1813933, Miss = 1354282, Miss_rate = 0.747, Pending_hits = 228229, Reservation_fails = 0
L2_cache_bank[14]: Access = 1813559, Miss = 1354263, Miss_rate = 0.747, Pending_hits = 228308, Reservation_fails = 0
L2_cache_bank[15]: Access = 1814113, Miss = 1354269, Miss_rate = 0.747, Pending_hits = 228734, Reservation_fails = 0
L2_cache_bank[16]: Access = 1813988, Miss = 1354249, Miss_rate = 0.747, Pending_hits = 228689, Reservation_fails = 0
L2_cache_bank[17]: Access = 1813525, Miss = 1354253, Miss_rate = 0.747, Pending_hits = 228952, Reservation_fails = 0
L2_cache_bank[18]: Access = 1813996, Miss = 1354293, Miss_rate = 0.747, Pending_hits = 228846, Reservation_fails = 0
L2_cache_bank[19]: Access = 1813879, Miss = 1354308, Miss_rate = 0.747, Pending_hits = 229097, Reservation_fails = 0
L2_cache_bank[20]: Access = 1813549, Miss = 1354307, Miss_rate = 0.747, Pending_hits = 228919, Reservation_fails = 0
L2_cache_bank[21]: Access = 1814070, Miss = 1354314, Miss_rate = 0.747, Pending_hits = 229277, Reservation_fails = 0
L2_cache_bank[22]: Access = 1813869, Miss = 1354287, Miss_rate = 0.747, Pending_hits = 228957, Reservation_fails = 0
L2_cache_bank[23]: Access = 1813353, Miss = 1354277, Miss_rate = 0.747, Pending_hits = 229141, Reservation_fails = 0
L2_total_cache_accesses = 43531164
L2_total_cache_misses = 32503070
L2_total_cache_miss_rate = 0.7467
L2_total_cache_pending_hits = 5497453
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5356971
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5497453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7977431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23900616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5497453
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 173670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156273
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 468750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42732471
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 798693
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=43531164
icnt_total_pkts_simt_to_mem=43531164
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 43531164
Req_Network_cycles = 9397833
Req_Network_injected_packets_per_cycle =       4.6320 
Req_Network_conflicts_per_cycle =       0.7831
Req_Network_conflicts_per_cycle_util =       0.7958
Req_Bank_Level_Parallism =       4.7071
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2865
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1930

Reply_Network_injected_packets_num = 43531164
Reply_Network_cycles = 9397833
Reply_Network_injected_packets_per_cycle =        4.6320
Reply_Network_conflicts_per_cycle =        2.4572
Reply_Network_conflicts_per_cycle_util =       2.4940
Reply_Bank_Level_Parallism =       4.7015
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2439
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1544
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 12 hrs, 39 min, 53 sec (131993 sec)
gpgpu_simulation_rate = 89850 (inst/sec)
gpgpu_simulation_rate = 71 (cycle/sec)
gpgpu_silicon_slowdown = 19225352x
GPGPU-Sim: *** exit detected ***
