Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May 23 22:36:17 2021
| Host         : AN-GUANGYAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_top_control_sets_placed.rpt
| Design       : cpu_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   173 |
|    Minimum number of control sets                        |   173 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   784 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   173 |
| >= 0 to < 4        |   101 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              90 |           37 |
| No           | No                    | Yes                    |             105 |           73 |
| No           | Yes                   | No                     |             151 |           93 |
| Yes          | No                    | No                     |              13 |            4 |
| Yes          | No                    | Yes                    |             287 |           93 |
| Yes          | Yes                   | No                     |            1050 |          481 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                         |                                                    Enable Signal                                                    |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[16]_3                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[12]_4                                          |                                                                                                                     | u_rom/pc_reg[12]_3                                                                                                           |                1 |              1 |         1.00 |
|  switch_addr_reg[1]/G0                                       |                                                                                                                     |                                                                                                                              |                1 |              1 |         1.00 |
|  u_rom/pc_reg[16]_6                                          |                                                                                                                     | u_rom/pc_reg[16]_5                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[20]_4                                          |                                                                                                                     | u_rom/pc_reg[20]_3                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[8]_6                                           |                                                                                                                     | u_rom/pc_reg[8]_5                                                                                                            |                1 |              1 |         1.00 |
|  u_rom/pc_reg[8]_4                                           |                                                                                                                     | u_rom/pc_reg[8]_3                                                                                                            |                1 |              1 |         1.00 |
|  u_rom/pc_reg[31]_5                                          |                                                                                                                     | u_rom/pc_reg[31]_4                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[8]_0                                           |                                                                                                                     | u_rom/pc_reg[8]                                                                                                              |                1 |              1 |         1.00 |
|  u_rom/pc_reg[31]_1                                          |                                                                                                                     | u_rom/pc_reg[31]_0                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[2]_2                                           |                                                                                                                     | u_rom/pc_reg[2]_1                                                                                                            |                1 |              1 |         1.00 |
|  u_rom/pc_reg[2]_4                                           |                                                                                                                     | u_rom/pc_reg[2]_3                                                                                                            |                1 |              1 |         1.00 |
|  u_rom/pc_reg[31]_3                                          |                                                                                                                     | u_rom/pc_reg[31]_2                                                                                                           |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                                             |                                                                                                                     |                                                                                                                              |                1 |              1 |         1.00 |
|  u_rom/pc_reg[8]_2                                           |                                                                                                                     | u_rom/pc_reg[8]_1                                                                                                            |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[24]_4                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[28]_4                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[16]_5                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[2]                                                                                                              |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[12]_3                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[24]_3                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[16]_4                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[24]                                                                                                             |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[28]_3                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[12]_1                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[20]_5                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[12]                                                                                                             |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[16]_0                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[20]_6                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[24]_0                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[24]_2                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[28]_0                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[12]_6                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[24]_6                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[20]                                                                                                             |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[12]_2                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[20]_0                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[16]                                                                                                             |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[20]_2                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[28]                                                                                                             |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[28]_5                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[28]_6                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/led_addr_reg[1]_i_5_0[0]                              |                                                                                                                     | u_rom/AR[0]                                                                                                                  |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[2]_0                                                                                                            |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[12]_5                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[24]_5                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[12]_0                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[16]_2                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[20]_3                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[16]_1                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[24]_1                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[28]_1                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[28]_2                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[12]_4                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[16]_6                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[20]_1                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[20]_4                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[31]_0                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[8]_6                                                                                                            |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[8]_3                                                                                                            |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[2]_3                                                                                                            |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[8]_4                                                                                                            |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[31]_5                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[8]_0                                                                                                            |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[31]_1                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[8]_5                                                                                                            |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[2]_2                                                                                                            |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[8]_1                                                                                                            |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[31]_4                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[2]_4                                                                                                            |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[31]_3                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[8]_2                                                                                                            |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[31]_2                                                                                                           |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[8]                                                                                                              |                1 |              1 |         1.00 |
|  jal_BUFG                                                    |                                                                                                                     | u_rom/pc_reg[2]_1                                                                                                            |                1 |              1 |         1.00 |
|  u_upg/inst/upg_inst/rdStat_BUFG                             | u_upg/inst/upg_inst/upg_wen_o2_out                                                                                  | upg_rst                                                                                                                      |                1 |              1 |         1.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     | u_upg/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | upg_rst                                                                                                                      |                1 |              1 |         1.00 |
|  u_rom/led_addr_reg[1]_i_3_0                                 |                                                                                                                     |                                                                                                                              |                1 |              1 |         1.00 |
|  u_rom/pc_reg[24]_4                                          |                                                                                                                     | u_rom/pc_reg[24]_3                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[28]_4                                          |                                                                                                                     | u_rom/pc_reg[28]_3                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[16]_0                                          |                                                                                                                     | u_rom/pc_reg[16]                                                                                                             |                1 |              1 |         1.00 |
|  u_rom/pc_reg[20]_6                                          |                                                                                                                     | u_rom/pc_reg[20]_5                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[24]_0                                          |                                                                                                                     | u_rom/pc_reg[24]                                                                                                             |                1 |              1 |         1.00 |
|  u_rom/pc_reg[24]_2                                          |                                                                                                                     | u_rom/pc_reg[24]_1                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[28]_0                                          |                                                                                                                     | u_rom/pc_reg[28]                                                                                                             |                1 |              1 |         1.00 |
|  u_rom/pc_reg[12]_6                                          |                                                                                                                     | u_rom/pc_reg[12]_5                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[24]_6                                          |                                                                                                                     | u_rom/pc_reg[24]_5                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[12]_2                                          |                                                                                                                     | u_rom/pc_reg[12]_1                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[20]_0                                          |                                                                                                                     | u_rom/pc_reg[20]                                                                                                             |                1 |              1 |         1.00 |
|  u_rom/pc_reg[20]_2                                          |                                                                                                                     | u_rom/pc_reg[20]_1                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[28]_6                                          |                                                                                                                     | u_rom/pc_reg[28]_5                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[16]_4                                          |                                                                                                                     | u_rom/pc_reg[16]_3                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[2]_0                                           |                                                                                                                     | u_rom/pc_reg[2]                                                                                                              |                1 |              1 |         1.00 |
|  u_rom/pc_reg[12]_0                                          |                                                                                                                     | u_rom/pc_reg[12]                                                                                                             |                1 |              1 |         1.00 |
|  u_rom/pc_reg[16]_2                                          |                                                                                                                     | u_rom/pc_reg[16]_1                                                                                                           |                1 |              1 |         1.00 |
|  u_rom/pc_reg[28]_2                                          |                                                                                                                     | u_rom/pc_reg[28]_1                                                                                                           |                1 |              1 |         1.00 |
|  u_mem/u_ram_32x16384_i_1_n_0_BUFG                           |                                                                                                                     |                                                                                                                              |                1 |              2 |         2.00 |
|  u_rom/instmem_i_1_n_0                                       |                                                                                                                     |                                                                                                                              |                1 |              2 |         2.00 |
|  u_upg/inst/upg_inst/rdStat_BUFG                             |                                                                                                                     | upg_rst                                                                                                                      |                1 |              2 |         2.00 |
|  u_rom/E[0]                                                  |                                                                                                                     |                                                                                                                              |                1 |              2 |         2.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     | u_upg/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                              |                2 |              3 |         1.50 |
|  u_seg_led/div/CLK                                           |                                                                                                                     | u_decode/reset                                                                                                               |                2 |              4 |         2.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     | u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                              |                1 |              4 |         4.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     | u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |         4.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     | u_upg/inst/upg_inst/s_axi_wdata                                                                                     | u_upg/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                2 |              4 |         2.00 |
|  reg_write_BUFG                                              |                                                                                                                     |                                                                                                                              |                3 |              5 |         1.67 |
| ~u_clk/inst/clk_out1                                         |                                                                                                                     | u_rom/SR[0]                                                                                                                  |                3 |              5 |         1.67 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     |                                                                                                                     | u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |         2.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     |                                                                                                                     | u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |         3.00 |
|  u_seg_led/gfor[0].num_to_seg_inst/seg_led_reg[6]_i_2_n_0    |                                                                                                                     |                                                                                                                              |                2 |              7 |         3.50 |
|  u_seg_led/gfor[1].num_to_seg_inst/seg_led_reg[6]_i_2__0_n_0 |                                                                                                                     |                                                                                                                              |                2 |              7 |         3.50 |
|  u_seg_led/gfor[2].num_to_seg_inst/seg_led_reg[6]_i_2__1_n_0 |                                                                                                                     |                                                                                                                              |                2 |              7 |         3.50 |
|  u_seg_led/gfor[3].num_to_seg_inst/seg_led_reg[6]_i_2__2_n_0 |                                                                                                                     |                                                                                                                              |                2 |              7 |         3.50 |
|  u_seg_led/gfor[4].num_to_seg_inst/seg_led_reg[6]_i_2__3_n_0 |                                                                                                                     |                                                                                                                              |                2 |              7 |         3.50 |
|  u_seg_led/gfor[5].num_to_seg_inst/seg_led_reg[6]_i_2__4_n_0 |                                                                                                                     |                                                                                                                              |                5 |              7 |         1.40 |
|  u_seg_led/gfor[6].num_to_seg_inst/seg_led_reg[6]_i_2__5_n_0 |                                                                                                                     |                                                                                                                              |                3 |              7 |         2.33 |
|  u_seg_led/gfor[7].num_to_seg_inst/seg_led_reg[6]_i_2__6_n_0 |                                                                                                                     |                                                                                                                              |                3 |              7 |         2.33 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     | u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                              |                1 |              7 |         7.00 |
|  u_upg/inst/upg_inst/rdStat_BUFG                             | u_upg/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst                                                                                                                      |                4 |              8 |         2.00 |
|  u_clk/inst/clk_out1                                         | u_rom/led_addr_reg[0][1]                                                                                            | u_decode/reset                                                                                                               |                5 |              8 |         1.60 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     | u_upg/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                              |                1 |              8 |         8.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     |                                                                                                                     | u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |         2.67 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     | u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |         2.67 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     | u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                              |                1 |              8 |         8.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     | u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst                                                                                                                      |                4 |              8 |         2.00 |
|  u_upg/inst/upg_inst/rdStat_BUFG                             | u_upg/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst                                                                                                                      |                4 |              9 |         2.25 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     | u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst                                                                                                                      |                2 |             10 |         5.00 |
| ~u_seg_led/count[3]                                          |                                                                                                                     | u_decode/reset                                                                                                               |                9 |             15 |         1.67 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     | u_upg/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                      |                4 |             16 |         4.00 |
|  u_clk/inst/clk_out1                                         | u_rom/led_addr_reg[0][0]                                                                                            | u_decode/reset                                                                                                               |                9 |             16 |         1.78 |
| ~u_clk/inst/clk_out1                                         | u_rom/switch_addr_reg[0][0]                                                                                         | u_decode/reset                                                                                                               |                3 |             16 |         5.33 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     | u_upg/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                      |                5 |             16 |         3.20 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     |                                                                                                                     |                                                                                                                              |                7 |             20 |         2.86 |
| ~u_clk/inst/clk_out1                                         |                                                                                                                     | u_decode/reset                                                                                                               |               12 |             26 |         2.17 |
|  clock_IBUF_BUFG                                             |                                                                                                                     | u_decode/reset                                                                                                               |                6 |             28 |         4.67 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[4][31]_i_1_n_0                                                                                   | u_decode/reset                                                                                                               |               12 |             32 |         2.67 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[23][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               21 |             32 |         1.52 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[18][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               15 |             32 |         2.13 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[6][31]_i_1_n_0                                                                                   | u_decode/reset                                                                                                               |               19 |             32 |         1.68 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[30][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               21 |             32 |         1.52 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[22][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               19 |             32 |         1.68 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[5][31]_i_1_n_0                                                                                   | u_decode/reset                                                                                                               |               17 |             32 |         1.88 |
|  u_seg_ledn_0_3585_BUFG                                      |                                                                                                                     | u_decode/reset                                                                                                               |               20 |             32 |         1.60 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[28][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               12 |             32 |         2.67 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[10][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               13 |             32 |         2.46 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[11][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               11 |             32 |         2.91 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[2][31]_i_1_n_0                                                                                   | u_decode/reset                                                                                                               |               12 |             32 |         2.67 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[1][31]_i_1_n_0                                                                                   | u_decode/reset                                                                                                               |               12 |             32 |         2.67 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[25][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               13 |             32 |         2.46 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[29][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               14 |             32 |         2.29 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[8][31]_i_1_n_0                                                                                   | u_decode/reset                                                                                                               |               16 |             32 |         2.00 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[12][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               18 |             32 |         1.78 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[17][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |                9 |             32 |         3.56 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[14][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               16 |             32 |         2.00 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[31][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               20 |             32 |         1.60 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[24][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               16 |             32 |         2.00 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[20][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               11 |             32 |         2.91 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[16][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |                9 |             32 |         3.56 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[13][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               16 |             32 |         2.00 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[9][31]_i_1_n_0                                                                                   | u_decode/reset                                                                                                               |               19 |             32 |         1.68 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[7][31]_i_1_n_0                                                                                   | u_decode/reset                                                                                                               |               20 |             32 |         1.60 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[19][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               10 |             32 |         3.20 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[3][31]_i_1_n_0                                                                                   | u_decode/reset                                                                                                               |               11 |             32 |         2.91 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[15][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               21 |             32 |         1.52 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[21][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               10 |             32 |         3.20 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[26][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               15 |             32 |         2.13 |
|  u_clk/inst/clk_out1                                         | u_decode/registers                                                                                                  | u_decode/reset                                                                                                               |               14 |             32 |         2.29 |
|  u_clk/inst/clk_out1                                         | u_decode/registers[27][31]_i_1_n_0                                                                                  | u_decode/reset                                                                                                               |               11 |             32 |         2.91 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG                     |                                                                                                                     | upg_rst                                                                                                                      |               14 |             33 |         2.36 |
|  u_upg/inst/upg_inst/rdStat_BUFG                             | u_upg/inst/upg_inst/byte_num                                                                                        | upg_rst                                                                                                                      |                9 |             36 |         4.00 |
|  u_upg/inst/upg_inst/rdStat_BUFG                             | u_upg/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | upg_rst                                                                                                                      |               16 |             47 |         2.94 |
|  u_upg/inst/upg_inst/rdStat_BUFG                             | u_upg/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst                                                                                                                      |               13 |             49 |         3.77 |
|  u_upg/inst/upg_inst/rdStat_BUFG                             | u_upg/inst/upg_inst/byte_cnt                                                                                        | upg_rst                                                                                                                      |               15 |             56 |         3.73 |
+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


