{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670937738039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670937738040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 21:22:17 2022 " "Processing started: Tue Dec 13 21:22:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670937738040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670937738040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tft_rom_pic -c tft_rom_pic " "Command: quartus_map --read_settings_files=on --write_settings_files=off tft_rom_pic -c tft_rom_pic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670937738040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1670937738509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_pic/rom_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_pic/rom_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pic " "Found entity 1: rom_pic" {  } { { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670937738573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670937738573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/tft_rom_pic/rtl/tft_rom_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/tft_rom_pic/rtl/tft_rom_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tft_rom_pic " "Found entity 1: tft_rom_pic" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670937738576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670937738576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/tft_rom_pic/rtl/tft_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/tft_rom_pic/rtl/tft_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tft_pic " "Found entity 1: tft_pic" {  } { { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670937738582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670937738582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/tft_rom_pic/rtl/tft_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/tft_rom_pic/rtl/tft_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tft_ctrl " "Found entity 1: tft_ctrl" {  } { { "../rtl/tft_ctrl.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670937738586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670937738586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/vga_clk/vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/vga_clk/vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "ip_core/vga_clk/vga_clk.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/vga_clk/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670937738590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670937738590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_clk tft_pic.v(89) " "Verilog HDL Implicit Net warning at tft_pic.v(89): created implicit net for \"vga_clk\"" {  } { { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937738590 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tft_rom_pic " "Elaborating entity \"tft_rom_pic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670937738651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ctrl tft_ctrl:tft_ctrl_inst " "Elaborating entity \"tft_ctrl\" for hierarchy \"tft_ctrl:tft_ctrl_inst\"" {  } { { "../rtl/tft_rom_pic.v" "tft_ctrl_inst" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_pic tft_pic:tft_pic_inst " "Elaborating entity \"tft_pic\" for hierarchy \"tft_pic:tft_pic_inst\"" {  } { { "../rtl/tft_rom_pic.v" "tft_pic_inst" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pic tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst " "Elaborating entity \"rom_pic\" for hierarchy \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\"" {  } { { "../rtl/tft_pic.v" "rom_pic_inst" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_pic/rom_pic.v" "altsyncram_component" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937738734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../matlab/image.mif " "Parameter \"init_file\" = \"../../../matlab/image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738735 ""}  } { { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1670937738735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7nb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7nb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7nb1 " "Found entity 1: altsyncram_7nb1" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670937738829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670937738829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7nb1 tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated " "Elaborating entity \"altsyncram_7nb1\" for hierarchy \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670937738912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670937738912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|decode_jsa:rden_decode " "Elaborating entity \"decode_jsa\" for hierarchy \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|decode_jsa:rden_decode\"" {  } { { "db/altsyncram_7nb1.tdf" "rden_decode" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670937738993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670937738993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_7nb1.tdf" "mux2" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937738994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_inst " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_inst\"" {  } { { "../rtl/tft_rom_pic.v" "vga_clk_inst" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_inst\|altpll:altpll_component\"" {  } { { "ip_core/vga_clk/vga_clk.v" "altpll_component" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/vga_clk/vga_clk.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_inst\|altpll:altpll_component\"" {  } { { "ip_core/vga_clk/vga_clk.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/vga_clk/vga_clk.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_inst\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739056 ""}  } { { "ip_core/vga_clk/vga_clk.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/vga_clk/vga_clk.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1670937739056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/vga_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670937739141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670937739141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_inst\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_inst\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670937739142 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a0 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a1 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a2 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a3 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a4 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a5 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a6 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a7 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a8 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a9 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a10 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a11 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a12 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a13 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a14 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a15 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a16 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a17 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a18 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a19 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a20 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 463 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a21 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a22 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a23 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a24 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 547 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a25 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a26 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a27 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a28 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a29 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a30 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 673 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a31 " "Synthesized away node \"tft_pic:tft_pic_inst\|rom_pic:rom_pic_inst\|altsyncram:altsyncram_component\|altsyncram_7nb1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_7nb1.tdf" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/altsyncram_7nb1.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/rom_pic/rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/rom_pic/rom_pic.v" 84 0 0 } } { "../rtl/tft_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_pic.v" 93 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937739241 "|tft_rom_pic|tft_pic:tft_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7nb1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1670937739241 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1670937739241 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[0\] GND " "Pin \"rgb\[0\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[1\] GND " "Pin \"rgb\[1\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[2\] GND " "Pin \"rgb\[2\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[3\] GND " "Pin \"rgb\[3\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[4\] GND " "Pin \"rgb\[4\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[5\] GND " "Pin \"rgb\[5\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[6\] GND " "Pin \"rgb\[6\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[7\] GND " "Pin \"rgb\[7\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[8\] GND " "Pin \"rgb\[8\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[9\] GND " "Pin \"rgb\[9\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[10\] GND " "Pin \"rgb\[10\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[11\] GND " "Pin \"rgb\[11\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[12\] GND " "Pin \"rgb\[12\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[13\] GND " "Pin \"rgb\[13\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[14\] GND " "Pin \"rgb\[14\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[15\] GND " "Pin \"rgb\[15\]\" is stuck at GND" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670937739651 "|tft_rom_pic|rgb[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1670937739651 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1670937739776 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1670937739909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670937740052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670937740052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670937740101 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670937740101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670937740101 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1670937740101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670937740101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670937740145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 21:22:20 2022 " "Processing ended: Tue Dec 13 21:22:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670937740145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670937740145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670937740145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670937740145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670937742407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670937742409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 21:22:21 2022 " "Processing started: Tue Dec 13 21:22:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670937742409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670937742409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tft_rom_pic -c tft_rom_pic " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tft_rom_pic -c tft_rom_pic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670937742410 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670937742556 ""}
{ "Info" "0" "" "Project  = tft_rom_pic" {  } {  } 0 0 "Project  = tft_rom_pic" 0 0 "Fitter" 0 0 1670937742556 ""}
{ "Info" "0" "" "Revision = tft_rom_pic" {  } {  } 0 0 "Revision = tft_rom_pic" 0 0 "Fitter" 0 0 1670937742556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670937742635 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tft_rom_pic EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"tft_rom_pic\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670937742700 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670937742756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670937742756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670937742757 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clk:vga_clk_inst\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clk:vga_clk_inst\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clk:vga_clk_inst\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 9 50 0 0 " "Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_inst\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clk_altpll.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/vga_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/tft_rom_pic/prj/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1670937742823 ""}  } { { "db/vga_clk_altpll.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/vga_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/code/workspace_FPGA/tft_rom_pic/prj/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1670937742823 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670937742844 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1670937743039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1670937743039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1670937743039 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670937743039 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/tft_rom_pic/prj/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670937743041 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/tft_rom_pic/prj/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670937743041 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/tft_rom_pic/prj/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670937743041 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/tft_rom_pic/prj/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670937743041 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/develop_tools/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/tft_rom_pic/prj/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670937743041 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670937743041 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670937743043 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tft_rom_pic.sdc " "Synopsys Design Constraints File file not found: 'tft_rom_pic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670937743670 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670937743671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670937743673 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1670937743673 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670937743674 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1670937743675 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670937743676 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk:vga_clk_inst\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_clk:vga_clk_inst\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1670937743688 ""}  } { { "db/vga_clk_altpll.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/vga_clk_altpll.v" 92 -1 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_clk:vga_clk_inst|altpll:altpll_component|vga_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/tft_rom_pic/prj/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670937743688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1670937743688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tft_bl~output " "Destination node tft_bl~output" {  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 10 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tft_bl~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/tft_rom_pic/prj/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1670937743688 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1670937743688 ""}  } { { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 4 0 0 } } { "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop_tools/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/code/workspace_FPGA/tft_rom_pic/prj/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670937743688 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670937744011 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670937744012 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670937744013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670937744014 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670937744015 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670937744016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670937744017 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670937744018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670937744018 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1670937744019 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670937744019 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clk:vga_clk_inst\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 clk\[0\] tft_clk~output " "PLL \"vga_clk:vga_clk_inst\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"tft_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clk_altpll.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/db/vga_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/vga_clk/vga_clk.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/prj/ip_core/vga_clk/vga_clk.v" 103 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 57 0 0 } } { "../rtl/tft_rom_pic.v" "" { Text "E:/code/workspace_FPGA/tft_rom_pic/rtl/tft_rom_pic.v" 9 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1670937744041 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670937744050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670937744754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670937744819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670937744827 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670937745045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670937745045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670937745350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "E:/code/workspace_FPGA/tft_rom_pic/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1670937745792 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670937745792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670937745860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1670937745861 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1670937745861 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670937745861 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1670937745871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670937745943 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670937746117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670937746174 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670937746409 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670937746791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/code/workspace_FPGA/tft_rom_pic/prj/output_files/tft_rom_pic.fit.smsg " "Generated suppressed messages file E:/code/workspace_FPGA/tft_rom_pic/prj/output_files/tft_rom_pic.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670937747250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5366 " "Peak virtual memory: 5366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670937747802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 21:22:27 2022 " "Processing ended: Tue Dec 13 21:22:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670937747802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670937747802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670937747802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670937747802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670937749632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670937749632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 21:22:29 2022 " "Processing started: Tue Dec 13 21:22:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670937749632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670937749632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tft_rom_pic -c tft_rom_pic " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tft_rom_pic -c tft_rom_pic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670937749633 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670937750439 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670937750464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670937750770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 21:22:30 2022 " "Processing ended: Tue Dec 13 21:22:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670937750770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670937750770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670937750770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670937750770 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670937751371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670937752963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670937752965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 21:22:32 2022 " "Processing started: Tue Dec 13 21:22:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670937752965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670937752965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tft_rom_pic -c tft_rom_pic " "Command: quartus_sta tft_rom_pic -c tft_rom_pic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670937752965 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1670937753105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1670937753262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1670937753263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1670937753335 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1670937753335 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tft_rom_pic.sdc " "Synopsys Design Constraints File file not found: 'tft_rom_pic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1670937753609 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1670937753611 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753612 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vga_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753612 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753612 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1670937753613 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1670937753613 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1670937753732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753733 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1670937753735 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1670937753747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 106.509 " "Worst-case setup slack is 106.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  106.509               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  106.509               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670937753767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.453               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670937753776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670937753783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670937753788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.934 " "Worst-case minimum pulse width slack is 9.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 sys_clk  " "    9.934               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.275               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.275               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937753790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670937753790 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1670937753837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1670937753863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1670937754179 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 106.737 " "Worst-case setup slack is 106.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  106.737               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  106.737               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670937754280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670937754289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670937754329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670937754334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.943 " "Worst-case minimum pulse width slack is 9.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 sys_clk  " "    9.943               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.273               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.273               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670937754346 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1670937754395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 108.993 " "Worst-case setup slack is 108.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  108.993               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  108.993               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670937754624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670937754630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670937754637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670937754641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.594 " "Worst-case minimum pulse width slack is 9.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 sys_clk  " "    9.594               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.352               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.352               0.000 vga_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670937754647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670937754647 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1670937755099 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1670937755100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670937755188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 21:22:35 2022 " "Processing ended: Tue Dec 13 21:22:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670937755188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670937755188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670937755188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670937755188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670937757093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670937757094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 21:22:36 2022 " "Processing started: Tue Dec 13 21:22:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670937757094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670937757094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tft_rom_pic -c tft_rom_pic " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tft_rom_pic -c tft_rom_pic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670937757094 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tft_rom_pic_8_1200mv_85c_slow.vo E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/ simulation " "Generated file tft_rom_pic_8_1200mv_85c_slow.vo in folder \"E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670937757806 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tft_rom_pic_8_1200mv_0c_slow.vo E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/ simulation " "Generated file tft_rom_pic_8_1200mv_0c_slow.vo in folder \"E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670937757840 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tft_rom_pic_min_1200mv_0c_fast.vo E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/ simulation " "Generated file tft_rom_pic_min_1200mv_0c_fast.vo in folder \"E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670937757882 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tft_rom_pic.vo E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/ simulation " "Generated file tft_rom_pic.vo in folder \"E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670937757926 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tft_rom_pic_8_1200mv_85c_v_slow.sdo E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/ simulation " "Generated file tft_rom_pic_8_1200mv_85c_v_slow.sdo in folder \"E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670937757951 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tft_rom_pic_8_1200mv_0c_v_slow.sdo E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/ simulation " "Generated file tft_rom_pic_8_1200mv_0c_v_slow.sdo in folder \"E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670937757976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tft_rom_pic_min_1200mv_0c_v_fast.sdo E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/ simulation " "Generated file tft_rom_pic_min_1200mv_0c_v_fast.sdo in folder \"E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670937758003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tft_rom_pic_v.sdo E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/ simulation " "Generated file tft_rom_pic_v.sdo in folder \"E:/code/workspace_FPGA/tft_rom_pic/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1670937758029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670937758088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 21:22:38 2022 " "Processing ended: Tue Dec 13 21:22:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670937758088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670937758088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670937758088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670937758088 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670937758703 ""}
