$date
	Thu Aug 22 12:02:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_simple_circuit $end
$var wire 1 ! D $end
$var wire 1 " E $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module M1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( C $end
$var wire 1 ! D $end
$var wire 1 " E $end
$var wire 1 ) w1 $end
$scope module G1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ) c $end
$upscope $end
$scope module G2 $end
$var wire 1 ( a $end
$var wire 1 " c $end
$upscope $end
$scope module G3 $end
$var wire 1 ) a $end
$var wire 1 " b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
1"
1!
$end
#20
0!
1%
1(
0"
#40
1!
0%
0(
1"
1$
1'
#60
0!
1%
1(
0"
#80
1!
0%
0(
1"
0$
0'
1#
1&
#100
0!
1%
1(
0"
#120
1!
1)
0%
0(
1"
1$
1'
#140
1%
1(
0"
