v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 40500 45500 1 0 0 lm324-1.sym
{
T 41325 45650 5 8 0 0 0 0 1
device=LM324
T 40500 45500 5 10 0 0 0 0 1
footprint=DIP14
T 41725 45950 5 10 0 0 0 0 1
slot=1
T 40700 46400 5 10 1 1 0 0 1
refdes=U101
}
C 40500 43900 1 0 0 lm324-1.sym
{
T 41325 44050 5 8 0 0 0 0 1
device=LM324
T 40500 43900 5 10 0 0 0 0 1
footprint=DIP14
T 41725 44350 5 10 0 0 0 0 1
slot=2
T 40700 44800 5 10 0 1 0 0 1
refdes=U102
}
C 40600 42300 1 0 0 lm324-1.sym
{
T 41425 42450 5 8 0 0 0 0 1
device=LM324
T 40600 42300 5 10 0 0 0 0 1
footprint=DIP14
T 41825 42750 5 10 0 0 0 0 1
slot=3
T 40800 43200 5 10 0 1 0 0 1
refdes=U103
}
C 40600 40700 1 0 0 lm324-1.sym
{
T 41425 40850 5 8 0 0 0 0 1
device=LM324
T 40600 40700 5 10 0 0 0 0 1
footprint=DIP14
T 41825 41150 5 10 0 0 0 0 1
slot=4
T 40800 41600 5 10 1 1 0 0 1
refdes=U104
}
C 52200 46400 1 270 1 4051-1.sym
{
T 55050 46700 5 10 0 0 90 2 1
device=4051
T 55250 46700 5 10 0 0 90 2 1
footprint=DIP16
T 54900 48100 5 10 1 1 270 0 1
refdes=U105
T 55450 46700 5 10 0 0 270 6 1
net=+5V:16
T 55650 46700 5 10 0 0 270 6 1
net=GND:8
T 55850 46700 5 10 0 0 270 6 1
net=GND:7
}
C 47700 46400 1 270 1 4051-1.sym
{
T 50550 46700 5 10 0 0 90 2 1
device=4051
T 50750 46700 5 10 0 0 90 2 1
footprint=DIP16
T 50400 48100 5 10 1 1 270 0 1
refdes=U106
T 51150 46700 5 10 0 0 270 6 1
net=GND:8
T 51350 46700 5 10 0 0 270 6 1
net=GND:7
T 50950 46700 5 10 0 0 270 6 1
net=+5V:16
}
N 54500 49700 54500 48400 4
N 53900 49700 53900 48400 4
N 54200 49700 54100 49700 4
N 54200 49700 54200 48400 4
N 53900 49700 53700 49700 4
N 53300 49700 53300 49600 4
N 53300 49600 53600 49600 4
N 53600 49600 53600 48400 4
N 52900 49700 52900 49500 4
N 52900 49500 53300 49500 4
N 53300 49500 53300 48400 4
N 52500 49700 52500 48800 4
N 52500 48800 53000 48800 4
N 53000 48800 53000 48400 4
N 52100 49700 52100 48600 4
N 52100 48600 52700 48600 4
N 52700 48600 52700 48400 4
N 51700 49700 51700 48400 4
N 51700 48400 52400 48400 4
N 53500 46400 53500 45500 4
N 49000 45500 53500 45500 4
N 49000 40800 49000 46400 4
C 44900 40700 1 0 0 resistor-2.sym
{
T 45300 41050 5 10 0 0 0 0 1
device=RESISTOR
T 44900 40700 5 10 0 0 0 0 1
footprint=ACY500
T 45100 41000 5 10 1 1 0 0 1
refdes=R101
}
C 44800 40500 1 0 0 gnd-1.sym
N 40200 42800 40600 42900 4
N 40200 41200 40600 41300 4
C 42700 48000 1 90 0 resistor-2.sym
{
T 42350 48400 5 10 0 1 90 0 1
device=RESISTOR
T 42700 48000 5 10 0 1 90 0 1
footprint=ACY500
T 42400 48200 5 10 1 1 90 0 1
refdes=R102
}
C 43100 48000 1 90 0 resistor-2.sym
{
T 42750 48400 5 10 0 0 90 0 1
device=RESISTOR
T 43100 48000 5 10 0 0 90 0 1
footprint=ACY500
T 42800 48200 5 10 1 1 90 0 1
refdes=R103
}
C 43500 48000 1 90 0 resistor-2.sym
{
T 43150 48400 5 10 0 0 90 0 1
device=RESISTOR
T 43500 48000 5 10 0 0 90 0 1
footprint=ACY500
T 43200 48200 5 10 1 1 90 0 1
refdes=R104
}
C 43900 48000 1 90 0 resistor-2.sym
{
T 43550 48400 5 10 0 0 90 0 1
device=RESISTOR
T 43900 48000 5 10 0 0 90 0 1
footprint=ACY500
T 43600 48200 5 10 1 1 90 0 1
refdes=R105
}
N 42600 48900 42600 49800 4
N 43000 48900 43000 49800 4
N 43400 48900 43400 49800 4
N 43800 48900 43800 49800 4
C 42700 47100 1 90 0 resistor-2.sym
{
T 42350 47500 5 10 0 0 90 0 1
device=RESISTOR
T 42700 47100 5 10 0 0 90 0 1
footprint=ACY500
T 42400 47300 5 10 1 1 90 0 1
refdes=R106
}
C 43100 47100 1 90 0 resistor-2.sym
{
T 42750 47500 5 10 0 0 90 0 1
device=RESISTOR
T 43100 47100 5 10 0 0 90 0 1
footprint=ACY500
T 42800 47300 5 10 1 1 90 0 1
refdes=R107
}
C 43500 47100 1 90 0 resistor-2.sym
{
T 43150 47500 5 10 0 0 90 0 1
device=RESISTOR
T 43500 47100 5 10 0 0 90 0 1
footprint=ACY500
T 43200 47300 5 10 1 1 90 0 1
refdes=R108
}
C 43900 47100 1 90 0 resistor-2.sym
{
T 43550 47500 5 10 0 0 90 0 1
device=RESISTOR
T 43900 47100 5 10 0 0 90 0 1
footprint=ACY500
T 43600 47300 5 10 1 1 90 0 1
refdes=R109
}
C 46600 40700 1 0 0 resistor-2.sym
{
T 47000 41050 5 10 0 0 0 0 1
device=RESISTOR
T 46600 40700 5 10 0 0 0 0 1
footprint=ACY500
T 46800 41000 5 10 1 1 0 0 1
refdes=R110
}
N 42600 48000 42200 48000 4
N 42200 48000 42200 45400 4
N 43000 48000 42800 48000 4
N 40500 43500 42800 43500 4
N 40500 45400 40500 45700 4
N 43200 48000 43200 42200 4
N 40600 42200 40600 42500 4
N 43200 48000 43400 48000 4
N 43800 48000 43600 48000 4
N 40500 44500 40200 44400 4
N 40500 46100 40200 46000 4
N 40500 43500 40500 44100 4
N 40500 45400 42200 45400 4
N 40600 42200 43200 42200 4
N 42800 43500 42800 48000 4
N 43600 40400 43600 48000 4
N 43600 40400 40600 40400 4
N 40600 40400 40600 40900 4
N 42600 47100 42600 45900 4
N 41500 45900 44000 45900 4
N 43000 47100 43000 44300 4
N 41500 44300 44000 44300 4
N 43400 47100 43400 42700 4
N 41600 42700 44000 42700 4
N 43800 47100 43800 41100 4
N 43800 41100 41600 41100 4
N 44900 40200 40200 40100 4
N 40200 40100 40200 46000 4
T 50800 40800 9 10 1 0 0 0 1
Omeron LCD display signal Processor
T 50500 40400 9 10 1 0 0 0 1
bp.schm
T 54300 40400 9 10 1 0 0 0 1
5
T 54200 40100 9 10 1 0 0 0 1
Ravi Saripalli
C 44600 45800 1 0 0 7486-1.sym
{
T 45300 46700 5 10 0 0 0 0 1
device=7486
T 45300 48100 5 10 0 0 0 0 1
footprint=DIP14
T 45300 46900 5 10 0 0 0 0 1
slot=1
T 44900 46700 5 10 1 1 0 0 1
refdes=U107
T 45300 47300 5 10 0 0 0 0 1
slotdef=1:1,2,3
T 45300 47500 5 10 0 0 0 0 1
slotdef=2:5,6,4
T 45300 47700 5 10 0 0 0 0 1
slotdef=3:8,9,10
T 45300 47900 5 10 0 0 0 0 1
slotdef=4:12,13,11
T 45300 48500 5 10 0 0 0 0 1
net=+5V:14
}
N 44600 46100 44300 46100 4
N 44300 42000 44300 46100 4
N 44300 44700 44600 44700 4
N 44300 43400 44600 43400 4
N 44300 42000 44600 42000 4
C 44200 41700 1 0 0 gnd-1.sym
N 44000 45900 44000 46500 4
N 44000 46500 44600 46500 4
N 44000 44300 44000 45100 4
N 44000 45100 44600 45100 4
N 44000 42700 44000 43800 4
N 44000 43800 44600 43800 4
N 43800 42400 44600 42400 4
N 49400 46400 49400 45900 4
N 49400 45900 54800 45900 4
N 53900 45900 53900 46400 4
N 49700 46400 49700 46000 4
N 49700 46000 55900 46000 4
N 54200 46000 54200 46400 4
N 50000 46400 50000 46100 4
N 50000 46100 55400 46100 4
N 54500 46100 54500 46400 4
N 54800 45900 54800 45200 4
N 54800 45200 55900 45200 4
T 53200 47400 9 10 1 0 0 0 1
MUX -1
T 48600 47400 9 10 1 0 0 0 1
MUX -2
T 40400 46800 9 10 1 0 0 0 1
Differential OPAMP
T 44800 47000 9 10 1 0 0 0 1
XOR
T 49400 50700 9 10 1 0 0 0 1
LCD Display Drive  Header
T 55200 47600 9 10 1 0 0 0 1
To Onion
N 47900 44400 47900 46400 4
N 55900 44800 52400 44800 4
N 52400 44800 52400 46400 4
N 55900 44400 47900 44400 4
N 47500 40800 49000 40800 4
N 41000 46300 41600 46300 4
C 40900 45200 1 0 0 gnd-1.sym
{
T 41200 45250 5 10 0 0 0 0 1
net=GND:1
}
C 47200 49700 1 270 1 connector8-2.sym
{
T 50900 50400 5 10 1 1 90 8 1
refdes=CONN2
T 50850 50000 5 10 0 0 90 2 1
device=CONNECTOR_8
T 51050 50000 5 10 0 0 90 2 1
footprint=SIP8
T 51250 50000 5 10 0 0 90 2 1
author=Leon Kos
T 51450 50000 5 10 0 0 90 2 1
description=generic connector
T 51650 50000 5 10 0 0 90 2 1
numslots=0
}
C 44200 49800 1 90 0 connector4-2.sym
{
T 42100 50500 5 10 1 1 90 6 1
refdes=CONN1
T 42150 50100 5 10 0 0 90 0 1
device=CONNECTOR_4
T 41950 50100 5 10 0 0 90 0 1
footprint=SIP4
T 41750 50100 5 10 0 0 90 0 1
author=Leon Kos
T 41550 50100 5 10 0 0 90 0 1
description=generic connector
T 41350 50100 5 10 0 0 90 0 1
numslots=0
}
C 51300 49700 1 270 1 connector8-2.sym
{
T 55000 50400 5 10 1 1 90 8 1
refdes=CONN3
T 54950 50000 5 10 0 0 90 2 1
device=CONNECTOR_8
T 55150 50000 5 10 0 0 90 2 1
footprint=SIP8
T 55350 50000 5 10 0 0 90 2 1
author=Leon Kos
T 55550 50000 5 10 0 0 90 2 1
description=generic connector
T 55750 50000 5 10 0 0 90 2 1
numslots=0
}
C 55900 45600 1 180 1 connector8-2.sym
{
T 56600 41900 5 10 1 1 0 8 1
refdes=CONN4
T 56200 41950 5 10 0 0 0 2 1
device=CONNECTOR_8
T 56200 41750 5 10 0 0 0 2 1
footprint=SIP8
T 56200 41550 5 10 0 0 0 2 1
author=Leon Kos
T 56200 41350 5 10 0 0 0 2 1
description=generic connector
T 56200 41150 5 10 0 0 0 2 1
numslots=0
}
N 47600 49700 47600 48400 4
N 47600 48400 47900 48400 4
N 48000 49700 48000 48400 4
N 48000 48400 48200 48400 4
N 48400 49700 48400 48400 4
N 48400 48400 48500 48400 4
N 48800 49700 48800 48400 4
N 49200 49700 49200 48400 4
N 49200 48400 49100 48400 4
N 49600 49600 49400 49600 4
N 49400 49600 49400 48400 4
N 49600 49700 49600 49600 4
N 50000 49700 50000 48800 4
N 50000 48800 49700 48800 4
N 49700 48800 49700 48400 4
N 50400 49700 50400 48400 4
N 50400 48400 50000 48400 4
C 55900 49500 1 180 1 connector8-2.sym
{
T 56600 45800 5 10 1 1 0 8 1
refdes=CONN5
T 56200 45850 5 10 0 0 0 2 1
device=CONNECTOR_8
T 56200 45650 5 10 0 0 0 2 1
footprint=SIP8
T 56200 45450 5 10 0 0 0 2 1
author=Leon Kos
T 56200 45250 5 10 0 0 0 2 1
description=generic connector
T 56200 45050 5 10 0 0 0 2 1
numslots=0
}
N 55400 46100 55400 46700 4
N 55400 46700 55900 46700 4
C 55400 48000 1 0 0 gnd-1.sym
{
T 55700 48050 5 10 0 0 0 0 1
net=GND:1
}
N 55500 48300 55900 48300 4
N 55900 46000 55900 46300 4
C 45900 45800 1 0 0 4050-1.sym
{
T 47600 48500 5 10 0 0 0 0 1
slot=1
T 47600 47900 5 10 0 0 0 0 1
net=VDD:1
T 47600 45900 5 10 0 0 0 0 1
net=VSS:8
T 47600 46100 5 10 0 0 0 0 1
device=4050
T 47600 46300 5 10 0 0 0 0 1
footprint=DIP16
T 47600 46500 5 10 0 0 0 0 1
numslots=6
T 47600 46700 5 10 0 0 0 0 1
slotdef=1:3,2
T 47600 46900 5 10 0 0 0 0 1
slotdef=2:5,4
T 47600 47100 5 10 0 0 0 0 1
slotdef=3:7,6
T 47600 47300 5 10 0 0 0 0 1
slotdef=4:9,10
T 47600 47500 5 10 0 0 0 0 1
slotdef=5:11,12
T 47600 47700 5 10 0 0 0 0 1
slotdef=6:14,15
T 46200 46700 5 10 1 1 0 0 1
refdes=U111
T 47600 48100 5 10 0 0 0 0 1
description=6 buffers
T 47600 48300 5 10 0 0 0 0 1
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4050B_CNV_3.pdf
T 47600 47900 5 10 0 0 0 0 1
net=+3.3V:1
T 47600 45900 5 10 0 0 0 0 1
net=GND:8
}
C 45900 44400 1 0 0 4050-1.sym
{
T 47600 47100 5 10 0 0 0 0 1
slot=2
T 47600 46500 5 10 0 0 0 0 1
net=VDD:1
T 47600 44500 5 10 0 0 0 0 1
net=VSS:8
T 47600 44700 5 10 0 0 0 0 1
device=4050
T 47600 44900 5 10 0 0 0 0 1
footprint=DIP16
T 47600 45100 5 10 0 0 0 0 1
numslots=6
T 47600 45300 5 10 0 0 0 0 1
slotdef=1:3,2
T 47600 45500 5 10 0 0 0 0 1
slotdef=2:5,4
T 47600 45700 5 10 0 0 0 0 1
slotdef=3:7,6
T 47600 45900 5 10 0 0 0 0 1
slotdef=4:9,10
T 47600 46100 5 10 0 0 0 0 1
slotdef=5:11,12
T 47600 46300 5 10 0 0 0 0 1
slotdef=6:14,15
T 46200 45300 5 10 1 1 0 0 1
refdes=U112
T 47600 46700 5 10 0 0 0 0 1
description=6 buffers
T 47600 46900 5 10 0 0 0 0 1
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4050B_CNV_3.pdf
T 47600 46500 5 10 0 0 0 0 1
net=+3.3V:1
T 47600 44500 5 10 0 0 0 0 1
net=GND:8
}
N 45800 40800 46600 40800 4
C 45900 43100 1 0 0 4050-1.sym
{
T 47600 45800 5 10 0 0 0 0 1
slot=3
T 47600 45200 5 10 0 0 0 0 1
net=VDD:1
T 47600 43200 5 10 0 0 0 0 1
net=VSS:8
T 47600 43400 5 10 0 0 0 0 1
device=4050
T 47600 43600 5 10 0 0 0 0 1
footprint=DIP16
T 47600 43800 5 10 0 0 0 0 1
numslots=6
T 47600 44000 5 10 0 0 0 0 1
slotdef=1:3,2
T 47600 44200 5 10 0 0 0 0 1
slotdef=2:5,4
T 47600 44400 5 10 0 0 0 0 1
slotdef=3:7,6
T 47600 44600 5 10 0 0 0 0 1
slotdef=4:9,10
T 47600 44800 5 10 0 0 0 0 1
slotdef=5:11,12
T 47600 45000 5 10 0 0 0 0 1
slotdef=6:14,15
T 46200 44000 5 10 1 1 0 0 1
refdes=U113
T 47600 45400 5 10 0 0 0 0 1
description=6 buffers
T 47600 45600 5 10 0 0 0 0 1
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4050B_CNV_3.pdf
T 47600 45200 5 10 0 0 0 0 1
net=+3.3V:1
T 47600 43200 5 10 0 0 0 0 1
net=GND:8
}
C 45900 41700 1 0 0 4050-1.sym
{
T 47600 44400 5 10 0 0 0 0 1
slot=4
T 47600 43800 5 10 0 0 0 0 1
net=VDD:1
T 47600 41800 5 10 0 0 0 0 1
net=VSS:8
T 47600 42000 5 10 0 0 0 0 1
device=4050
T 47600 42200 5 10 0 0 0 0 1
footprint=DIP16
T 47600 42400 5 10 0 0 0 0 1
numslots=6
T 47600 42600 5 10 0 0 0 0 1
slotdef=1:3,2
T 47600 42800 5 10 0 0 0 0 1
slotdef=2:5,4
T 47600 43000 5 10 0 0 0 0 1
slotdef=3:7,6
T 47600 43200 5 10 0 0 0 0 1
slotdef=4:9,10
T 47600 43400 5 10 0 0 0 0 1
slotdef=5:11,12
T 47600 43600 5 10 0 0 0 0 1
slotdef=6:14,15
T 46200 42600 5 10 1 1 0 0 1
refdes=U114
T 47600 44000 5 10 0 0 0 0 1
description=6 buffers
T 47600 44200 5 10 0 0 0 0 1
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4050B_CNV_3.pdf
T 47600 43800 5 10 0 0 0 0 1
net=+3.3V:1
T 47600 41800 5 10 0 0 0 0 1
net=GND:8
}
T 46000 47100 9 10 1 0 0 0 1
BUF (3.3V VDD)
N 47500 42500 47500 46300 4
N 47500 42500 55900 42400 4
N 47300 42800 47300 44900 4
N 47300 42800 55900 42800 4
N 47100 44900 47300 44900 4
N 47100 43200 47100 43600 4
N 47100 43200 55900 43200 4
N 47100 42200 55000 42200 4
N 55000 42200 55000 43600 4
N 55000 43600 55900 43600 4
N 47100 46300 47500 46300 4
C 55200 48800 1 0 0 3.3V-plus-1.sym
{
T 55500 48800 5 8 0 0 0 0 1
net=+3.3V:1
}
C 55700 49100 1 0 0 5V-plus-1.sym
{
T 56000 49100 5 8 0 0 0 0 1
net=+5V:1
}
N 55400 48800 55400 48700 4
N 55400 48700 55900 48700 4
C 44600 44400 1 0 0 7486-1.sym
{
T 45300 45300 5 10 0 0 0 0 1
device=7486
T 45300 46700 5 10 0 0 0 0 1
footprint=DIP14
T 45300 45500 5 10 0 0 0 0 1
slot=2
T 44900 45300 5 10 1 1 0 0 1
refdes=U108
T 45300 45900 5 10 0 0 0 0 1
slotdef=1:1,2,3
T 45300 46100 5 10 0 0 0 0 1
slotdef=2:5,6,4
T 45300 46300 5 10 0 0 0 0 1
slotdef=3:8,9,10
T 45300 46500 5 10 0 0 0 0 1
slotdef=4:12,13,11
T 45300 47100 5 10 0 0 0 0 1
net=+5V:14
}
C 44600 43100 1 0 0 7486-1.sym
{
T 45300 44000 5 10 0 0 0 0 1
device=7486
T 45300 45400 5 10 0 0 0 0 1
footprint=DIP14
T 45300 44200 5 10 0 0 0 0 1
slot=3
T 44900 44000 5 10 1 1 0 0 1
refdes=U109
T 45300 44600 5 10 0 0 0 0 1
slotdef=1:1,2,3
T 45300 44800 5 10 0 0 0 0 1
slotdef=2:5,6,4
T 45300 45000 5 10 0 0 0 0 1
slotdef=3:8,9,10
T 45300 45200 5 10 0 0 0 0 1
slotdef=4:12,13,11
T 45300 45800 5 10 0 0 0 0 1
net=+5V:14
}
C 44600 41700 1 0 0 7486-1.sym
{
T 45300 42600 5 10 0 0 0 0 1
device=7486
T 45300 44000 5 10 0 0 0 0 1
footprint=DIP14
T 45300 42800 5 10 0 0 0 0 1
slot=4
T 44900 42600 5 10 1 1 0 0 1
refdes=U110
T 45300 43200 5 10 0 0 0 0 1
slotdef=1:1,2,3
T 45300 43400 5 10 0 0 0 0 1
slotdef=2:5,6,4
T 45300 43600 5 10 0 0 0 0 1
slotdef=3:8,9,10
T 45300 43800 5 10 0 0 0 0 1
slotdef=4:12,13,11
T 45300 44400 5 10 0 0 0 0 1
net=+5V:14
}
C 51600 43300 1 0 0 4050-1.sym
{
T 53300 46000 5 10 0 0 0 0 1
slot=5
T 53300 45400 5 10 0 0 0 0 1
net=VDD:1
T 53300 43400 5 10 0 0 0 0 1
net=VSS:8
T 53300 43600 5 10 0 0 0 0 1
device=4050
T 53300 43800 5 10 0 0 0 0 1
footprint=DIP16
T 53300 44000 5 10 0 0 0 0 1
numslots=6
T 53300 44200 5 10 0 0 0 0 1
slotdef=1:3,2
T 53300 44400 5 10 0 0 0 0 1
slotdef=2:5,4
T 53300 44600 5 10 0 0 0 0 1
slotdef=3:7,6
T 53300 44800 5 10 0 0 0 0 1
slotdef=4:9,10
T 53300 45000 5 10 0 0 0 0 1
slotdef=5:11,12
T 53300 45200 5 10 0 0 0 0 1
slotdef=6:14,15
T 51900 44200 5 10 1 1 0 0 1
refdes=U115
T 53300 45600 5 10 0 0 0 0 1
description=6 buffers
T 53300 45800 5 10 0 0 0 0 1
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4050B_CNV_3.pdf
T 53300 45400 5 10 0 0 0 0 1
net=+3.3V:1
T 53300 43400 5 10 0 0 0 0 1
net=GND:8
}
N 52800 43800 55900 43800 4
N 55900 43800 55900 44000 4
C 50800 43700 1 0 0 input-1.sym
{
T 50800 44000 5 10 0 2 0 0 1
device=INPUT
}
C 41400 46300 1 0 0 5V-plus-1.sym
{
T 41700 46300 5 8 0 0 0 0 1
net=+5V:1
}
N 46200 40800 46200 40200 4
N 46200 40200 44900 40200 4
