Analysis & Synthesis report for FPU
Fri Jun 28 22:37:57 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: BUSMUX:inst3
 13. Parameter Settings for User Entity Instance: LPM_DFF:inst
 14. Parameter Settings for User Entity Instance: LPM_DFF:inst8
 15. Parameter Settings for User Entity Instance: BUSMUX:inst10
 16. Parameter Settings for User Entity Instance: LPM_DFF:inst9
 17. Parameter Settings for User Entity Instance: adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component
 18. Parameter Settings for User Entity Instance: zero:inst5|lpm_constant:LPM_CONSTANT_component
 19. Parameter Settings for User Entity Instance: BUSMUX:inst6
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Jun 28 22:37:57 2024      ;
; Quartus II 64-Bit Version   ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name               ; FPU                                        ;
; Top-level Entity Name       ; unsigned_multiplier                        ;
; Family                      ; MAX V                                      ;
; Total logic elements        ; 59                                         ;
; Total pins                  ; 35                                         ;
; Total virtual pins          ; 0                                          ;
; UFM blocks                  ; 0 / 1 ( 0 % )                              ;
+-----------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                         ;
+----------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                     ; Setting             ; Default Value      ;
+----------------------------------------------------------------------------+---------------------+--------------------+
; Top-level entity name                                                      ; unsigned_multiplier ; FPU                ;
; Family name                                                                ; MAX V               ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                                ; Off                 ; Off                ;
; Restructure Multiplexers                                                   ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                ;
; Preserve fewer node names                                                  ; On                  ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                ; Auto               ;
; Safe State Machine                                                         ; Off                 ; Off                ;
; Extract Verilog State Machines                                             ; On                  ; On                 ;
; Extract VHDL State Machines                                                ; On                  ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                 ;
; Parallel Synthesis                                                         ; On                  ; On                 ;
; NOT Gate Push-Back                                                         ; On                  ; On                 ;
; Power-Up Don't Care                                                        ; On                  ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                ;
; Remove Duplicate Registers                                                 ; On                  ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                        ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                ;
; Optimization Technique                                                     ; Balanced            ; Balanced           ;
; Carry Chain Length                                                         ; 70                  ; 70                 ;
; Auto Carry Chains                                                          ; On                  ; On                 ;
; Auto Open-Drain Pins                                                       ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                  ; On                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                ;
; Auto Resource Sharing                                                      ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                ;
; Report Parameter Settings                                                  ; On                  ; On                 ;
; Report Source Assignments                                                  ; On                  ; On                 ;
; Report Connectivity Checks                                                 ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation ;
; HDL message level                                                          ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                ;
; Clock MUX Protection                                                       ; On                  ; On                 ;
; Block Design Naming                                                        ; Auto                ; Auto               ;
; Synthesis Effort                                                           ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto               ;
; Synthesis Seed                                                             ; 1                   ; 1                  ;
+----------------------------------------------------------------------------+---------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+---------+
; zero.v                           ; yes             ; User Wizard-Generated File         ; E:/altera/13.1/uni/CA/FPU/zero.v                                       ;         ;
; adder_16.v                       ; yes             ; User Wizard-Generated File         ; E:/altera/13.1/uni/CA/FPU/adder_16.v                                   ;         ;
; unsigned_multiplier.bdf          ; yes             ; User Block Diagram/Schematic File  ; E:/altera/13.1/uni/CA/FPU/unsigned_multiplier.bdf                      ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf             ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc          ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mux_78c.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/altera/13.1/uni/CA/FPU/db/mux_78c.tdf                               ;         ;
; lpm_dff.tdf                      ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; db/mux_88c.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/altera/13.1/uni/CA/FPU/db/mux_88c.tdf                               ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; addcore.tdf                      ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/addcore.tdf             ;         ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/a_csnbuffer.inc         ;         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; nor16.bdf                        ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/others/maxplus2/nor16.bdf             ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.tdf        ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 59    ;
;     -- Combinational with no register       ; 21    ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 38    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 5     ;
;     -- 3 input functions                    ; 35    ;
;     -- 2 input functions                    ; 19    ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 45    ;
;     -- arithmetic mode                      ; 14    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 15    ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 38    ;
; Total logic cells in carry chains           ; 15    ;
; I/O pins                                    ; 35    ;
; Maximum fan-out node                        ; start ;
; Maximum fan-out                             ; 40    ;
; Total fan-out                               ; 248   ;
; Average fan-out                             ; 2.64  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                          ; Library Name ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |unsigned_multiplier                      ; 59 (0)      ; 38           ; 0          ; 35   ; 0            ; 21 (0)       ; 0 (0)             ; 38 (0)           ; 15 (0)          ; 0 (0)      ; |unsigned_multiplier                                                                                         ; work         ;
;    |adder_16:inst11|                      ; 15 (0)      ; 0            ; 0          ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |unsigned_multiplier|adder_16:inst11                                                                         ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component| ; 15 (0)      ; 0            ; 0          ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |unsigned_multiplier|adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component                                       ; work         ;
;          |addcore:adder|                  ; 15 (0)      ; 0            ; 0          ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |unsigned_multiplier|adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component|addcore:adder                         ; work         ;
;             |a_csnbuffer:result_node|     ; 15 (15)     ; 0            ; 0          ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; 15 (15)         ; 0 (0)      ; |unsigned_multiplier|adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |busmux:inst3|                         ; 6 (0)       ; 0            ; 0          ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |unsigned_multiplier|busmux:inst3                                                                            ; work         ;
;       |lpm_mux:$00000|                    ; 6 (0)       ; 0            ; 0          ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |unsigned_multiplier|busmux:inst3|lpm_mux:$00000                                                             ; work         ;
;          |mux_78c:auto_generated|         ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |unsigned_multiplier|busmux:inst3|lpm_mux:$00000|mux_78c:auto_generated                                      ; work         ;
;    |lpm_dff:inst8|                        ; 15 (15)     ; 15           ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; 0 (0)           ; 0 (0)      ; |unsigned_multiplier|lpm_dff:inst8                                                                           ; work         ;
;    |lpm_dff:inst9|                        ; 16 (16)     ; 16           ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |unsigned_multiplier|lpm_dff:inst9                                                                           ; work         ;
;    |lpm_dff:inst|                         ; 7 (7)       ; 7            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |unsigned_multiplier|lpm_dff:inst                                                                            ; work         ;
+-------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+--------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+--------------------------------------+
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |unsigned_multiplier|zero:inst5      ; E:/altera/13.1/uni/CA/FPU/zero.v     ;
; Altera ; LPM_ADD_SUB  ; 13.1    ; N/A          ; N/A          ; |unsigned_multiplier|adder_16:inst11 ; E:/altera/13.1/uni/CA/FPU/adder_16.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; lpm_dff:inst8|dffs[0]                 ; Stuck at GND due to stuck port data_in ;
; lpm_dff:inst|dffs[7]                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 38    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |unsigned_multiplier|lpm_dff:inst9|dffs[7] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 41    ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_DFF:inst ;
+------------------------+-------+--------------------------+
; Parameter Name         ; Value ; Type                     ;
+------------------------+-------+--------------------------+
; LPM_WIDTH              ; 8     ; Untyped                  ;
; LPM_AVALUE             ; 0     ; Untyped                  ;
; LPM_SVALUE             ; 0     ; Untyped                  ;
; DEVICE_FAMILY          ; MAX V ; Untyped                  ;
; AUTO_CARRY_CHAINS      ; ON    ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS   ; OFF   ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS    ; ON    ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS ; OFF   ; IGNORE_CASCADE           ;
+------------------------+-------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_DFF:inst8 ;
+------------------------+-------+---------------------------+
; Parameter Name         ; Value ; Type                      ;
+------------------------+-------+---------------------------+
; LPM_WIDTH              ; 16    ; Untyped                   ;
; LPM_AVALUE             ; 0     ; Untyped                   ;
; LPM_SVALUE             ; 0     ; Untyped                   ;
; DEVICE_FAMILY          ; MAX V ; Untyped                   ;
; AUTO_CARRY_CHAINS      ; ON    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS   ; OFF   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS    ; ON    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS ; OFF   ; IGNORE_CASCADE            ;
+------------------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst10 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 16    ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_DFF:inst9 ;
+------------------------+-------+---------------------------+
; Parameter Name         ; Value ; Type                      ;
+------------------------+-------+---------------------------+
; LPM_WIDTH              ; 16    ; Untyped                   ;
; LPM_AVALUE             ; 0     ; Untyped                   ;
; LPM_SVALUE             ; 0     ; Untyped                   ;
; DEVICE_FAMILY          ; MAX V ; Untyped                   ;
; AUTO_CARRY_CHAINS      ; ON    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS   ; OFF   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS    ; ON    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS ; OFF   ; IGNORE_CASCADE            ;
+------------------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+---------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                    ;
+------------------------+-------------+---------------------------------------------------------+
; LPM_WIDTH              ; 16          ; Signed Integer                                          ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                      ;
; DEVICE_FAMILY          ; MAX V       ; Untyped                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                 ;
; STYLE                  ; FAST        ; Untyped                                                 ;
; CBXI_PARAMETER         ; add_sub_o5h ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                          ;
+------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zero:inst5|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                ;
+--------------------+------------------+-----------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                      ;
; LPM_CVALUE         ; 0                ; Signed Integer                                      ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                             ;
; CBXI_PARAMETER     ; lpm_constant_qf6 ; Untyped                                             ;
+--------------------+------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst6 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 16    ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jun 28 22:37:56 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU
Warning (125092): Tcl Script File lpm_add_sub5.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_add_sub5.qip
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file fpu.bdf
    Info (12023): Found entity 1: FPU
Info (12021): Found 1 design units, including 1 entities, in source file unsigned_multiplier_4.bdf
    Info (12023): Found entity 1: unsigned_multiplier_4
Info (12021): Found 1 design units, including 1 entities, in source file zero.v
    Info (12023): Found entity 1: zero
Info (12021): Found 1 design units, including 1 entities, in source file man_zero_compare.v
    Info (12023): Found entity 1: man_zero_compare
Info (12021): Found 1 design units, including 1 entities, in source file man_shifter.v
    Info (12023): Found entity 1: man_shifter
Info (12021): Found 1 design units, including 1 entities, in source file man_add_sub.v
    Info (12023): Found entity 1: man_add_sub
Info (12021): Found 1 design units, including 1 entities, in source file lpm_compare0.v
    Info (12023): Found entity 1: lpm_compare0
Info (12021): Found 1 design units, including 1 entities, in source file incrementor.v
    Info (12023): Found entity 1: incrementor
Info (12021): Found 1 design units, including 1 entities, in source file exp_subtractor.v
    Info (12023): Found entity 1: exp_subtractor
Info (12021): Found 1 design units, including 1 entities, in source file exp_incrementor.v
    Info (12023): Found entity 1: exp_incrementor
Info (12021): Found 1 design units, including 1 entities, in source file less_than.v
    Info (12023): Found entity 1: less_than
Info (12021): Found 1 design units, including 1 entities, in source file fp_separator.bdf
    Info (12023): Found entity 1: fp_separator
Info (12021): Found 1 design units, including 1 entities, in source file nan.v
    Info (12023): Found entity 1: nan
Info (12021): Found 1 design units, including 1 entities, in source file fp_add_sub.bdf
    Info (12023): Found entity 1: fp_add_sub
Info (12021): Found 1 design units, including 1 entities, in source file infinity.v
    Info (12023): Found entity 1: infinity
Info (12021): Found 1 design units, including 1 entities, in source file lpm_add0.v
    Info (12023): Found entity 1: lpm_add0
Info (12021): Found 1 design units, including 1 entities, in source file zero_compare.v
    Info (12023): Found entity 1: zero_compare
Info (12021): Found 1 design units, including 1 entities, in source file four_compare.v
    Info (12023): Found entity 1: four_compare
Info (12021): Found 1 design units, including 1 entities, in source file sub_four.v
    Info (12023): Found entity 1: sub_four
Info (12021): Found 1 design units, including 1 entities, in source file two_compare.v
    Info (12023): Found entity 1: two_compare
Info (12021): Found 1 design units, including 1 entities, in source file sub_two.v
    Info (12023): Found entity 1: sub_two
Info (12021): Found 1 design units, including 1 entities, in source file one_compare.v
    Info (12023): Found entity 1: one_compare
Info (12021): Found 1 design units, including 1 entities, in source file sub_one.v
    Info (12023): Found entity 1: sub_one
Info (12021): Found 1 design units, including 1 entities, in source file last_man_add.v
    Info (12023): Found entity 1: last_man_add
Info (12021): Found 1 design units, including 1 entities, in source file fp_mul.bdf
    Info (12023): Found entity 1: fp_mul
Info (12021): Found 1 design units, including 1 entities, in source file adder_16.v
    Info (12023): Found entity 1: adder_16
Info (12021): Found 1 design units, including 1 entities, in source file unsigned_multiplier.bdf
    Info (12023): Found entity 1: unsigned_multiplier
Info (12021): Found 1 design units, including 1 entities, in source file add_5.v
    Info (12023): Found entity 1: add_5
Info (12021): Found 1 design units, including 1 entities, in source file op_mux.v
    Info (12023): Found entity 1: op_mux
Info (12127): Elaborating entity "unsigned_multiplier" for the top level hierarchy
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst3"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst3"
Info (12133): Instantiated megafunction "BUSMUX:inst3" with the following parameter:
    Info (12134): Parameter "WIDTH" = "41"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst3|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst3|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_78c.tdf
    Info (12023): Found entity 1: mux_78c
Info (12128): Elaborating entity "mux_78c" for hierarchy "BUSMUX:inst3|lpm_mux:$00000|mux_78c:auto_generated"
Info (12128): Elaborating entity "LPM_DFF" for hierarchy "LPM_DFF:inst"
Info (12130): Elaborated megafunction instantiation "LPM_DFF:inst"
Info (12133): Instantiated megafunction "LPM_DFF:inst" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12128): Elaborating entity "LPM_DFF" for hierarchy "LPM_DFF:inst8"
Info (12130): Elaborated megafunction instantiation "LPM_DFF:inst8"
Info (12133): Instantiated megafunction "LPM_DFF:inst8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst10"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst10"
Info (12133): Instantiated megafunction "BUSMUX:inst10" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst10|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst10|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst10"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_88c.tdf
    Info (12023): Found entity 1: mux_88c
Info (12128): Elaborating entity "mux_88c" for hierarchy "BUSMUX:inst10|lpm_mux:$00000|mux_88c:auto_generated"
Info (12128): Elaborating entity "adder_16" for hierarchy "adder_16:inst11"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "16"
Info (12128): Elaborating entity "addcore" for hierarchy "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component|addcore:adder"
Info (12131): Elaborated megafunction instantiation "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component|addcore:adder", which is child of megafunction instantiation "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component"
Info (12128): Elaborating entity "a_csnbuffer" for hierarchy "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component|addcore:adder|a_csnbuffer:oflow_node"
Info (12131): Elaborated megafunction instantiation "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component"
Info (12128): Elaborating entity "a_csnbuffer" for hierarchy "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component|addcore:adder|a_csnbuffer:result_node"
Info (12131): Elaborated megafunction instantiation "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component"
Info (12128): Elaborating entity "altshift" for hierarchy "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component|altshift:result_ext_latency_ffs"
Info (12131): Elaborated megafunction instantiation "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component"
Info (12128): Elaborating entity "altshift" for hierarchy "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component|altshift:carry_ext_latency_ffs"
Info (12131): Elaborated megafunction instantiation "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "adder_16:inst11|lpm_add_sub:LPM_ADD_SUB_component"
Info (12128): Elaborating entity "NOR16" for hierarchy "NOR16:inst1"
Info (12130): Elaborated megafunction instantiation "NOR16:inst1"
Info (12128): Elaborating entity "zero" for hierarchy "zero:inst5"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "zero:inst5|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "zero:inst5|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "zero:inst5|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "8"
Info (21057): Implemented 94 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 59 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4615 megabytes
    Info: Processing ended: Fri Jun 28 22:37:57 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


