 
#ifndef __IRQSRCS_GFX_10_1_H__
#define __IRQSRCS_GFX_10_1_H__


#define GFX_10_1__SRCID__CP_RB_INTERRUPT_PKT				176		
#define GFX_10_1__SRCID__CP_GENERIC_INT					177		
#define GFX_10_1__SRCID__CP_IB1_INTERRUPT_PKT				177		
#define GFX_10_1__SRCID__CP_IB2_INTERRUPT_PKT				178		
#define GFX_10_1__SRCID__CP_PM4_PKT_RSVD_BIT_ERROR			180		
#define GFX_10_1__SRCID__CP_EOP_INTERRUPT				181		
#define GFX_10_1__SRCID__CP_BAD_OPCODE_ERROR				183		
#define GFX_10_1__SRCID__CP_PRIV_REG_FAULT				184		
#define GFX_10_1__SRCID__CP_PRIV_INSTR_FAULT				185		
#define GFX_10_1__SRCID__CP_WAIT_MEM_SEM_FAULT				186		
#define GFX_10_1__SRCID__CP_CTX_EMPTY_INTERRUPT				187		
#define GFX_10_1__SRCID__CP_CTX_BUSY_INTERRUPT				188		
#define GFX_10_1__SRCID__CP_ME_WAIT_REG_MEM_POLL_TIMEOUT		192		
#define GFX_10_1__SRCID__CP_SIG_INCOMPLETE				193		
#define GFX_10_1__SRCID__CP_PREEMPT_ACK					194		
#define GFX_10_1__SRCID__CP_GPF						195		
#define GFX_10_1__SRCID__CP_GDS_ALLOC_ERROR				196		
#define GFX_10_1__SRCID__CP_ECC_ERROR					197		
#define GFX_10_1__SRCID__CP_COMPUTE_QUERY_STATUS			199		
#define GFX_10_1__SRCID__CP_VM_DOORBELL					200		
#define GFX_10_1__SRCID__CP_FUE_ERROR					201		
#define GFX_10_1__SRCID__RLC_STRM_PERF_MONITOR_INTERRUPT		202		
#define GFX_10_1__SRCID__GRBM_RD_TIMEOUT_ERROR				232		
#define GFX_10_1__SRCID__GRBM_REG_GUI_IDLE				233		
#define GFX_10_1__SRCID__SQ_INTERRUPT_ID				239		

#endif
