Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'qb' [C:/Users/jorgemezacabrera/Desktop/cpu_design/cpu_design.srcs/sources_1/new/datapath.v:98]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'fwda' [C:/Users/jorgemezacabrera/Desktop/cpu_design/cpu_design.srcs/sources_1/new/datapath.v:105]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.immediate_extender
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Wb_Mux
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regrt_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_Mux
Compiling module xil_defaultlib.EXEMEM
Compiling module xil_defaultlib.DM_MWMEM
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.FwdA_Mux
Compiling module xil_defaultlib.FwdB_Mux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
