

================================================================
== Vitis HLS Report for 'dma_master_test_Pipeline_VITIS_LOOP_43_1'
================================================================
* Date:           Thu Apr 27 23:04:36 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dma-master-test
* Solution:       dma-master-test (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       94|      143|  0.940 us|  1.430 us|   94|  143|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_43_1  |       92|      141|        93|          1|          1|  1 ~ 50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 93


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 93
* Pipeline : 1
  Pipeline-0 : II = 1, D = 93, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 96 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp23"   --->   Operation 97 'read' 'tmp23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp22"   --->   Operation 98 'read' 'tmp22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp20"   --->   Operation 99 'read' 'tmp20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%pz_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %pz"   --->   Operation 100 'read' 'pz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%add2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add2"   --->   Operation 101 'read' 'add2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%py_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %py"   --->   Operation 102 'read' 'py_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%add1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add1"   --->   Operation 103 'read' 'add1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%add_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add"   --->   Operation 104 'read' 'add_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%px_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %px"   --->   Operation 105 'read' 'px_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp9"   --->   Operation 106 'read' 'tmp9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp4"   --->   Operation 107 'read' 'tmp4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%dz_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dz"   --->   Operation 108 'read' 'dz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dx"   --->   Operation 109 'read' 'dx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dy"   --->   Operation 110 'read' 'dy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp1"   --->   Operation 111 'read' 'tmp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln1"   --->   Operation 112 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %x"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%x_1 = load i31 %x" [dma-master-test.cpp:47]   --->   Operation 115 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_eq  i31 %x_1, i31 %trunc_ln1_read" [dma-master-test.cpp:43]   --->   Operation 116 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %x_1, i31 1" [dma-master-test.cpp:43]   --->   Operation 117 'add' 'add_ln43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.body.split, void %for.body157.preheader.exitStub" [dma-master-test.cpp:43]   --->   Operation 118 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i31 %x_1" [dma-master-test.cpp:47]   --->   Operation 119 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln47, i1 0" [dma-master-test.cpp:47]   --->   Operation 120 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.87ns)   --->   "%add_ln48 = add i7 %shl_ln, i7 3" [dma-master-test.cpp:48]   --->   Operation 121 'add' 'add_ln48' <Predicate = (!icmp_ln43)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %add_ln48" [dma-master-test.cpp:48]   --->   Operation 122 'zext' 'zext_ln48' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%buff_1_addr = getelementptr i32 %buff_1, i64 0, i64 %zext_ln48" [dma-master-test.cpp:49]   --->   Operation 123 'getelementptr' 'buff_1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (3.25ns)   --->   "%c = load i7 %buff_1_addr" [dma-master-test.cpp:49]   --->   Operation 124 'load' 'c' <Predicate = (!icmp_ln43)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_1 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln43 = store i31 %add_ln43, i31 %x" [dma-master-test.cpp:43]   --->   Operation 125 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body" [dma-master-test.cpp:43]   --->   Operation 126 'br' 'br_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 127 [1/2] (3.25ns)   --->   "%c = load i7 %buff_1_addr" [dma-master-test.cpp:49]   --->   Operation 127 'load' 'c' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 128 [4/4] (5.70ns)   --->   "%mul9 = fmul i32 %c, i32 2" [dma-master-test.cpp:60]   --->   Operation 128 'fmul' 'mul9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [4/4] (5.70ns)   --->   "%mul12 = fmul i32 %c, i32 %add1_read" [dma-master-test.cpp:68]   --->   Operation 129 'fmul' 'mul12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 130 [3/4] (5.70ns)   --->   "%mul9 = fmul i32 %c, i32 2" [dma-master-test.cpp:60]   --->   Operation 130 'fmul' 'mul9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [3/4] (5.70ns)   --->   "%mul12 = fmul i32 %c, i32 %add1_read" [dma-master-test.cpp:68]   --->   Operation 131 'fmul' 'mul12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 132 [1/1] (1.87ns)   --->   "%add_ln53 = add i7 %shl_ln, i7 4" [dma-master-test.cpp:53]   --->   Operation 132 'add' 'add_ln53' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i7 %add_ln53" [dma-master-test.cpp:53]   --->   Operation 133 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%buff_1_addr_1 = getelementptr i32 %buff_1, i64 0, i64 %zext_ln53" [dma-master-test.cpp:54]   --->   Operation 134 'getelementptr' 'buff_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [2/2] (3.25ns)   --->   "%h = load i7 %buff_1_addr_1" [dma-master-test.cpp:54]   --->   Operation 135 'load' 'h' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_5 : Operation 136 [2/4] (5.70ns)   --->   "%mul9 = fmul i32 %c, i32 2" [dma-master-test.cpp:60]   --->   Operation 136 'fmul' 'mul9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [2/4] (5.70ns)   --->   "%mul12 = fmul i32 %c, i32 %add1_read" [dma-master-test.cpp:68]   --->   Operation 137 'fmul' 'mul12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %zext_ln48" [dma-master-test.cpp:48]   --->   Operation 138 'getelementptr' 'buff_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [2/2] (3.25ns)   --->   "%b = load i7 %buff_addr" [dma-master-test.cpp:48]   --->   Operation 139 'load' 'b' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%buff_4_addr_1 = getelementptr i32 %buff_4, i64 0, i64 %zext_ln48" [dma-master-test.cpp:52]   --->   Operation 140 'getelementptr' 'buff_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [2/2] (3.25ns)   --->   "%f = load i7 %buff_4_addr_1" [dma-master-test.cpp:52]   --->   Operation 141 'load' 'f' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_6 : Operation 142 [1/2] (3.25ns)   --->   "%h = load i7 %buff_1_addr_1" [dma-master-test.cpp:54]   --->   Operation 142 'load' 'h' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_6 : Operation 143 [1/4] (5.70ns)   --->   "%mul9 = fmul i32 %c, i32 2" [dma-master-test.cpp:60]   --->   Operation 143 'fmul' 'mul9' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/4] (5.70ns)   --->   "%mul12 = fmul i32 %c, i32 %add1_read" [dma-master-test.cpp:68]   --->   Operation 144 'fmul' 'mul12' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 145 [1/2] (3.25ns)   --->   "%b = load i7 %buff_addr" [dma-master-test.cpp:48]   --->   Operation 145 'load' 'b' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_7 : Operation 146 [1/2] (3.25ns)   --->   "%f = load i7 %buff_4_addr_1" [dma-master-test.cpp:52]   --->   Operation 146 'load' 'f' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_7 : Operation 147 [4/4] (5.70ns)   --->   "%mul4 = fmul i32 %tmp9_read, i32 %h" [dma-master-test.cpp:63]   --->   Operation 147 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [4/4] (5.70ns)   --->   "%mul18 = fmul i32 %h, i32 %pz_read" [dma-master-test.cpp:73]   --->   Operation 148 'fmul' 'mul18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [4/4] (5.70ns)   --->   "%tmp18 = fmul i32 %pz_read, i32 %mul9" [dma-master-test.cpp:79]   --->   Operation 149 'fmul' 'tmp18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 150 [4/4] (5.70ns)   --->   "%mul8 = fmul i32 %b, i32 2" [dma-master-test.cpp:59]   --->   Operation 150 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [4/4] (5.70ns)   --->   "%tmp3 = fmul i32 %dx_read, i32 %dz_read" [dma-master-test.cpp:60]   --->   Operation 151 'fmul' 'tmp3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %f, i32 2" [dma-master-test.cpp:62]   --->   Operation 152 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [3/4] (5.70ns)   --->   "%mul4 = fmul i32 %tmp9_read, i32 %h" [dma-master-test.cpp:63]   --->   Operation 153 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [4/4] (5.70ns)   --->   "%mul11 = fmul i32 %b, i32 %add_read" [dma-master-test.cpp:67]   --->   Operation 154 'fmul' 'mul11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [4/4] (5.70ns)   --->   "%mul16 = fmul i32 %f, i32 %add2_read" [dma-master-test.cpp:71]   --->   Operation 155 'fmul' 'mul16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [3/4] (5.70ns)   --->   "%mul18 = fmul i32 %h, i32 %pz_read" [dma-master-test.cpp:73]   --->   Operation 156 'fmul' 'mul18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [3/4] (5.70ns)   --->   "%tmp18 = fmul i32 %pz_read, i32 %mul9" [dma-master-test.cpp:79]   --->   Operation 157 'fmul' 'tmp18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%buff_2_addr = getelementptr i32 %buff_2, i64 0, i64 %zext_ln48" [dma-master-test.cpp:50]   --->   Operation 158 'getelementptr' 'buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [2/2] (3.25ns)   --->   "%d = load i7 %buff_2_addr" [dma-master-test.cpp:50]   --->   Operation 159 'load' 'd' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%buff_2_addr_1 = getelementptr i32 %buff_2, i64 0, i64 %zext_ln53" [dma-master-test.cpp:55]   --->   Operation 160 'getelementptr' 'buff_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [2/2] (3.25ns)   --->   "%i = load i7 %buff_2_addr_1" [dma-master-test.cpp:55]   --->   Operation 161 'load' 'i' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_9 : Operation 162 [3/4] (5.70ns)   --->   "%mul8 = fmul i32 %b, i32 2" [dma-master-test.cpp:59]   --->   Operation 162 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [3/4] (5.70ns)   --->   "%tmp3 = fmul i32 %dx_read, i32 %dz_read" [dma-master-test.cpp:60]   --->   Operation 163 'fmul' 'tmp3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %f, i32 2" [dma-master-test.cpp:62]   --->   Operation 164 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [2/4] (5.70ns)   --->   "%mul4 = fmul i32 %tmp9_read, i32 %h" [dma-master-test.cpp:63]   --->   Operation 165 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [3/4] (5.70ns)   --->   "%mul11 = fmul i32 %b, i32 %add_read" [dma-master-test.cpp:67]   --->   Operation 166 'fmul' 'mul11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [3/4] (5.70ns)   --->   "%mul16 = fmul i32 %f, i32 %add2_read" [dma-master-test.cpp:71]   --->   Operation 167 'fmul' 'mul16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [2/4] (5.70ns)   --->   "%mul18 = fmul i32 %h, i32 %pz_read" [dma-master-test.cpp:73]   --->   Operation 168 'fmul' 'mul18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [2/4] (5.70ns)   --->   "%tmp18 = fmul i32 %pz_read, i32 %mul9" [dma-master-test.cpp:79]   --->   Operation 169 'fmul' 'tmp18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 170 [1/1] (1.87ns)   --->   "%add_ln47 = add i7 %shl_ln, i7 2" [dma-master-test.cpp:47]   --->   Operation 170 'add' 'add_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i7 %add_ln47" [dma-master-test.cpp:47]   --->   Operation 171 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%buff_4_addr = getelementptr i32 %buff_4, i64 0, i64 %zext_ln47" [dma-master-test.cpp:47]   --->   Operation 172 'getelementptr' 'buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [2/2] (3.25ns)   --->   "%a = load i7 %buff_4_addr" [dma-master-test.cpp:47]   --->   Operation 173 'load' 'a' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_10 : Operation 174 [1/2] (3.25ns)   --->   "%d = load i7 %buff_2_addr" [dma-master-test.cpp:50]   --->   Operation 174 'load' 'd' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%buff_3_addr = getelementptr i32 %buff_3, i64 0, i64 %zext_ln48" [dma-master-test.cpp:51]   --->   Operation 175 'getelementptr' 'buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [2/2] (3.25ns)   --->   "%e = load i7 %buff_3_addr" [dma-master-test.cpp:51]   --->   Operation 176 'load' 'e' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_10 : Operation 177 [1/2] (3.25ns)   --->   "%i = load i7 %buff_2_addr_1" [dma-master-test.cpp:55]   --->   Operation 177 'load' 'i' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_10 : Operation 178 [2/4] (5.70ns)   --->   "%mul8 = fmul i32 %b, i32 2" [dma-master-test.cpp:59]   --->   Operation 178 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [2/4] (5.70ns)   --->   "%tmp3 = fmul i32 %dx_read, i32 %dz_read" [dma-master-test.cpp:60]   --->   Operation 179 'fmul' 'tmp3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %f, i32 2" [dma-master-test.cpp:62]   --->   Operation 180 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/4] (5.70ns)   --->   "%mul4 = fmul i32 %tmp9_read, i32 %h" [dma-master-test.cpp:63]   --->   Operation 181 'fmul' 'mul4' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [2/4] (5.70ns)   --->   "%mul11 = fmul i32 %b, i32 %add_read" [dma-master-test.cpp:67]   --->   Operation 182 'fmul' 'mul11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [2/4] (5.70ns)   --->   "%mul16 = fmul i32 %f, i32 %add2_read" [dma-master-test.cpp:71]   --->   Operation 183 'fmul' 'mul16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/4] (5.70ns)   --->   "%mul18 = fmul i32 %h, i32 %pz_read" [dma-master-test.cpp:73]   --->   Operation 184 'fmul' 'mul18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/4] (5.70ns)   --->   "%tmp18 = fmul i32 %pz_read, i32 %mul9" [dma-master-test.cpp:79]   --->   Operation 185 'fmul' 'tmp18' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 186 [1/2] (3.25ns)   --->   "%a = load i7 %buff_4_addr" [dma-master-test.cpp:47]   --->   Operation 186 'load' 'a' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_11 : Operation 187 [1/2] (3.25ns)   --->   "%e = load i7 %buff_3_addr" [dma-master-test.cpp:51]   --->   Operation 187 'load' 'e' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_11 : Operation 188 [1/4] (5.70ns)   --->   "%mul8 = fmul i32 %b, i32 2" [dma-master-test.cpp:59]   --->   Operation 188 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/4] (5.70ns)   --->   "%tmp3 = fmul i32 %dx_read, i32 %dz_read" [dma-master-test.cpp:60]   --->   Operation 189 'fmul' 'tmp3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %f, i32 2" [dma-master-test.cpp:62]   --->   Operation 190 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [4/4] (5.70ns)   --->   "%tmp5 = fmul i32 %dy_read, i32 %dz_read" [dma-master-test.cpp:62]   --->   Operation 191 'fmul' 'tmp5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/4] (5.70ns)   --->   "%mul11 = fmul i32 %b, i32 %add_read" [dma-master-test.cpp:67]   --->   Operation 192 'fmul' 'mul11' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [4/4] (5.70ns)   --->   "%mul13 = fmul i32 %d, i32 %dx_read" [dma-master-test.cpp:69]   --->   Operation 193 'fmul' 'mul13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/4] (5.70ns)   --->   "%mul16 = fmul i32 %f, i32 %add2_read" [dma-master-test.cpp:71]   --->   Operation 194 'fmul' 'mul16' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [4/4] (5.70ns)   --->   "%mul19 = fmul i32 %dz_read, i32 %mul18" [dma-master-test.cpp:73]   --->   Operation 195 'fmul' 'mul19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [4/4] (5.70ns)   --->   "%mul20 = fmul i32 %i, i32 %dz_read" [dma-master-test.cpp:74]   --->   Operation 196 'fmul' 'mul20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [4/4] (5.70ns)   --->   "%mul23 = fmul i32 %tmp18, i32 %px_read" [dma-master-test.cpp:79]   --->   Operation 197 'fmul' 'mul23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [4/4] (5.70ns)   --->   "%mul24 = fmul i32 %tmp20_read, i32 %d" [dma-master-test.cpp:80]   --->   Operation 198 'fmul' 'mul24' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [4/4] (5.70ns)   --->   "%mul28 = fmul i32 %pz_read, i32 %mul18" [dma-master-test.cpp:84]   --->   Operation 199 'fmul' 'mul28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [4/4] (5.70ns)   --->   "%mul29 = fmul i32 %tmp23_read, i32 %i" [dma-master-test.cpp:85]   --->   Operation 200 'fmul' 'mul29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 201 [4/4] (5.70ns)   --->   "%mul7 = fmul i32 %tmp1_read, i32 %a" [dma-master-test.cpp:58]   --->   Operation 201 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [4/4] (5.70ns)   --->   "%tmp2 = fmul i32 %dy_read, i32 %mul8" [dma-master-test.cpp:59]   --->   Operation 202 'fmul' 'tmp2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp3, i32 %mul9" [dma-master-test.cpp:60]   --->   Operation 203 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp4_read, i32 %e" [dma-master-test.cpp:61]   --->   Operation 204 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [3/4] (5.70ns)   --->   "%tmp5 = fmul i32 %dy_read, i32 %dz_read" [dma-master-test.cpp:62]   --->   Operation 205 'fmul' 'tmp5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [4/4] (5.70ns)   --->   "%mul5 = fmul i32 %a, i32 %px_read" [dma-master-test.cpp:66]   --->   Operation 206 'fmul' 'mul5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [3/4] (5.70ns)   --->   "%mul13 = fmul i32 %d, i32 %dx_read" [dma-master-test.cpp:69]   --->   Operation 207 'fmul' 'mul13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [4/4] (5.70ns)   --->   "%mul14 = fmul i32 %e, i32 %py_read" [dma-master-test.cpp:70]   --->   Operation 208 'fmul' 'mul14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [3/4] (5.70ns)   --->   "%mul19 = fmul i32 %dz_read, i32 %mul18" [dma-master-test.cpp:73]   --->   Operation 209 'fmul' 'mul19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [3/4] (5.70ns)   --->   "%mul20 = fmul i32 %i, i32 %dz_read" [dma-master-test.cpp:74]   --->   Operation 210 'fmul' 'mul20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [4/4] (5.70ns)   --->   "%tmp17 = fmul i32 %py_read, i32 %mul8" [dma-master-test.cpp:78]   --->   Operation 211 'fmul' 'tmp17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [3/4] (5.70ns)   --->   "%mul23 = fmul i32 %tmp18, i32 %px_read" [dma-master-test.cpp:79]   --->   Operation 212 'fmul' 'mul23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 213 [3/4] (5.70ns)   --->   "%mul24 = fmul i32 %tmp20_read, i32 %d" [dma-master-test.cpp:80]   --->   Operation 213 'fmul' 'mul24' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 214 [4/4] (5.70ns)   --->   "%tmp19 = fmul i32 %pz_read, i32 %mul2" [dma-master-test.cpp:82]   --->   Operation 214 'fmul' 'tmp19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [3/4] (5.70ns)   --->   "%mul28 = fmul i32 %pz_read, i32 %mul18" [dma-master-test.cpp:84]   --->   Operation 215 'fmul' 'mul28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [3/4] (5.70ns)   --->   "%mul29 = fmul i32 %tmp23_read, i32 %i" [dma-master-test.cpp:85]   --->   Operation 216 'fmul' 'mul29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 217 [3/4] (5.70ns)   --->   "%mul7 = fmul i32 %tmp1_read, i32 %a" [dma-master-test.cpp:58]   --->   Operation 217 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [3/4] (5.70ns)   --->   "%tmp2 = fmul i32 %dy_read, i32 %mul8" [dma-master-test.cpp:59]   --->   Operation 218 'fmul' 'tmp2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp3, i32 %mul9" [dma-master-test.cpp:60]   --->   Operation 219 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp4_read, i32 %e" [dma-master-test.cpp:61]   --->   Operation 220 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [2/4] (5.70ns)   --->   "%tmp5 = fmul i32 %dy_read, i32 %dz_read" [dma-master-test.cpp:62]   --->   Operation 221 'fmul' 'tmp5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [3/4] (5.70ns)   --->   "%mul5 = fmul i32 %a, i32 %px_read" [dma-master-test.cpp:66]   --->   Operation 222 'fmul' 'mul5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [2/4] (5.70ns)   --->   "%mul13 = fmul i32 %d, i32 %dx_read" [dma-master-test.cpp:69]   --->   Operation 223 'fmul' 'mul13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [3/4] (5.70ns)   --->   "%mul14 = fmul i32 %e, i32 %py_read" [dma-master-test.cpp:70]   --->   Operation 224 'fmul' 'mul14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [2/4] (5.70ns)   --->   "%mul19 = fmul i32 %dz_read, i32 %mul18" [dma-master-test.cpp:73]   --->   Operation 225 'fmul' 'mul19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [2/4] (5.70ns)   --->   "%mul20 = fmul i32 %i, i32 %dz_read" [dma-master-test.cpp:74]   --->   Operation 226 'fmul' 'mul20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 227 [3/4] (5.70ns)   --->   "%tmp17 = fmul i32 %py_read, i32 %mul8" [dma-master-test.cpp:78]   --->   Operation 227 'fmul' 'tmp17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [2/4] (5.70ns)   --->   "%mul23 = fmul i32 %tmp18, i32 %px_read" [dma-master-test.cpp:79]   --->   Operation 228 'fmul' 'mul23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 229 [2/4] (5.70ns)   --->   "%mul24 = fmul i32 %tmp20_read, i32 %d" [dma-master-test.cpp:80]   --->   Operation 229 'fmul' 'mul24' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [3/4] (5.70ns)   --->   "%tmp19 = fmul i32 %pz_read, i32 %mul2" [dma-master-test.cpp:82]   --->   Operation 230 'fmul' 'tmp19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [2/4] (5.70ns)   --->   "%mul28 = fmul i32 %pz_read, i32 %mul18" [dma-master-test.cpp:84]   --->   Operation 231 'fmul' 'mul28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 232 [2/4] (5.70ns)   --->   "%mul29 = fmul i32 %tmp23_read, i32 %i" [dma-master-test.cpp:85]   --->   Operation 232 'fmul' 'mul29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%buff_addr_1 = getelementptr i32 %buff, i64 0, i64 %zext_ln53" [dma-master-test.cpp:53]   --->   Operation 233 'getelementptr' 'buff_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [2/2] (3.25ns)   --->   "%g = load i7 %buff_addr_1" [dma-master-test.cpp:53]   --->   Operation 234 'load' 'g' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_14 : Operation 235 [2/4] (5.70ns)   --->   "%mul7 = fmul i32 %tmp1_read, i32 %a" [dma-master-test.cpp:58]   --->   Operation 235 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [2/4] (5.70ns)   --->   "%tmp2 = fmul i32 %dy_read, i32 %mul8" [dma-master-test.cpp:59]   --->   Operation 236 'fmul' 'tmp2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp3, i32 %mul9" [dma-master-test.cpp:60]   --->   Operation 237 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp4_read, i32 %e" [dma-master-test.cpp:61]   --->   Operation 238 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/4] (5.70ns)   --->   "%tmp5 = fmul i32 %dy_read, i32 %dz_read" [dma-master-test.cpp:62]   --->   Operation 239 'fmul' 'tmp5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [2/4] (5.70ns)   --->   "%mul5 = fmul i32 %a, i32 %px_read" [dma-master-test.cpp:66]   --->   Operation 240 'fmul' 'mul5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/4] (5.70ns)   --->   "%mul13 = fmul i32 %d, i32 %dx_read" [dma-master-test.cpp:69]   --->   Operation 241 'fmul' 'mul13' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [2/4] (5.70ns)   --->   "%mul14 = fmul i32 %e, i32 %py_read" [dma-master-test.cpp:70]   --->   Operation 242 'fmul' 'mul14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/4] (5.70ns)   --->   "%mul19 = fmul i32 %dz_read, i32 %mul18" [dma-master-test.cpp:73]   --->   Operation 243 'fmul' 'mul19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/4] (5.70ns)   --->   "%mul20 = fmul i32 %i, i32 %dz_read" [dma-master-test.cpp:74]   --->   Operation 244 'fmul' 'mul20' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [2/4] (5.70ns)   --->   "%tmp17 = fmul i32 %py_read, i32 %mul8" [dma-master-test.cpp:78]   --->   Operation 245 'fmul' 'tmp17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [1/4] (5.70ns)   --->   "%mul23 = fmul i32 %tmp18, i32 %px_read" [dma-master-test.cpp:79]   --->   Operation 246 'fmul' 'mul23' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [1/4] (5.70ns)   --->   "%mul24 = fmul i32 %tmp20_read, i32 %d" [dma-master-test.cpp:80]   --->   Operation 247 'fmul' 'mul24' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [2/4] (5.70ns)   --->   "%tmp19 = fmul i32 %pz_read, i32 %mul2" [dma-master-test.cpp:82]   --->   Operation 248 'fmul' 'tmp19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [1/4] (5.70ns)   --->   "%mul28 = fmul i32 %pz_read, i32 %mul18" [dma-master-test.cpp:84]   --->   Operation 249 'fmul' 'mul28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/4] (5.70ns)   --->   "%mul29 = fmul i32 %tmp23_read, i32 %i" [dma-master-test.cpp:85]   --->   Operation 250 'fmul' 'mul29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 251 [1/2] (3.25ns)   --->   "%g = load i7 %buff_addr_1" [dma-master-test.cpp:53]   --->   Operation 251 'load' 'g' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_15 : Operation 252 [1/4] (5.70ns)   --->   "%mul7 = fmul i32 %tmp1_read, i32 %a" [dma-master-test.cpp:58]   --->   Operation 252 'fmul' 'mul7' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/4] (5.70ns)   --->   "%tmp2 = fmul i32 %dy_read, i32 %mul8" [dma-master-test.cpp:59]   --->   Operation 253 'fmul' 'tmp2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp3, i32 %mul9" [dma-master-test.cpp:60]   --->   Operation 254 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %tmp4_read, i32 %e" [dma-master-test.cpp:61]   --->   Operation 255 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [4/4] (5.70ns)   --->   "%mul3 = fmul i32 %tmp5, i32 %mul2" [dma-master-test.cpp:62]   --->   Operation 256 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/4] (5.70ns)   --->   "%mul5 = fmul i32 %a, i32 %px_read" [dma-master-test.cpp:66]   --->   Operation 257 'fmul' 'mul5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 258 [1/4] (5.70ns)   --->   "%mul14 = fmul i32 %e, i32 %py_read" [dma-master-test.cpp:70]   --->   Operation 258 'fmul' 'mul14' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [5/5] (7.25ns)   --->   "%tmp11 = fadd i32 %mul12, i32 %mul13" [dma-master-test.cpp:73]   --->   Operation 259 'fadd' 'tmp11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [5/5] (7.25ns)   --->   "%tmp14 = fadd i32 %mul19, i32 %mul20" [dma-master-test.cpp:73]   --->   Operation 260 'fadd' 'tmp14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [1/4] (5.70ns)   --->   "%tmp17 = fmul i32 %py_read, i32 %mul8" [dma-master-test.cpp:78]   --->   Operation 261 'fmul' 'tmp17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/4] (5.70ns)   --->   "%tmp19 = fmul i32 %pz_read, i32 %mul2" [dma-master-test.cpp:82]   --->   Operation 262 'fmul' 'tmp19' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 263 [5/5] (7.25ns)   --->   "%tmp24 = fadd i32 %mul23, i32 %mul24" [dma-master-test.cpp:85]   --->   Operation 263 'fadd' 'tmp24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 264 [5/5] (7.25ns)   --->   "%tmp28 = fadd i32 %mul28, i32 %mul29" [dma-master-test.cpp:85]   --->   Operation 264 'fadd' 'tmp28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 265 [4/4] (5.70ns)   --->   "%mul6 = fmul i32 %tmp2, i32 %dx_read" [dma-master-test.cpp:59]   --->   Operation 265 'fmul' 'mul6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 266 [3/4] (5.70ns)   --->   "%mul3 = fmul i32 %tmp5, i32 %mul2" [dma-master-test.cpp:62]   --->   Operation 266 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 267 [5/5] (7.25ns)   --->   "%tmp6 = fadd i32 %mul1, i32 %mul" [dma-master-test.cpp:62]   --->   Operation 267 'fadd' 'tmp6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [5/5] (7.25ns)   --->   "%tmp8 = fadd i32 %mul7, i32 %mul4" [dma-master-test.cpp:62]   --->   Operation 268 'fadd' 'tmp8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [4/4] (5.70ns)   --->   "%mul10 = fmul i32 %dx_read, i32 %mul5" [dma-master-test.cpp:66]   --->   Operation 269 'fmul' 'mul10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 270 [4/4] (5.70ns)   --->   "%mul15 = fmul i32 %dy_read, i32 %mul14" [dma-master-test.cpp:70]   --->   Operation 270 'fmul' 'mul15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [4/4] (5.70ns)   --->   "%mul17 = fmul i32 %g, i32 %dy_read" [dma-master-test.cpp:72]   --->   Operation 271 'fmul' 'mul17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [4/5] (7.25ns)   --->   "%tmp11 = fadd i32 %mul12, i32 %mul13" [dma-master-test.cpp:73]   --->   Operation 272 'fadd' 'tmp11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [4/5] (7.25ns)   --->   "%tmp14 = fadd i32 %mul19, i32 %mul20" [dma-master-test.cpp:73]   --->   Operation 273 'fadd' 'tmp14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [4/4] (5.70ns)   --->   "%mul21 = fmul i32 %px_read, i32 %mul5" [dma-master-test.cpp:77]   --->   Operation 274 'fmul' 'mul21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [4/4] (5.70ns)   --->   "%mul22 = fmul i32 %tmp17, i32 %px_read" [dma-master-test.cpp:78]   --->   Operation 275 'fmul' 'mul22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 276 [4/4] (5.70ns)   --->   "%mul25 = fmul i32 %py_read, i32 %mul14" [dma-master-test.cpp:81]   --->   Operation 276 'fmul' 'mul25' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [4/4] (5.70ns)   --->   "%mul26 = fmul i32 %tmp19, i32 %py_read" [dma-master-test.cpp:82]   --->   Operation 277 'fmul' 'mul26' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [4/4] (5.70ns)   --->   "%mul27 = fmul i32 %tmp22_read, i32 %g" [dma-master-test.cpp:83]   --->   Operation 278 'fmul' 'mul27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [4/5] (7.25ns)   --->   "%tmp24 = fadd i32 %mul23, i32 %mul24" [dma-master-test.cpp:85]   --->   Operation 279 'fadd' 'tmp24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [4/5] (7.25ns)   --->   "%tmp28 = fadd i32 %mul28, i32 %mul29" [dma-master-test.cpp:85]   --->   Operation 280 'fadd' 'tmp28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 281 [3/4] (5.70ns)   --->   "%mul6 = fmul i32 %tmp2, i32 %dx_read" [dma-master-test.cpp:59]   --->   Operation 281 'fmul' 'mul6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 282 [2/4] (5.70ns)   --->   "%mul3 = fmul i32 %tmp5, i32 %mul2" [dma-master-test.cpp:62]   --->   Operation 282 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 283 [4/5] (7.25ns)   --->   "%tmp6 = fadd i32 %mul1, i32 %mul" [dma-master-test.cpp:62]   --->   Operation 283 'fadd' 'tmp6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 284 [4/5] (7.25ns)   --->   "%tmp8 = fadd i32 %mul7, i32 %mul4" [dma-master-test.cpp:62]   --->   Operation 284 'fadd' 'tmp8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 285 [3/4] (5.70ns)   --->   "%mul10 = fmul i32 %dx_read, i32 %mul5" [dma-master-test.cpp:66]   --->   Operation 285 'fmul' 'mul10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 286 [3/4] (5.70ns)   --->   "%mul15 = fmul i32 %dy_read, i32 %mul14" [dma-master-test.cpp:70]   --->   Operation 286 'fmul' 'mul15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 287 [3/4] (5.70ns)   --->   "%mul17 = fmul i32 %g, i32 %dy_read" [dma-master-test.cpp:72]   --->   Operation 287 'fmul' 'mul17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 288 [3/5] (7.25ns)   --->   "%tmp11 = fadd i32 %mul12, i32 %mul13" [dma-master-test.cpp:73]   --->   Operation 288 'fadd' 'tmp11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [3/5] (7.25ns)   --->   "%tmp14 = fadd i32 %mul19, i32 %mul20" [dma-master-test.cpp:73]   --->   Operation 289 'fadd' 'tmp14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [3/4] (5.70ns)   --->   "%mul21 = fmul i32 %px_read, i32 %mul5" [dma-master-test.cpp:77]   --->   Operation 290 'fmul' 'mul21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 291 [3/4] (5.70ns)   --->   "%mul22 = fmul i32 %tmp17, i32 %px_read" [dma-master-test.cpp:78]   --->   Operation 291 'fmul' 'mul22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 292 [3/4] (5.70ns)   --->   "%mul25 = fmul i32 %py_read, i32 %mul14" [dma-master-test.cpp:81]   --->   Operation 292 'fmul' 'mul25' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 293 [3/4] (5.70ns)   --->   "%mul26 = fmul i32 %tmp19, i32 %py_read" [dma-master-test.cpp:82]   --->   Operation 293 'fmul' 'mul26' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [3/4] (5.70ns)   --->   "%mul27 = fmul i32 %tmp22_read, i32 %g" [dma-master-test.cpp:83]   --->   Operation 294 'fmul' 'mul27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 295 [3/5] (7.25ns)   --->   "%tmp24 = fadd i32 %mul23, i32 %mul24" [dma-master-test.cpp:85]   --->   Operation 295 'fadd' 'tmp24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 296 [3/5] (7.25ns)   --->   "%tmp28 = fadd i32 %mul28, i32 %mul29" [dma-master-test.cpp:85]   --->   Operation 296 'fadd' 'tmp28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%buff_3_addr_1 = getelementptr i32 %buff_3, i64 0, i64 %zext_ln53" [dma-master-test.cpp:56]   --->   Operation 297 'getelementptr' 'buff_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [2/2] (3.25ns)   --->   "%j = load i7 %buff_3_addr_1" [dma-master-test.cpp:56]   --->   Operation 298 'load' 'j' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_18 : Operation 299 [2/4] (5.70ns)   --->   "%mul6 = fmul i32 %tmp2, i32 %dx_read" [dma-master-test.cpp:59]   --->   Operation 299 'fmul' 'mul6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/4] (5.70ns)   --->   "%mul3 = fmul i32 %tmp5, i32 %mul2" [dma-master-test.cpp:62]   --->   Operation 300 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [3/5] (7.25ns)   --->   "%tmp6 = fadd i32 %mul1, i32 %mul" [dma-master-test.cpp:62]   --->   Operation 301 'fadd' 'tmp6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 302 [3/5] (7.25ns)   --->   "%tmp8 = fadd i32 %mul7, i32 %mul4" [dma-master-test.cpp:62]   --->   Operation 302 'fadd' 'tmp8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 303 [2/4] (5.70ns)   --->   "%mul10 = fmul i32 %dx_read, i32 %mul5" [dma-master-test.cpp:66]   --->   Operation 303 'fmul' 'mul10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 304 [2/4] (5.70ns)   --->   "%mul15 = fmul i32 %dy_read, i32 %mul14" [dma-master-test.cpp:70]   --->   Operation 304 'fmul' 'mul15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 305 [2/4] (5.70ns)   --->   "%mul17 = fmul i32 %g, i32 %dy_read" [dma-master-test.cpp:72]   --->   Operation 305 'fmul' 'mul17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [2/5] (7.25ns)   --->   "%tmp11 = fadd i32 %mul12, i32 %mul13" [dma-master-test.cpp:73]   --->   Operation 306 'fadd' 'tmp11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 307 [2/5] (7.25ns)   --->   "%tmp14 = fadd i32 %mul19, i32 %mul20" [dma-master-test.cpp:73]   --->   Operation 307 'fadd' 'tmp14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 308 [2/4] (5.70ns)   --->   "%mul21 = fmul i32 %px_read, i32 %mul5" [dma-master-test.cpp:77]   --->   Operation 308 'fmul' 'mul21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 309 [2/4] (5.70ns)   --->   "%mul22 = fmul i32 %tmp17, i32 %px_read" [dma-master-test.cpp:78]   --->   Operation 309 'fmul' 'mul22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [2/4] (5.70ns)   --->   "%mul25 = fmul i32 %py_read, i32 %mul14" [dma-master-test.cpp:81]   --->   Operation 310 'fmul' 'mul25' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 311 [2/4] (5.70ns)   --->   "%mul26 = fmul i32 %tmp19, i32 %py_read" [dma-master-test.cpp:82]   --->   Operation 311 'fmul' 'mul26' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 312 [2/4] (5.70ns)   --->   "%mul27 = fmul i32 %tmp22_read, i32 %g" [dma-master-test.cpp:83]   --->   Operation 312 'fmul' 'mul27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 313 [2/5] (7.25ns)   --->   "%tmp24 = fadd i32 %mul23, i32 %mul24" [dma-master-test.cpp:85]   --->   Operation 313 'fadd' 'tmp24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 314 [2/5] (7.25ns)   --->   "%tmp28 = fadd i32 %mul28, i32 %mul29" [dma-master-test.cpp:85]   --->   Operation 314 'fadd' 'tmp28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 315 [1/2] (3.25ns)   --->   "%j = load i7 %buff_3_addr_1" [dma-master-test.cpp:56]   --->   Operation 315 'load' 'j' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_19 : Operation 316 [1/4] (5.70ns)   --->   "%mul6 = fmul i32 %tmp2, i32 %dx_read" [dma-master-test.cpp:59]   --->   Operation 316 'fmul' 'mul6' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 317 [2/5] (7.25ns)   --->   "%tmp6 = fadd i32 %mul1, i32 %mul" [dma-master-test.cpp:62]   --->   Operation 317 'fadd' 'tmp6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 318 [2/5] (7.25ns)   --->   "%tmp8 = fadd i32 %mul7, i32 %mul4" [dma-master-test.cpp:62]   --->   Operation 318 'fadd' 'tmp8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 319 [1/4] (5.70ns)   --->   "%mul10 = fmul i32 %dx_read, i32 %mul5" [dma-master-test.cpp:66]   --->   Operation 319 'fmul' 'mul10' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [1/4] (5.70ns)   --->   "%mul15 = fmul i32 %dy_read, i32 %mul14" [dma-master-test.cpp:70]   --->   Operation 320 'fmul' 'mul15' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 321 [1/4] (5.70ns)   --->   "%mul17 = fmul i32 %g, i32 %dy_read" [dma-master-test.cpp:72]   --->   Operation 321 'fmul' 'mul17' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 322 [1/5] (7.25ns)   --->   "%tmp11 = fadd i32 %mul12, i32 %mul13" [dma-master-test.cpp:73]   --->   Operation 322 'fadd' 'tmp11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 323 [1/5] (7.25ns)   --->   "%tmp14 = fadd i32 %mul19, i32 %mul20" [dma-master-test.cpp:73]   --->   Operation 323 'fadd' 'tmp14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 324 [1/4] (5.70ns)   --->   "%mul21 = fmul i32 %px_read, i32 %mul5" [dma-master-test.cpp:77]   --->   Operation 324 'fmul' 'mul21' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [1/4] (5.70ns)   --->   "%mul22 = fmul i32 %tmp17, i32 %px_read" [dma-master-test.cpp:78]   --->   Operation 325 'fmul' 'mul22' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 326 [1/4] (5.70ns)   --->   "%mul25 = fmul i32 %py_read, i32 %mul14" [dma-master-test.cpp:81]   --->   Operation 326 'fmul' 'mul25' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 327 [1/4] (5.70ns)   --->   "%mul26 = fmul i32 %tmp19, i32 %py_read" [dma-master-test.cpp:82]   --->   Operation 327 'fmul' 'mul26' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 328 [1/4] (5.70ns)   --->   "%mul27 = fmul i32 %tmp22_read, i32 %g" [dma-master-test.cpp:83]   --->   Operation 328 'fmul' 'mul27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 329 [1/5] (7.25ns)   --->   "%tmp24 = fadd i32 %mul23, i32 %mul24" [dma-master-test.cpp:85]   --->   Operation 329 'fadd' 'tmp24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 330 [1/5] (7.25ns)   --->   "%tmp28 = fadd i32 %mul28, i32 %mul29" [dma-master-test.cpp:85]   --->   Operation 330 'fadd' 'tmp28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 331 [1/5] (7.25ns)   --->   "%tmp6 = fadd i32 %mul1, i32 %mul" [dma-master-test.cpp:62]   --->   Operation 331 'fadd' 'tmp6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 332 [1/5] (7.25ns)   --->   "%tmp8 = fadd i32 %mul7, i32 %mul4" [dma-master-test.cpp:62]   --->   Operation 332 'fadd' 'tmp8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 333 [5/5] (7.25ns)   --->   "%tmp10 = fadd i32 %mul10, i32 %mul11" [dma-master-test.cpp:73]   --->   Operation 333 'fadd' 'tmp10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 334 [5/5] (7.25ns)   --->   "%tmp13 = fadd i32 %mul15, i32 %mul16" [dma-master-test.cpp:73]   --->   Operation 334 'fadd' 'tmp13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 335 [5/5] (7.25ns)   --->   "%tmp15 = fadd i32 %tmp14, i32 %mul17" [dma-master-test.cpp:73]   --->   Operation 335 'fadd' 'tmp15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 336 [5/5] (7.25ns)   --->   "%tmp21 = fadd i32 %j, i32 %mul21" [dma-master-test.cpp:85]   --->   Operation 336 'fadd' 'tmp21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 337 [5/5] (7.25ns)   --->   "%tmp25 = fadd i32 %tmp24, i32 %mul22" [dma-master-test.cpp:85]   --->   Operation 337 'fadd' 'tmp25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 338 [5/5] (7.25ns)   --->   "%tmp27 = fadd i32 %mul25, i32 %mul26" [dma-master-test.cpp:85]   --->   Operation 338 'fadd' 'tmp27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [5/5] (7.25ns)   --->   "%tmp29 = fadd i32 %tmp28, i32 %mul27" [dma-master-test.cpp:85]   --->   Operation 339 'fadd' 'tmp29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 340 [5/5] (7.25ns)   --->   "%tmp = fadd i32 %tmp8, i32 %mul6" [dma-master-test.cpp:62]   --->   Operation 340 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 341 [5/5] (7.25ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul3" [dma-master-test.cpp:62]   --->   Operation 341 'fadd' 'tmp7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 342 [4/5] (7.25ns)   --->   "%tmp10 = fadd i32 %mul10, i32 %mul11" [dma-master-test.cpp:73]   --->   Operation 342 'fadd' 'tmp10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 343 [4/5] (7.25ns)   --->   "%tmp13 = fadd i32 %mul15, i32 %mul16" [dma-master-test.cpp:73]   --->   Operation 343 'fadd' 'tmp13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 344 [4/5] (7.25ns)   --->   "%tmp15 = fadd i32 %tmp14, i32 %mul17" [dma-master-test.cpp:73]   --->   Operation 344 'fadd' 'tmp15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 345 [4/5] (7.25ns)   --->   "%tmp21 = fadd i32 %j, i32 %mul21" [dma-master-test.cpp:85]   --->   Operation 345 'fadd' 'tmp21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 346 [4/5] (7.25ns)   --->   "%tmp25 = fadd i32 %tmp24, i32 %mul22" [dma-master-test.cpp:85]   --->   Operation 346 'fadd' 'tmp25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 347 [4/5] (7.25ns)   --->   "%tmp27 = fadd i32 %mul25, i32 %mul26" [dma-master-test.cpp:85]   --->   Operation 347 'fadd' 'tmp27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 348 [4/5] (7.25ns)   --->   "%tmp29 = fadd i32 %tmp28, i32 %mul27" [dma-master-test.cpp:85]   --->   Operation 348 'fadd' 'tmp29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 349 [4/5] (7.25ns)   --->   "%tmp = fadd i32 %tmp8, i32 %mul6" [dma-master-test.cpp:62]   --->   Operation 349 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 350 [4/5] (7.25ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul3" [dma-master-test.cpp:62]   --->   Operation 350 'fadd' 'tmp7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [3/5] (7.25ns)   --->   "%tmp10 = fadd i32 %mul10, i32 %mul11" [dma-master-test.cpp:73]   --->   Operation 351 'fadd' 'tmp10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 352 [3/5] (7.25ns)   --->   "%tmp13 = fadd i32 %mul15, i32 %mul16" [dma-master-test.cpp:73]   --->   Operation 352 'fadd' 'tmp13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 353 [3/5] (7.25ns)   --->   "%tmp15 = fadd i32 %tmp14, i32 %mul17" [dma-master-test.cpp:73]   --->   Operation 353 'fadd' 'tmp15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 354 [3/5] (7.25ns)   --->   "%tmp21 = fadd i32 %j, i32 %mul21" [dma-master-test.cpp:85]   --->   Operation 354 'fadd' 'tmp21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 355 [3/5] (7.25ns)   --->   "%tmp25 = fadd i32 %tmp24, i32 %mul22" [dma-master-test.cpp:85]   --->   Operation 355 'fadd' 'tmp25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 356 [3/5] (7.25ns)   --->   "%tmp27 = fadd i32 %mul25, i32 %mul26" [dma-master-test.cpp:85]   --->   Operation 356 'fadd' 'tmp27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 357 [3/5] (7.25ns)   --->   "%tmp29 = fadd i32 %tmp28, i32 %mul27" [dma-master-test.cpp:85]   --->   Operation 357 'fadd' 'tmp29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 358 [3/5] (7.25ns)   --->   "%tmp = fadd i32 %tmp8, i32 %mul6" [dma-master-test.cpp:62]   --->   Operation 358 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 359 [3/5] (7.25ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul3" [dma-master-test.cpp:62]   --->   Operation 359 'fadd' 'tmp7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 360 [2/5] (7.25ns)   --->   "%tmp10 = fadd i32 %mul10, i32 %mul11" [dma-master-test.cpp:73]   --->   Operation 360 'fadd' 'tmp10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 361 [2/5] (7.25ns)   --->   "%tmp13 = fadd i32 %mul15, i32 %mul16" [dma-master-test.cpp:73]   --->   Operation 361 'fadd' 'tmp13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 362 [2/5] (7.25ns)   --->   "%tmp15 = fadd i32 %tmp14, i32 %mul17" [dma-master-test.cpp:73]   --->   Operation 362 'fadd' 'tmp15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 363 [2/5] (7.25ns)   --->   "%tmp21 = fadd i32 %j, i32 %mul21" [dma-master-test.cpp:85]   --->   Operation 363 'fadd' 'tmp21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 364 [2/5] (7.25ns)   --->   "%tmp25 = fadd i32 %tmp24, i32 %mul22" [dma-master-test.cpp:85]   --->   Operation 364 'fadd' 'tmp25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 365 [2/5] (7.25ns)   --->   "%tmp27 = fadd i32 %mul25, i32 %mul26" [dma-master-test.cpp:85]   --->   Operation 365 'fadd' 'tmp27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 366 [2/5] (7.25ns)   --->   "%tmp29 = fadd i32 %tmp28, i32 %mul27" [dma-master-test.cpp:85]   --->   Operation 366 'fadd' 'tmp29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 367 [2/5] (7.25ns)   --->   "%tmp = fadd i32 %tmp8, i32 %mul6" [dma-master-test.cpp:62]   --->   Operation 367 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 368 [2/5] (7.25ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul3" [dma-master-test.cpp:62]   --->   Operation 368 'fadd' 'tmp7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 369 [1/5] (7.25ns)   --->   "%tmp10 = fadd i32 %mul10, i32 %mul11" [dma-master-test.cpp:73]   --->   Operation 369 'fadd' 'tmp10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 370 [1/5] (7.25ns)   --->   "%tmp13 = fadd i32 %mul15, i32 %mul16" [dma-master-test.cpp:73]   --->   Operation 370 'fadd' 'tmp13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 371 [1/5] (7.25ns)   --->   "%tmp15 = fadd i32 %tmp14, i32 %mul17" [dma-master-test.cpp:73]   --->   Operation 371 'fadd' 'tmp15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 372 [1/5] (7.25ns)   --->   "%tmp21 = fadd i32 %j, i32 %mul21" [dma-master-test.cpp:85]   --->   Operation 372 'fadd' 'tmp21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 373 [1/5] (7.25ns)   --->   "%tmp25 = fadd i32 %tmp24, i32 %mul22" [dma-master-test.cpp:85]   --->   Operation 373 'fadd' 'tmp25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 374 [1/5] (7.25ns)   --->   "%tmp27 = fadd i32 %mul25, i32 %mul26" [dma-master-test.cpp:85]   --->   Operation 374 'fadd' 'tmp27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 375 [1/5] (7.25ns)   --->   "%tmp29 = fadd i32 %tmp28, i32 %mul27" [dma-master-test.cpp:85]   --->   Operation 375 'fadd' 'tmp29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 376 [1/5] (7.25ns)   --->   "%tmp = fadd i32 %tmp8, i32 %mul6" [dma-master-test.cpp:62]   --->   Operation 376 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 377 [1/5] (7.25ns)   --->   "%tmp7 = fadd i32 %tmp6, i32 %mul3" [dma-master-test.cpp:62]   --->   Operation 377 'fadd' 'tmp7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [5/5] (7.25ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp10" [dma-master-test.cpp:73]   --->   Operation 378 'fadd' 'tmp12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 379 [5/5] (7.25ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %tmp13" [dma-master-test.cpp:73]   --->   Operation 379 'fadd' 'tmp16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 380 [5/5] (7.25ns)   --->   "%tmp26 = fadd i32 %tmp25, i32 %tmp21" [dma-master-test.cpp:85]   --->   Operation 380 'fadd' 'tmp26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 381 [5/5] (7.25ns)   --->   "%tmp30 = fadd i32 %tmp29, i32 %tmp27" [dma-master-test.cpp:85]   --->   Operation 381 'fadd' 'tmp30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 382 [5/5] (7.25ns)   --->   "%A = fadd i32 %tmp7, i32 %tmp" [dma-master-test.cpp:62]   --->   Operation 382 'fadd' 'A' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 383 [4/5] (7.25ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp10" [dma-master-test.cpp:73]   --->   Operation 383 'fadd' 'tmp12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 384 [4/5] (7.25ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %tmp13" [dma-master-test.cpp:73]   --->   Operation 384 'fadd' 'tmp16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 385 [4/5] (7.25ns)   --->   "%tmp26 = fadd i32 %tmp25, i32 %tmp21" [dma-master-test.cpp:85]   --->   Operation 385 'fadd' 'tmp26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 386 [4/5] (7.25ns)   --->   "%tmp30 = fadd i32 %tmp29, i32 %tmp27" [dma-master-test.cpp:85]   --->   Operation 386 'fadd' 'tmp30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 387 [4/5] (7.25ns)   --->   "%A = fadd i32 %tmp7, i32 %tmp" [dma-master-test.cpp:62]   --->   Operation 387 'fadd' 'A' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 388 [3/5] (7.25ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp10" [dma-master-test.cpp:73]   --->   Operation 388 'fadd' 'tmp12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 389 [3/5] (7.25ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %tmp13" [dma-master-test.cpp:73]   --->   Operation 389 'fadd' 'tmp16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 390 [3/5] (7.25ns)   --->   "%tmp26 = fadd i32 %tmp25, i32 %tmp21" [dma-master-test.cpp:85]   --->   Operation 390 'fadd' 'tmp26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 391 [3/5] (7.25ns)   --->   "%tmp30 = fadd i32 %tmp29, i32 %tmp27" [dma-master-test.cpp:85]   --->   Operation 391 'fadd' 'tmp30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 392 [3/5] (7.25ns)   --->   "%A = fadd i32 %tmp7, i32 %tmp" [dma-master-test.cpp:62]   --->   Operation 392 'fadd' 'A' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 393 [2/5] (7.25ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp10" [dma-master-test.cpp:73]   --->   Operation 393 'fadd' 'tmp12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 394 [2/5] (7.25ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %tmp13" [dma-master-test.cpp:73]   --->   Operation 394 'fadd' 'tmp16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 395 [2/5] (7.25ns)   --->   "%tmp26 = fadd i32 %tmp25, i32 %tmp21" [dma-master-test.cpp:85]   --->   Operation 395 'fadd' 'tmp26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 396 [2/5] (7.25ns)   --->   "%tmp30 = fadd i32 %tmp29, i32 %tmp27" [dma-master-test.cpp:85]   --->   Operation 396 'fadd' 'tmp30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 397 [2/5] (7.25ns)   --->   "%A = fadd i32 %tmp7, i32 %tmp" [dma-master-test.cpp:62]   --->   Operation 397 'fadd' 'A' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 398 [1/5] (7.25ns)   --->   "%tmp12 = fadd i32 %tmp11, i32 %tmp10" [dma-master-test.cpp:73]   --->   Operation 398 'fadd' 'tmp12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 399 [1/5] (7.25ns)   --->   "%tmp16 = fadd i32 %tmp15, i32 %tmp13" [dma-master-test.cpp:73]   --->   Operation 399 'fadd' 'tmp16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 400 [1/5] (7.25ns)   --->   "%tmp26 = fadd i32 %tmp25, i32 %tmp21" [dma-master-test.cpp:85]   --->   Operation 400 'fadd' 'tmp26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 401 [1/5] (7.25ns)   --->   "%tmp30 = fadd i32 %tmp29, i32 %tmp27" [dma-master-test.cpp:85]   --->   Operation 401 'fadd' 'tmp30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 402 [1/5] (7.25ns)   --->   "%A = fadd i32 %tmp7, i32 %tmp" [dma-master-test.cpp:62]   --->   Operation 402 'fadd' 'A' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 403 [5/5] (7.25ns)   --->   "%add3 = fadd i32 %tmp16, i32 %tmp12" [dma-master-test.cpp:73]   --->   Operation 403 'fadd' 'add3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 404 [5/5] (7.25ns)   --->   "%C = fadd i32 %tmp30, i32 %tmp26" [dma-master-test.cpp:85]   --->   Operation 404 'fadd' 'C' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 405 [4/5] (7.25ns)   --->   "%add3 = fadd i32 %tmp16, i32 %tmp12" [dma-master-test.cpp:73]   --->   Operation 405 'fadd' 'add3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 406 [4/5] (7.25ns)   --->   "%C = fadd i32 %tmp30, i32 %tmp26" [dma-master-test.cpp:85]   --->   Operation 406 'fadd' 'C' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 407 [2/2] (5.43ns)   --->   "%cmp = fcmp_oeq  i32 %A, i32 0" [dma-master-test.cpp:88]   --->   Operation 407 'fcmp' 'cmp' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 408 [3/5] (7.25ns)   --->   "%add3 = fadd i32 %tmp16, i32 %tmp12" [dma-master-test.cpp:73]   --->   Operation 408 'fadd' 'add3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 409 [3/5] (7.25ns)   --->   "%C = fadd i32 %tmp30, i32 %tmp26" [dma-master-test.cpp:85]   --->   Operation 409 'fadd' 'C' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 410 [1/2] (5.43ns)   --->   "%cmp = fcmp_oeq  i32 %A, i32 0" [dma-master-test.cpp:88]   --->   Operation 410 'fcmp' 'cmp' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %cmp, void %if.end, void %for.inc" [dma-master-test.cpp:88]   --->   Operation 411 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 412 'br' 'br_ln0' <Predicate = (!cmp)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 413 [2/5] (7.25ns)   --->   "%add3 = fadd i32 %tmp16, i32 %tmp12" [dma-master-test.cpp:73]   --->   Operation 413 'fadd' 'add3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 414 [2/5] (7.25ns)   --->   "%C = fadd i32 %tmp30, i32 %tmp26" [dma-master-test.cpp:85]   --->   Operation 414 'fadd' 'C' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 415 [1/5] (7.25ns)   --->   "%add3 = fadd i32 %tmp16, i32 %tmp12" [dma-master-test.cpp:73]   --->   Operation 415 'fadd' 'add3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 416 [1/5] (7.25ns)   --->   "%C = fadd i32 %tmp30, i32 %tmp26" [dma-master-test.cpp:85]   --->   Operation 416 'fadd' 'C' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.70>
ST_35 : Operation 417 [4/4] (5.70ns)   --->   "%B = fmul i32 %add3, i32 2" [dma-master-test.cpp:65]   --->   Operation 417 'fmul' 'B' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 418 [4/4] (5.70ns)   --->   "%tmp31 = fmul i32 %C, i32 4" [dma-master-test.cpp:92]   --->   Operation 418 'fmul' 'tmp31' <Predicate = (!cmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.70>
ST_36 : Operation 419 [3/4] (5.70ns)   --->   "%B = fmul i32 %add3, i32 2" [dma-master-test.cpp:65]   --->   Operation 419 'fmul' 'B' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 420 [3/4] (5.70ns)   --->   "%tmp31 = fmul i32 %C, i32 4" [dma-master-test.cpp:92]   --->   Operation 420 'fmul' 'tmp31' <Predicate = (!cmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.70>
ST_37 : Operation 421 [2/4] (5.70ns)   --->   "%B = fmul i32 %add3, i32 2" [dma-master-test.cpp:65]   --->   Operation 421 'fmul' 'B' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 422 [2/4] (5.70ns)   --->   "%tmp31 = fmul i32 %C, i32 4" [dma-master-test.cpp:92]   --->   Operation 422 'fmul' 'tmp31' <Predicate = (!cmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.70>
ST_38 : Operation 423 [1/4] (5.70ns)   --->   "%B = fmul i32 %add3, i32 2" [dma-master-test.cpp:65]   --->   Operation 423 'fmul' 'B' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 424 [1/4] (5.70ns)   --->   "%tmp31 = fmul i32 %C, i32 4" [dma-master-test.cpp:92]   --->   Operation 424 'fmul' 'tmp31' <Predicate = (!cmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.70>
ST_39 : Operation 425 [4/4] (5.70ns)   --->   "%mul30 = fmul i32 %B, i32 %B" [dma-master-test.cpp:92]   --->   Operation 425 'fmul' 'mul30' <Predicate = (!cmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 426 [4/4] (5.70ns)   --->   "%mul31 = fmul i32 %tmp31, i32 %A" [dma-master-test.cpp:92]   --->   Operation 426 'fmul' 'mul31' <Predicate = (!cmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.70>
ST_40 : Operation 427 [3/4] (5.70ns)   --->   "%mul30 = fmul i32 %B, i32 %B" [dma-master-test.cpp:92]   --->   Operation 427 'fmul' 'mul30' <Predicate = (!cmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 428 [3/4] (5.70ns)   --->   "%mul31 = fmul i32 %tmp31, i32 %A" [dma-master-test.cpp:92]   --->   Operation 428 'fmul' 'mul31' <Predicate = (!cmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.70>
ST_41 : Operation 429 [2/4] (5.70ns)   --->   "%mul30 = fmul i32 %B, i32 %B" [dma-master-test.cpp:92]   --->   Operation 429 'fmul' 'mul30' <Predicate = (!cmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 430 [2/4] (5.70ns)   --->   "%mul31 = fmul i32 %tmp31, i32 %A" [dma-master-test.cpp:92]   --->   Operation 430 'fmul' 'mul31' <Predicate = (!cmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.70>
ST_42 : Operation 431 [1/4] (5.70ns)   --->   "%mul30 = fmul i32 %B, i32 %B" [dma-master-test.cpp:92]   --->   Operation 431 'fmul' 'mul30' <Predicate = (!cmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 432 [1/4] (5.70ns)   --->   "%mul31 = fmul i32 %tmp31, i32 %A" [dma-master-test.cpp:92]   --->   Operation 432 'fmul' 'mul31' <Predicate = (!cmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 433 [5/5] (7.25ns)   --->   "%disc = fsub i32 %mul30, i32 %mul31" [dma-master-test.cpp:92]   --->   Operation 433 'fsub' 'disc' <Predicate = (!cmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 434 [4/5] (7.25ns)   --->   "%disc = fsub i32 %mul30, i32 %mul31" [dma-master-test.cpp:92]   --->   Operation 434 'fsub' 'disc' <Predicate = (!cmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 435 [3/5] (7.25ns)   --->   "%disc = fsub i32 %mul30, i32 %mul31" [dma-master-test.cpp:92]   --->   Operation 435 'fsub' 'disc' <Predicate = (!cmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 436 [2/5] (7.25ns)   --->   "%disc = fsub i32 %mul30, i32 %mul31" [dma-master-test.cpp:92]   --->   Operation 436 'fsub' 'disc' <Predicate = (!cmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 437 [1/5] (7.25ns)   --->   "%disc = fsub i32 %mul30, i32 %mul31" [dma-master-test.cpp:92]   --->   Operation 437 'fsub' 'disc' <Predicate = (!cmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.43>
ST_48 : Operation 438 [2/2] (5.43ns)   --->   "%cmp1 = fcmp_olt  i32 %disc, i32 0" [dma-master-test.cpp:94]   --->   Operation 438 'fcmp' 'cmp1' <Predicate = (!cmp)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.23>
ST_49 : Operation 439 [1/2] (5.43ns)   --->   "%cmp1 = fcmp_olt  i32 %disc, i32 0" [dma-master-test.cpp:94]   --->   Operation 439 'fcmp' 'cmp1' <Predicate = (!cmp)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %cmp1, void %if.end120, void %cleanup140" [dma-master-test.cpp:94]   --->   Operation 440 'br' 'br_ln94' <Predicate = (!cmp)> <Delay = 0.00>
ST_49 : Operation 441 [16/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 441 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup140"   --->   Operation 442 'br' 'br_ln0' <Predicate = (!cmp & !cmp1)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 6.23>
ST_50 : Operation 443 [15/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 443 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.23>
ST_51 : Operation 444 [14/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 444 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.23>
ST_52 : Operation 445 [13/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 445 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.23>
ST_53 : Operation 446 [12/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 446 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.23>
ST_54 : Operation 447 [11/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 447 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.23>
ST_55 : Operation 448 [10/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 448 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.23>
ST_56 : Operation 449 [9/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 449 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.23>
ST_57 : Operation 450 [8/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 450 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.23>
ST_58 : Operation 451 [7/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 451 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.23>
ST_59 : Operation 452 [6/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 452 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.23>
ST_60 : Operation 453 [5/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 453 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.23>
ST_61 : Operation 454 [4/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 454 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.23>
ST_62 : Operation 455 [3/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 455 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.23>
ST_63 : Operation 456 [2/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 456 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.23>
ST_64 : Operation 457 [1/16] (6.23ns)   --->   "%ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc" [D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464]   --->   Operation 457 'fsqrt' 'ds' <Predicate = (!cmp & !cmp1)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 458 [1/1] (0.00ns)   --->   "%bitcast_ln100 = bitcast i32 %B" [dma-master-test.cpp:100]   --->   Operation 458 'bitcast' 'bitcast_ln100' <Predicate = (!cmp & !cmp1)> <Delay = 0.00>
ST_64 : Operation 459 [1/1] (0.99ns)   --->   "%xor_ln100 = xor i32 %bitcast_ln100, i32 2147483648" [dma-master-test.cpp:100]   --->   Operation 459 'xor' 'xor_ln100' <Predicate = (!cmp & !cmp1)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln100_1 = bitcast i32 %xor_ln100" [dma-master-test.cpp:100]   --->   Operation 460 'bitcast' 'bitcast_ln100_1' <Predicate = (!cmp & !cmp1)> <Delay = 0.00>
ST_65 : Operation 461 [5/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln100_1, i32 %ds" [dma-master-test.cpp:100]   --->   Operation 461 'fsub' 'sub1' <Predicate = (!cmp & !cmp1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 462 [5/5] (7.25ns)   --->   "%add4 = fsub i32 %ds, i32 %B" [dma-master-test.cpp:101]   --->   Operation 462 'fsub' 'add4' <Predicate = (!cmp & !cmp1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 463 [4/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln100_1, i32 %ds" [dma-master-test.cpp:100]   --->   Operation 463 'fsub' 'sub1' <Predicate = (!cmp & !cmp1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 464 [4/4] (5.70ns)   --->   "%mul32 = fmul i32 %A, i32 2" [dma-master-test.cpp:100]   --->   Operation 464 'fmul' 'mul32' <Predicate = (!cmp & !cmp1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 465 [4/5] (7.25ns)   --->   "%add4 = fsub i32 %ds, i32 %B" [dma-master-test.cpp:101]   --->   Operation 465 'fsub' 'add4' <Predicate = (!cmp & !cmp1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 466 [3/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln100_1, i32 %ds" [dma-master-test.cpp:100]   --->   Operation 466 'fsub' 'sub1' <Predicate = (!cmp & !cmp1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 467 [3/4] (5.70ns)   --->   "%mul32 = fmul i32 %A, i32 2" [dma-master-test.cpp:100]   --->   Operation 467 'fmul' 'mul32' <Predicate = (!cmp & !cmp1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 468 [3/5] (7.25ns)   --->   "%add4 = fsub i32 %ds, i32 %B" [dma-master-test.cpp:101]   --->   Operation 468 'fsub' 'add4' <Predicate = (!cmp & !cmp1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 469 [2/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln100_1, i32 %ds" [dma-master-test.cpp:100]   --->   Operation 469 'fsub' 'sub1' <Predicate = (!cmp & !cmp1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 470 [2/4] (5.70ns)   --->   "%mul32 = fmul i32 %A, i32 2" [dma-master-test.cpp:100]   --->   Operation 470 'fmul' 'mul32' <Predicate = (!cmp & !cmp1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 471 [2/5] (7.25ns)   --->   "%add4 = fsub i32 %ds, i32 %B" [dma-master-test.cpp:101]   --->   Operation 471 'fsub' 'add4' <Predicate = (!cmp & !cmp1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 472 [1/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln100_1, i32 %ds" [dma-master-test.cpp:100]   --->   Operation 472 'fsub' 'sub1' <Predicate = (!cmp & !cmp1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 473 [1/4] (5.70ns)   --->   "%mul32 = fmul i32 %A, i32 2" [dma-master-test.cpp:100]   --->   Operation 473 'fmul' 'mul32' <Predicate = (!cmp & !cmp1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 474 [1/5] (7.25ns)   --->   "%add4 = fsub i32 %ds, i32 %B" [dma-master-test.cpp:101]   --->   Operation 474 'fsub' 'add4' <Predicate = (!cmp & !cmp1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.07>
ST_70 : Operation 475 [16/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 475 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 476 [16/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 476 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.07>
ST_71 : Operation 477 [15/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 477 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 478 [15/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 478 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.07>
ST_72 : Operation 479 [14/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 479 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 480 [14/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 480 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.07>
ST_73 : Operation 481 [13/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 481 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 482 [13/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 482 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.07>
ST_74 : Operation 483 [12/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 483 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 484 [12/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 484 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.07>
ST_75 : Operation 485 [11/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 485 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 486 [11/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 486 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.07>
ST_76 : Operation 487 [10/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 487 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 488 [10/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 488 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.07>
ST_77 : Operation 489 [9/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 489 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 490 [9/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 490 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.07>
ST_78 : Operation 491 [8/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 491 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 492 [8/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 492 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.07>
ST_79 : Operation 493 [7/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 493 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 494 [7/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 494 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.07>
ST_80 : Operation 495 [6/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 495 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 496 [6/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 496 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.07>
ST_81 : Operation 497 [5/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 497 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 498 [5/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 498 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.07>
ST_82 : Operation 499 [4/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 499 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 500 [4/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 500 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.07>
ST_83 : Operation 501 [3/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 501 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 502 [3/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 502 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.07>
ST_84 : Operation 503 [2/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 503 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 504 [2/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 504 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.07>
ST_85 : Operation 505 [1/16] (6.07ns)   --->   "%t0 = fdiv i32 %sub1, i32 %mul32" [dma-master-test.cpp:100]   --->   Operation 505 'fdiv' 't0' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 506 [1/16] (6.07ns)   --->   "%t1 = fdiv i32 %add4, i32 %mul32" [dma-master-test.cpp:101]   --->   Operation 506 'fdiv' 't1' <Predicate = (!cmp & !cmp1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.43>
ST_86 : Operation 507 [2/2] (4.43ns)   --->   "%conv = fpext i32 %t1" [dma-master-test.cpp:103]   --->   Operation 507 'fpext' 'conv' <Predicate = (!cmp & !cmp1)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 4.43>
ST_87 : Operation 508 [1/2] (4.43ns)   --->   "%conv = fpext i32 %t1" [dma-master-test.cpp:103]   --->   Operation 508 'fpext' 'conv' <Predicate = (!cmp & !cmp1)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.46>
ST_88 : Operation 509 [2/2] (5.46ns)   --->   "%cmp4 = fcmp_olt  i64 %conv, i64 0.0008" [dma-master-test.cpp:103]   --->   Operation 509 'dcmp' 'cmp4' <Predicate = (!cmp & !cmp1)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.46>
ST_89 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i31 %x_1" [dma-master-test.cpp:43]   --->   Operation 510 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 511 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [dma-master-test.cpp:44]   --->   Operation 511 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 512 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 50, i64 25" [dma-master-test.cpp:45]   --->   Operation 512 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 513 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [dma-master-test.cpp:40]   --->   Operation 513 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 514 [1/2] (5.46ns)   --->   "%cmp4 = fcmp_olt  i64 %conv, i64 0.0008" [dma-master-test.cpp:103]   --->   Operation 514 'dcmp' 'cmp4' <Predicate = (!cmp & !cmp1)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %cmp4, void %if.end130, void %cleanup" [dma-master-test.cpp:103]   --->   Operation 515 'br' 'br_ln103' <Predicate = (!cmp & !cmp1)> <Delay = 0.00>
ST_89 : Operation 516 [2/2] (4.43ns)   --->   "%conv1 = fpext i32 %t0" [dma-master-test.cpp:107]   --->   Operation 516 'fpext' 'conv1' <Predicate = (!cmp & !cmp1 & !cmp4)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 517 [1/1] (0.00ns)   --->   "%t_finals_addr = getelementptr i32 %t_finals, i64 0, i64 %zext_ln43" [dma-master-test.cpp:108]   --->   Operation 517 'getelementptr' 't_finals_addr' <Predicate = (!cmp & !cmp1 & !cmp4)> <Delay = 0.00>

State 90 <SV = 89> <Delay = 4.43>
ST_90 : Operation 518 [1/2] (4.43ns)   --->   "%conv1 = fpext i32 %t0" [dma-master-test.cpp:107]   --->   Operation 518 'fpext' 'conv1' <Predicate = (!cmp & !cmp1 & !cmp4)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.46>
ST_91 : Operation 519 [2/2] (5.46ns)   --->   "%cmp5 = fcmp_ogt  i64 %conv1, i64 0.0008" [dma-master-test.cpp:107]   --->   Operation 519 'dcmp' 'cmp5' <Predicate = (!cmp & !cmp1 & !cmp4)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.46>
ST_92 : Operation 520 [1/2] (5.46ns)   --->   "%cmp5 = fcmp_ogt  i64 %conv1, i64 0.0008" [dma-master-test.cpp:107]   --->   Operation 520 'dcmp' 'cmp5' <Predicate = (!cmp & !cmp1 & !cmp4)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp5, void %if.else, void %if.then133" [dma-master-test.cpp:107]   --->   Operation 521 'br' 'br_ln107' <Predicate = (!cmp & !cmp1 & !cmp4)> <Delay = 0.00>
ST_92 : Operation 526 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 526 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 93 <SV = 92> <Delay = 3.25>
ST_93 : Operation 522 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %t1, i6 %t_finals_addr" [dma-master-test.cpp:112]   --->   Operation 522 'store' 'store_ln112' <Predicate = (!cmp & !cmp1 & !cmp4 & !cmp5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_93 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln113 = br void %cleanup" [dma-master-test.cpp:113]   --->   Operation 523 'br' 'br_ln113' <Predicate = (!cmp & !cmp1 & !cmp4 & !cmp5)> <Delay = 0.00>
ST_93 : Operation 524 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 %t0, i6 %t_finals_addr" [dma-master-test.cpp:108]   --->   Operation 524 'store' 'store_ln108' <Predicate = (!cmp & !cmp1 & !cmp4 & cmp5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_93 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln109 = br void %cleanup" [dma-master-test.cpp:109]   --->   Operation 525 'br' 'br_ln109' <Predicate = (!cmp & !cmp1 & !cmp4 & cmp5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.12ns
The critical path consists of the following:
	'alloca' operation ('x') [23]  (0 ns)
	'load' operation ('x', dma-master-test.cpp:47) on local variable 'x' [43]  (0 ns)
	'add' operation ('add_ln48', dma-master-test.cpp:48) [58]  (1.87 ns)
	'getelementptr' operation ('buff_1_addr', dma-master-test.cpp:49) [62]  (0 ns)
	'load' operation ('c', dma-master-test.cpp:49) on array 'buff_1' [63]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('c', dma-master-test.cpp:49) on array 'buff_1' [63]  (3.25 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul9', dma-master-test.cpp:60) [84]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul9', dma-master-test.cpp:60) [84]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul9', dma-master-test.cpp:60) [84]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul9', dma-master-test.cpp:60) [84]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul4', dma-master-test.cpp:63) [91]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul8', dma-master-test.cpp:59) [81]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul8', dma-master-test.cpp:59) [81]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul8', dma-master-test.cpp:59) [81]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul8', dma-master-test.cpp:59) [81]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul7', dma-master-test.cpp:58) [80]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul7', dma-master-test.cpp:58) [80]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul7', dma-master-test.cpp:58) [80]  (5.7 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp11', dma-master-test.cpp:73) [110]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp6', dma-master-test.cpp:62) [92]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp6', dma-master-test.cpp:62) [92]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp6', dma-master-test.cpp:62) [92]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp6', dma-master-test.cpp:62) [92]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp6', dma-master-test.cpp:62) [92]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', dma-master-test.cpp:62) [94]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', dma-master-test.cpp:62) [94]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', dma-master-test.cpp:62) [94]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', dma-master-test.cpp:62) [94]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', dma-master-test.cpp:62) [94]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('A', dma-master-test.cpp:62) [96]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('A', dma-master-test.cpp:62) [96]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('A', dma-master-test.cpp:62) [96]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('A', dma-master-test.cpp:62) [96]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('A', dma-master-test.cpp:62) [96]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add3', dma-master-test.cpp:73) [116]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add3', dma-master-test.cpp:73) [116]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add3', dma-master-test.cpp:73) [116]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add3', dma-master-test.cpp:73) [116]  (7.26 ns)

 <State 35>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp31', dma-master-test.cpp:92) [143]  (5.7 ns)

 <State 36>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp31', dma-master-test.cpp:92) [143]  (5.7 ns)

 <State 37>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp31', dma-master-test.cpp:92) [143]  (5.7 ns)

 <State 38>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp31', dma-master-test.cpp:92) [143]  (5.7 ns)

 <State 39>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul30', dma-master-test.cpp:92) [142]  (5.7 ns)

 <State 40>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul30', dma-master-test.cpp:92) [142]  (5.7 ns)

 <State 41>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul30', dma-master-test.cpp:92) [142]  (5.7 ns)

 <State 42>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul30', dma-master-test.cpp:92) [142]  (5.7 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('disc', dma-master-test.cpp:92) [145]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('disc', dma-master-test.cpp:92) [145]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('disc', dma-master-test.cpp:92) [145]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('disc', dma-master-test.cpp:92) [145]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('disc', dma-master-test.cpp:92) [145]  (7.26 ns)

 <State 48>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('cmp1', dma-master-test.cpp:94) [146]  (5.43 ns)

 <State 49>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 50>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 51>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 52>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 53>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 54>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 55>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 56>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 57>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 58>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 59>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 60>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 61>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 62>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 63>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 64>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('ds', D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464) [149]  (6.24 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', dma-master-test.cpp:100) [153]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', dma-master-test.cpp:100) [153]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', dma-master-test.cpp:100) [153]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', dma-master-test.cpp:100) [153]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', dma-master-test.cpp:100) [153]  (7.26 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 71>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 72>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 73>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 74>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 75>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 76>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 77>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 78>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 79>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 80>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 81>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 82>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 83>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 84>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 85>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('t0', dma-master-test.cpp:100) [155]  (6.08 ns)

 <State 86>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv', dma-master-test.cpp:103) [158]  (4.44 ns)

 <State 87>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv', dma-master-test.cpp:103) [158]  (4.44 ns)

 <State 88>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('cmp4', dma-master-test.cpp:103) [159]  (5.46 ns)

 <State 89>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('cmp4', dma-master-test.cpp:103) [159]  (5.46 ns)

 <State 90>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('conv1', dma-master-test.cpp:107) [162]  (4.44 ns)

 <State 91>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('cmp5', dma-master-test.cpp:107) [163]  (5.46 ns)

 <State 92>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('cmp5', dma-master-test.cpp:107) [163]  (5.46 ns)

 <State 93>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln108', dma-master-test.cpp:108) of variable 't0', dma-master-test.cpp:100 on array 't_finals' [170]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
