// Seed: 1400192317
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4
);
  logic id_5;
  logic id_6;
endmodule
module module_1 (
    input logic id_0,
    output id_1,
    output logic id_2,
    output logic id_3,
    input id_4,
    output id_5,
    output id_6
    , id_10, id_11,
    input id_7,
    input logic id_8,
    input logic id_9
);
  assign id_2  = 1 | ~id_10 && 1'b0;
  assign id_11 = 1;
  logic id_12;
  logic id_13, id_14;
  assign id_2 = id_12 | 1'b0;
  logic id_15;
  logic id_16 = id_9;
  logic id_17;
  always @(posedge id_16) begin
    id_6 = 1'h0;
  end
  assign id_2 = 1;
endmodule
