decode_pipe
ctl_FSM
ext_ctl_reg_clr_cls
pipelinedregs
rf_stage
mips_sys
mips_core
assert_rf_stage
ext
decoder
mips_sys/input_pause
mips_core/input_pause
ctl_FSM/input_pause
rf_stage/input_pause
rf_stage/input_rst_i
mips_core/input_rst
ctl_FSM/input_rst
ctl_FSM/reg_NextState
ctl_FSM/always_5
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1/stmt_4
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
ctl_FSM/always_6/block_1/case_1/block_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
ctl_FSM/always_6/block_1
ctl_FSM/always_6
ctl_FSM/always_6/block_1/case_1
ctl_FSM/reg_id2ra_ctl_cls
ctl_FSM/reg_id2ra_ctl_clr
decode_pipe/input_id2ra_ctl_clr
decode_pipe/input_ins_i
decoder/input_ins_i
decoder/assign_1_inst_op
decoder/wire_inst_op
mips_sys/input_zz_ins_i
decoder/always_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1/block_16/stmt_1
decode_pipe/wire_BUS2072
decode_pipe/wire_ext_ctl_o
decode_pipe/input_id2ra_ctl_cls
decode_pipe/input_pause
rf_stage/wire_id2ra_ctl_cls_o
ctl_FSM/always_4/if_1/stmt_1
pipelinedregs/input_id2ra_ctl_cls
ctl_FSM/reg_CurrState
mips_sys/input_rst
mips_core/wire_NET1572
mips_core/inst_iRF_stage
ext_ctl_reg_clr_cls/input_cls
ext_ctl_reg_clr_cls/input_clr
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_core/input_zz_ins_i
mips_core/inst_decoder_pipe
decode_pipe/inst_idecoder
decode_pipe/inst_pipereg
ext/input_ctl
mips_core/wire_BUS117
rf_stage/input_ext_ctl_i
pipelinedregs/input_ext_ctl_i
decoder/reg_ext_ctl
decoder/always_1
decoder/always_1/block_1
decoder/always_1/block_1/case_1
ctl_FSM/always_4
ctl_FSM/always_4/if_1
ctl_FSM/always_4/if_1/if_1
pipelinedregs/input_id2ra_ctl_clr
rf_stage/wire_id2ra_ctl_clr_o
mips_core/wire_NET1606
rf_stage/inst_MAIN_FSM
ext_ctl_reg_clr_cls/always_1/if_1/if_1
pipelinedregs/wire_ext_ctl
pipelinedregs/inst_U4
pipelinedregs/input_pause
rf_stage/inst_chk_rf_stage
mips_sys/inst_i_mips_core
ext/always_1/case_1/stmt_6
ext_ctl_reg_clr_cls/always_1
rf_stage/wire_ext_o
rf_stage/inst_i_ext
assert_rf_stage/input_ext_o
assert_rf_stage/input_ext_ctl_i
ext/reg_res
ext/always_1/case_1
ext/always_1
ext_ctl_reg_clr_cls/always_1/if_1
ctl_FSM/always_5/block_1/case_1/cond
decoder/always_1/block_1/case_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ext/always_1/case_1/cond
ctl_FSM/always_6/block_1/case_1/cond
assert_rf_stage/assert_ext_shift2high
