Simulator report for generate_controlled_length_auto_reset_pulse
Wed Apr 20 15:45:14 2016
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 128 nodes    ;
; Simulation Coverage         ;      53.13 % ;
; Total Number of Transitions ; 2556         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      53.13 % ;
; Total nodes checked                                 ; 128          ;
; Total output ports checked                          ; 128          ;
; Total output ports with complete 1/0-value coverage ; 68           ;
; Total output ports with no 1/0-value coverage       ; 60           ;
; Total output ports with no 1-value coverage         ; 60           ;
; Total output ports with no 0-value coverage         ; 60           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                ; Output Port Name                                                                                         ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; |generate_controlled_length_auto_reset_pulse|counter~12                                                  ; |generate_controlled_length_auto_reset_pulse|counter~12                                                  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~13                                                  ; |generate_controlled_length_auto_reset_pulse|counter~13                                                  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~14                                                  ; |generate_controlled_length_auto_reset_pulse|counter~14                                                  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~15                                                  ; |generate_controlled_length_auto_reset_pulse|counter~15                                                  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~28                                                  ; |generate_controlled_length_auto_reset_pulse|counter~28                                                  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~29                                                  ; |generate_controlled_length_auto_reset_pulse|counter~29                                                  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~30                                                  ; |generate_controlled_length_auto_reset_pulse|counter~30                                                  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~31                                                  ; |generate_controlled_length_auto_reset_pulse|counter~31                                                  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter[0]                                                  ; |generate_controlled_length_auto_reset_pulse|counter[0]                                                  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|pulse_out~reg0                                              ; |generate_controlled_length_auto_reset_pulse|pulse_out~reg0                                              ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[1]                                                  ; |generate_controlled_length_auto_reset_pulse|counter[1]                                                  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[2]                                                  ; |generate_controlled_length_auto_reset_pulse|counter[2]                                                  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[3]                                                  ; |generate_controlled_length_auto_reset_pulse|counter[3]                                                  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|async_level_reset                                           ; |generate_controlled_length_auto_reset_pulse|async_level_reset                                           ; out              ;
; |generate_controlled_length_auto_reset_pulse|pulse_out                                                   ; |generate_controlled_length_auto_reset_pulse|pulse_out                                                   ; pin_out          ;
; |generate_controlled_length_auto_reset_pulse|clk                                                         ; |generate_controlled_length_auto_reset_pulse|clk                                                         ; out              ;
; |generate_controlled_length_auto_reset_pulse|doublesync_no_reset:sync_async_reset|sync_srl16_inferred[1] ; |generate_controlled_length_auto_reset_pulse|doublesync_no_reset:sync_async_reset|sync_srl16_inferred[1] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|doublesync_no_reset:sync_async_reset|sync_srl16_inferred[0] ; |generate_controlled_length_auto_reset_pulse|doublesync_no_reset:sync_async_reset|sync_srl16_inferred[0] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~0                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan0~0                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~1                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan0~1                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~2                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan0~2                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~3                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan0~3                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~4                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan0~4                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~5                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan0~5                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~6                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan0~6                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~7                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan0~7                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~8                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan0~8                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~9                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan0~9                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~10                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~10                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~11                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~11                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~12                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~12                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~13                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~13                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~14                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~14                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~15                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~15                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~16                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~16                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~17                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~17                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~18                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~18                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~19                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~19                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~20                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~20                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~21                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~21                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~22                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~22                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~23                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~23                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~24                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~24                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~25                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~25                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~26                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~26                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan0~27                                                ; |generate_controlled_length_auto_reset_pulse|LessThan0~27                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~0                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan2~0                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~1                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan2~1                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~2                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan2~2                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~3                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan2~3                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~4                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan2~4                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~5                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan2~5                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~6                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan2~6                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~7                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan2~7                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~8                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan2~8                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~9                                                 ; |generate_controlled_length_auto_reset_pulse|LessThan2~9                                                 ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~10                                                ; |generate_controlled_length_auto_reset_pulse|LessThan2~10                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~11                                                ; |generate_controlled_length_auto_reset_pulse|LessThan2~11                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~12                                                ; |generate_controlled_length_auto_reset_pulse|LessThan2~12                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~13                                                ; |generate_controlled_length_auto_reset_pulse|LessThan2~13                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~14                                                ; |generate_controlled_length_auto_reset_pulse|LessThan2~14                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~15                                                ; |generate_controlled_length_auto_reset_pulse|LessThan2~15                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|LessThan2~16                                                ; |generate_controlled_length_auto_reset_pulse|LessThan2~16                                                ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~0                                                      ; |generate_controlled_length_auto_reset_pulse|Add0~0                                                      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~1                                                      ; |generate_controlled_length_auto_reset_pulse|Add0~1                                                      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~2                                                      ; |generate_controlled_length_auto_reset_pulse|Add0~2                                                      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~3                                                      ; |generate_controlled_length_auto_reset_pulse|Add0~3                                                      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~4                                                      ; |generate_controlled_length_auto_reset_pulse|Add0~4                                                      ; out0             ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+------------------+
; Node Name                                                ; Output Port Name                                         ; Output Port Type ;
+----------------------------------------------------------+----------------------------------------------------------+------------------+
; |generate_controlled_length_auto_reset_pulse|counter~0   ; |generate_controlled_length_auto_reset_pulse|counter~0   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~1   ; |generate_controlled_length_auto_reset_pulse|counter~1   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~2   ; |generate_controlled_length_auto_reset_pulse|counter~2   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~3   ; |generate_controlled_length_auto_reset_pulse|counter~3   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~4   ; |generate_controlled_length_auto_reset_pulse|counter~4   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~5   ; |generate_controlled_length_auto_reset_pulse|counter~5   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~6   ; |generate_controlled_length_auto_reset_pulse|counter~6   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~7   ; |generate_controlled_length_auto_reset_pulse|counter~7   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~8   ; |generate_controlled_length_auto_reset_pulse|counter~8   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~9   ; |generate_controlled_length_auto_reset_pulse|counter~9   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~10  ; |generate_controlled_length_auto_reset_pulse|counter~10  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~11  ; |generate_controlled_length_auto_reset_pulse|counter~11  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~16  ; |generate_controlled_length_auto_reset_pulse|counter~16  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~17  ; |generate_controlled_length_auto_reset_pulse|counter~17  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~18  ; |generate_controlled_length_auto_reset_pulse|counter~18  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~19  ; |generate_controlled_length_auto_reset_pulse|counter~19  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~20  ; |generate_controlled_length_auto_reset_pulse|counter~20  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~21  ; |generate_controlled_length_auto_reset_pulse|counter~21  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~22  ; |generate_controlled_length_auto_reset_pulse|counter~22  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~23  ; |generate_controlled_length_auto_reset_pulse|counter~23  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~24  ; |generate_controlled_length_auto_reset_pulse|counter~24  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~25  ; |generate_controlled_length_auto_reset_pulse|counter~25  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~26  ; |generate_controlled_length_auto_reset_pulse|counter~26  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~27  ; |generate_controlled_length_auto_reset_pulse|counter~27  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter[4]  ; |generate_controlled_length_auto_reset_pulse|counter[4]  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[5]  ; |generate_controlled_length_auto_reset_pulse|counter[5]  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[6]  ; |generate_controlled_length_auto_reset_pulse|counter[6]  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[7]  ; |generate_controlled_length_auto_reset_pulse|counter[7]  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[8]  ; |generate_controlled_length_auto_reset_pulse|counter[8]  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[9]  ; |generate_controlled_length_auto_reset_pulse|counter[9]  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[10] ; |generate_controlled_length_auto_reset_pulse|counter[10] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[11] ; |generate_controlled_length_auto_reset_pulse|counter[11] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[12] ; |generate_controlled_length_auto_reset_pulse|counter[12] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[13] ; |generate_controlled_length_auto_reset_pulse|counter[13] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[14] ; |generate_controlled_length_auto_reset_pulse|counter[14] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[15] ; |generate_controlled_length_auto_reset_pulse|counter[15] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|Add0~5      ; |generate_controlled_length_auto_reset_pulse|Add0~5      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~6      ; |generate_controlled_length_auto_reset_pulse|Add0~6      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~7      ; |generate_controlled_length_auto_reset_pulse|Add0~7      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~8      ; |generate_controlled_length_auto_reset_pulse|Add0~8      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~9      ; |generate_controlled_length_auto_reset_pulse|Add0~9      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~10     ; |generate_controlled_length_auto_reset_pulse|Add0~10     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~11     ; |generate_controlled_length_auto_reset_pulse|Add0~11     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~12     ; |generate_controlled_length_auto_reset_pulse|Add0~12     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~13     ; |generate_controlled_length_auto_reset_pulse|Add0~13     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~14     ; |generate_controlled_length_auto_reset_pulse|Add0~14     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~15     ; |generate_controlled_length_auto_reset_pulse|Add0~15     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~16     ; |generate_controlled_length_auto_reset_pulse|Add0~16     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~17     ; |generate_controlled_length_auto_reset_pulse|Add0~17     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~18     ; |generate_controlled_length_auto_reset_pulse|Add0~18     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~19     ; |generate_controlled_length_auto_reset_pulse|Add0~19     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~20     ; |generate_controlled_length_auto_reset_pulse|Add0~20     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~21     ; |generate_controlled_length_auto_reset_pulse|Add0~21     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~22     ; |generate_controlled_length_auto_reset_pulse|Add0~22     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~23     ; |generate_controlled_length_auto_reset_pulse|Add0~23     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~24     ; |generate_controlled_length_auto_reset_pulse|Add0~24     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~25     ; |generate_controlled_length_auto_reset_pulse|Add0~25     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~26     ; |generate_controlled_length_auto_reset_pulse|Add0~26     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~27     ; |generate_controlled_length_auto_reset_pulse|Add0~27     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~28     ; |generate_controlled_length_auto_reset_pulse|Add0~28     ; out0             ;
+----------------------------------------------------------+----------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+------------------+
; Node Name                                                ; Output Port Name                                         ; Output Port Type ;
+----------------------------------------------------------+----------------------------------------------------------+------------------+
; |generate_controlled_length_auto_reset_pulse|counter~0   ; |generate_controlled_length_auto_reset_pulse|counter~0   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~1   ; |generate_controlled_length_auto_reset_pulse|counter~1   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~2   ; |generate_controlled_length_auto_reset_pulse|counter~2   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~3   ; |generate_controlled_length_auto_reset_pulse|counter~3   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~4   ; |generate_controlled_length_auto_reset_pulse|counter~4   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~5   ; |generate_controlled_length_auto_reset_pulse|counter~5   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~6   ; |generate_controlled_length_auto_reset_pulse|counter~6   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~7   ; |generate_controlled_length_auto_reset_pulse|counter~7   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~8   ; |generate_controlled_length_auto_reset_pulse|counter~8   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~9   ; |generate_controlled_length_auto_reset_pulse|counter~9   ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~10  ; |generate_controlled_length_auto_reset_pulse|counter~10  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~11  ; |generate_controlled_length_auto_reset_pulse|counter~11  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~16  ; |generate_controlled_length_auto_reset_pulse|counter~16  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~17  ; |generate_controlled_length_auto_reset_pulse|counter~17  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~18  ; |generate_controlled_length_auto_reset_pulse|counter~18  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~19  ; |generate_controlled_length_auto_reset_pulse|counter~19  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~20  ; |generate_controlled_length_auto_reset_pulse|counter~20  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~21  ; |generate_controlled_length_auto_reset_pulse|counter~21  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~22  ; |generate_controlled_length_auto_reset_pulse|counter~22  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~23  ; |generate_controlled_length_auto_reset_pulse|counter~23  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~24  ; |generate_controlled_length_auto_reset_pulse|counter~24  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~25  ; |generate_controlled_length_auto_reset_pulse|counter~25  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~26  ; |generate_controlled_length_auto_reset_pulse|counter~26  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter~27  ; |generate_controlled_length_auto_reset_pulse|counter~27  ; out              ;
; |generate_controlled_length_auto_reset_pulse|counter[4]  ; |generate_controlled_length_auto_reset_pulse|counter[4]  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[5]  ; |generate_controlled_length_auto_reset_pulse|counter[5]  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[6]  ; |generate_controlled_length_auto_reset_pulse|counter[6]  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[7]  ; |generate_controlled_length_auto_reset_pulse|counter[7]  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[8]  ; |generate_controlled_length_auto_reset_pulse|counter[8]  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[9]  ; |generate_controlled_length_auto_reset_pulse|counter[9]  ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[10] ; |generate_controlled_length_auto_reset_pulse|counter[10] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[11] ; |generate_controlled_length_auto_reset_pulse|counter[11] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[12] ; |generate_controlled_length_auto_reset_pulse|counter[12] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[13] ; |generate_controlled_length_auto_reset_pulse|counter[13] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[14] ; |generate_controlled_length_auto_reset_pulse|counter[14] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|counter[15] ; |generate_controlled_length_auto_reset_pulse|counter[15] ; regout           ;
; |generate_controlled_length_auto_reset_pulse|Add0~5      ; |generate_controlled_length_auto_reset_pulse|Add0~5      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~6      ; |generate_controlled_length_auto_reset_pulse|Add0~6      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~7      ; |generate_controlled_length_auto_reset_pulse|Add0~7      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~8      ; |generate_controlled_length_auto_reset_pulse|Add0~8      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~9      ; |generate_controlled_length_auto_reset_pulse|Add0~9      ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~10     ; |generate_controlled_length_auto_reset_pulse|Add0~10     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~11     ; |generate_controlled_length_auto_reset_pulse|Add0~11     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~12     ; |generate_controlled_length_auto_reset_pulse|Add0~12     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~13     ; |generate_controlled_length_auto_reset_pulse|Add0~13     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~14     ; |generate_controlled_length_auto_reset_pulse|Add0~14     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~15     ; |generate_controlled_length_auto_reset_pulse|Add0~15     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~16     ; |generate_controlled_length_auto_reset_pulse|Add0~16     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~17     ; |generate_controlled_length_auto_reset_pulse|Add0~17     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~18     ; |generate_controlled_length_auto_reset_pulse|Add0~18     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~19     ; |generate_controlled_length_auto_reset_pulse|Add0~19     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~20     ; |generate_controlled_length_auto_reset_pulse|Add0~20     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~21     ; |generate_controlled_length_auto_reset_pulse|Add0~21     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~22     ; |generate_controlled_length_auto_reset_pulse|Add0~22     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~23     ; |generate_controlled_length_auto_reset_pulse|Add0~23     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~24     ; |generate_controlled_length_auto_reset_pulse|Add0~24     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~25     ; |generate_controlled_length_auto_reset_pulse|Add0~25     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~26     ; |generate_controlled_length_auto_reset_pulse|Add0~26     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~27     ; |generate_controlled_length_auto_reset_pulse|Add0~27     ; out0             ;
; |generate_controlled_length_auto_reset_pulse|Add0~28     ; |generate_controlled_length_auto_reset_pulse|Add0~28     ; out0             ;
+----------------------------------------------------------+----------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 20 15:45:13 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off generate_controlled_length_auto_reset_pulse -c generate_controlled_length_auto_reset_pulse
Info: Using vector source file "D:/deap/edevel00365_deap_14_1/tsbs/common_rtl_library/tsb/ip/sim/generate_controlled_length_auto_reset_pulse.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of generate_controlled_length_auto_reset_pulse.vwf called generate_controlled_length_auto_reset_pulse.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      53.13 %
Info: Number of transitions in simulation is 2556
Info: Vector file generate_controlled_length_auto_reset_pulse.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Wed Apr 20 15:45:14 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


