#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep 25 09:01:40 2020
# Process ID: 1264
# Current directory: C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17140 C:\Users\Jonas\Desktop\Hochschule\7_Semester\Projekt\led_appl\led_appl.xpr
# Log file: C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/vivado.log
# Journal file: C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/design_led_appl.bd}
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
place_ports clk E3
startgroup
set_property package_pin "" [get_ports [list  {data[16]}]]
place_ports reset P17
endgroup
set_property IOSTANDARD LVCMOS33 [get_ports [list {adr_out[7]} {adr_out[6]} {adr_out[5]} {adr_out[4]} {adr_out[3]} {adr_out[2]} {adr_out[1]} {adr_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data[23]} {data[22]} {data[21]} {data[20]} {data[19]} {data[18]} {data[17]} {data[16]} {data[15]} {data[14]} {data[13]} {data[12]} {data[11]} {data[10]} {data[9]} {data[8]} {data[7]} {data[6]} {data[5]} {data[4]} {data[3]} {data[2]} {data[1]} {data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data[23]} {data[22]} {data[21]} {data[20]} {data[19]} {data[18]} {data[17]} {data[16]} {data[15]} {data[14]} {data[13]} {data[12]} {data[11]} {data[10]} {data[9]} {data[8]} {data[7]} {data[6]} {data[5]} {data[4]} {data[3]} {data[2]} {data[1]} {data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ser_data_out]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ser_data_out_en_disp]]
set_property package_pin "" [get_ports [list  {data[16]}]]
open_bd_design {C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/design_led_appl.bd}
open_bd_design {C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/design_led_appl.bd}
set_property package_pin "" [get_ports [list  {data[23]}]]
set_property package_pin "" [get_ports [list  {data[22]}]]
set_property package_pin "" [get_ports [list  {data[21]}]]
set_property package_pin "" [get_ports [list  {data[20]}]]
set_property package_pin "" [get_ports [list  {data[19]}]]
set_property package_pin "" [get_ports [list  {data[18]}]]
set_property package_pin "" [get_ports [list  {data[17]}]]
set_property package_pin "" [get_ports [list  {data[15]}]]
set_property package_pin "" [get_ports [list  {data[14]}]]
set_property package_pin "" [get_ports [list  {data[13]}]]
set_property package_pin "" [get_ports [list  {data[12]}]]
set_property package_pin "" [get_ports [list  {data[11]}]]
set_property package_pin "" [get_ports [list  {data[10]}]]
set_property package_pin "" [get_ports [list  {data[9]}]]
close_design
make_wrapper -files [get_files C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/design_led_appl.bd] -top
add_files -norecurse C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/hdl/design_led_appl_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_100MHz]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_rtl_0_rxd uart_rtl_0_txd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ser_data_out]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ser_data_out_en_disp]]
place_ports clk_100MHz E3
place_ports reset_rtl_0 P17
place_ports ser_data_out_en_disp H17
set_property is_loc_fixed false [get_ports [list  ser_data_out_en_disp]]
place_ports uart_rtl_0_rxd C4
place_ports uart_rtl_0_txd D4
place_ports ser_data_out C17
file mkdir C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.srcs/constrs_1/new
close [ open C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.srcs/constrs_1/new/led_appl_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.srcs/constrs_1/new/led_appl_constraints.xdc
set_property target_constrs_file C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.srcs/constrs_1/new/led_appl_constraints.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
place_ports ser_data_out_en_disp H17
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
file mkdir C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.sdk
file copy -force C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.runs/impl_1/design_led_appl_wrapper.sysdef C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.sdk/design_led_appl_wrapper.hdf

close_hw
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.runs/impl_1/design_led_appl_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.runs/impl_1/design_led_appl_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
launch_sdk -workspace C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.sdk -hwspec C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.sdk/design_led_appl_wrapper.hdf
close_hw
close_design
open_bd_design {C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/design_led_appl.bd}
open_bd_design {C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/design_led_appl.bd}
set_property  ip_repo_paths  C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/vivado [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodMTDS:1.0 PmodMTDS_0
endgroup
set_property location {3 1073 252} [get_bd_cells PmodMTDS_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/PmodMTDS_0/AXI_LITE_SPI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodMTDS_0/AXI_LITE_SPI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/PmodMTDS_0/AXI_LITE_GPIO} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodMTDS_0/AXI_LITE_GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/PmodMTDS_0/AXI_LITE_TIMER} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins PmodMTDS_0/AXI_LITE_TIMER]
endgroup
startgroup
set_property -dict [list CONFIG.C_NUM_SW_INTR {3}] [get_bd_cells microblaze_0_axi_intc]
endgroup
startgroup
set_property -dict [list CONFIG.C_NUM_SW_INTR {0}] [get_bd_cells microblaze_0_axi_intc]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_intc_0/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M07_AXI] [get_bd_cells axi_intc_0]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.Interface {SPI}] [get_bd_cells PmodMTDS_0]
endgroup
startgroup
endgroup
startgroup
endgroup
write_bd_layout -format pdf -orientation portrait C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/vivado/design_led_appl.pdf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
delete_bd_objs [get_bd_cells axi_quad_spi_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:pmod_bridge:1.0 pmod_bridge_0
endgroup
set_property location {7 2186 609} [get_bd_cells pmod_bridge_0]
delete_bd_objs [get_bd_cells pmod_bridge_0]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 MTDS_SPI_Out
connect_bd_intf_net [get_bd_intf_pins PmodMTDS_0/MTDS_SPI_Out] [get_bd_intf_ports MTDS_SPI_Out]
endgroup
reset_run design_led_appl_xbar_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
close_design
startgroup
set_property -dict [list CONFIG.Interface {PMOD}] [get_bd_cells PmodMTDS_0]
delete_bd_objs [get_bd_intf_nets PmodMTDS_0_MTDS_SPI_Out]
endgroup
delete_bd_objs [get_bd_intf_ports MTDS_SPI_Out]
startgroup
create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 MTDS_Pmod_out
connect_bd_intf_net [get_bd_intf_pins PmodMTDS_0/MTDS_Pmod_out] [get_bd_intf_ports MTDS_Pmod_out]
endgroup
reset_run design_led_appl_PmodMTDS_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
reset_run design_led_appl_PmodMTDS_0_0_synth_1
close_bd_design [get_bd_designs design_led_appl]
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
launch_sdk -workspace C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.sdk -hwspec C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.sdk/design_led_appl_wrapper.hdf
close_design
open_bd_design {C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.srcs/sources_1/bd/design_led_appl/design_led_appl.bd}
startgroup
set_property -dict [list CONFIG.Interface {SPI}] [get_bd_cells PmodMTDS_0]
delete_bd_objs [get_bd_intf_nets PmodMTDS_0_MTDS_Pmod_out]
endgroup
delete_bd_objs [get_bd_intf_ports MTDS_Pmod_out]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 MTDS_SPI_Out
connect_bd_intf_net [get_bd_intf_pins PmodMTDS_0/MTDS_SPI_Out] [get_bd_intf_ports MTDS_SPI_Out]
endgroup
save_bd_design
reset_run synth_1
reset_run design_led_appl_PmodMTDS_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list MTDS_SPI_Out_io0_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list MTDS_SPI_Out_io1_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list MTDS_SPI_Out_sck_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list MTDS_SPI_Out_ss_io]]
set_property is_loc_fixed false [get_ports [list  clk_100MHz]]
set_property is_loc_fixed true [get_ports [list  clk_100MHz]]
set_property is_loc_fixed false [get_ports [list  clk_100MHz]]
set_property is_loc_fixed false [get_ports [list  reset_rtl_0]]
set_property is_loc_fixed false [get_ports [list  uart_rtl_0_rxd uart_rtl_0_txd]]
set_property is_loc_fixed false [get_ports [list  ser_data_out]]
set_property is_loc_fixed false [get_ports [list  ser_data_out_en_disp]]
set_property package_pin "" [get_ports [list  MTDS_SPI_Out_io0_io]]
place_ports MTDS_SPI_Out_ss_io D14
place_ports MTDS_SPI_Out_sck_io H14
set_property package_pin "" [get_ports [list  MTDS_SPI_Out_io0_io]]
place_ports MTDS_SPI_Out_io0_io F16
place_ports MTDS_SPI_Out_io1_io G16
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property is_loc_fixed true [get_ports [list  uart_rtl_0_rxd]]
set_property is_loc_fixed true [get_ports [list  uart_rtl_0_txd]]
set_property is_loc_fixed true [get_ports [list  ser_data_out]]
set_property is_loc_fixed true [get_ports [list  ser_data_out_en_disp]]
set_property is_loc_fixed true [get_ports [list  clk_100MHz]]
set_property is_loc_fixed true [get_ports [list  reset_rtl_0]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
close_design
file copy -force C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.runs/impl_1/design_led_appl_wrapper.sysdef C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.sdk/design_led_appl_wrapper.hdf

launch_sdk -workspace C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.sdk -hwspec C:/Users/Jonas/Desktop/Hochschule/7_Semester/Projekt/led_appl/led_appl.sdk/design_led_appl_wrapper.hdf
