read -sv run_verilog_mid/adder_32b_19_62_9b81845b27aa1aa6508ac1a5b379e910.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_62_9b81845b27aa1aa6508ac1a5b379e910_yosys.v
