INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_sub_behavioral/full_adder_sub_behavioral.srcs/sources_1/new/behav_four_bit_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_sub_behavioral/full_adder_sub_behavioral.srcs/sim_1/new/behav_four_bit_add_sub_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_add_sub_testbench
