// Seed: 2376483126
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout uwire id_1;
  parameter id_3 = 1;
  logic [-1  &&  -1 : -1] id_4;
  ;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd0
) (
    output wor id_0,
    input supply0 id_1,
    input supply1 _id_2,
    output tri id_3,
    input wire id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input uwire id_8,
    output wor id_9
);
  logic [id_2 : 1] id_11;
  wire id_12;
  assign id_11 = -1;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
