verilog blk_mem_gen_v8_4_9  \
"../../../ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../../project_11.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
