Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 425a589d758640498d569e7edf8563f7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LS148_tb_behav xil_defaultlib.LS148_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/26041/Desktop/Math Logic/Projects/LS148/LS148.srcs/sources_1/new/LS148.v" Line 2. Module LS148 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LS148
Compiling module xil_defaultlib.LS148_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LS148_tb_behav
