module d_flipflop
(
	input  logic Clk, Reset, Data,
	output logic Q
);

always_ff @ ( posedge Clk)
	if (~Reset) begin
		Q <= 1'b0;
	end  else begin
		Q <= Data;
	end

endmodule
