// Seed: 4129630357
macromodule module_0 (
    input wire id_0,
    input wor id_1,
    input tri0 id_2,
    output wire id_3
    , id_11,
    input tri0 id_4,
    output tri1 id_5,
    output wor id_6,
    input wire id_7,
    output tri1 id_8
    , id_12,
    output supply0 id_9
);
  wire id_13;
  wire id_14;
  assign id_8 = 1;
  wire id_15 = id_11;
  parameter id_16 = -1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd36,
    parameter id_6 = 32'd52
) (
    input  tri   id_0,
    input  uwire id_1,
    output wor   id_2,
    input  uwire _id_3,
    output tri0  id_4,
    input  wire  id_5,
    input  wor   _id_6
);
  wire [id_3 : id_6] id_8;
  supply1 id_9;
  parameter id_10 = -1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_2,
      id_0,
      id_4,
      id_2,
      id_5,
      id_2,
      id_2
  );
  assign id_9 = 1;
endmodule
