// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/19/2023 18:40:44"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for QuestaSim (SystemVerilog) only
// 

`timescale 1 ns/ 1 ps

module top_verif (
	CLK,
	RST_N,
	DIN_SW,
	DOUT_LD,
	hex0,
	hex1,
	hex2,
	hex3);
input 	reg CLK ;
input 	reg RST_N ;
input 	logic [15:0] DIN_SW ;
output 	logic [15:0] DOUT_LD ;
output 	logic [6:0] hex0 ;
output 	logic [6:0] hex1 ;
output 	logic [6:0] hex2 ;
output 	logic [6:0] hex3 ;

// Design Ports Information
// DOUT_LD[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DOUT_LD[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST_N	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN_SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Micro_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \DOUT_LD[0]~output_o ;
wire \DOUT_LD[1]~output_o ;
wire \DOUT_LD[2]~output_o ;
wire \DOUT_LD[3]~output_o ;
wire \DOUT_LD[4]~output_o ;
wire \DOUT_LD[5]~output_o ;
wire \DOUT_LD[6]~output_o ;
wire \DOUT_LD[7]~output_o ;
wire \DOUT_LD[8]~output_o ;
wire \DOUT_LD[9]~output_o ;
wire \DOUT_LD[10]~output_o ;
wire \DOUT_LD[11]~output_o ;
wire \DOUT_LD[12]~output_o ;
wire \DOUT_LD[13]~output_o ;
wire \DOUT_LD[14]~output_o ;
wire \DOUT_LD[15]~output_o ;
wire \hex0[0]~output_o ;
wire \hex0[1]~output_o ;
wire \hex0[2]~output_o ;
wire \hex0[3]~output_o ;
wire \hex0[4]~output_o ;
wire \hex0[5]~output_o ;
wire \hex0[6]~output_o ;
wire \hex1[0]~output_o ;
wire \hex1[1]~output_o ;
wire \hex1[2]~output_o ;
wire \hex1[3]~output_o ;
wire \hex1[4]~output_o ;
wire \hex1[5]~output_o ;
wire \hex1[6]~output_o ;
wire \hex2[0]~output_o ;
wire \hex2[1]~output_o ;
wire \hex2[2]~output_o ;
wire \hex2[3]~output_o ;
wire \hex2[4]~output_o ;
wire \hex2[5]~output_o ;
wire \hex2[6]~output_o ;
wire \hex3[0]~output_o ;
wire \hex3[1]~output_o ;
wire \hex3[2]~output_o ;
wire \hex3[3]~output_o ;
wire \hex3[4]~output_o ;
wire \hex3[5]~output_o ;
wire \hex3[6]~output_o ;
wire \CLK~input_o ;
wire \top|Add|Sol[2]~0_combout ;
wire \top|ImmGen|Mux28~0_combout ;
wire \ROM|ROM~18_combout ;
wire \top|Add|Sol[7]~11 ;
wire \top|Add|Sol[8]~12_combout ;
wire \top|ImmGen|Mux26~0_combout ;
wire \top|AddSum|Sol[2]~5 ;
wire \top|AddSum|Sol[3]~7 ;
wire \top|AddSum|Sol[4]~9 ;
wire \top|AddSum|Sol[5]~11 ;
wire \top|AddSum|Sol[6]~13 ;
wire \top|AddSum|Sol[7]~15 ;
wire \top|AddSum|Sol[8]~16_combout ;
wire \top|MUXAddSum|out[8]~4_combout ;
wire \RST_N~input_o ;
wire \top|Add|Sol[8]~13 ;
wire \top|Add|Sol[9]~14_combout ;
wire \top|AddSum|Sol[8]~17 ;
wire \top|AddSum|Sol[9]~18_combout ;
wire \top|MUXAddSum|out[9]~3_combout ;
wire \top|AddSum|Sol[9]~19 ;
wire \top|AddSum|Sol[10]~20_combout ;
wire \top|Add|Sol[9]~15 ;
wire \top|Add|Sol[10]~16_combout ;
wire \top|MUXAddSum|out[10]~2_combout ;
wire \top|Add|Sol[10]~17 ;
wire \top|Add|Sol[11]~18_combout ;
wire \ROM|ROM~27_combout ;
wire \ROM|ROM~24_combout ;
wire \ROM|ROM~33_combout ;
wire \top|ImmGen|Mux19~0_combout ;
wire \top|AddSum|Sol[10]~21 ;
wire \top|AddSum|Sol[11]~22_combout ;
wire \top|MUXAddSum|out[11]~1_combout ;
wire \ROM|ROM~12_combout ;
wire \ROM|ROM~19_combout ;
wire \ROM|ROM~20_combout ;
wire \ROM|ROM~16_combout ;
wire \ROM|ROM~22_combout ;
wire \ROM|ROM~30_combout ;
wire \ROM|ROM~36_combout ;
wire \ROM|ROM~23_combout ;
wire \top|ImmGen|Mux29~0_combout ;
wire \top|ImmGen|Mux29~1_combout ;
wire \top|ImmGen|Mux30~0_combout ;
wire \ROM|ROM~13_combout ;
wire \ROM|ROM~14_combout ;
wire \top|ImmGen|Mux30~1_combout ;
wire \top|AddSum|Sol[0]~0_combout ;
wire \top|AddSum|Sol[0]~1 ;
wire \top|AddSum|Sol[1]~2_combout ;
wire \top|AddSum|Sol[1]~3 ;
wire \top|AddSum|Sol[2]~4_combout ;
wire \top|MUXAddSum|out[2]~6_combout ;
wire \ROM|ROM~21_combout ;
wire \ROM|ROM~32_combout ;
wire \top|MUXReg2|out[4]~35_combout ;
wire \top|AddSum|Sol[6]~12_combout ;
wire \top|Add|Sol[4]~5 ;
wire \top|Add|Sol[5]~7 ;
wire \top|Add|Sol[6]~8_combout ;
wire \top|MUXAddSum|out[6]~8_combout ;
wire \top|Add|Sol[6]~9 ;
wire \top|Add|Sol[7]~10_combout ;
wire \top|AddSum|Sol[7]~14_combout ;
wire \top|MUXAddSum|out[7]~5_combout ;
wire \ROM|ROM~15_combout ;
wire \ROM|ROM~31_combout ;
wire \top|MUXReg2|out[3]~10_combout ;
wire \top|AddSum|Sol[3]~6_combout ;
wire \top|Add|Sol[2]~1 ;
wire \top|Add|Sol[3]~2_combout ;
wire \top|MUXAddSum|out[3]~0_combout ;
wire \top|Add|Sol[3]~3 ;
wire \top|Add|Sol[4]~4_combout ;
wire \top|AddSum|Sol[4]~8_combout ;
wire \top|MUXAddSum|out[4]~9_combout ;
wire \top|ImmGen|Mux20~0_combout ;
wire \top|Add|Sol[5]~6_combout ;
wire \top|AddSum|Sol[5]~10_combout ;
wire \top|MUXAddSum|out[5]~7_combout ;
wire \ROM|ROM~17_combout ;
wire \ROM|ROM~26_combout ;
wire \ROM|ROM~35_combout ;
wire \top|ALUControl|Mux2~0_combout ;
wire \top|ALUControl|Mux0~0_combout ;
wire \top|conrtol|WideOr2~0_combout ;
wire \top|Registers|Mux59~0_combout ;
wire \top|Registers|Decoder0~3_combout ;
wire \top|Registers|Decoder0~5_combout ;
wire \top|Registers|regis[1][0]~q ;
wire \ROM|ROM~28_combout ;
wire \ROM|ROM~29_combout ;
wire \top|Registers|Mux63~2_combout ;
wire \top|Registers|Decoder0~4_combout ;
wire \top|Registers|regis[3][0]~q ;
wire \top|Registers|Decoder0~0_combout ;
wire \top|Registers|Decoder0~1_combout ;
wire \top|Registers|regis[2][0]~q ;
wire \top|Registers|Mux63~0_combout ;
wire \top|Registers|Mux63~5_combout ;
wire \top|Registers|Mux63~6_combout ;
wire \top|ALU|Add0~84_combout ;
wire \top|MUXReg2|out[11]~5_combout ;
wire \top|conrtol|Decoder0~0_combout ;
wire \DIN_SW[1]~input_o ;
wire \top|ALU|Add0~129_combout ;
wire \ROM|ROM~25_combout ;
wire \ROM|ROM~34_combout ;
wire \top|MUXReg1|out[17]~1_combout ;
wire \top|Registers|Decoder0~2_combout ;
wire \top|Registers|regis[4][1]~q ;
wire \top|Registers|regis[3][1]~q ;
wire \top|MUXReg1|out[1]~66_combout ;
wire \top|MUXReg1|out[1]~67_combout ;
wire \top|MUXReg1|out[0]~68_combout ;
wire \top|MUXReg1|out[0]~69_combout ;
wire \top|ALU|Add0~61_combout ;
wire \top|conrtol|WideOr0~0_combout ;
wire \top|ALU|Add0~63_cout ;
wire \top|ALU|Add0~65 ;
wire \top|ALU|Add0~66_combout ;
wire \top|Registers|Mux63~3_combout ;
wire \top|Registers|Mux63~4_combout ;
wire \top|MUXReg2|out[0]~7_combout ;
wire \top|Registers|regis[1][25]~q ;
wire \top|MUXReg2|out[25]~71_combout ;
wire \top|Registers|regis[4][25]~feeder_combout ;
wire \top|Registers|regis[4][25]~q ;
wire \top|Registers|regis[2][25]~q ;
wire \top|MUXReg2|out[25]~70_combout ;
wire \top|MUXReg2|out[25]~72_combout ;
wire \top|MUXReg2|out[25]~73_combout ;
wire \top|ALU|Add0~143_combout ;
wire \top|Add|Sol[11]~19 ;
wire \top|Add|Sol[12]~20_combout ;
wire \top|AddSum|Sol[11]~23 ;
wire \top|AddSum|Sol[12]~24_combout ;
wire \top|MUXAddSum|out[12]~29_combout ;
wire \top|Add|Sol[12]~21 ;
wire \top|Add|Sol[13]~22_combout ;
wire \top|ImmGen|Mux17~0_combout ;
wire \top|AddSum|Sol[12]~25 ;
wire \top|AddSum|Sol[13]~26_combout ;
wire \top|MUXAddSum|out[13]~28_combout ;
wire \top|Add|Sol[13]~23 ;
wire \top|Add|Sol[14]~24_combout ;
wire \top|AddSum|Sol[13]~27 ;
wire \top|AddSum|Sol[14]~28_combout ;
wire \top|MUXAddSum|out[14]~27_combout ;
wire \top|Add|Sol[14]~25 ;
wire \top|Add|Sol[15]~26_combout ;
wire \top|AddSum|Sol[14]~29 ;
wire \top|AddSum|Sol[15]~30_combout ;
wire \top|MUXAddSum|out[15]~26_combout ;
wire \top|Add|Sol[15]~27 ;
wire \top|Add|Sol[16]~28_combout ;
wire \top|AddSum|Sol[15]~31 ;
wire \top|AddSum|Sol[16]~32_combout ;
wire \top|MUXAddSum|out[16]~25_combout ;
wire \top|Add|Sol[16]~29 ;
wire \top|Add|Sol[17]~30_combout ;
wire \top|ImmGen|Mux13~0_combout ;
wire \top|AddSum|Sol[16]~33 ;
wire \top|AddSum|Sol[17]~34_combout ;
wire \top|MUXAddSum|out[17]~24_combout ;
wire \top|AddSum|Sol[17]~35 ;
wire \top|AddSum|Sol[18]~36_combout ;
wire \top|Add|Sol[17]~31 ;
wire \top|Add|Sol[18]~32_combout ;
wire \top|MUXAddSum|out[18]~23_combout ;
wire \top|AddSum|Sol[18]~37 ;
wire \top|AddSum|Sol[19]~38_combout ;
wire \top|Add|Sol[18]~33 ;
wire \top|Add|Sol[19]~34_combout ;
wire \top|MUXAddSum|out[19]~22_combout ;
wire \top|Add|Sol[19]~35 ;
wire \top|Add|Sol[20]~36_combout ;
wire \top|AddSum|Sol[19]~39 ;
wire \top|AddSum|Sol[20]~40_combout ;
wire \top|MUXAddSum|out[20]~21_combout ;
wire \top|AddSum|Sol[20]~41 ;
wire \top|AddSum|Sol[21]~42_combout ;
wire \top|Add|Sol[20]~37 ;
wire \top|Add|Sol[21]~38_combout ;
wire \top|MUXAddSum|out[21]~20_combout ;
wire \top|Add|Sol[21]~39 ;
wire \top|Add|Sol[22]~40_combout ;
wire \top|AddSum|Sol[21]~43 ;
wire \top|AddSum|Sol[22]~44_combout ;
wire \top|MUXAddSum|out[22]~19_combout ;
wire \top|Add|Sol[22]~41 ;
wire \top|Add|Sol[23]~42_combout ;
wire \top|AddSum|Sol[22]~45 ;
wire \top|AddSum|Sol[23]~46_combout ;
wire \top|MUXAddSum|out[23]~18_combout ;
wire \top|AddSum|Sol[23]~47 ;
wire \top|AddSum|Sol[24]~48_combout ;
wire \top|MUXAddSum|out[24]~17_combout ;
wire \top|Add|Sol[23]~43 ;
wire \top|Add|Sol[24]~44_combout ;
wire \top|Registers|regis[4][24]~feeder_combout ;
wire \top|Registers|regis[4][24]~q ;
wire \top|MUXReg1|out[24]~15_combout ;
wire \top|MUXReg1|out[24]~16_combout ;
wire \top|ALU|Add0~144_combout ;
wire \top|Registers|regis[1][23]~q ;
wire \top|Registers|regis[3][23]~q ;
wire \top|MUXReg2|out[23]~47_combout ;
wire \top|Registers|regis[2][23]~q ;
wire \top|MUXReg2|out[23]~46_combout ;
wire \top|MUXReg2|out[23]~48_combout ;
wire \top|MUXReg2|out[23]~49_combout ;
wire \top|MUXRam|out[23]~17_combout ;
wire \top|ALU|Add0~145_combout ;
wire \top|Registers|regis[4][22]~feeder_combout ;
wire \top|Registers|regis[4][22]~q ;
wire \top|Registers|regis[2][22]~q ;
wire \top|MUXReg2|out[22]~50_combout ;
wire \top|Registers|regis[1][22]~q ;
wire \top|MUXReg2|out[22]~51_combout ;
wire \top|MUXReg2|out[22]~52_combout ;
wire \top|MUXReg2|out[22]~53_combout ;
wire \top|MUXRam|out[22]~20_combout ;
wire \top|MUXReg2|out[2]~4_combout ;
wire \top|ALU|Mux28~5_combout ;
wire \top|ALU|Mux28~1_combout ;
wire \top|ALU|Mux28~6_combout ;
wire \top|Registers|regis[3][2]~q ;
wire \top|MUXReg1|out[2]~48_combout ;
wire \top|MUXReg1|out[2]~49_combout ;
wire \top|ALU|Add0~60_combout ;
wire \top|ALU|Add0~67 ;
wire \top|ALU|Add0~68_combout ;
wire \DIN_SW[4]~input_o ;
wire \top|MUXReg2|out[4]~11_combout ;
wire \DIN_SW[6]~input_o ;
wire \top|MUXRam|out[6]~49_combout ;
wire \top|Registers|regis[2][6]~feeder_combout ;
wire \top|Registers|regis[2][6]~q ;
wire \top|Registers|Decoder0~7_combout ;
wire \top|Registers|regis[5][6]~q ;
wire \top|Registers|regis[4][6]~q ;
wire \top|Registers|Mux57~1_combout ;
wire \top|Registers|regis[3][6]~q ;
wire \top|Registers|regis[1][6]~q ;
wire \top|Registers|Mux57~0_combout ;
wire \top|Registers|Mux57~2_combout ;
wire \top|MUXReg2|out[6]~75_combout ;
wire \top|ALU|Mux25~3_combout ;
wire \top|ALU|Add0~134_combout ;
wire \top|Registers|Decoder0~6_combout ;
wire \top|Registers|regis[7][6]~q ;
wire \top|MUXReg1|out[6]~39_combout ;
wire \top|MUXReg1|out[4]~29_combout ;
wire \top|MUXReg1|out[6]~38_combout ;
wire \top|MUXReg1|out[6]~40_combout ;
wire \top|Registers|regis[5][5]~q ;
wire \top|Registers|regis[4][5]~q ;
wire \top|Registers|Mux58~1_combout ;
wire \top|Registers|regis[2][5]~q ;
wire \top|Registers|regis[1][5]~q ;
wire \top|Registers|Mux58~0_combout ;
wire \top|Registers|Mux58~2_combout ;
wire \top|MUXReg2|out[5]~88_combout ;
wire \top|ALU|Add0~135_combout ;
wire \top|Registers|regis[3][4]~feeder_combout ;
wire \top|Registers|regis[3][4]~q ;
wire \top|Registers|regis[7][4]~q ;
wire \top|MUXReg1|out[4]~34_combout ;
wire \top|MUXReg1|out[4]~33_combout ;
wire \top|MUXReg1|out[4]~35_combout ;
wire \top|MUXReg2|out[4]~13_combout ;
wire \top|MUXReg2|out[4]~89_combout ;
wire \top|ALU|Add0~136_combout ;
wire \top|MUXReg2|out[3]~91_combout ;
wire \top|ALU|Mux28~12_combout ;
wire \top|Registers|regis[4][3]~q ;
wire \top|MUXReg1|out[3]~46_combout ;
wire \top|MUXReg1|out[3]~47_combout ;
wire \top|ALU|res~1_combout ;
wire \top|ALU|Mux28~4_combout ;
wire \top|ALU|Add0~69 ;
wire \top|ALU|Add0~70_combout ;
wire \top|ALU|Mux28~9_combout ;
wire \top|Registers|regis[4][30]~q ;
wire \top|Registers|regis[2][30]~q ;
wire \top|MUXReg2|out[30]~80_combout ;
wire \top|Registers|regis[1][30]~q ;
wire \top|MUXReg2|out[30]~81_combout ;
wire \top|MUXReg2|out[30]~82_combout ;
wire \top|MUXReg2|out[30]~83_combout ;
wire \top|MUXRam|out[30]~5_combout ;
wire \top|Add|Sol[24]~45 ;
wire \top|Add|Sol[25]~46_combout ;
wire \top|AddSum|Sol[24]~49 ;
wire \top|AddSum|Sol[25]~50_combout ;
wire \top|MUXAddSum|out[25]~16_combout ;
wire \top|AddSum|Sol[25]~51 ;
wire \top|AddSum|Sol[26]~52_combout ;
wire \top|Add|Sol[25]~47 ;
wire \top|Add|Sol[26]~48_combout ;
wire \top|MUXAddSum|out[26]~15_combout ;
wire \top|AddSum|Sol[26]~53 ;
wire \top|AddSum|Sol[27]~54_combout ;
wire \top|Add|Sol[26]~49 ;
wire \top|Add|Sol[27]~50_combout ;
wire \top|MUXAddSum|out[27]~14_combout ;
wire \top|AddSum|Sol[27]~55 ;
wire \top|AddSum|Sol[28]~56_combout ;
wire \top|Add|Sol[27]~51 ;
wire \top|Add|Sol[28]~52_combout ;
wire \top|MUXAddSum|out[28]~13_combout ;
wire \top|Add|Sol[28]~53 ;
wire \top|Add|Sol[29]~54_combout ;
wire \top|AddSum|Sol[28]~57 ;
wire \top|AddSum|Sol[29]~58_combout ;
wire \top|MUXAddSum|out[29]~12_combout ;
wire \top|AddSum|Sol[29]~59 ;
wire \top|AddSum|Sol[30]~60_combout ;
wire \top|MUXAddSum|out[30]~11_combout ;
wire \top|Add|Sol[29]~55 ;
wire \top|Add|Sol[30]~56_combout ;
wire \top|MUXReg1|out[30]~4_combout ;
wire \top|ALU|Add0~138_combout ;
wire \top|Registers|regis[2][29]~q ;
wire \top|MUXReg2|out[29]~84_combout ;
wire \top|Registers|regis[1][29]~q ;
wire \top|Registers|regis[3][29]~q ;
wire \top|MUXReg2|out[29]~85_combout ;
wire \top|MUXReg2|out[29]~86_combout ;
wire \top|MUXReg2|out[29]~87_combout ;
wire \top|MUXRam|out[29]~11_combout ;
wire \top|ALU|Add0~139_combout ;
wire \top|Registers|regis[1][28]~q ;
wire \top|Registers|regis[3][28]~q ;
wire \top|MUXReg2|out[28]~59_combout ;
wire \top|Registers|regis[2][28]~q ;
wire \top|MUXReg2|out[28]~58_combout ;
wire \top|MUXReg2|out[28]~60_combout ;
wire \top|MUXReg2|out[28]~61_combout ;
wire \top|MUXRam|out[28]~14_combout ;
wire \top|ALU|Add0~140_combout ;
wire \DIN_SW[7]~input_o ;
wire \top|ALU|Mux27~4_combout ;
wire \top|Registers|regis[4][27]~feeder_combout ;
wire \top|Registers|regis[4][27]~q ;
wire \top|MUXReg1|out[27]~25_combout ;
wire \top|MUXReg1|out[27]~26_combout ;
wire \top|ALU|ShiftRight0~31_combout ;
wire \top|Registers|regis[1][26]~q ;
wire \top|MUXReg2|out[26]~67_combout ;
wire \top|Registers|regis[4][26]~feeder_combout ;
wire \top|Registers|regis[4][26]~q ;
wire \top|Registers|regis[2][26]~q ;
wire \top|MUXReg2|out[26]~66_combout ;
wire \top|MUXReg2|out[26]~68_combout ;
wire \top|MUXReg2|out[26]~69_combout ;
wire \top|Registers|regis[3][31]~q ;
wire \top|MUXReg1|out[31]~0_combout ;
wire \top|ImmGen|OUT[31]~0_combout ;
wire \top|AddSum|Sol[30]~61 ;
wire \top|AddSum|Sol[31]~62_combout ;
wire \top|MUXAddSum|out[31]~10_combout ;
wire \top|Add|Sol[30]~57 ;
wire \top|Add|Sol[31]~58_combout ;
wire \top|MUXReg1|out[31]~2_combout ;
wire \top|ALU|ShiftRight0~6_combout ;
wire \top|ALU|ShiftRight0~7_combout ;
wire \top|ALU|ShiftRight0~14_combout ;
wire \top|ALU|ShiftRight0~114_combout ;
wire \top|MUXRam|out[26]~43_combout ;
wire \top|ALU|Add0~142_combout ;
wire \top|ALU|Add0~116 ;
wire \top|ALU|Add0~117_combout ;
wire \top|MUXRam|out[26]~44_combout ;
wire \top|MUXRam|out[26]~45_combout ;
wire \top|Registers|regis[3][26]~q ;
wire \top|MUXReg1|out[26]~27_combout ;
wire \top|MUXReg1|out[26]~28_combout ;
wire \top|ALU|ShiftRight0~36_combout ;
wire \top|ALU|ShiftRight0~37_combout ;
wire \top|ALU|ShiftRight0~96_combout ;
wire \top|ALU|Mux24~0_combout ;
wire \top|ALU|Mux27~5_combout ;
wire \top|MUXReg1|out[14]~56_combout ;
wire \top|Registers|regis[1][14]~q ;
wire \top|Registers|Mux49~1_combout ;
wire \top|Registers|regis[4][14]~q ;
wire \top|Registers|regis[2][14]~q ;
wire \top|Registers|Mux49~0_combout ;
wire \top|Registers|Mux49~2_combout ;
wire \top|MUXReg2|out[14]~31_combout ;
wire \DIN_SW[15]~input_o ;
wire \top|MUXRam|out[11]~55_combout ;
wire \top|ALU|Mux21~0_combout ;
wire \top|Registers|regis[3][20]~q ;
wire \top|Registers|regis[1][20]~q ;
wire \top|MUXReg2|out[20]~20_combout ;
wire \top|Registers|regis[2][20]~q ;
wire \top|MUXReg2|out[20]~19_combout ;
wire \top|MUXReg2|out[20]~21_combout ;
wire \top|MUXReg2|out[20]~22_combout ;
wire \top|MUXRam|out[20]~34_combout ;
wire \top|ALU|Add0~148_combout ;
wire \top|Registers|regis[4][19]~q ;
wire \top|Registers|regis[2][19]~q ;
wire \top|MUXReg2|out[19]~23_combout ;
wire \top|Registers|regis[1][19]~q ;
wire \top|MUXReg2|out[19]~24_combout ;
wire \top|MUXReg2|out[19]~25_combout ;
wire \top|MUXReg2|out[19]~26_combout ;
wire \top|Registers|regis[2][21]~q ;
wire \top|MUXReg2|out[21]~54_combout ;
wire \top|Registers|regis[1][21]~q ;
wire \top|Registers|regis[3][21]~feeder_combout ;
wire \top|Registers|regis[3][21]~q ;
wire \top|MUXReg2|out[21]~55_combout ;
wire \top|MUXReg2|out[21]~56_combout ;
wire \top|MUXReg2|out[21]~57_combout ;
wire \top|MUXRam|out[21]~29_combout ;
wire \top|ALU|Add0~147_combout ;
wire \top|ALU|Add0~106 ;
wire \top|ALU|Add0~107_combout ;
wire \top|ALU|ShiftRight0~63_combout ;
wire \top|ALU|ShiftRight0~89_combout ;
wire \top|ALU|ShiftRight0~62_combout ;
wire \top|ALU|ShiftRight0~51_combout ;
wire \top|ALU|ShiftRight0~52_combout ;
wire \top|ALU|ShiftRight0~61_combout ;
wire \top|ALU|ShiftRight0~88_combout ;
wire \top|ALU|ShiftRight0~113_combout ;
wire \top|MUXRam|out[21]~30_combout ;
wire \top|MUXRam|out[21]~31_combout ;
wire \top|Registers|regis[4][21]~feeder_combout ;
wire \top|Registers|regis[4][21]~q ;
wire \top|MUXReg1|out[21]~17_combout ;
wire \top|MUXReg1|out[21]~18_combout ;
wire \top|ALU|ShiftRight0~39_combout ;
wire \top|ALU|ShiftRight0~40_combout ;
wire \top|ALU|Mux12~0_combout ;
wire \top|ALU|Add0~149_combout ;
wire \top|ALU|ShiftRight0~8_combout ;
wire \top|ALU|ShiftRight0~9_combout ;
wire \top|ALU|ShiftRight0~10_combout ;
wire \top|ALU|ShiftRight0~11_combout ;
wire \top|ALU|ShiftRight0~12_combout ;
wire \top|ALU|ShiftRight0~13_combout ;
wire \top|ALU|Mux13~0_combout ;
wire \top|Registers|regis[2][18]~q ;
wire \top|MUXReg2|out[18]~27_combout ;
wire \top|Registers|regis[1][18]~q ;
wire \top|Registers|regis[3][18]~q ;
wire \top|MUXReg2|out[18]~28_combout ;
wire \top|MUXReg2|out[18]~29_combout ;
wire \top|MUXReg2|out[18]~30_combout ;
wire \top|ALU|Add0~150_combout ;
wire \top|MUXReg2|out[11]~14_combout ;
wire \top|Registers|regis[3][17]~q ;
wire \top|MUXReg1|out[17]~50_combout ;
wire \top|MUXReg1|out[17]~51_combout ;
wire \top|Registers|regis[1][16]~q ;
wire \top|Registers|regis[3][16]~q ;
wire \top|MUXReg2|out[16]~16_combout ;
wire \top|Registers|regis[2][16]~q ;
wire \top|MUXReg2|out[16]~15_combout ;
wire \top|MUXReg2|out[16]~17_combout ;
wire \top|MUXReg2|out[16]~18_combout ;
wire \top|ALU|Add0~152_combout ;
wire \top|Registers|regis[4][15]~feeder_combout ;
wire \top|Registers|regis[4][15]~q ;
wire \top|Registers|regis[2][15]~q ;
wire \top|Registers|Mux48~0_combout ;
wire \top|Registers|regis[1][15]~q ;
wire \top|Registers|Mux48~1_combout ;
wire \top|Registers|Mux48~2_combout ;
wire \top|MUXReg2|out[15]~36_combout ;
wire \top|ALU|Add0~153_combout ;
wire \top|ALU|Add0~154_combout ;
wire \top|MUXReg1|out[14]~70_combout ;
wire \DIN_SW[13]~input_o ;
wire \top|MUXRam|out[13]~65_combout ;
wire \top|Registers|regis[3][13]~q ;
wire \top|Registers|regis[4][13]~feeder_combout ;
wire \top|Registers|regis[4][13]~q ;
wire \top|MUXReg1|out[13]~61_combout ;
wire \top|MUXReg1|out[13]~60_combout ;
wire \top|ALU|ShiftRight0~56_combout ;
wire \top|ALU|ShiftRight0~23_combout ;
wire \top|ALU|ShiftRight0~57_combout ;
wire \top|ALU|ShiftRight0~53_combout ;
wire \top|ALU|ShiftRight0~54_combout ;
wire \top|ALU|ShiftRight0~87_combout ;
wire \top|ALU|Mux21~2_combout ;
wire \top|MUXReg1|out[13]~71_combout ;
wire \DIN_SW[12]~input_o ;
wire \top|ALU|ShiftRight0~68_combout ;
wire \top|ALU|ShiftRight0~69_combout ;
wire \top|ALU|ShiftRight0~84_combout ;
wire \top|ALU|ShiftRight0~78_combout ;
wire \top|ALU|ShiftRight0~85_combout ;
wire \top|ALU|ShiftRight0~71_combout ;
wire \top|ALU|ShiftRight0~46_combout ;
wire \top|ALU|ShiftRight0~67_combout ;
wire \top|ALU|ShiftRight0~81_combout ;
wire \top|Registers|regis[3][12]~q ;
wire \top|MUXReg1|out[12]~62_combout ;
wire \top|MUXReg1|out[12]~63_combout ;
wire \DIN_SW[11]~input_o ;
wire \top|MUXReg2|out[11]~90_combout ;
wire \top|MUXReg2|out[11]~92_combout ;
wire \top|MUXRam|out[11]~62_combout ;
wire \top|Registers|regis[4][11]~feeder_combout ;
wire \top|Registers|regis[4][11]~q ;
wire \top|MUXReg1|out[11]~58_combout ;
wire \top|MUXReg1|out[11]~59_combout ;
wire \DIN_SW[10]~input_o ;
wire \top|Registers|regis[4][10]~feeder_combout ;
wire \top|Registers|regis[4][10]~q ;
wire \top|MUXReg1|out[10]~64_combout ;
wire \top|MUXReg1|out[10]~65_combout ;
wire \top|ALU|ShiftRight0~26_combout ;
wire \top|ALU|ShiftRight0~25_combout ;
wire \top|ALU|ShiftRight0~27_combout ;
wire \top|ALU|ShiftRight0~28_combout ;
wire \top|ALU|Mux21~3_combout ;
wire \top|ALU|ShiftRight0~55_combout ;
wire \top|Registers|regis[3][9]~q ;
wire \top|MUXReg1|out[9]~41_combout ;
wire \top|MUXReg1|out[9]~42_combout ;
wire \top|ALU|ShiftRight0~58_combout ;
wire \top|ALU|ShiftRight0~59_combout ;
wire \top|ALU|ShiftRight0~60_combout ;
wire \DIN_SW[8]~input_o ;
wire \top|ALU|ShiftRight0~74_combout ;
wire \top|ALU|ShiftRight0~75_combout ;
wire \top|ALU|ShiftRight0~76_combout ;
wire \top|ALU|ShiftRight0~80_combout ;
wire \top|Registers|regis[3][8]~q ;
wire \top|MUXReg1|out[8]~36_combout ;
wire \top|MUXReg1|out[8]~37_combout ;
wire \top|ALU|Add0~133_combout ;
wire \top|Registers|regis[3][7]~feeder_combout ;
wire \top|Registers|regis[3][7]~q ;
wire \top|Registers|regis[7][7]~q ;
wire \top|MUXReg1|out[7]~44_combout ;
wire \top|Registers|regis[4][7]~q ;
wire \top|MUXReg1|out[7]~43_combout ;
wire \top|MUXReg1|out[7]~45_combout ;
wire \top|ALU|Add0~77 ;
wire \top|ALU|Add0~79 ;
wire \top|ALU|Add0~80_combout ;
wire \top|ALU|Mux23~1_combout ;
wire \top|ALU|ShiftRight0~43_combout ;
wire \top|ALU|ShiftRight0~72_combout ;
wire \top|ALU|ShiftRight0~73_combout ;
wire \top|ALU|ShiftRight0~70_combout ;
wire \top|ALU|Mux23~2_combout ;
wire \top|ALU|Mux23~3_combout ;
wire \top|MUXRam|out[8]~48_combout ;
wire \top|Registers|regis[4][8]~feeder_combout ;
wire \top|Registers|regis[4][8]~q ;
wire \top|Registers|regis[2][8]~q ;
wire \top|Registers|Mux55~0_combout ;
wire \top|Registers|regis[1][8]~q ;
wire \top|Registers|Mux55~1_combout ;
wire \top|Registers|Mux55~2_combout ;
wire \top|ALU|Mux23~0_combout ;
wire \top|ALU|Add0~132_combout ;
wire \top|ALU|Add0~81 ;
wire \top|ALU|Add0~82_combout ;
wire \top|ALU|ShiftRight0~64_combout ;
wire \top|ALU|ShiftRight0~65_combout ;
wire \top|ALU|ShiftRight0~66_combout ;
wire \top|ALU|Mux22~1_combout ;
wire \top|ALU|Mux22~2_combout ;
wire \top|ALU|Mux22~3_combout ;
wire \DIN_SW[9]~input_o ;
wire \top|MUXRam|out[9]~50_combout ;
wire \top|Registers|regis[4][9]~feeder_combout ;
wire \top|Registers|regis[4][9]~q ;
wire \top|Registers|regis[2][9]~q ;
wire \top|Registers|Mux54~0_combout ;
wire \top|Registers|regis[1][9]~feeder_combout ;
wire \top|Registers|regis[1][9]~q ;
wire \top|Registers|Mux54~1_combout ;
wire \top|Registers|Mux54~2_combout ;
wire \top|ALU|Mux22~0_combout ;
wire \top|ALU|Add0~131_combout ;
wire \top|ALU|Add0~83 ;
wire \top|ALU|Add0~85_combout ;
wire \top|ALU|ShiftRight0~116_combout ;
wire \top|ALU|Mux21~4_combout ;
wire \top|ALU|Mux21~5_combout ;
wire \top|MUXRam|out[10]~70_combout ;
wire \top|MUXRam|out[10]~71_combout ;
wire \top|Registers|regis[3][10]~q ;
wire \top|Registers|regis[1][10]~q ;
wire \top|Registers|Mux53~1_combout ;
wire \top|Registers|regis[2][10]~q ;
wire \top|Registers|Mux53~0_combout ;
wire \top|Registers|Mux53~2_combout ;
wire \top|MUXReg2|out[10]~34_combout ;
wire \top|ALU|Add0~158_combout ;
wire \top|ALU|Add0~86 ;
wire \top|ALU|Add0~87_combout ;
wire \top|ALU|ShiftRight0~115_combout ;
wire \top|ALU|Mux20~0_combout ;
wire \top|ALU|ShiftRight0~47_combout ;
wire \top|ALU|ShiftRight0~50_combout ;
wire \top|ALU|Mux20~1_combout ;
wire \top|MUXRam|out[11]~63_combout ;
wire \top|MUXRam|out[11]~64_combout ;
wire \top|Registers|regis[3][11]~q ;
wire \top|Registers|regis[1][11]~feeder_combout ;
wire \top|Registers|regis[1][11]~q ;
wire \top|Registers|Mux52~1_combout ;
wire \top|Registers|regis[2][11]~q ;
wire \top|Registers|Mux52~0_combout ;
wire \top|Registers|Mux52~2_combout ;
wire \top|MUXReg2|out[11]~33_combout ;
wire \top|ALU|Add0~157_combout ;
wire \top|ALU|Add0~88 ;
wire \top|ALU|Add0~89_combout ;
wire \top|ALU|ShiftRight0~118_combout ;
wire \top|ALU|ShiftRight0~97_combout ;
wire \top|ALU|ShiftRight0~111_combout ;
wire \top|ALU|Mux19~0_combout ;
wire \top|ALU|Mux19~1_combout ;
wire \top|MUXRam|out[12]~68_combout ;
wire \top|MUXRam|out[12]~69_combout ;
wire \top|Registers|regis[4][12]~feeder_combout ;
wire \top|Registers|regis[4][12]~q ;
wire \top|Registers|regis[2][12]~q ;
wire \top|Registers|Mux51~0_combout ;
wire \top|Registers|regis[1][12]~feeder_combout ;
wire \top|Registers|regis[1][12]~q ;
wire \top|Registers|Mux51~1_combout ;
wire \top|Registers|Mux51~2_combout ;
wire \top|MUXReg2|out[12]~41_combout ;
wire \top|ALU|Add0~156_combout ;
wire \top|ALU|Add0~90 ;
wire \top|ALU|Add0~91_combout ;
wire \top|ALU|Mux2~0_combout ;
wire \top|ALU|Mux18~0_combout ;
wire \top|ALU|Mux18~1_combout ;
wire \top|MUXRam|out[13]~66_combout ;
wire \top|MUXRam|out[13]~67_combout ;
wire \top|Registers|regis[1][13]~feeder_combout ;
wire \top|Registers|regis[1][13]~q ;
wire \top|Registers|Mux50~1_combout ;
wire \top|Registers|regis[2][13]~q ;
wire \top|Registers|Mux50~0_combout ;
wire \top|Registers|Mux50~2_combout ;
wire \top|MUXReg2|out[13]~32_combout ;
wire \top|ALU|Add0~155_combout ;
wire \top|ALU|Add0~92 ;
wire \top|ALU|Add0~94 ;
wire \top|ALU|Add0~96 ;
wire \top|ALU|Add0~97_combout ;
wire \top|ALU|Mux15~0_combout ;
wire \top|MUXRam|out[16]~58_combout ;
wire \top|MUXRam|out[16]~59_combout ;
wire \top|Registers|regis[4][16]~feeder_combout ;
wire \top|Registers|regis[4][16]~q ;
wire \top|MUXReg1|out[16]~54_combout ;
wire \top|MUXReg1|out[16]~55_combout ;
wire \top|ALU|Add0~98 ;
wire \top|ALU|Add0~99_combout ;
wire \top|ALU|Mux14~0_combout ;
wire \top|MUXRam|out[17]~52_combout ;
wire \top|MUXRam|out[17]~53_combout ;
wire \top|Registers|regis[4][17]~feeder_combout ;
wire \top|Registers|regis[4][17]~q ;
wire \top|Registers|regis[2][17]~q ;
wire \top|MUXReg2|out[17]~37_combout ;
wire \top|Registers|regis[1][17]~q ;
wire \top|MUXReg2|out[17]~38_combout ;
wire \top|MUXReg2|out[17]~39_combout ;
wire \top|MUXReg2|out[17]~40_combout ;
wire \top|ALU|Add0~151_combout ;
wire \top|ALU|Add0~100 ;
wire \top|ALU|Add0~101_combout ;
wire \top|MUXRam|out[18]~37_combout ;
wire \top|MUXRam|out[18]~38_combout ;
wire \top|Registers|regis[4][18]~q ;
wire \top|MUXReg1|out[18]~23_combout ;
wire \top|MUXReg1|out[18]~24_combout ;
wire \top|ALU|Add0~102 ;
wire \top|ALU|Add0~103_combout ;
wire \top|MUXRam|out[19]~32_combout ;
wire \top|MUXRam|out[19]~33_combout ;
wire \top|Registers|regis[3][19]~q ;
wire \top|MUXReg1|out[19]~19_combout ;
wire \top|MUXReg1|out[19]~20_combout ;
wire \top|ALU|Add0~104 ;
wire \top|ALU|Add0~105_combout ;
wire \top|ALU|ShiftRight0~86_combout ;
wire \top|MUXRam|out[20]~35_combout ;
wire \top|MUXRam|out[20]~36_combout ;
wire \top|Registers|regis[4][20]~q ;
wire \top|MUXReg1|out[20]~21_combout ;
wire \top|MUXReg1|out[20]~22_combout ;
wire \top|ALU|ShiftRight0~38_combout ;
wire \top|ALU|ShiftRight0~95_combout ;
wire \top|ALU|ShiftRight0~29_combout ;
wire \top|ALU|ShiftRight0~119_combout ;
wire \top|ALU|Add0~95_combout ;
wire \top|ALU|Mux16~0_combout ;
wire \top|ALU|Mux16~1_combout ;
wire \top|MUXRam|out[15]~54_combout ;
wire \top|MUXRam|out[15]~56_combout ;
wire \top|MUXRam|out[15]~57_combout ;
wire \top|Registers|regis[3][15]~q ;
wire \top|MUXReg1|out[15]~52_combout ;
wire \top|MUXReg1|out[15]~53_combout ;
wire \top|ALU|ShiftRight0~22_combout ;
wire \top|ALU|ShiftRight0~24_combout ;
wire \top|ALU|ShiftRight0~92_combout ;
wire \top|ALU|ShiftRight0~93_combout ;
wire \top|ALU|Add0~93_combout ;
wire \top|ALU|ShiftRight0~110_combout ;
wire \top|ALU|Mux17~0_combout ;
wire \top|ALU|Mux17~1_combout ;
wire \top|MUXRam|out[14]~60_combout ;
wire \DIN_SW[14]~input_o ;
wire \top|MUXRam|out[14]~61_combout ;
wire \top|Registers|regis[3][14]~q ;
wire \top|MUXReg1|out[14]~57_combout ;
wire \top|ALU|ShiftRight0~48_combout ;
wire \top|ALU|ShiftRight0~49_combout ;
wire \top|ALU|ShiftRight0~19_combout ;
wire \top|ALU|ShiftRight0~44_combout ;
wire \top|ALU|Mux24~1_combout ;
wire \top|ALU|Mux24~2_combout ;
wire \top|ALU|Add0~78_combout ;
wire \top|ALU|Mux24~3_combout ;
wire \top|ALU|Mux24~4_combout ;
wire \top|MUXRam|out[7]~51_combout ;
wire \top|Registers|regis[5][7]~feeder_combout ;
wire \top|Registers|regis[5][7]~q ;
wire \top|Registers|Mux56~1_combout ;
wire \top|Registers|regis[2][7]~q ;
wire \top|Registers|regis[1][7]~q ;
wire \top|Registers|Mux56~0_combout ;
wire \top|Registers|Mux56~2_combout ;
wire \top|MUXReg2|out[7]~74_combout ;
wire \top|ALU|ShiftLeft0~6_combout ;
wire \top|ALU|ShiftLeft0~7_combout ;
wire \top|ALU|ShiftLeft0~0_combout ;
wire \top|ALU|ShiftLeft0~2_combout ;
wire \top|ALU|ShiftLeft0~1_combout ;
wire \top|ALU|ShiftLeft0~3_combout ;
wire \top|ALU|ShiftLeft0~5_combout ;
wire \top|ALU|ShiftLeft0~9_combout ;
wire \top|ALU|Mux21~1_combout ;
wire \top|MUXRam|out[27]~40_combout ;
wire \top|ALU|Add0~118 ;
wire \top|ALU|Add0~119_combout ;
wire \top|MUXRam|out[27]~41_combout ;
wire \top|MUXRam|out[27]~42_combout ;
wire \top|Registers|regis[3][27]~q ;
wire \top|Registers|regis[1][27]~q ;
wire \top|MUXReg2|out[27]~63_combout ;
wire \top|Registers|regis[2][27]~q ;
wire \top|MUXReg2|out[27]~62_combout ;
wire \top|MUXReg2|out[27]~64_combout ;
wire \top|MUXReg2|out[27]~65_combout ;
wire \top|ALU|Add0~141_combout ;
wire \top|ALU|Add0~120 ;
wire \top|ALU|Add0~121_combout ;
wire \top|MUXRam|out[28]~15_combout ;
wire \top|MUXRam|out[28]~16_combout ;
wire \top|Registers|regis[4][28]~q ;
wire \top|MUXReg1|out[28]~7_combout ;
wire \top|MUXReg1|out[28]~8_combout ;
wire \top|ALU|Add0~122 ;
wire \top|ALU|Add0~123_combout ;
wire \top|MUXRam|out[29]~12_combout ;
wire \top|MUXRam|out[29]~13_combout ;
wire \top|Registers|regis[4][29]~q ;
wire \top|MUXReg1|out[29]~5_combout ;
wire \top|MUXReg1|out[29]~6_combout ;
wire \top|ALU|Add0~124 ;
wire \top|ALU|Add0~125_combout ;
wire \top|MUXRam|out[30]~6_combout ;
wire \top|MUXRam|out[30]~7_combout ;
wire \top|Registers|regis[3][30]~q ;
wire \top|MUXReg1|out[30]~3_combout ;
wire \top|ALU|ShiftRight0~32_combout ;
wire \top|ALU|ShiftRight0~33_combout ;
wire \top|ALU|ShiftRight0~34_combout ;
wire \top|ALU|ShiftRight0~35_combout ;
wire \top|ALU|ShiftRight0~41_combout ;
wire \top|ALU|ShiftRight0~42_combout ;
wire \top|ALU|Mux28~0_combout ;
wire \top|ALU|ShiftRight0~45_combout ;
wire \top|ALU|Mux28~7_combout ;
wire \top|ALU|Mux28~8_combout ;
wire \top|ALU|Mux28~10_combout ;
wire \top|ALU|Mux28~11_combout ;
wire \top|MUXRam|out[3]~1_combout ;
wire \DIN_SW[3]~input_o ;
wire \top|MUXRam|out[3]~39_combout ;
wire \top|Registers|regis[3][3]~feeder_combout ;
wire \top|Registers|regis[3][3]~q ;
wire \top|Registers|regis[2][3]~q ;
wire \top|Registers|Mux60~0_combout ;
wire \top|Registers|Mux60~1_combout ;
wire \top|Registers|regis[1][3]~q ;
wire \top|Registers|Mux60~2_combout ;
wire \top|MUXReg2|out[3]~9_combout ;
wire \top|MUXReg2|out[3]~12_combout ;
wire \top|ALU|Add0~130_combout ;
wire \top|ALU|Add0~71 ;
wire \top|ALU|Add0~73 ;
wire \top|ALU|Add0~74_combout ;
wire \top|ALU|ShiftRight0~90_combout ;
wire \top|ALU|ShiftRight0~91_combout ;
wire \top|ALU|Mux26~1_combout ;
wire \top|ALU|Mux26~0_combout ;
wire \top|ALU|Mux26~2_combout ;
wire \top|ALU|Mux26~3_combout ;
wire \top|ALU|Mux26~4_combout ;
wire \DIN_SW[5]~input_o ;
wire \top|MUXRam|out[5]~46_combout ;
wire \top|Registers|regis[3][5]~feeder_combout ;
wire \top|Registers|regis[3][5]~q ;
wire \top|Registers|regis[7][5]~q ;
wire \top|MUXReg1|out[5]~31_combout ;
wire \top|MUXReg1|out[5]~30_combout ;
wire \top|MUXReg1|out[5]~32_combout ;
wire \top|ALU|Add0~75 ;
wire \top|ALU|Add0~76_combout ;
wire \top|ALU|ShiftRight0~18_combout ;
wire \top|ALU|ShiftRight0~20_combout ;
wire \top|ALU|Mux25~0_combout ;
wire \top|ALU|Mux25~1_combout ;
wire \top|ALU|Mux25~2_combout ;
wire \top|ALU|Mux25~4_combout ;
wire \top|ALU|Add0~72_combout ;
wire \top|ALU|Mux27~10_combout ;
wire \top|ALU|ShiftRight0~17_combout ;
wire \top|ALU|ShiftRight0~82_combout ;
wire \top|ALU|ShiftRight0~83_combout ;
wire \top|ALU|Mux27~6_combout ;
wire \top|ALU|Mux27~7_combout ;
wire \top|ALU|Mux27~8_combout ;
wire \top|ALU|Mux27~9_combout ;
wire \mem_ctrl|Equal0~0_combout ;
wire \mem_ctrl|Equal0~1_combout ;
wire \mem_ctrl|Equal0~3_combout ;
wire \top|MUXRam|out[4]~47_combout ;
wire \top|Registers|regis[4][4]~q ;
wire \top|Registers|Mux59~1_combout ;
wire \top|Registers|regis[1][4]~feeder_combout ;
wire \top|Registers|regis[1][4]~q ;
wire \top|Registers|regis[5][4]~q ;
wire \top|Registers|Mux59~3_combout ;
wire \top|Registers|regis[2][4]~q ;
wire \top|Registers|Mux59~2_combout ;
wire \top|Registers|Mux59~4_combout ;
wire \top|ALU|Mux28~2_combout ;
wire \top|ALU|Mux28~3_combout ;
wire \top|ALU|res~0_combout ;
wire \top|ALU|Mux29~2_combout ;
wire \top|ALU|ShiftRight0~21_combout ;
wire \top|ALU|Mux29~0_combout ;
wire \top|ALU|Mux29~1_combout ;
wire \top|ALU|ShiftRight0~117_combout ;
wire \top|ALU|ShiftRight0~15_combout ;
wire \top|ALU|ShiftRight0~16_combout ;
wire \top|ALU|Mux29~3_combout ;
wire \top|ALU|Mux29~4_combout ;
wire \top|MUXRam|out[2]~0_combout ;
wire \DIN_SW[2]~input_o ;
wire \top|MUXRam|out[2]~2_combout ;
wire \top|Registers|regis[4][2]~q ;
wire \top|Registers|regis[2][2]~q ;
wire \top|Registers|Mux61~0_combout ;
wire \top|Registers|regis[1][2]~q ;
wire \top|Registers|Mux61~1_combout ;
wire \top|Registers|Mux61~2_combout ;
wire \top|MUXReg2|out[2]~6_combout ;
wire \top|ALU|ShiftRight0~94_combout ;
wire \top|ALU|Add0~146_combout ;
wire \top|ALU|Add0~108 ;
wire \top|ALU|Add0~109_combout ;
wire \top|MUXRam|out[22]~21_combout ;
wire \top|MUXRam|out[22]~22_combout ;
wire \top|Registers|regis[3][22]~q ;
wire \top|MUXReg1|out[22]~11_combout ;
wire \top|MUXReg1|out[22]~12_combout ;
wire \top|ALU|Add0~110 ;
wire \top|ALU|Add0~111_combout ;
wire \top|ALU|ShiftRight0~112_combout ;
wire \top|MUXRam|out[23]~18_combout ;
wire \top|MUXRam|out[23]~19_combout ;
wire \top|Registers|regis[4][23]~feeder_combout ;
wire \top|Registers|regis[4][23]~q ;
wire \top|MUXReg1|out[23]~9_combout ;
wire \top|MUXReg1|out[23]~10_combout ;
wire \top|ALU|Add0~112 ;
wire \top|ALU|Add0~114 ;
wire \top|ALU|Add0~115_combout ;
wire \top|MUXRam|out[25]~23_combout ;
wire \top|MUXRam|out[25]~24_combout ;
wire \top|MUXRam|out[25]~25_combout ;
wire \top|Registers|regis[3][25]~q ;
wire \top|MUXReg1|out[25]~13_combout ;
wire \top|MUXReg1|out[25]~14_combout ;
wire \top|ALU|ShiftRight0~77_combout ;
wire \top|ALU|ShiftRight0~79_combout ;
wire \top|ALU|ShiftRight0~98_combout ;
wire \top|MUXRam|out[24]~26_combout ;
wire \top|ALU|Add0~113_combout ;
wire \top|MUXRam|out[24]~27_combout ;
wire \top|MUXRam|out[24]~28_combout ;
wire \top|Registers|regis[3][24]~q ;
wire \top|Registers|regis[1][24]~q ;
wire \top|MUXReg2|out[24]~43_combout ;
wire \top|Registers|regis[2][24]~q ;
wire \top|MUXReg2|out[24]~42_combout ;
wire \top|MUXReg2|out[24]~44_combout ;
wire \top|MUXReg2|out[24]~45_combout ;
wire \top|ALU|ShiftLeft0~4_combout ;
wire \top|ALU|ShiftLeft0~8_combout ;
wire \top|ALU|ShiftRight0~105_combout ;
wire \top|ALU|ShiftRight0~106_combout ;
wire \top|ALU|ShiftRight0~107_combout ;
wire \top|ALU|ShiftRight0~108_combout ;
wire \top|ALU|ShiftRight0~109_combout ;
wire \top|ALU|Mux30~0_combout ;
wire \top|ALU|Mux30~1_combout ;
wire \top|MUXRam|out[1]~10_combout ;
wire \top|Registers|regis[1][1]~q ;
wire \top|Registers|Mux62~1_combout ;
wire \top|Registers|regis[2][1]~feeder_combout ;
wire \top|Registers|regis[2][1]~q ;
wire \top|Registers|Mux62~2_combout ;
wire \top|Registers|Mux62~0_combout ;
wire \top|Registers|Mux62~3_combout ;
wire \top|MUXReg2|out[1]~8_combout ;
wire \top|ALU|ShiftRight0~30_combout ;
wire \top|ALU|Mux0~0_combout ;
wire \top|ALU|Add0~137_combout ;
wire \top|ALU|Add0~126 ;
wire \top|ALU|Add0~127_combout ;
wire \top|MUXRam|out[31]~3_combout ;
wire \top|MUXRam|out[31]~4_combout ;
wire \top|Registers|regis[4][31]~q ;
wire \top|Registers|regis[2][31]~q ;
wire \top|MUXReg2|out[31]~76_combout ;
wire \top|Registers|regis[1][31]~feeder_combout ;
wire \top|Registers|regis[1][31]~q ;
wire \top|MUXReg2|out[31]~77_combout ;
wire \top|MUXReg2|out[31]~78_combout ;
wire \top|MUXReg2|out[31]~79_combout ;
wire \top|ALU|LessThan0~1_cout ;
wire \top|ALU|LessThan0~3_cout ;
wire \top|ALU|LessThan0~5_cout ;
wire \top|ALU|LessThan0~7_cout ;
wire \top|ALU|LessThan0~9_cout ;
wire \top|ALU|LessThan0~11_cout ;
wire \top|ALU|LessThan0~13_cout ;
wire \top|ALU|LessThan0~15_cout ;
wire \top|ALU|LessThan0~17_cout ;
wire \top|ALU|LessThan0~19_cout ;
wire \top|ALU|LessThan0~21_cout ;
wire \top|ALU|LessThan0~23_cout ;
wire \top|ALU|LessThan0~25_cout ;
wire \top|ALU|LessThan0~27_cout ;
wire \top|ALU|LessThan0~29_cout ;
wire \top|ALU|LessThan0~31_cout ;
wire \top|ALU|LessThan0~33_cout ;
wire \top|ALU|LessThan0~35_cout ;
wire \top|ALU|LessThan0~37_cout ;
wire \top|ALU|LessThan0~39_cout ;
wire \top|ALU|LessThan0~41_cout ;
wire \top|ALU|LessThan0~43_cout ;
wire \top|ALU|LessThan0~45_cout ;
wire \top|ALU|LessThan0~47_cout ;
wire \top|ALU|LessThan0~49_cout ;
wire \top|ALU|LessThan0~51_cout ;
wire \top|ALU|LessThan0~53_cout ;
wire \top|ALU|LessThan0~55_cout ;
wire \top|ALU|LessThan0~57_cout ;
wire \top|ALU|LessThan0~59_cout ;
wire \top|ALU|LessThan0~61_cout ;
wire \top|ALU|LessThan0~62_combout ;
wire \top|ALU|Add0~64_combout ;
wire \top|ALU|ShiftRight0~99_combout ;
wire \top|ALU|ShiftRight0~100_combout ;
wire \top|ALU|ShiftRight0~101_combout ;
wire \top|ALU|ShiftRight0~102_combout ;
wire \top|ALU|ShiftRight0~103_combout ;
wire \top|ALU|ShiftRight0~104_combout ;
wire \top|ALU|Mux31~0_combout ;
wire \top|ALU|Mux31~1_combout ;
wire \DIN_SW[0]~input_o ;
wire \RAM|RAM~1745_combout ;
wire \top|conrtol|Decoder0~1_combout ;
wire \rtl~1126_combout ;
wire \RAM|RAM~1989_combout ;
wire \RAM|RAM~759_q ;
wire \RAM|RAM~1785_combout ;
wire \RAM|RAM~1992_combout ;
wire \RAM|RAM~767_q ;
wire \RAM|RAM~1756_combout ;
wire \RAM|RAM~1991_combout ;
wire \RAM|RAM~755_q ;
wire \RAM|RAM~1713_combout ;
wire \RAM|RAM~1990_combout ;
wire \RAM|RAM~763_q ;
wire \RAM|RAM~1189_combout ;
wire \RAM|RAM~1190_combout ;
wire \RAM|RAM~1711_combout ;
wire \RAM|RAM~1985_combout ;
wire \RAM|RAM~760_q ;
wire \RAM|RAM~1780_combout ;
wire \RAM|RAM~1988_combout ;
wire \RAM|RAM~764_q ;
wire \RAM|RAM~1740_combout ;
wire \RAM|RAM~1986_combout ;
wire \RAM|RAM~756_q ;
wire \RAM|RAM~1754_combout ;
wire \rtl~1062_combout ;
wire \RAM|RAM~1987_combout ;
wire \RAM|RAM~752_q ;
wire \RAM|RAM~1186_combout ;
wire \RAM|RAM~1187_combout ;
wire \RAM|RAM~1775_combout ;
wire \RAM|RAM~1984_combout ;
wire \RAM|RAM~765_q ;
wire \RAM|RAM~1730_combout ;
wire \RAM|RAM~1981_combout ;
wire \RAM|RAM~757_q ;
wire \RAM|RAM~1750_combout ;
wire \RAM|RAM~1983_combout ;
wire \RAM|RAM~753_q ;
wire \RAM|RAM~1706_combout ;
wire \RAM|RAM~1982_combout ;
wire \RAM|RAM~761_q ;
wire \RAM|RAM~1184_combout ;
wire \RAM|RAM~1185_combout ;
wire \RAM|RAM~1188_combout ;
wire \RAM|RAM~1709_combout ;
wire \RAM|RAM~1977_combout ;
wire \RAM|RAM~762_q ;
wire \RAM|RAM~1770_combout ;
wire \RAM|RAM~1980_combout ;
wire \RAM|RAM~766_q ;
wire \RAM|RAM~1735_combout ;
wire \RAM|RAM~1978_combout ;
wire \RAM|RAM~758_q ;
wire \RAM|RAM~1752_combout ;
wire \RAM|RAM~1979_combout ;
wire \RAM|RAM~754_q ;
wire \RAM|RAM~1182_combout ;
wire \RAM|RAM~1183_combout ;
wire \RAM|RAM~1191_combout ;
wire \RAM|RAM~1943_combout ;
wire \rtl~1124_combout ;
wire \RAM|RAM~1951_combout ;
wire \RAM|RAM~702_q ;
wire \RAM|RAM~1948_combout ;
wire \RAM|RAM~698_q ;
wire \RAM|RAM~1949_combout ;
wire \RAM|RAM~694_q ;
wire \RAM|RAM~1950_combout ;
wire \RAM|RAM~690_q ;
wire \RAM|RAM~1163_combout ;
wire \RAM|RAM~1164_combout ;
wire \RAM|RAM~1955_combout ;
wire \RAM|RAM~700_q ;
wire \RAM|RAM~1952_combout ;
wire \RAM|RAM~696_q ;
wire \RAM|RAM~1953_combout ;
wire \RAM|RAM~692_q ;
wire \RAM|RAM~1954_combout ;
wire \RAM|RAM~688_q ;
wire \RAM|RAM~1165_combout ;
wire \RAM|RAM~1166_combout ;
wire \RAM|RAM~1167_combout ;
wire \RAM|RAM~1947_combout ;
wire \RAM|RAM~701_q ;
wire \RAM|RAM~1944_combout ;
wire \RAM|RAM~693_q ;
wire \RAM|RAM~1946_combout ;
wire \RAM|RAM~689_q ;
wire \RAM|RAM~1945_combout ;
wire \RAM|RAM~697_q ;
wire \RAM|RAM~1161_combout ;
wire \RAM|RAM~1162_combout ;
wire \RAM|RAM~1959_combout ;
wire \RAM|RAM~703_q ;
wire \RAM|RAM~1956_combout ;
wire \RAM|RAM~695_q ;
wire \RAM|RAM~1958_combout ;
wire \RAM|RAM~691_q ;
wire \RAM|RAM~1957_combout ;
wire \RAM|RAM~699_q ;
wire \RAM|RAM~1168_combout ;
wire \RAM|RAM~1169_combout ;
wire \RAM|RAM~1170_combout ;
wire \RAM|RAM~1960_combout ;
wire \rtl~1125_combout ;
wire \RAM|RAM~1965_combout ;
wire \RAM|RAM~570_q ;
wire \RAM|RAM~1968_combout ;
wire \RAM|RAM~574_q ;
wire \RAM|RAM~1966_combout ;
wire \RAM|RAM~566_q ;
wire \RAM|RAM~1967_combout ;
wire \RAM|RAM~562_q ;
wire \RAM|RAM~1173_combout ;
wire \RAM|RAM~1174_combout ;
wire \RAM|RAM~1969_combout ;
wire \RAM|RAM~568_q ;
wire \RAM|RAM~1972_combout ;
wire \RAM|RAM~572_q ;
wire \RAM|RAM~1971_combout ;
wire \RAM|RAM~560_q ;
wire \RAM|RAM~1970_combout ;
wire \RAM|RAM~564_q ;
wire \RAM|RAM~1175_combout ;
wire \RAM|RAM~1176_combout ;
wire \RAM|RAM~1177_combout ;
wire \RAM|RAM~1964_combout ;
wire \RAM|RAM~573_q ;
wire \RAM|RAM~1961_combout ;
wire \RAM|RAM~565_q ;
wire \RAM|RAM~1962_combout ;
wire \RAM|RAM~569_q ;
wire \RAM|RAM~1963_combout ;
wire \RAM|RAM~561_q ;
wire \RAM|RAM~1171_combout ;
wire \RAM|RAM~1172_combout ;
wire \RAM|RAM~1973_combout ;
wire \RAM|RAM~567_q ;
wire \RAM|RAM~1976_combout ;
wire \RAM|RAM~575_q ;
wire \RAM|RAM~1975_combout ;
wire \RAM|RAM~563_q ;
wire \RAM|RAM~1974_combout ;
wire \RAM|RAM~571_q ;
wire \RAM|RAM~1178_combout ;
wire \RAM|RAM~1179_combout ;
wire \RAM|RAM~1180_combout ;
wire \RAM|RAM~1181_combout ;
wire \RAM|RAM~1926_combout ;
wire \rtl~1123_combout ;
wire \RAM|RAM~1927_combout ;
wire \RAM|RAM~634_q ;
wire \RAM|RAM~1930_combout ;
wire \RAM|RAM~638_q ;
wire \RAM|RAM~1929_combout ;
wire \RAM|RAM~626_q ;
wire \RAM|RAM~1928_combout ;
wire \RAM|RAM~630_q ;
wire \RAM|RAM~1151_combout ;
wire \RAM|RAM~1152_combout ;
wire \RAM|RAM~1942_combout ;
wire \RAM|RAM~639_q ;
wire \RAM|RAM~1939_combout ;
wire \RAM|RAM~631_q ;
wire \RAM|RAM~1941_combout ;
wire \RAM|RAM~627_q ;
wire \RAM|RAM~1940_combout ;
wire \RAM|RAM~635_q ;
wire \RAM|RAM~1158_combout ;
wire \RAM|RAM~1159_combout ;
wire \RAM|RAM~1934_combout ;
wire \RAM|RAM~637_q ;
wire \RAM|RAM~1931_combout ;
wire \RAM|RAM~629_q ;
wire \RAM|RAM~1932_combout ;
wire \RAM|RAM~633_q ;
wire \RAM|RAM~1933_combout ;
wire \RAM|RAM~625_q ;
wire \RAM|RAM~1153_combout ;
wire \RAM|RAM~1154_combout ;
wire \RAM|RAM~1938_combout ;
wire \RAM|RAM~636_q ;
wire \RAM|RAM~1935_combout ;
wire \RAM|RAM~632_q ;
wire \RAM|RAM~1937_combout ;
wire \RAM|RAM~624_q ;
wire \RAM|RAM~1936_combout ;
wire \RAM|RAM~628_q ;
wire \RAM|RAM~1155_combout ;
wire \RAM|RAM~1156_combout ;
wire \RAM|RAM~1157_combout ;
wire \RAM|RAM~1160_combout ;
wire \RAM|RAM~1192_combout ;
wire \RAM|RAM~1725_combout ;
wire \rtl~1114_combout ;
wire \RAM|RAM~1774_combout ;
wire \RAM|RAM~750_q ;
wire \RAM|RAM~1715_combout ;
wire \rtl~1112_combout ;
wire \RAM|RAM~1771_combout ;
wire \RAM|RAM~686_q ;
wire \RAM|RAM~1720_combout ;
wire \rtl~1113_combout ;
wire \RAM|RAM~1773_combout ;
wire \RAM|RAM~558_q ;
wire \RAM|RAM~1707_combout ;
wire \rtl~1111_combout ;
wire \RAM|RAM~1772_combout ;
wire \RAM|RAM~622_q ;
wire \RAM|RAM~1055_combout ;
wire \RAM|RAM~1056_combout ;
wire \RAM|RAM~1782_combout ;
wire \RAM|RAM~620_q ;
wire \RAM|RAM~1783_combout ;
wire \RAM|RAM~556_q ;
wire \RAM|RAM~1059_combout ;
wire \RAM|RAM~1784_combout ;
wire \RAM|RAM~748_q ;
wire \RAM|RAM~1781_combout ;
wire \RAM|RAM~684_q ;
wire \RAM|RAM~1060_combout ;
wire \RAM|RAM~1779_combout ;
wire \RAM|RAM~749_q ;
wire \RAM|RAM~1776_combout ;
wire \RAM|RAM~621_q ;
wire \RAM|RAM~1777_combout ;
wire \RAM|RAM~685_q ;
wire \RAM|RAM~1778_combout ;
wire \RAM|RAM~557_q ;
wire \RAM|RAM~1057_combout ;
wire \RAM|RAM~1058_combout ;
wire \RAM|RAM~1061_combout ;
wire \RAM|RAM~1789_combout ;
wire \RAM|RAM~751_q ;
wire \RAM|RAM~1786_combout ;
wire \RAM|RAM~623_q ;
wire \RAM|RAM~1788_combout ;
wire \RAM|RAM~559_q ;
wire \RAM|RAM~1787_combout ;
wire \RAM|RAM~687_q ;
wire \RAM|RAM~1062_combout ;
wire \RAM|RAM~1063_combout ;
wire \RAM|RAM~1064_combout ;
wire \RAM|RAM~1731_combout ;
wire \RAM|RAM~677_q ;
wire \RAM|RAM~1734_combout ;
wire \RAM|RAM~741_q ;
wire \RAM|RAM~1733_combout ;
wire \RAM|RAM~549_q ;
wire \RAM|RAM~1732_combout ;
wire \RAM|RAM~613_q ;
wire \RAM|RAM~1034_combout ;
wire \RAM|RAM~1035_combout ;
wire \RAM|RAM~1749_combout ;
wire \RAM|RAM~743_q ;
wire \RAM|RAM~1746_combout ;
wire \RAM|RAM~679_q ;
wire \RAM|RAM~1747_combout ;
wire \RAM|RAM~615_q ;
wire \RAM|RAM~1748_combout ;
wire \RAM|RAM~551_q ;
wire \RAM|RAM~1041_combout ;
wire \RAM|RAM~1042_combout ;
wire \RAM|RAM~1744_combout ;
wire \RAM|RAM~740_q ;
wire \RAM|RAM~1741_combout ;
wire \RAM|RAM~612_q ;
wire \RAM|RAM~1742_combout ;
wire \RAM|RAM~676_q ;
wire \RAM|RAM~1743_combout ;
wire \RAM|RAM~548_q ;
wire \RAM|RAM~1038_combout ;
wire \RAM|RAM~1039_combout ;
wire \RAM|RAM~1736_combout ;
wire \RAM|RAM~614_q ;
wire \RAM|RAM~1739_combout ;
wire \RAM|RAM~742_q ;
wire \RAM|RAM~1738_combout ;
wire \RAM|RAM~550_q ;
wire \RAM|RAM~1737_combout ;
wire \RAM|RAM~678_q ;
wire \RAM|RAM~1036_combout ;
wire \RAM|RAM~1037_combout ;
wire \RAM|RAM~1040_combout ;
wire \RAM|RAM~1043_combout ;
wire \RAM|RAM~1751_combout ;
wire \RAM|RAM~673_q ;
wire \RAM|RAM~1757_combout ;
wire \RAM|RAM~675_q ;
wire \RAM|RAM~1753_combout ;
wire \RAM|RAM~674_q ;
wire \RAM|RAM~1755_combout ;
wire \RAM|RAM~672_q ;
wire \RAM|RAM~1044_combout ;
wire \RAM|RAM~1045_combout ;
wire \RAM|RAM~1766_combout ;
wire \RAM|RAM~738_q ;
wire \RAM|RAM~1769_combout ;
wire \RAM|RAM~739_q ;
wire \RAM|RAM~1767_combout ;
wire \RAM|RAM~737_q ;
wire \RAM|RAM~1768_combout ;
wire \RAM|RAM~736_q ;
wire \RAM|RAM~1051_combout ;
wire \RAM|RAM~1052_combout ;
wire \RAM|RAM~1765_combout ;
wire \RAM|RAM~547_q ;
wire \RAM|RAM~1762_combout ;
wire \RAM|RAM~545_q ;
wire \RAM|RAM~1764_combout ;
wire \RAM|RAM~544_q ;
wire \RAM|RAM~1763_combout ;
wire \RAM|RAM~546_q ;
wire \RAM|RAM~1048_combout ;
wire \RAM|RAM~1049_combout ;
wire \RAM|RAM~1761_combout ;
wire \RAM|RAM~611_q ;
wire \RAM|RAM~1758_combout ;
wire \RAM|RAM~610_q ;
wire \RAM|RAM~1760_combout ;
wire \RAM|RAM~608_q ;
wire \RAM|RAM~1759_combout ;
wire \RAM|RAM~609_q ;
wire \RAM|RAM~1046_combout ;
wire \RAM|RAM~1047_combout ;
wire \RAM|RAM~1050_combout ;
wire \RAM|RAM~1053_combout ;
wire \RAM|RAM~1054_combout ;
wire \RAM|RAM~1729_combout ;
wire \RAM|RAM~747_q ;
wire \RAM|RAM~1726_combout ;
wire \RAM|RAM~745_q ;
wire \RAM|RAM~1727_combout ;
wire \RAM|RAM~746_q ;
wire \RAM|RAM~1728_combout ;
wire \RAM|RAM~744_q ;
wire \RAM|RAM~1031_combout ;
wire \RAM|RAM~1032_combout ;
wire \RAM|RAM~1708_combout ;
wire \RAM|RAM~617_q ;
wire \RAM|RAM~1714_combout ;
wire \RAM|RAM~619_q ;
wire \RAM|RAM~1710_combout ;
wire \RAM|RAM~618_q ;
wire \RAM|RAM~1712_combout ;
wire \RAM|RAM~616_q ;
wire \RAM|RAM~1024_combout ;
wire \RAM|RAM~1025_combout ;
wire \RAM|RAM~1716_combout ;
wire \RAM|RAM~682_q ;
wire \RAM|RAM~1719_combout ;
wire \RAM|RAM~683_q ;
wire \RAM|RAM~1717_combout ;
wire \RAM|RAM~681_q ;
wire \RAM|RAM~1718_combout ;
wire \RAM|RAM~680_q ;
wire \RAM|RAM~1026_combout ;
wire \RAM|RAM~1027_combout ;
wire \RAM|RAM~1721_combout ;
wire \RAM|RAM~554_q ;
wire \RAM|RAM~1724_combout ;
wire \RAM|RAM~555_q ;
wire \RAM|RAM~1722_combout ;
wire \RAM|RAM~553_q ;
wire \RAM|RAM~1723_combout ;
wire \RAM|RAM~552_q ;
wire \RAM|RAM~1028_combout ;
wire \RAM|RAM~1029_combout ;
wire \RAM|RAM~1030_combout ;
wire \RAM|RAM~1033_combout ;
wire \RAM|RAM~1065_combout ;
wire \RAM|RAM~1863_combout ;
wire \rtl~1120_combout ;
wire \RAM|RAM~1913_combout ;
wire \RAM|RAM~655_q ;
wire \RAM|RAM~1910_combout ;
wire \RAM|RAM~654_q ;
wire \RAM|RAM~1911_combout ;
wire \RAM|RAM~653_q ;
wire \RAM|RAM~1912_combout ;
wire \RAM|RAM~652_q ;
wire \RAM|RAM~1139_combout ;
wire \RAM|RAM~1140_combout ;
wire \RAM|RAM~1873_combout ;
wire \rtl~1122_combout ;
wire \RAM|RAM~1922_combout ;
wire \RAM|RAM~717_q ;
wire \RAM|RAM~1925_combout ;
wire \RAM|RAM~719_q ;
wire \RAM|RAM~1923_combout ;
wire \RAM|RAM~718_q ;
wire \RAM|RAM~1924_combout ;
wire \RAM|RAM~716_q ;
wire \RAM|RAM~1146_combout ;
wire \RAM|RAM~1147_combout ;
wire \RAM|RAM~1858_combout ;
wire \rtl~1119_combout ;
wire \RAM|RAM~1917_combout ;
wire \RAM|RAM~591_q ;
wire \RAM|RAM~1914_combout ;
wire \RAM|RAM~589_q ;
wire \RAM|RAM~1915_combout ;
wire \RAM|RAM~590_q ;
wire \RAM|RAM~1916_combout ;
wire \RAM|RAM~588_q ;
wire \RAM|RAM~1141_combout ;
wire \RAM|RAM~1142_combout ;
wire \RAM|RAM~1868_combout ;
wire \rtl~1121_combout ;
wire \RAM|RAM~1921_combout ;
wire \RAM|RAM~527_q ;
wire \RAM|RAM~1918_combout ;
wire \RAM|RAM~526_q ;
wire \RAM|RAM~1919_combout ;
wire \RAM|RAM~525_q ;
wire \RAM|RAM~1920_combout ;
wire \RAM|RAM~524_q ;
wire \RAM|RAM~1143_combout ;
wire \RAM|RAM~1144_combout ;
wire \RAM|RAM~1145_combout ;
wire \RAM|RAM~1148_combout ;
wire \RAM|RAM~1859_combout ;
wire \RAM|RAM~585_q ;
wire \RAM|RAM~1862_combout ;
wire \RAM|RAM~587_q ;
wire \RAM|RAM~1860_combout ;
wire \RAM|RAM~586_q ;
wire \RAM|RAM~1861_combout ;
wire \RAM|RAM~584_q ;
wire \RAM|RAM~1108_combout ;
wire \RAM|RAM~1109_combout ;
wire \RAM|RAM~1874_combout ;
wire \RAM|RAM~713_q ;
wire \RAM|RAM~1877_combout ;
wire \RAM|RAM~715_q ;
wire \RAM|RAM~1876_combout ;
wire \RAM|RAM~712_q ;
wire \RAM|RAM~1875_combout ;
wire \RAM|RAM~714_q ;
wire \RAM|RAM~1115_combout ;
wire \RAM|RAM~1116_combout ;
wire \RAM|RAM~1872_combout ;
wire \RAM|RAM~523_q ;
wire \RAM|RAM~1869_combout ;
wire \RAM|RAM~522_q ;
wire \RAM|RAM~1871_combout ;
wire \RAM|RAM~520_q ;
wire \RAM|RAM~1870_combout ;
wire \RAM|RAM~521_q ;
wire \RAM|RAM~1112_combout ;
wire \RAM|RAM~1113_combout ;
wire \RAM|RAM~1867_combout ;
wire \RAM|RAM~651_q ;
wire \RAM|RAM~1864_combout ;
wire \RAM|RAM~650_q ;
wire \RAM|RAM~1865_combout ;
wire \RAM|RAM~649_q ;
wire \RAM|RAM~1866_combout ;
wire \RAM|RAM~648_q ;
wire \RAM|RAM~1110_combout ;
wire \RAM|RAM~1111_combout ;
wire \RAM|RAM~1114_combout ;
wire \RAM|RAM~1117_combout ;
wire \RAM|RAM~1905_combout ;
wire \RAM|RAM~515_q ;
wire \RAM|RAM~1902_combout ;
wire \RAM|RAM~514_q ;
wire \RAM|RAM~1903_combout ;
wire \RAM|RAM~513_q ;
wire \RAM|RAM~1904_combout ;
wire \RAM|RAM~512_q ;
wire \RAM|RAM~1132_combout ;
wire \RAM|RAM~1133_combout ;
wire \RAM|RAM~1901_combout ;
wire \RAM|RAM~643_q ;
wire \RAM|RAM~1898_combout ;
wire \RAM|RAM~642_q ;
wire \RAM|RAM~1899_combout ;
wire \RAM|RAM~641_q ;
wire \RAM|RAM~1900_combout ;
wire \RAM|RAM~640_q ;
wire \RAM|RAM~1130_combout ;
wire \RAM|RAM~1131_combout ;
wire \RAM|RAM~1134_combout ;
wire \RAM|RAM~1906_combout ;
wire \RAM|RAM~705_q ;
wire \RAM|RAM~1909_combout ;
wire \RAM|RAM~707_q ;
wire \RAM|RAM~1907_combout ;
wire \RAM|RAM~706_q ;
wire \RAM|RAM~1908_combout ;
wire \RAM|RAM~704_q ;
wire \RAM|RAM~1135_combout ;
wire \RAM|RAM~1136_combout ;
wire \RAM|RAM~1894_combout ;
wire \RAM|RAM~577_q ;
wire \RAM|RAM~1897_combout ;
wire \RAM|RAM~579_q ;
wire \RAM|RAM~1896_combout ;
wire \RAM|RAM~576_q ;
wire \RAM|RAM~1895_combout ;
wire \RAM|RAM~578_q ;
wire \RAM|RAM~1128_combout ;
wire \RAM|RAM~1129_combout ;
wire \RAM|RAM~1137_combout ;
wire \RAM|RAM~1881_combout ;
wire \RAM|RAM~647_q ;
wire \RAM|RAM~1878_combout ;
wire \RAM|RAM~646_q ;
wire \RAM|RAM~1879_combout ;
wire \RAM|RAM~645_q ;
wire \RAM|RAM~1880_combout ;
wire \RAM|RAM~644_q ;
wire \RAM|RAM~1118_combout ;
wire \RAM|RAM~1119_combout ;
wire \RAM|RAM~1890_combout ;
wire \RAM|RAM~709_q ;
wire \RAM|RAM~1893_combout ;
wire \RAM|RAM~711_q ;
wire \RAM|RAM~1892_combout ;
wire \RAM|RAM~708_q ;
wire \RAM|RAM~1891_combout ;
wire \RAM|RAM~710_q ;
wire \RAM|RAM~1125_combout ;
wire \RAM|RAM~1126_combout ;
wire \RAM|RAM~1889_combout ;
wire \RAM|RAM~519_q ;
wire \RAM|RAM~1886_combout ;
wire \RAM|RAM~518_q ;
wire \RAM|RAM~1887_combout ;
wire \RAM|RAM~517_q ;
wire \RAM|RAM~1888_combout ;
wire \RAM|RAM~516_q ;
wire \RAM|RAM~1122_combout ;
wire \RAM|RAM~1123_combout ;
wire \RAM|RAM~1882_combout ;
wire \RAM|RAM~581_q ;
wire \RAM|RAM~1885_combout ;
wire \RAM|RAM~583_q ;
wire \RAM|RAM~1884_combout ;
wire \RAM|RAM~580_q ;
wire \RAM|RAM~1883_combout ;
wire \RAM|RAM~582_q ;
wire \RAM|RAM~1120_combout ;
wire \RAM|RAM~1121_combout ;
wire \RAM|RAM~1124_combout ;
wire \RAM|RAM~1127_combout ;
wire \RAM|RAM~1138_combout ;
wire \RAM|RAM~1149_combout ;
wire \RAM|RAM~1805_combout ;
wire \rtl~1118_combout ;
wire \RAM|RAM~1857_combout ;
wire \RAM|RAM~735_q ;
wire \RAM|RAM~1795_combout ;
wire \rtl~1116_combout ;
wire \RAM|RAM~1854_combout ;
wire \RAM|RAM~607_q ;
wire \RAM|RAM~1800_combout ;
wire \rtl~1117_combout ;
wire \RAM|RAM~1856_combout ;
wire \RAM|RAM~543_q ;
wire \RAM|RAM~1790_combout ;
wire \rtl~1115_combout ;
wire \RAM|RAM~1855_combout ;
wire \RAM|RAM~671_q ;
wire \RAM|RAM~1104_combout ;
wire \RAM|RAM~1105_combout ;
wire \RAM|RAM~1853_combout ;
wire \RAM|RAM~732_q ;
wire \RAM|RAM~1850_combout ;
wire \RAM|RAM~668_q ;
wire \RAM|RAM~1852_combout ;
wire \RAM|RAM~540_q ;
wire \RAM|RAM~1851_combout ;
wire \RAM|RAM~604_q ;
wire \RAM|RAM~1101_combout ;
wire \RAM|RAM~1102_combout ;
wire \RAM|RAM~1846_combout ;
wire \RAM|RAM~605_q ;
wire \RAM|RAM~1849_combout ;
wire \RAM|RAM~733_q ;
wire \RAM|RAM~1848_combout ;
wire \RAM|RAM~541_q ;
wire \RAM|RAM~1847_combout ;
wire \RAM|RAM~669_q ;
wire \RAM|RAM~1099_combout ;
wire \RAM|RAM~1100_combout ;
wire \RAM|RAM~1103_combout ;
wire \RAM|RAM~1842_combout ;
wire \RAM|RAM~670_q ;
wire \RAM|RAM~1845_combout ;
wire \RAM|RAM~734_q ;
wire \RAM|RAM~1844_combout ;
wire \RAM|RAM~542_q ;
wire \RAM|RAM~1843_combout ;
wire \RAM|RAM~606_q ;
wire \RAM|RAM~1097_combout ;
wire \RAM|RAM~1098_combout ;
wire \RAM|RAM~1106_combout ;
wire \RAM|RAM~1825_combout ;
wire \RAM|RAM~731_q ;
wire \RAM|RAM~1822_combout ;
wire \RAM|RAM~729_q ;
wire \RAM|RAM~1823_combout ;
wire \RAM|RAM~730_q ;
wire \RAM|RAM~1824_combout ;
wire \RAM|RAM~728_q ;
wire \RAM|RAM~1083_combout ;
wire \RAM|RAM~1084_combout ;
wire \RAM|RAM~1810_combout ;
wire \RAM|RAM~601_q ;
wire \RAM|RAM~1813_combout ;
wire \RAM|RAM~603_q ;
wire \RAM|RAM~1812_combout ;
wire \RAM|RAM~600_q ;
wire \RAM|RAM~1811_combout ;
wire \RAM|RAM~602_q ;
wire \RAM|RAM~1076_combout ;
wire \RAM|RAM~1077_combout ;
wire \RAM|RAM~1817_combout ;
wire \RAM|RAM~667_q ;
wire \RAM|RAM~1814_combout ;
wire \RAM|RAM~666_q ;
wire \RAM|RAM~1815_combout ;
wire \RAM|RAM~665_q ;
wire \RAM|RAM~1816_combout ;
wire \RAM|RAM~664_q ;
wire \RAM|RAM~1078_combout ;
wire \RAM|RAM~1079_combout ;
wire \RAM|RAM~1818_combout ;
wire \RAM|RAM~538_q ;
wire \RAM|RAM~1821_combout ;
wire \RAM|RAM~539_q ;
wire \RAM|RAM~1819_combout ;
wire \RAM|RAM~537_q ;
wire \RAM|RAM~1820_combout ;
wire \RAM|RAM~536_q ;
wire \RAM|RAM~1080_combout ;
wire \RAM|RAM~1081_combout ;
wire \RAM|RAM~1082_combout ;
wire \RAM|RAM~1085_combout ;
wire \RAM|RAM~1838_combout ;
wire \RAM|RAM~721_q ;
wire \RAM|RAM~1841_combout ;
wire \RAM|RAM~723_q ;
wire \RAM|RAM~1840_combout ;
wire \RAM|RAM~720_q ;
wire \RAM|RAM~1839_combout ;
wire \RAM|RAM~722_q ;
wire \RAM|RAM~1093_combout ;
wire \RAM|RAM~1094_combout ;
wire \RAM|RAM~1830_combout ;
wire \RAM|RAM~658_q ;
wire \RAM|RAM~1833_combout ;
wire \RAM|RAM~659_q ;
wire \RAM|RAM~1832_combout ;
wire \RAM|RAM~656_q ;
wire \RAM|RAM~1831_combout ;
wire \RAM|RAM~657_q ;
wire \RAM|RAM~1088_combout ;
wire \RAM|RAM~1089_combout ;
wire \RAM|RAM~1834_combout ;
wire \RAM|RAM~530_q ;
wire \RAM|RAM~1837_combout ;
wire \RAM|RAM~531_q ;
wire \RAM|RAM~1836_combout ;
wire \RAM|RAM~528_q ;
wire \RAM|RAM~1835_combout ;
wire \RAM|RAM~529_q ;
wire \RAM|RAM~1090_combout ;
wire \RAM|RAM~1091_combout ;
wire \RAM|RAM~1092_combout ;
wire \RAM|RAM~1829_combout ;
wire \RAM|RAM~595_q ;
wire \RAM|RAM~1826_combout ;
wire \RAM|RAM~593_q ;
wire \RAM|RAM~1828_combout ;
wire \RAM|RAM~592_q ;
wire \RAM|RAM~1827_combout ;
wire \RAM|RAM~594_q ;
wire \RAM|RAM~1086_combout ;
wire \RAM|RAM~1087_combout ;
wire \RAM|RAM~1095_combout ;
wire \RAM|RAM~1096_combout ;
wire \RAM|RAM~1794_combout ;
wire \RAM|RAM~663_q ;
wire \RAM|RAM~1791_combout ;
wire \RAM|RAM~662_q ;
wire \RAM|RAM~1792_combout ;
wire \RAM|RAM~661_q ;
wire \RAM|RAM~1793_combout ;
wire \RAM|RAM~660_q ;
wire \RAM|RAM~1066_combout ;
wire \RAM|RAM~1067_combout ;
wire \RAM|RAM~1806_combout ;
wire \RAM|RAM~725_q ;
wire \RAM|RAM~1809_combout ;
wire \RAM|RAM~727_q ;
wire \RAM|RAM~1808_combout ;
wire \RAM|RAM~724_q ;
wire \RAM|RAM~1807_combout ;
wire \RAM|RAM~726_q ;
wire \RAM|RAM~1073_combout ;
wire \RAM|RAM~1074_combout ;
wire \RAM|RAM~1796_combout ;
wire \RAM|RAM~597_q ;
wire \RAM|RAM~1799_combout ;
wire \RAM|RAM~599_q ;
wire \RAM|RAM~1797_combout ;
wire \RAM|RAM~598_q ;
wire \RAM|RAM~1798_combout ;
wire \RAM|RAM~596_q ;
wire \RAM|RAM~1068_combout ;
wire \RAM|RAM~1069_combout ;
wire \RAM|RAM~1801_combout ;
wire \RAM|RAM~534_q ;
wire \RAM|RAM~1804_combout ;
wire \RAM|RAM~535_q ;
wire \RAM|RAM~1802_combout ;
wire \RAM|RAM~533_q ;
wire \RAM|RAM~1803_combout ;
wire \RAM|RAM~532_q ;
wire \RAM|RAM~1070_combout ;
wire \RAM|RAM~1071_combout ;
wire \RAM|RAM~1072_combout ;
wire \RAM|RAM~1075_combout ;
wire \RAM|RAM~1107_combout ;
wire \RAM|RAM~1150_combout ;
wire \RAM|RAM~1193_combout ;
wire \rtl~1107_combout ;
wire \RAM|RAM~2712_combout ;
wire \RAM|RAM~1021_q ;
wire \RAM|RAM~2709_combout ;
wire \RAM|RAM~893_q ;
wire \RAM|RAM~2711_combout ;
wire \RAM|RAM~829_q ;
wire \RAM|RAM~2710_combout ;
wire \RAM|RAM~957_q ;
wire \RAM|RAM~1669_combout ;
wire \RAM|RAM~1670_combout ;
wire \RAM|RAM~2700_combout ;
wire \RAM|RAM~1005_q ;
wire \RAM|RAM~2697_combout ;
wire \RAM|RAM~941_q ;
wire \RAM|RAM~2699_combout ;
wire \RAM|RAM~813_q ;
wire \RAM|RAM~2698_combout ;
wire \RAM|RAM~877_q ;
wire \RAM|RAM~1662_combout ;
wire \RAM|RAM~1663_combout ;
wire \RAM|RAM~2704_combout ;
wire \RAM|RAM~989_q ;
wire \RAM|RAM~2701_combout ;
wire \RAM|RAM~861_q ;
wire \RAM|RAM~2702_combout ;
wire \RAM|RAM~925_q ;
wire \RAM|RAM~2703_combout ;
wire \RAM|RAM~797_q ;
wire \RAM|RAM~1664_combout ;
wire \RAM|RAM~1665_combout ;
wire \RAM|RAM~2705_combout ;
wire \RAM|RAM~909_q ;
wire \RAM|RAM~2708_combout ;
wire \RAM|RAM~973_q ;
wire \RAM|RAM~2706_combout ;
wire \RAM|RAM~845_q ;
wire \RAM|RAM~2707_combout ;
wire \RAM|RAM~781_q ;
wire \RAM|RAM~1666_combout ;
wire \RAM|RAM~1667_combout ;
wire \RAM|RAM~1668_combout ;
wire \RAM|RAM~1671_combout ;
wire \rtl~1110_combout ;
wire \RAM|RAM~2757_combout ;
wire \RAM|RAM~895_q ;
wire \RAM|RAM~2760_combout ;
wire \RAM|RAM~1023_q ;
wire \RAM|RAM~2758_combout ;
wire \RAM|RAM~959_q ;
wire \RAM|RAM~2759_combout ;
wire \RAM|RAM~831_q ;
wire \RAM|RAM~1700_combout ;
wire \RAM|RAM~1701_combout ;
wire \RAM|RAM~2748_combout ;
wire \RAM|RAM~1007_q ;
wire \RAM|RAM~2745_combout ;
wire \RAM|RAM~943_q ;
wire \RAM|RAM~2747_combout ;
wire \RAM|RAM~815_q ;
wire \RAM|RAM~2746_combout ;
wire \RAM|RAM~879_q ;
wire \RAM|RAM~1693_combout ;
wire \RAM|RAM~1694_combout ;
wire \RAM|RAM~2749_combout ;
wire \RAM|RAM~863_q ;
wire \RAM|RAM~2752_combout ;
wire \RAM|RAM~991_q ;
wire \RAM|RAM~2751_combout ;
wire \RAM|RAM~799_q ;
wire \RAM|RAM~2750_combout ;
wire \RAM|RAM~927_q ;
wire \RAM|RAM~1695_combout ;
wire \RAM|RAM~1696_combout ;
wire \RAM|RAM~2756_combout ;
wire \RAM|RAM~975_q ;
wire \RAM|RAM~2753_combout ;
wire \RAM|RAM~911_q ;
wire \RAM|RAM~2755_combout ;
wire \RAM|RAM~783_q ;
wire \RAM|RAM~2754_combout ;
wire \RAM|RAM~847_q ;
wire \RAM|RAM~1697_combout ;
wire \RAM|RAM~1698_combout ;
wire \RAM|RAM~1699_combout ;
wire \RAM|RAM~1702_combout ;
wire \rtl~1109_combout ;
wire \RAM|RAM~2744_combout ;
wire \RAM|RAM~1020_q ;
wire \RAM|RAM~2741_combout ;
wire \RAM|RAM~892_q ;
wire \RAM|RAM~2742_combout ;
wire \RAM|RAM~956_q ;
wire \RAM|RAM~2743_combout ;
wire \RAM|RAM~828_q ;
wire \RAM|RAM~1689_combout ;
wire \RAM|RAM~1690_combout ;
wire \RAM|RAM~2740_combout ;
wire \RAM|RAM~972_q ;
wire \RAM|RAM~2737_combout ;
wire \RAM|RAM~908_q ;
wire \RAM|RAM~2739_combout ;
wire \RAM|RAM~780_q ;
wire \RAM|RAM~2738_combout ;
wire \RAM|RAM~844_q ;
wire \RAM|RAM~1686_combout ;
wire \RAM|RAM~1687_combout ;
wire \RAM|RAM~2736_combout ;
wire \RAM|RAM~1004_q ;
wire \RAM|RAM~2733_combout ;
wire \RAM|RAM~940_q ;
wire \RAM|RAM~2734_combout ;
wire \RAM|RAM~876_q ;
wire \RAM|RAM~2735_combout ;
wire \RAM|RAM~812_q ;
wire \RAM|RAM~1684_combout ;
wire \RAM|RAM~1685_combout ;
wire \RAM|RAM~1688_combout ;
wire \RAM|RAM~2732_combout ;
wire \RAM|RAM~988_q ;
wire \RAM|RAM~2729_combout ;
wire \RAM|RAM~860_q ;
wire \RAM|RAM~2730_combout ;
wire \RAM|RAM~924_q ;
wire \RAM|RAM~2731_combout ;
wire \RAM|RAM~796_q ;
wire \RAM|RAM~1682_combout ;
wire \RAM|RAM~1683_combout ;
wire \RAM|RAM~1691_combout ;
wire \rtl~1108_combout ;
wire \RAM|RAM~2716_combout ;
wire \RAM|RAM~990_q ;
wire \RAM|RAM~2713_combout ;
wire \RAM|RAM~862_q ;
wire \RAM|RAM~2714_combout ;
wire \RAM|RAM~926_q ;
wire \RAM|RAM~2715_combout ;
wire \RAM|RAM~798_q ;
wire \RAM|RAM~1672_combout ;
wire \RAM|RAM~1673_combout ;
wire \RAM|RAM~2725_combout ;
wire \RAM|RAM~894_q ;
wire \RAM|RAM~2728_combout ;
wire \RAM|RAM~1022_q ;
wire \RAM|RAM~2726_combout ;
wire \RAM|RAM~958_q ;
wire \RAM|RAM~2727_combout ;
wire \RAM|RAM~830_q ;
wire \RAM|RAM~1679_combout ;
wire \RAM|RAM~1680_combout ;
wire \RAM|RAM~2720_combout ;
wire \RAM|RAM~1006_q ;
wire \RAM|RAM~2717_combout ;
wire \RAM|RAM~942_q ;
wire \RAM|RAM~2719_combout ;
wire \RAM|RAM~814_q ;
wire \RAM|RAM~2718_combout ;
wire \RAM|RAM~878_q ;
wire \RAM|RAM~1674_combout ;
wire \RAM|RAM~1675_combout ;
wire \RAM|RAM~2724_combout ;
wire \RAM|RAM~974_q ;
wire \RAM|RAM~2721_combout ;
wire \RAM|RAM~910_q ;
wire \RAM|RAM~2722_combout ;
wire \RAM|RAM~846_q ;
wire \RAM|RAM~2723_combout ;
wire \RAM|RAM~782_q ;
wire \RAM|RAM~1676_combout ;
wire \RAM|RAM~1677_combout ;
wire \RAM|RAM~1678_combout ;
wire \RAM|RAM~1681_combout ;
wire \RAM|RAM~1692_combout ;
wire \RAM|RAM~1703_combout ;
wire \rtl~1101_combout ;
wire \RAM|RAM~2616_combout ;
wire \RAM|RAM~1012_q ;
wire \RAM|RAM~2613_combout ;
wire \RAM|RAM~996_q ;
wire \RAM|RAM~2614_combout ;
wire \RAM|RAM~980_q ;
wire \RAM|RAM~2615_combout ;
wire \RAM|RAM~964_q ;
wire \RAM|RAM~1604_combout ;
wire \RAM|RAM~1605_combout ;
wire \RAM|RAM~2604_combout ;
wire \RAM|RAM~948_q ;
wire \RAM|RAM~2601_combout ;
wire \RAM|RAM~916_q ;
wire \RAM|RAM~2603_combout ;
wire \RAM|RAM~900_q ;
wire \RAM|RAM~2602_combout ;
wire \RAM|RAM~932_q ;
wire \RAM|RAM~1597_combout ;
wire \RAM|RAM~1598_combout ;
wire \RAM|RAM~2608_combout ;
wire \RAM|RAM~884_q ;
wire \RAM|RAM~2605_combout ;
wire \RAM|RAM~868_q ;
wire \RAM|RAM~2607_combout ;
wire \RAM|RAM~836_q ;
wire \RAM|RAM~2606_combout ;
wire \RAM|RAM~852_q ;
wire \RAM|RAM~1599_combout ;
wire \RAM|RAM~1600_combout ;
wire \RAM|RAM~2612_combout ;
wire \RAM|RAM~820_q ;
wire \RAM|RAM~2609_combout ;
wire \RAM|RAM~788_q ;
wire \RAM|RAM~2611_combout ;
wire \RAM|RAM~772_q ;
wire \RAM|RAM~2610_combout ;
wire \RAM|RAM~804_q ;
wire \RAM|RAM~1601_combout ;
wire \RAM|RAM~1602_combout ;
wire \RAM|RAM~1603_combout ;
wire \RAM|RAM~1606_combout ;
wire \rtl~1100_combout ;
wire \RAM|RAM~2600_combout ;
wire \RAM|RAM~1013_q ;
wire \RAM|RAM~2597_combout ;
wire \RAM|RAM~997_q ;
wire \RAM|RAM~2599_combout ;
wire \RAM|RAM~965_q ;
wire \RAM|RAM~2598_combout ;
wire \RAM|RAM~981_q ;
wire \RAM|RAM~1594_combout ;
wire \RAM|RAM~1595_combout ;
wire \RAM|RAM~2585_combout ;
wire \RAM|RAM~869_q ;
wire \RAM|RAM~2588_combout ;
wire \RAM|RAM~885_q ;
wire \RAM|RAM~2587_combout ;
wire \RAM|RAM~837_q ;
wire \RAM|RAM~2586_combout ;
wire \RAM|RAM~853_q ;
wire \RAM|RAM~1587_combout ;
wire \RAM|RAM~1588_combout ;
wire \RAM|RAM~2589_combout ;
wire \RAM|RAM~917_q ;
wire \RAM|RAM~2592_combout ;
wire \RAM|RAM~949_q ;
wire \RAM|RAM~2591_combout ;
wire \RAM|RAM~901_q ;
wire \RAM|RAM~2590_combout ;
wire \RAM|RAM~933_q ;
wire \RAM|RAM~1589_combout ;
wire \RAM|RAM~1590_combout ;
wire \RAM|RAM~2593_combout ;
wire \RAM|RAM~789_q ;
wire \RAM|RAM~2596_combout ;
wire \RAM|RAM~821_q ;
wire \RAM|RAM~2594_combout ;
wire \RAM|RAM~805_q ;
wire \RAM|RAM~2595_combout ;
wire \RAM|RAM~773_q ;
wire \RAM|RAM~1591_combout ;
wire \RAM|RAM~1592_combout ;
wire \RAM|RAM~1593_combout ;
wire \RAM|RAM~1596_combout ;
wire \RAM|RAM~1607_combout ;
wire \rtl~1099_combout ;
wire \RAM|RAM~2569_combout ;
wire \RAM|RAM~918_q ;
wire \RAM|RAM~2572_combout ;
wire \RAM|RAM~950_q ;
wire \RAM|RAM~2570_combout ;
wire \RAM|RAM~934_q ;
wire \RAM|RAM~2571_combout ;
wire \RAM|RAM~902_q ;
wire \RAM|RAM~1577_combout ;
wire \RAM|RAM~1578_combout ;
wire \RAM|RAM~2581_combout ;
wire \RAM|RAM~998_q ;
wire \RAM|RAM~2584_combout ;
wire \RAM|RAM~1014_q ;
wire \RAM|RAM~2582_combout ;
wire \RAM|RAM~982_q ;
wire \RAM|RAM~2583_combout ;
wire \RAM|RAM~966_q ;
wire \RAM|RAM~1584_combout ;
wire \RAM|RAM~1585_combout ;
wire \RAM|RAM~2573_combout ;
wire \RAM|RAM~870_q ;
wire \RAM|RAM~2576_combout ;
wire \RAM|RAM~886_q ;
wire \RAM|RAM~2575_combout ;
wire \RAM|RAM~838_q ;
wire \RAM|RAM~2574_combout ;
wire \RAM|RAM~854_q ;
wire \RAM|RAM~1579_combout ;
wire \RAM|RAM~1580_combout ;
wire \RAM|RAM~2577_combout ;
wire \RAM|RAM~790_q ;
wire \RAM|RAM~2580_combout ;
wire \RAM|RAM~822_q ;
wire \RAM|RAM~2578_combout ;
wire \RAM|RAM~806_q ;
wire \RAM|RAM~2579_combout ;
wire \RAM|RAM~774_q ;
wire \RAM|RAM~1581_combout ;
wire \RAM|RAM~1582_combout ;
wire \RAM|RAM~1583_combout ;
wire \RAM|RAM~1586_combout ;
wire \rtl~1102_combout ;
wire \RAM|RAM~2629_combout ;
wire \RAM|RAM~999_q ;
wire \RAM|RAM~2632_combout ;
wire \RAM|RAM~1015_q ;
wire \RAM|RAM~2630_combout ;
wire \RAM|RAM~983_q ;
wire \RAM|RAM~2631_combout ;
wire \RAM|RAM~967_q ;
wire \RAM|RAM~1615_combout ;
wire \RAM|RAM~1616_combout ;
wire \RAM|RAM~2621_combout ;
wire \RAM|RAM~919_q ;
wire \RAM|RAM~2624_combout ;
wire \RAM|RAM~951_q ;
wire \RAM|RAM~2622_combout ;
wire \RAM|RAM~935_q ;
wire \RAM|RAM~2623_combout ;
wire \RAM|RAM~903_q ;
wire \RAM|RAM~1610_combout ;
wire \RAM|RAM~1611_combout ;
wire \RAM|RAM~2628_combout ;
wire \RAM|RAM~823_q ;
wire \RAM|RAM~2625_combout ;
wire \RAM|RAM~791_q ;
wire \RAM|RAM~2627_combout ;
wire \RAM|RAM~775_q ;
wire \RAM|RAM~2626_combout ;
wire \RAM|RAM~807_q ;
wire \RAM|RAM~1612_combout ;
wire \RAM|RAM~1613_combout ;
wire \RAM|RAM~1614_combout ;
wire \RAM|RAM~2620_combout ;
wire \RAM|RAM~887_q ;
wire \RAM|RAM~2617_combout ;
wire \RAM|RAM~871_q ;
wire \RAM|RAM~2619_combout ;
wire \RAM|RAM~839_q ;
wire \RAM|RAM~2618_combout ;
wire \RAM|RAM~855_q ;
wire \RAM|RAM~1608_combout ;
wire \RAM|RAM~1609_combout ;
wire \RAM|RAM~1617_combout ;
wire \RAM|RAM~1618_combout ;
wire \rtl~1104_combout ;
wire \RAM|RAM~2681_combout ;
wire \RAM|RAM~978_q ;
wire \RAM|RAM~2684_combout ;
wire \RAM|RAM~1010_q ;
wire \RAM|RAM~2683_combout ;
wire \RAM|RAM~962_q ;
wire \RAM|RAM~2682_combout ;
wire \RAM|RAM~994_q ;
wire \RAM|RAM~1650_combout ;
wire \RAM|RAM~1651_combout ;
wire \rtl~1103_combout ;
wire \RAM|RAM~2688_combout ;
wire \RAM|RAM~1009_q ;
wire \RAM|RAM~2685_combout ;
wire \RAM|RAM~993_q ;
wire \RAM|RAM~2686_combout ;
wire \RAM|RAM~977_q ;
wire \RAM|RAM~2687_combout ;
wire \RAM|RAM~961_q ;
wire \RAM|RAM~1652_combout ;
wire \RAM|RAM~1653_combout ;
wire \rtl~1105_combout ;
wire \RAM|RAM~2692_combout ;
wire \RAM|RAM~1008_q ;
wire \RAM|RAM~2689_combout ;
wire \RAM|RAM~976_q ;
wire \RAM|RAM~2690_combout ;
wire \RAM|RAM~992_q ;
wire \RAM|RAM~2691_combout ;
wire \RAM|RAM~960_q ;
wire \RAM|RAM~1654_combout ;
wire \RAM|RAM~1655_combout ;
wire \RAM|RAM~1656_combout ;
wire \rtl~1106_combout ;
wire \RAM|RAM~2696_combout ;
wire \RAM|RAM~1011_q ;
wire \RAM|RAM~2693_combout ;
wire \RAM|RAM~995_q ;
wire \RAM|RAM~2694_combout ;
wire \RAM|RAM~979_q ;
wire \RAM|RAM~2695_combout ;
wire \RAM|RAM~963_q ;
wire \RAM|RAM~1657_combout ;
wire \RAM|RAM~1658_combout ;
wire \RAM|RAM~1659_combout ;
wire \RAM|RAM~2633_combout ;
wire \RAM|RAM~929_q ;
wire \RAM|RAM~2636_combout ;
wire \RAM|RAM~945_q ;
wire \RAM|RAM~2635_combout ;
wire \RAM|RAM~897_q ;
wire \RAM|RAM~2634_combout ;
wire \RAM|RAM~913_q ;
wire \RAM|RAM~1619_combout ;
wire \RAM|RAM~1620_combout ;
wire \RAM|RAM~2648_combout ;
wire \RAM|RAM~947_q ;
wire \RAM|RAM~2645_combout ;
wire \RAM|RAM~931_q ;
wire \RAM|RAM~2646_combout ;
wire \RAM|RAM~915_q ;
wire \RAM|RAM~2647_combout ;
wire \RAM|RAM~899_q ;
wire \RAM|RAM~1626_combout ;
wire \RAM|RAM~1627_combout ;
wire \RAM|RAM~2644_combout ;
wire \RAM|RAM~944_q ;
wire \RAM|RAM~2641_combout ;
wire \RAM|RAM~912_q ;
wire \RAM|RAM~2642_combout ;
wire \RAM|RAM~928_q ;
wire \RAM|RAM~2643_combout ;
wire \RAM|RAM~896_q ;
wire \RAM|RAM~1623_combout ;
wire \RAM|RAM~1624_combout ;
wire \RAM|RAM~2640_combout ;
wire \RAM|RAM~946_q ;
wire \RAM|RAM~2637_combout ;
wire \RAM|RAM~914_q ;
wire \RAM|RAM~2638_combout ;
wire \RAM|RAM~930_q ;
wire \RAM|RAM~2639_combout ;
wire \RAM|RAM~898_q ;
wire \RAM|RAM~1621_combout ;
wire \RAM|RAM~1622_combout ;
wire \RAM|RAM~1625_combout ;
wire \RAM|RAM~1628_combout ;
wire \RAM|RAM~2677_combout ;
wire \RAM|RAM~803_q ;
wire \RAM|RAM~2680_combout ;
wire \RAM|RAM~819_q ;
wire \RAM|RAM~2678_combout ;
wire \RAM|RAM~787_q ;
wire \RAM|RAM~2679_combout ;
wire \RAM|RAM~771_q ;
wire \RAM|RAM~1646_combout ;
wire \RAM|RAM~1647_combout ;
wire \RAM|RAM~2665_combout ;
wire \RAM|RAM~801_q ;
wire \RAM|RAM~2668_combout ;
wire \RAM|RAM~817_q ;
wire \RAM|RAM~2666_combout ;
wire \RAM|RAM~785_q ;
wire \RAM|RAM~2667_combout ;
wire \RAM|RAM~769_q ;
wire \RAM|RAM~1639_combout ;
wire \RAM|RAM~1640_combout ;
wire \RAM|RAM~2673_combout ;
wire \RAM|RAM~784_q ;
wire \RAM|RAM~2676_combout ;
wire \RAM|RAM~816_q ;
wire \RAM|RAM~2674_combout ;
wire \RAM|RAM~800_q ;
wire \RAM|RAM~2675_combout ;
wire \RAM|RAM~768_q ;
wire \RAM|RAM~1643_combout ;
wire \RAM|RAM~1644_combout ;
wire \RAM|RAM~2669_combout ;
wire \RAM|RAM~786_q ;
wire \RAM|RAM~2672_combout ;
wire \RAM|RAM~818_q ;
wire \RAM|RAM~2671_combout ;
wire \RAM|RAM~770_q ;
wire \RAM|RAM~2670_combout ;
wire \RAM|RAM~802_q ;
wire \RAM|RAM~1641_combout ;
wire \RAM|RAM~1642_combout ;
wire \RAM|RAM~1645_combout ;
wire \RAM|RAM~1648_combout ;
wire \RAM|RAM~2652_combout ;
wire \RAM|RAM~882_q ;
wire \RAM|RAM~2649_combout ;
wire \RAM|RAM~850_q ;
wire \RAM|RAM~2651_combout ;
wire \RAM|RAM~834_q ;
wire \RAM|RAM~2650_combout ;
wire \RAM|RAM~866_q ;
wire \RAM|RAM~1629_combout ;
wire \RAM|RAM~1630_combout ;
wire \RAM|RAM~2661_combout ;
wire \RAM|RAM~867_q ;
wire \RAM|RAM~2664_combout ;
wire \RAM|RAM~883_q ;
wire \RAM|RAM~2663_combout ;
wire \RAM|RAM~835_q ;
wire \RAM|RAM~2662_combout ;
wire \RAM|RAM~851_q ;
wire \RAM|RAM~1636_combout ;
wire \RAM|RAM~1637_combout ;
wire \RAM|RAM~2660_combout ;
wire \RAM|RAM~880_q ;
wire \RAM|RAM~2657_combout ;
wire \RAM|RAM~848_q ;
wire \RAM|RAM~2659_combout ;
wire \RAM|RAM~832_q ;
wire \RAM|RAM~2658_combout ;
wire \RAM|RAM~864_q ;
wire \RAM|RAM~1633_combout ;
wire \RAM|RAM~1634_combout ;
wire \RAM|RAM~2653_combout ;
wire \RAM|RAM~865_q ;
wire \RAM|RAM~2656_combout ;
wire \RAM|RAM~881_q ;
wire \RAM|RAM~2655_combout ;
wire \RAM|RAM~833_q ;
wire \RAM|RAM~2654_combout ;
wire \RAM|RAM~849_q ;
wire \RAM|RAM~1631_combout ;
wire \RAM|RAM~1632_combout ;
wire \RAM|RAM~1635_combout ;
wire \RAM|RAM~1638_combout ;
wire \RAM|RAM~1649_combout ;
wire \RAM|RAM~1660_combout ;
wire \RAM|RAM~1661_combout ;
wire \rtl~1095_combout ;
wire \RAM|RAM~2505_combout ;
wire \RAM|RAM~857_q ;
wire \rtl~1098_combout ;
wire \RAM|RAM~2508_combout ;
wire \RAM|RAM~859_q ;
wire \rtl~1096_combout ;
wire \RAM|RAM~2506_combout ;
wire \RAM|RAM~858_q ;
wire \rtl~1097_combout ;
wire \RAM|RAM~2507_combout ;
wire \RAM|RAM~856_q ;
wire \RAM|RAM~1535_combout ;
wire \RAM|RAM~1536_combout ;
wire \RAM|RAM~2520_combout ;
wire \RAM|RAM~891_q ;
wire \RAM|RAM~2517_combout ;
wire \RAM|RAM~889_q ;
wire \RAM|RAM~2518_combout ;
wire \RAM|RAM~890_q ;
wire \RAM|RAM~2519_combout ;
wire \RAM|RAM~888_q ;
wire \RAM|RAM~1542_combout ;
wire \RAM|RAM~1543_combout ;
wire \RAM|RAM~2516_combout ;
wire \RAM|RAM~843_q ;
wire \RAM|RAM~2513_combout ;
wire \RAM|RAM~842_q ;
wire \RAM|RAM~2514_combout ;
wire \RAM|RAM~841_q ;
wire \RAM|RAM~2515_combout ;
wire \RAM|RAM~840_q ;
wire \RAM|RAM~1539_combout ;
wire \RAM|RAM~1540_combout ;
wire \RAM|RAM~2512_combout ;
wire \RAM|RAM~875_q ;
wire \RAM|RAM~2509_combout ;
wire \RAM|RAM~874_q ;
wire \RAM|RAM~2510_combout ;
wire \RAM|RAM~873_q ;
wire \RAM|RAM~2511_combout ;
wire \RAM|RAM~872_q ;
wire \RAM|RAM~1537_combout ;
wire \RAM|RAM~1538_combout ;
wire \RAM|RAM~1541_combout ;
wire \RAM|RAM~1544_combout ;
wire \RAM|RAM~2536_combout ;
wire \RAM|RAM~955_q ;
wire \RAM|RAM~2533_combout ;
wire \RAM|RAM~923_q ;
wire \RAM|RAM~2535_combout ;
wire \RAM|RAM~907_q ;
wire \RAM|RAM~2534_combout ;
wire \RAM|RAM~939_q ;
wire \RAM|RAM~1552_combout ;
wire \RAM|RAM~1553_combout ;
wire \RAM|RAM~2524_combout ;
wire \RAM|RAM~954_q ;
wire \RAM|RAM~2521_combout ;
wire \RAM|RAM~938_q ;
wire \RAM|RAM~2523_combout ;
wire \RAM|RAM~906_q ;
wire \RAM|RAM~2522_combout ;
wire \RAM|RAM~922_q ;
wire \RAM|RAM~1545_combout ;
wire \RAM|RAM~1546_combout ;
wire \RAM|RAM~2528_combout ;
wire \RAM|RAM~953_q ;
wire \RAM|RAM~2525_combout ;
wire \RAM|RAM~921_q ;
wire \RAM|RAM~2526_combout ;
wire \RAM|RAM~937_q ;
wire \RAM|RAM~2527_combout ;
wire \RAM|RAM~905_q ;
wire \RAM|RAM~1547_combout ;
wire \RAM|RAM~1548_combout ;
wire \RAM|RAM~2532_combout ;
wire \RAM|RAM~952_q ;
wire \RAM|RAM~2529_combout ;
wire \RAM|RAM~936_q ;
wire \RAM|RAM~2530_combout ;
wire \RAM|RAM~920_q ;
wire \RAM|RAM~2531_combout ;
wire \RAM|RAM~904_q ;
wire \RAM|RAM~1549_combout ;
wire \RAM|RAM~1550_combout ;
wire \RAM|RAM~1551_combout ;
wire \RAM|RAM~1554_combout ;
wire \RAM|RAM~2540_combout ;
wire \RAM|RAM~825_q ;
wire \RAM|RAM~2537_combout ;
wire \RAM|RAM~809_q ;
wire \RAM|RAM~2538_combout ;
wire \RAM|RAM~793_q ;
wire \RAM|RAM~2539_combout ;
wire \RAM|RAM~777_q ;
wire \RAM|RAM~1555_combout ;
wire \RAM|RAM~1556_combout ;
wire \RAM|RAM~2550_combout ;
wire \RAM|RAM~795_q ;
wire \RAM|RAM~2551_combout ;
wire \RAM|RAM~779_q ;
wire \RAM|RAM~1562_combout ;
wire \RAM|RAM~2552_combout ;
wire \RAM|RAM~827_q ;
wire \RAM|RAM~2549_combout ;
wire \RAM|RAM~811_q ;
wire \RAM|RAM~1563_combout ;
wire \RAM|RAM~2548_combout ;
wire \RAM|RAM~824_q ;
wire \RAM|RAM~2545_combout ;
wire \RAM|RAM~792_q ;
wire \RAM|RAM~2546_combout ;
wire \RAM|RAM~808_q ;
wire \RAM|RAM~2547_combout ;
wire \RAM|RAM~776_q ;
wire \RAM|RAM~1559_combout ;
wire \RAM|RAM~1560_combout ;
wire \RAM|RAM~2544_combout ;
wire \RAM|RAM~826_q ;
wire \RAM|RAM~2541_combout ;
wire \RAM|RAM~794_q ;
wire \RAM|RAM~2542_combout ;
wire \RAM|RAM~810_q ;
wire \RAM|RAM~2543_combout ;
wire \RAM|RAM~778_q ;
wire \RAM|RAM~1557_combout ;
wire \RAM|RAM~1558_combout ;
wire \RAM|RAM~1561_combout ;
wire \RAM|RAM~1564_combout ;
wire \RAM|RAM~1565_combout ;
wire \RAM|RAM~2568_combout ;
wire \RAM|RAM~1019_q ;
wire \RAM|RAM~2565_combout ;
wire \RAM|RAM~1018_q ;
wire \RAM|RAM~2566_combout ;
wire \RAM|RAM~1017_q ;
wire \RAM|RAM~2567_combout ;
wire \RAM|RAM~1016_q ;
wire \RAM|RAM~1573_combout ;
wire \RAM|RAM~1574_combout ;
wire \RAM|RAM~2556_combout ;
wire \RAM|RAM~1003_q ;
wire \RAM|RAM~2553_combout ;
wire \RAM|RAM~1001_q ;
wire \RAM|RAM~2555_combout ;
wire \RAM|RAM~1000_q ;
wire \RAM|RAM~2554_combout ;
wire \RAM|RAM~1002_q ;
wire \RAM|RAM~1566_combout ;
wire \RAM|RAM~1567_combout ;
wire \RAM|RAM~2564_combout ;
wire \RAM|RAM~971_q ;
wire \RAM|RAM~2561_combout ;
wire \RAM|RAM~969_q ;
wire \RAM|RAM~2562_combout ;
wire \RAM|RAM~970_q ;
wire \RAM|RAM~2563_combout ;
wire \RAM|RAM~968_q ;
wire \RAM|RAM~1570_combout ;
wire \RAM|RAM~1571_combout ;
wire \RAM|RAM~2557_combout ;
wire \RAM|RAM~986_q ;
wire \RAM|RAM~2560_combout ;
wire \RAM|RAM~987_q ;
wire \RAM|RAM~2559_combout ;
wire \RAM|RAM~984_q ;
wire \RAM|RAM~2558_combout ;
wire \RAM|RAM~985_q ;
wire \RAM|RAM~1568_combout ;
wire \RAM|RAM~1569_combout ;
wire \RAM|RAM~1572_combout ;
wire \RAM|RAM~1575_combout ;
wire \RAM|RAM~1576_combout ;
wire \RAM|RAM~1704_combout ;
wire \rtl~1076_combout ;
wire \RAM|RAM~2233_combout ;
wire \RAM|RAM~443_q ;
wire \rtl~1078_combout ;
wire \RAM|RAM~2236_combout ;
wire \RAM|RAM~447_q ;
wire \rtl~1077_combout ;
wire \RAM|RAM~2235_combout ;
wire \RAM|RAM~435_q ;
wire \rtl~1075_combout ;
wire \RAM|RAM~2234_combout ;
wire \RAM|RAM~439_q ;
wire \RAM|RAM~1352_combout ;
wire \RAM|RAM~1353_combout ;
wire \RAM|RAM~2245_combout ;
wire \RAM|RAM~503_q ;
wire \RAM|RAM~2248_combout ;
wire \RAM|RAM~511_q ;
wire \RAM|RAM~2246_combout ;
wire \RAM|RAM~507_q ;
wire \RAM|RAM~2247_combout ;
wire \RAM|RAM~499_q ;
wire \RAM|RAM~1359_combout ;
wire \RAM|RAM~1360_combout ;
wire \RAM|RAM~2244_combout ;
wire \RAM|RAM~319_q ;
wire \RAM|RAM~2241_combout ;
wire \RAM|RAM~315_q ;
wire \RAM|RAM~2243_combout ;
wire \RAM|RAM~307_q ;
wire \RAM|RAM~2242_combout ;
wire \RAM|RAM~311_q ;
wire \RAM|RAM~1356_combout ;
wire \RAM|RAM~1357_combout ;
wire \RAM|RAM~2240_combout ;
wire \RAM|RAM~383_q ;
wire \RAM|RAM~2237_combout ;
wire \RAM|RAM~375_q ;
wire \RAM|RAM~2239_combout ;
wire \RAM|RAM~371_q ;
wire \RAM|RAM~2238_combout ;
wire \RAM|RAM~379_q ;
wire \RAM|RAM~1354_combout ;
wire \RAM|RAM~1355_combout ;
wire \RAM|RAM~1358_combout ;
wire \RAM|RAM~1361_combout ;
wire \RAM|RAM~2216_combout ;
wire \RAM|RAM~479_q ;
wire \RAM|RAM~2213_combout ;
wire \RAM|RAM~475_q ;
wire \RAM|RAM~2215_combout ;
wire \RAM|RAM~467_q ;
wire \RAM|RAM~2214_combout ;
wire \RAM|RAM~471_q ;
wire \RAM|RAM~1338_combout ;
wire \RAM|RAM~1339_combout ;
wire \RAM|RAM~2204_combout ;
wire \RAM|RAM~351_q ;
wire \RAM|RAM~2201_combout ;
wire \RAM|RAM~347_q ;
wire \RAM|RAM~2203_combout ;
wire \RAM|RAM~339_q ;
wire \RAM|RAM~2202_combout ;
wire \RAM|RAM~343_q ;
wire \RAM|RAM~1331_combout ;
wire \RAM|RAM~1332_combout ;
wire \RAM|RAM~2209_combout ;
wire \RAM|RAM~279_q ;
wire \RAM|RAM~2212_combout ;
wire \RAM|RAM~287_q ;
wire \RAM|RAM~2210_combout ;
wire \RAM|RAM~283_q ;
wire \RAM|RAM~2211_combout ;
wire \RAM|RAM~275_q ;
wire \RAM|RAM~1335_combout ;
wire \RAM|RAM~1336_combout ;
wire \RAM|RAM~2208_combout ;
wire \RAM|RAM~415_q ;
wire \RAM|RAM~2205_combout ;
wire \RAM|RAM~407_q ;
wire \RAM|RAM~2206_combout ;
wire \RAM|RAM~411_q ;
wire \RAM|RAM~2207_combout ;
wire \RAM|RAM~403_q ;
wire \RAM|RAM~1333_combout ;
wire \RAM|RAM~1334_combout ;
wire \RAM|RAM~1337_combout ;
wire \RAM|RAM~1340_combout ;
wire \RAM|RAM~2228_combout ;
wire \RAM|RAM~271_q ;
wire \RAM|RAM~2225_combout ;
wire \RAM|RAM~263_q ;
wire \RAM|RAM~2226_combout ;
wire \RAM|RAM~267_q ;
wire \RAM|RAM~2227_combout ;
wire \RAM|RAM~259_q ;
wire \RAM|RAM~1345_combout ;
wire \RAM|RAM~1346_combout ;
wire \RAM|RAM~2224_combout ;
wire \RAM|RAM~335_q ;
wire \RAM|RAM~2223_combout ;
wire \RAM|RAM~323_q ;
wire \RAM|RAM~2222_combout ;
wire \RAM|RAM~327_q ;
wire \RAM|RAM~1343_combout ;
wire \RAM|RAM~2221_combout ;
wire \RAM|RAM~331_q ;
wire \RAM|RAM~1344_combout ;
wire \RAM|RAM~1347_combout ;
wire \RAM|RAM~2229_combout ;
wire \RAM|RAM~459_q ;
wire \RAM|RAM~2232_combout ;
wire \RAM|RAM~463_q ;
wire \RAM|RAM~2230_combout ;
wire \RAM|RAM~455_q ;
wire \RAM|RAM~2231_combout ;
wire \RAM|RAM~451_q ;
wire \RAM|RAM~1348_combout ;
wire \RAM|RAM~1349_combout ;
wire \RAM|RAM~2220_combout ;
wire \RAM|RAM~399_q ;
wire \RAM|RAM~2217_combout ;
wire \RAM|RAM~391_q ;
wire \RAM|RAM~2218_combout ;
wire \RAM|RAM~395_q ;
wire \RAM|RAM~2219_combout ;
wire \RAM|RAM~387_q ;
wire \RAM|RAM~1341_combout ;
wire \RAM|RAM~1342_combout ;
wire \RAM|RAM~1350_combout ;
wire \RAM|RAM~1351_combout ;
wire \rtl~1129_combout ;
wire \RAM|RAM~2188_combout ;
wire \RAM|RAM~487_q ;
wire \RAM|RAM~2185_combout ;
wire \RAM|RAM~359_q ;
wire \rtl~1127_combout ;
wire \RAM|RAM~2186_combout ;
wire \RAM|RAM~423_q ;
wire \rtl~1128_combout ;
wire \RAM|RAM~2187_combout ;
wire \RAM|RAM~295_q ;
wire \RAM|RAM~1321_combout ;
wire \RAM|RAM~1322_combout ;
wire \RAM|RAM~2200_combout ;
wire \RAM|RAM~495_q ;
wire \RAM|RAM~2197_combout ;
wire \RAM|RAM~367_q ;
wire \RAM|RAM~2199_combout ;
wire \RAM|RAM~303_q ;
wire \RAM|RAM~2198_combout ;
wire \RAM|RAM~431_q ;
wire \RAM|RAM~1328_combout ;
wire \RAM|RAM~1329_combout ;
wire \RAM|RAM~2192_combout ;
wire \RAM|RAM~491_q ;
wire \RAM|RAM~2189_combout ;
wire \RAM|RAM~427_q ;
wire \RAM|RAM~2191_combout ;
wire \RAM|RAM~299_q ;
wire \RAM|RAM~2190_combout ;
wire \RAM|RAM~363_q ;
wire \RAM|RAM~1323_combout ;
wire \RAM|RAM~1324_combout ;
wire \RAM|RAM~2193_combout ;
wire \RAM|RAM~419_q ;
wire \RAM|RAM~2196_combout ;
wire \RAM|RAM~483_q ;
wire \RAM|RAM~2194_combout ;
wire \RAM|RAM~355_q ;
wire \RAM|RAM~2195_combout ;
wire \RAM|RAM~291_q ;
wire \RAM|RAM~1325_combout ;
wire \RAM|RAM~1326_combout ;
wire \RAM|RAM~1327_combout ;
wire \RAM|RAM~1330_combout ;
wire \RAM|RAM~1362_combout ;
wire \RAM|RAM~2053_combout ;
wire \RAM|RAM~494_q ;
wire \rtl~1066_combout ;
wire \RAM|RAM~2056_combout ;
wire \RAM|RAM~510_q ;
wire \RAM|RAM~2055_combout ;
wire \RAM|RAM~462_q ;
wire \RAM|RAM~2054_combout ;
wire \RAM|RAM~478_q ;
wire \RAM|RAM~1232_combout ;
wire \RAM|RAM~1233_combout ;
wire \RAM|RAM~2044_combout ;
wire \RAM|RAM~382_q ;
wire \RAM|RAM~2041_combout ;
wire \RAM|RAM~366_q ;
wire \RAM|RAM~2042_combout ;
wire \RAM|RAM~350_q ;
wire \RAM|RAM~2043_combout ;
wire \RAM|RAM~334_q ;
wire \RAM|RAM~1225_combout ;
wire \RAM|RAM~1226_combout ;
wire \RAM|RAM~2045_combout ;
wire \RAM|RAM~414_q ;
wire \RAM|RAM~2048_combout ;
wire \RAM|RAM~446_q ;
wire \RAM|RAM~2046_combout ;
wire \RAM|RAM~430_q ;
wire \RAM|RAM~2047_combout ;
wire \RAM|RAM~398_q ;
wire \RAM|RAM~1227_combout ;
wire \RAM|RAM~1228_combout ;
wire \RAM|RAM~2052_combout ;
wire \RAM|RAM~318_q ;
wire \RAM|RAM~2049_combout ;
wire \RAM|RAM~286_q ;
wire \RAM|RAM~2050_combout ;
wire \RAM|RAM~302_q ;
wire \RAM|RAM~2051_combout ;
wire \RAM|RAM~270_q ;
wire \RAM|RAM~1229_combout ;
wire \RAM|RAM~1230_combout ;
wire \RAM|RAM~1231_combout ;
wire \RAM|RAM~1234_combout ;
wire \rtl~1063_combout ;
wire \RAM|RAM~1993_combout ;
wire \RAM|RAM~358_q ;
wire \RAM|RAM~1996_combout ;
wire \RAM|RAM~374_q ;
wire \RAM|RAM~1994_combout ;
wire \RAM|RAM~342_q ;
wire \RAM|RAM~1995_combout ;
wire \RAM|RAM~326_q ;
wire \RAM|RAM~1194_combout ;
wire \RAM|RAM~1195_combout ;
wire \RAM|RAM~2008_combout ;
wire \RAM|RAM~502_q ;
wire \RAM|RAM~2005_combout ;
wire \RAM|RAM~486_q ;
wire \RAM|RAM~2006_combout ;
wire \RAM|RAM~470_q ;
wire \RAM|RAM~2007_combout ;
wire \RAM|RAM~454_q ;
wire \RAM|RAM~1201_combout ;
wire \RAM|RAM~1202_combout ;
wire \RAM|RAM~2001_combout ;
wire \RAM|RAM~278_q ;
wire \RAM|RAM~2004_combout ;
wire \RAM|RAM~310_q ;
wire \RAM|RAM~2003_combout ;
wire \RAM|RAM~262_q ;
wire \RAM|RAM~2002_combout ;
wire \RAM|RAM~294_q ;
wire \RAM|RAM~1198_combout ;
wire \RAM|RAM~1199_combout ;
wire \RAM|RAM~1997_combout ;
wire \RAM|RAM~406_q ;
wire \RAM|RAM~2000_combout ;
wire \RAM|RAM~438_q ;
wire \RAM|RAM~1998_combout ;
wire \RAM|RAM~422_q ;
wire \RAM|RAM~1999_combout ;
wire \RAM|RAM~390_q ;
wire \RAM|RAM~1196_combout ;
wire \RAM|RAM~1197_combout ;
wire \RAM|RAM~1200_combout ;
wire \RAM|RAM~1203_combout ;
wire \rtl~1065_combout ;
wire \RAM|RAM~2040_combout ;
wire \RAM|RAM~498_q ;
wire \RAM|RAM~2037_combout ;
wire \RAM|RAM~482_q ;
wire \RAM|RAM~2039_combout ;
wire \RAM|RAM~450_q ;
wire \RAM|RAM~2038_combout ;
wire \RAM|RAM~466_q ;
wire \RAM|RAM~1221_combout ;
wire \RAM|RAM~1222_combout ;
wire \RAM|RAM~2025_combout ;
wire \RAM|RAM~402_q ;
wire \RAM|RAM~2028_combout ;
wire \RAM|RAM~434_q ;
wire \RAM|RAM~2027_combout ;
wire \RAM|RAM~386_q ;
wire \RAM|RAM~2026_combout ;
wire \RAM|RAM~418_q ;
wire \RAM|RAM~1214_combout ;
wire \RAM|RAM~1215_combout ;
wire \RAM|RAM~2033_combout ;
wire \RAM|RAM~274_q ;
wire \RAM|RAM~2036_combout ;
wire \RAM|RAM~306_q ;
wire \RAM|RAM~2034_combout ;
wire \RAM|RAM~290_q ;
wire \RAM|RAM~2035_combout ;
wire \RAM|RAM~258_q ;
wire \RAM|RAM~1218_combout ;
wire \RAM|RAM~1219_combout ;
wire \RAM|RAM~2032_combout ;
wire \RAM|RAM~370_q ;
wire \RAM|RAM~2029_combout ;
wire \RAM|RAM~354_q ;
wire \RAM|RAM~2030_combout ;
wire \RAM|RAM~338_q ;
wire \RAM|RAM~2031_combout ;
wire \RAM|RAM~322_q ;
wire \RAM|RAM~1216_combout ;
wire \RAM|RAM~1217_combout ;
wire \RAM|RAM~1220_combout ;
wire \RAM|RAM~1223_combout ;
wire \rtl~1064_combout ;
wire \RAM|RAM~2024_combout ;
wire \RAM|RAM~506_q ;
wire \RAM|RAM~2021_combout ;
wire \RAM|RAM~490_q ;
wire \RAM|RAM~2023_combout ;
wire \RAM|RAM~458_q ;
wire \RAM|RAM~2022_combout ;
wire \RAM|RAM~474_q ;
wire \RAM|RAM~1211_combout ;
wire \RAM|RAM~1212_combout ;
wire \RAM|RAM~2009_combout ;
wire \RAM|RAM~410_q ;
wire \RAM|RAM~2012_combout ;
wire \RAM|RAM~442_q ;
wire \RAM|RAM~2011_combout ;
wire \RAM|RAM~394_q ;
wire \RAM|RAM~2010_combout ;
wire \RAM|RAM~426_q ;
wire \RAM|RAM~1204_combout ;
wire \RAM|RAM~1205_combout ;
wire \RAM|RAM~2013_combout ;
wire \RAM|RAM~362_q ;
wire \RAM|RAM~2016_combout ;
wire \RAM|RAM~378_q ;
wire \RAM|RAM~2015_combout ;
wire \RAM|RAM~330_q ;
wire \RAM|RAM~2014_combout ;
wire \RAM|RAM~346_q ;
wire \RAM|RAM~1206_combout ;
wire \RAM|RAM~1207_combout ;
wire \RAM|RAM~2020_combout ;
wire \RAM|RAM~314_q ;
wire \RAM|RAM~2017_combout ;
wire \RAM|RAM~282_q ;
wire \RAM|RAM~2018_combout ;
wire \RAM|RAM~298_q ;
wire \RAM|RAM~2019_combout ;
wire \RAM|RAM~266_q ;
wire \RAM|RAM~1208_combout ;
wire \RAM|RAM~1209_combout ;
wire \RAM|RAM~1210_combout ;
wire \RAM|RAM~1213_combout ;
wire \RAM|RAM~1224_combout ;
wire \RAM|RAM~1235_combout ;
wire \rtl~1074_combout ;
wire \RAM|RAM~2184_combout ;
wire \RAM|RAM~508_q ;
wire \RAM|RAM~2181_combout ;
wire \RAM|RAM~380_q ;
wire \RAM|RAM~2182_combout ;
wire \RAM|RAM~444_q ;
wire \RAM|RAM~2183_combout ;
wire \RAM|RAM~316_q ;
wire \RAM|RAM~1316_combout ;
wire \RAM|RAM~1317_combout ;
wire \RAM|RAM~2172_combout ;
wire \RAM|RAM~492_q ;
wire \RAM|RAM~2169_combout ;
wire \RAM|RAM~428_q ;
wire \RAM|RAM~2171_combout ;
wire \RAM|RAM~300_q ;
wire \RAM|RAM~2170_combout ;
wire \RAM|RAM~364_q ;
wire \RAM|RAM~1309_combout ;
wire \RAM|RAM~1310_combout ;
wire \RAM|RAM~2176_combout ;
wire \RAM|RAM~476_q ;
wire \RAM|RAM~2173_combout ;
wire \RAM|RAM~348_q ;
wire \RAM|RAM~2174_combout ;
wire \RAM|RAM~412_q ;
wire \RAM|RAM~2175_combout ;
wire \RAM|RAM~284_q ;
wire \RAM|RAM~1311_combout ;
wire \RAM|RAM~1312_combout ;
wire \RAM|RAM~2177_combout ;
wire \RAM|RAM~396_q ;
wire \RAM|RAM~2180_combout ;
wire \RAM|RAM~460_q ;
wire \RAM|RAM~2179_combout ;
wire \RAM|RAM~268_q ;
wire \RAM|RAM~2178_combout ;
wire \RAM|RAM~332_q ;
wire \RAM|RAM~1313_combout ;
wire \RAM|RAM~1314_combout ;
wire \RAM|RAM~1315_combout ;
wire \RAM|RAM~1318_combout ;
wire \rtl~1071_combout ;
wire \RAM|RAM~2121_combout ;
wire \RAM|RAM~344_q ;
wire \RAM|RAM~2124_combout ;
wire \RAM|RAM~472_q ;
wire \RAM|RAM~2123_combout ;
wire \RAM|RAM~280_q ;
wire \RAM|RAM~2122_combout ;
wire \RAM|RAM~408_q ;
wire \RAM|RAM~1278_combout ;
wire \RAM|RAM~1279_combout ;
wire \RAM|RAM~2136_combout ;
wire \RAM|RAM~504_q ;
wire \RAM|RAM~2133_combout ;
wire \RAM|RAM~376_q ;
wire \RAM|RAM~2135_combout ;
wire \RAM|RAM~312_q ;
wire \RAM|RAM~2134_combout ;
wire \RAM|RAM~440_q ;
wire \RAM|RAM~1285_combout ;
wire \RAM|RAM~1286_combout ;
wire \RAM|RAM~2125_combout ;
wire \RAM|RAM~424_q ;
wire \RAM|RAM~2128_combout ;
wire \RAM|RAM~488_q ;
wire \RAM|RAM~2127_combout ;
wire \RAM|RAM~296_q ;
wire \RAM|RAM~2126_combout ;
wire \RAM|RAM~360_q ;
wire \RAM|RAM~1280_combout ;
wire \RAM|RAM~1281_combout ;
wire \RAM|RAM~2129_combout ;
wire \RAM|RAM~392_q ;
wire \RAM|RAM~2132_combout ;
wire \RAM|RAM~456_q ;
wire \RAM|RAM~2130_combout ;
wire \RAM|RAM~328_q ;
wire \RAM|RAM~2131_combout ;
wire \RAM|RAM~264_q ;
wire \RAM|RAM~1282_combout ;
wire \RAM|RAM~1283_combout ;
wire \RAM|RAM~1284_combout ;
wire \RAM|RAM~1287_combout ;
wire \rtl~1073_combout ;
wire \RAM|RAM~2161_combout ;
wire \RAM|RAM~384_q ;
wire \RAM|RAM~2164_combout ;
wire \RAM|RAM~448_q ;
wire \RAM|RAM~2163_combout ;
wire \RAM|RAM~256_q ;
wire \RAM|RAM~2162_combout ;
wire \RAM|RAM~320_q ;
wire \RAM|RAM~1302_combout ;
wire \RAM|RAM~1303_combout ;
wire \RAM|RAM~2157_combout ;
wire \RAM|RAM~416_q ;
wire \RAM|RAM~2160_combout ;
wire \RAM|RAM~480_q ;
wire \RAM|RAM~2158_combout ;
wire \RAM|RAM~352_q ;
wire \RAM|RAM~2159_combout ;
wire \RAM|RAM~288_q ;
wire \RAM|RAM~1300_combout ;
wire \RAM|RAM~1301_combout ;
wire \RAM|RAM~1304_combout ;
wire \RAM|RAM~2153_combout ;
wire \RAM|RAM~336_q ;
wire \RAM|RAM~2156_combout ;
wire \RAM|RAM~464_q ;
wire \RAM|RAM~2154_combout ;
wire \RAM|RAM~400_q ;
wire \RAM|RAM~2155_combout ;
wire \RAM|RAM~272_q ;
wire \RAM|RAM~1298_combout ;
wire \RAM|RAM~1299_combout ;
wire \RAM|RAM~2165_combout ;
wire \RAM|RAM~368_q ;
wire \RAM|RAM~2168_combout ;
wire \RAM|RAM~496_q ;
wire \RAM|RAM~2167_combout ;
wire \RAM|RAM~304_q ;
wire \RAM|RAM~2166_combout ;
wire \RAM|RAM~432_q ;
wire \RAM|RAM~1305_combout ;
wire \RAM|RAM~1306_combout ;
wire \RAM|RAM~1307_combout ;
wire \RAM|RAM~2137_combout ;
wire \RAM|RAM~420_q ;
wire \RAM|RAM~2140_combout ;
wire \RAM|RAM~484_q ;
wire \rtl~1072_combout ;
wire \RAM|RAM~2138_combout ;
wire \RAM|RAM~356_q ;
wire \RAM|RAM~2139_combout ;
wire \RAM|RAM~292_q ;
wire \RAM|RAM~1288_combout ;
wire \RAM|RAM~1289_combout ;
wire \RAM|RAM~2152_combout ;
wire \RAM|RAM~500_q ;
wire \RAM|RAM~2149_combout ;
wire \RAM|RAM~372_q ;
wire \RAM|RAM~2151_combout ;
wire \RAM|RAM~308_q ;
wire \RAM|RAM~2150_combout ;
wire \RAM|RAM~436_q ;
wire \RAM|RAM~1295_combout ;
wire \RAM|RAM~1296_combout ;
wire \RAM|RAM~2141_combout ;
wire \RAM|RAM~340_q ;
wire \RAM|RAM~2144_combout ;
wire \RAM|RAM~468_q ;
wire \RAM|RAM~2143_combout ;
wire \RAM|RAM~276_q ;
wire \RAM|RAM~2142_combout ;
wire \RAM|RAM~404_q ;
wire \RAM|RAM~1290_combout ;
wire \RAM|RAM~1291_combout ;
wire \RAM|RAM~2145_combout ;
wire \RAM|RAM~388_q ;
wire \RAM|RAM~2148_combout ;
wire \RAM|RAM~452_q ;
wire \RAM|RAM~2147_combout ;
wire \RAM|RAM~260_q ;
wire \RAM|RAM~2146_combout ;
wire \RAM|RAM~324_q ;
wire \RAM|RAM~1292_combout ;
wire \RAM|RAM~1293_combout ;
wire \RAM|RAM~1294_combout ;
wire \RAM|RAM~1297_combout ;
wire \RAM|RAM~1308_combout ;
wire \RAM|RAM~1319_combout ;
wire \rtl~1070_combout ;
wire \RAM|RAM~2072_combout ;
wire \RAM|RAM~477_q ;
wire \RAM|RAM~2069_combout ;
wire \RAM|RAM~349_q ;
wire \RAM|RAM~2071_combout ;
wire \RAM|RAM~285_q ;
wire \RAM|RAM~2070_combout ;
wire \RAM|RAM~413_q ;
wire \RAM|RAM~1243_combout ;
wire \RAM|RAM~1244_combout ;
wire \rtl~1067_combout ;
wire \RAM|RAM~2060_combout ;
wire \RAM|RAM~473_q ;
wire \RAM|RAM~2057_combout ;
wire \RAM|RAM~409_q ;
wire \RAM|RAM~2058_combout ;
wire \RAM|RAM~345_q ;
wire \RAM|RAM~2059_combout ;
wire \RAM|RAM~281_q ;
wire \RAM|RAM~1236_combout ;
wire \RAM|RAM~1237_combout ;
wire \rtl~1069_combout ;
wire \RAM|RAM~2068_combout ;
wire \RAM|RAM~465_q ;
wire \RAM|RAM~2065_combout ;
wire \RAM|RAM~401_q ;
wire \RAM|RAM~2067_combout ;
wire \RAM|RAM~273_q ;
wire \RAM|RAM~2066_combout ;
wire \RAM|RAM~337_q ;
wire \RAM|RAM~1240_combout ;
wire \RAM|RAM~1241_combout ;
wire \rtl~1068_combout ;
wire \RAM|RAM~2064_combout ;
wire \RAM|RAM~469_q ;
wire \RAM|RAM~2061_combout ;
wire \RAM|RAM~341_q ;
wire \RAM|RAM~2063_combout ;
wire \RAM|RAM~277_q ;
wire \RAM|RAM~2062_combout ;
wire \RAM|RAM~405_q ;
wire \RAM|RAM~1238_combout ;
wire \RAM|RAM~1239_combout ;
wire \RAM|RAM~1242_combout ;
wire \RAM|RAM~1245_combout ;
wire \RAM|RAM~2089_combout ;
wire \RAM|RAM~325_q ;
wire \RAM|RAM~2092_combout ;
wire \RAM|RAM~453_q ;
wire \RAM|RAM~2091_combout ;
wire \RAM|RAM~261_q ;
wire \RAM|RAM~2090_combout ;
wire \RAM|RAM~389_q ;
wire \RAM|RAM~1256_combout ;
wire \RAM|RAM~1257_combout ;
wire \RAM|RAM~2104_combout ;
wire \RAM|RAM~461_q ;
wire \RAM|RAM~2101_combout ;
wire \RAM|RAM~333_q ;
wire \RAM|RAM~2103_combout ;
wire \RAM|RAM~269_q ;
wire \RAM|RAM~2102_combout ;
wire \RAM|RAM~397_q ;
wire \RAM|RAM~1263_combout ;
wire \RAM|RAM~1264_combout ;
wire \RAM|RAM~2100_combout ;
wire \RAM|RAM~449_q ;
wire \RAM|RAM~2097_combout ;
wire \RAM|RAM~385_q ;
wire \RAM|RAM~2098_combout ;
wire \RAM|RAM~321_q ;
wire \RAM|RAM~2099_combout ;
wire \RAM|RAM~257_q ;
wire \RAM|RAM~1260_combout ;
wire \RAM|RAM~1261_combout ;
wire \RAM|RAM~2096_combout ;
wire \RAM|RAM~457_q ;
wire \RAM|RAM~2093_combout ;
wire \RAM|RAM~393_q ;
wire \RAM|RAM~2095_combout ;
wire \RAM|RAM~265_q ;
wire \RAM|RAM~2094_combout ;
wire \RAM|RAM~329_q ;
wire \RAM|RAM~1258_combout ;
wire \RAM|RAM~1259_combout ;
wire \RAM|RAM~1262_combout ;
wire \RAM|RAM~1265_combout ;
wire \RAM|RAM~2080_combout ;
wire \RAM|RAM~489_q ;
wire \RAM|RAM~2077_combout ;
wire \RAM|RAM~425_q ;
wire \RAM|RAM~2079_combout ;
wire \RAM|RAM~297_q ;
wire \RAM|RAM~2078_combout ;
wire \RAM|RAM~361_q ;
wire \RAM|RAM~1248_combout ;
wire \RAM|RAM~1249_combout ;
wire \RAM|RAM~2084_combout ;
wire \RAM|RAM~481_q ;
wire \RAM|RAM~2081_combout ;
wire \RAM|RAM~417_q ;
wire \RAM|RAM~2082_combout ;
wire \RAM|RAM~353_q ;
wire \RAM|RAM~2083_combout ;
wire \RAM|RAM~289_q ;
wire \RAM|RAM~1250_combout ;
wire \RAM|RAM~1251_combout ;
wire \RAM|RAM~1252_combout ;
wire \RAM|RAM~2073_combout ;
wire \RAM|RAM~357_q ;
wire \RAM|RAM~2076_combout ;
wire \RAM|RAM~485_q ;
wire \RAM|RAM~2074_combout ;
wire \RAM|RAM~421_q ;
wire \RAM|RAM~2075_combout ;
wire \RAM|RAM~293_q ;
wire \RAM|RAM~1246_combout ;
wire \RAM|RAM~1247_combout ;
wire \RAM|RAM~2088_combout ;
wire \RAM|RAM~493_q ;
wire \RAM|RAM~2085_combout ;
wire \RAM|RAM~365_q ;
wire \RAM|RAM~2086_combout ;
wire \RAM|RAM~429_q ;
wire \RAM|RAM~2087_combout ;
wire \RAM|RAM~301_q ;
wire \RAM|RAM~1253_combout ;
wire \RAM|RAM~1254_combout ;
wire \RAM|RAM~1255_combout ;
wire \RAM|RAM~1266_combout ;
wire \RAM|RAM~2120_combout ;
wire \RAM|RAM~509_q ;
wire \RAM|RAM~2117_combout ;
wire \RAM|RAM~381_q ;
wire \RAM|RAM~2118_combout ;
wire \RAM|RAM~445_q ;
wire \RAM|RAM~2119_combout ;
wire \RAM|RAM~317_q ;
wire \RAM|RAM~1274_combout ;
wire \RAM|RAM~1275_combout ;
wire \RAM|RAM~2108_combout ;
wire \RAM|RAM~505_q ;
wire \RAM|RAM~2105_combout ;
wire \RAM|RAM~441_q ;
wire \RAM|RAM~2106_combout ;
wire \RAM|RAM~377_q ;
wire \RAM|RAM~2107_combout ;
wire \RAM|RAM~313_q ;
wire \RAM|RAM~1267_combout ;
wire \RAM|RAM~1268_combout ;
wire \RAM|RAM~2116_combout ;
wire \RAM|RAM~497_q ;
wire \RAM|RAM~2113_combout ;
wire \RAM|RAM~433_q ;
wire \RAM|RAM~2114_combout ;
wire \RAM|RAM~369_q ;
wire \RAM|RAM~2115_combout ;
wire \RAM|RAM~305_q ;
wire \RAM|RAM~1271_combout ;
wire \RAM|RAM~1272_combout ;
wire \RAM|RAM~2109_combout ;
wire \RAM|RAM~373_q ;
wire \RAM|RAM~2112_combout ;
wire \RAM|RAM~501_q ;
wire \RAM|RAM~2110_combout ;
wire \RAM|RAM~437_q ;
wire \RAM|RAM~2111_combout ;
wire \RAM|RAM~309_q ;
wire \RAM|RAM~1269_combout ;
wire \RAM|RAM~1270_combout ;
wire \RAM|RAM~1273_combout ;
wire \RAM|RAM~1276_combout ;
wire \RAM|RAM~1277_combout ;
wire \RAM|RAM~1320_combout ;
wire \RAM|RAM~1363_combout ;
wire \rtl~1093_combout ;
wire \RAM|RAM~2452_combout ;
wire \RAM|RAM~236_q ;
wire \rtl~1081_combout ;
wire \RAM|RAM~2449_combout ;
wire \RAM|RAM~228_q ;
wire \rtl~1089_combout ;
wire \RAM|RAM~2451_combout ;
wire \RAM|RAM~224_q ;
wire \rtl~1085_combout ;
wire \RAM|RAM~2450_combout ;
wire \RAM|RAM~232_q ;
wire \RAM|RAM~1495_combout ;
wire \RAM|RAM~1496_combout ;
wire \rtl~1083_combout ;
wire \RAM|RAM~2445_combout ;
wire \RAM|RAM~233_q ;
wire \rtl~1092_combout ;
wire \RAM|RAM~2448_combout ;
wire \RAM|RAM~237_q ;
wire \rtl~1087_combout ;
wire \RAM|RAM~2447_combout ;
wire \RAM|RAM~225_q ;
wire \rtl~1080_combout ;
wire \RAM|RAM~2446_combout ;
wire \RAM|RAM~229_q ;
wire \RAM|RAM~1493_combout ;
wire \RAM|RAM~1494_combout ;
wire \RAM|RAM~1497_combout ;
wire \rtl~1091_combout ;
wire \RAM|RAM~2444_combout ;
wire \RAM|RAM~238_q ;
wire \rtl~1079_combout ;
wire \RAM|RAM~2441_combout ;
wire \RAM|RAM~230_q ;
wire \rtl~1084_combout ;
wire \RAM|RAM~2442_combout ;
wire \RAM|RAM~234_q ;
wire \rtl~1088_combout ;
wire \RAM|RAM~2443_combout ;
wire \RAM|RAM~226_q ;
wire \RAM|RAM~1491_combout ;
wire \RAM|RAM~1492_combout ;
wire \rtl~1086_combout ;
wire \RAM|RAM~2453_combout ;
wire \RAM|RAM~235_q ;
wire \rtl~1094_combout ;
wire \RAM|RAM~2456_combout ;
wire \RAM|RAM~239_q ;
wire \rtl~1090_combout ;
wire \RAM|RAM~2455_combout ;
wire \RAM|RAM~227_q ;
wire \rtl~1082_combout ;
wire \RAM|RAM~2454_combout ;
wire \RAM|RAM~231_q ;
wire \RAM|RAM~1498_combout ;
wire \RAM|RAM~1499_combout ;
wire \RAM|RAM~1500_combout ;
wire \RAM|RAM~2476_combout ;
wire \RAM|RAM~206_q ;
wire \RAM|RAM~2473_combout ;
wire \RAM|RAM~198_q ;
wire \RAM|RAM~2475_combout ;
wire \RAM|RAM~194_q ;
wire \RAM|RAM~2474_combout ;
wire \RAM|RAM~202_q ;
wire \RAM|RAM~1511_combout ;
wire \RAM|RAM~1512_combout ;
wire \RAM|RAM~2485_combout ;
wire \RAM|RAM~203_q ;
wire \RAM|RAM~2488_combout ;
wire \RAM|RAM~207_q ;
wire \RAM|RAM~2487_combout ;
wire \RAM|RAM~195_q ;
wire \RAM|RAM~2486_combout ;
wire \RAM|RAM~199_q ;
wire \RAM|RAM~1518_combout ;
wire \RAM|RAM~1519_combout ;
wire \RAM|RAM~2481_combout ;
wire \RAM|RAM~196_q ;
wire \RAM|RAM~2484_combout ;
wire \RAM|RAM~204_q ;
wire \RAM|RAM~2483_combout ;
wire \RAM|RAM~192_q ;
wire \RAM|RAM~2482_combout ;
wire \RAM|RAM~200_q ;
wire \RAM|RAM~1515_combout ;
wire \RAM|RAM~1516_combout ;
wire \RAM|RAM~2477_combout ;
wire \RAM|RAM~201_q ;
wire \RAM|RAM~2480_combout ;
wire \RAM|RAM~205_q ;
wire \RAM|RAM~2479_combout ;
wire \RAM|RAM~193_q ;
wire \RAM|RAM~2478_combout ;
wire \RAM|RAM~197_q ;
wire \RAM|RAM~1513_combout ;
wire \RAM|RAM~1514_combout ;
wire \RAM|RAM~1517_combout ;
wire \RAM|RAM~1520_combout ;
wire \RAM|RAM~2472_combout ;
wire \RAM|RAM~223_q ;
wire \RAM|RAM~2469_combout ;
wire \RAM|RAM~219_q ;
wire \RAM|RAM~2470_combout ;
wire \RAM|RAM~215_q ;
wire \RAM|RAM~2471_combout ;
wire \RAM|RAM~211_q ;
wire \RAM|RAM~1508_combout ;
wire \RAM|RAM~1509_combout ;
wire \RAM|RAM~2465_combout ;
wire \RAM|RAM~212_q ;
wire \RAM|RAM~2468_combout ;
wire \RAM|RAM~220_q ;
wire \RAM|RAM~2467_combout ;
wire \RAM|RAM~208_q ;
wire \RAM|RAM~2466_combout ;
wire \RAM|RAM~216_q ;
wire \RAM|RAM~1505_combout ;
wire \RAM|RAM~1506_combout ;
wire \RAM|RAM~2464_combout ;
wire \RAM|RAM~222_q ;
wire \RAM|RAM~2461_combout ;
wire \RAM|RAM~214_q ;
wire \RAM|RAM~2463_combout ;
wire \RAM|RAM~210_q ;
wire \RAM|RAM~2462_combout ;
wire \RAM|RAM~218_q ;
wire \RAM|RAM~1503_combout ;
wire \RAM|RAM~1504_combout ;
wire \RAM|RAM~1507_combout ;
wire \RAM|RAM~2460_combout ;
wire \RAM|RAM~221_q ;
wire \RAM|RAM~2457_combout ;
wire \RAM|RAM~217_q ;
wire \RAM|RAM~2458_combout ;
wire \RAM|RAM~213_q ;
wire \RAM|RAM~2459_combout ;
wire \RAM|RAM~209_q ;
wire \RAM|RAM~1501_combout ;
wire \RAM|RAM~1502_combout ;
wire \RAM|RAM~1510_combout ;
wire \RAM|RAM~1521_combout ;
wire \RAM|RAM~2492_combout ;
wire \RAM|RAM~253_q ;
wire \RAM|RAM~2489_combout ;
wire \RAM|RAM~249_q ;
wire \RAM|RAM~2490_combout ;
wire \RAM|RAM~245_q ;
wire \RAM|RAM~2491_combout ;
wire \RAM|RAM~241_q ;
wire \RAM|RAM~1522_combout ;
wire \RAM|RAM~1523_combout ;
wire \RAM|RAM~2504_combout ;
wire \RAM|RAM~255_q ;
wire \RAM|RAM~2501_combout ;
wire \RAM|RAM~251_q ;
wire \RAM|RAM~2502_combout ;
wire \RAM|RAM~247_q ;
wire \RAM|RAM~2503_combout ;
wire \RAM|RAM~243_q ;
wire \RAM|RAM~1529_combout ;
wire \RAM|RAM~1530_combout ;
wire \RAM|RAM~2496_combout ;
wire \RAM|RAM~254_q ;
wire \RAM|RAM~2493_combout ;
wire \RAM|RAM~246_q ;
wire \RAM|RAM~2494_combout ;
wire \RAM|RAM~250_q ;
wire \RAM|RAM~2495_combout ;
wire \RAM|RAM~242_q ;
wire \RAM|RAM~1524_combout ;
wire \RAM|RAM~1525_combout ;
wire \RAM|RAM~2497_combout ;
wire \RAM|RAM~244_q ;
wire \RAM|RAM~2500_combout ;
wire \RAM|RAM~252_q ;
wire \RAM|RAM~2499_combout ;
wire \RAM|RAM~240_q ;
wire \RAM|RAM~2498_combout ;
wire \RAM|RAM~248_q ;
wire \RAM|RAM~1526_combout ;
wire \RAM|RAM~1527_combout ;
wire \RAM|RAM~1528_combout ;
wire \RAM|RAM~1531_combout ;
wire \RAM|RAM~1532_combout ;
wire \RAM|RAM~2313_combout ;
wire \RAM|RAM~89_q ;
wire \RAM|RAM~2316_combout ;
wire \RAM|RAM~121_q ;
wire \RAM|RAM~2314_combout ;
wire \RAM|RAM~105_q ;
wire \RAM|RAM~2315_combout ;
wire \RAM|RAM~73_q ;
wire \RAM|RAM~1406_combout ;
wire \RAM|RAM~1407_combout ;
wire \RAM|RAM~2328_combout ;
wire \RAM|RAM~125_q ;
wire \RAM|RAM~2325_combout ;
wire \RAM|RAM~109_q ;
wire \RAM|RAM~2326_combout ;
wire \RAM|RAM~93_q ;
wire \RAM|RAM~2327_combout ;
wire \RAM|RAM~77_q ;
wire \RAM|RAM~1413_combout ;
wire \RAM|RAM~1414_combout ;
wire \RAM|RAM~2321_combout ;
wire \RAM|RAM~81_q ;
wire \RAM|RAM~2324_combout ;
wire \RAM|RAM~113_q ;
wire \RAM|RAM~2323_combout ;
wire \RAM|RAM~65_q ;
wire \RAM|RAM~2322_combout ;
wire \RAM|RAM~97_q ;
wire \RAM|RAM~1410_combout ;
wire \RAM|RAM~1411_combout ;
wire \RAM|RAM~2320_combout ;
wire \RAM|RAM~117_q ;
wire \RAM|RAM~2317_combout ;
wire \RAM|RAM~101_q ;
wire \RAM|RAM~2318_combout ;
wire \RAM|RAM~85_q ;
wire \RAM|RAM~2319_combout ;
wire \RAM|RAM~69_q ;
wire \RAM|RAM~1408_combout ;
wire \RAM|RAM~1409_combout ;
wire \RAM|RAM~1412_combout ;
wire \RAM|RAM~1415_combout ;
wire \RAM|RAM~2364_combout ;
wire \RAM|RAM~123_q ;
wire \RAM|RAM~2361_combout ;
wire \RAM|RAM~91_q ;
wire \RAM|RAM~2363_combout ;
wire \RAM|RAM~75_q ;
wire \RAM|RAM~2362_combout ;
wire \RAM|RAM~107_q ;
wire \RAM|RAM~1437_combout ;
wire \RAM|RAM~1438_combout ;
wire \RAM|RAM~2369_combout ;
wire \RAM|RAM~83_q ;
wire \RAM|RAM~2372_combout ;
wire \RAM|RAM~115_q ;
wire \RAM|RAM~2370_combout ;
wire \RAM|RAM~99_q ;
wire \RAM|RAM~2371_combout ;
wire \RAM|RAM~67_q ;
wire \RAM|RAM~1441_combout ;
wire \RAM|RAM~1442_combout ;
wire \RAM|RAM~2368_combout ;
wire \RAM|RAM~119_q ;
wire \RAM|RAM~2365_combout ;
wire \RAM|RAM~103_q ;
wire \RAM|RAM~2367_combout ;
wire \RAM|RAM~71_q ;
wire \RAM|RAM~2366_combout ;
wire \RAM|RAM~87_q ;
wire \RAM|RAM~1439_combout ;
wire \RAM|RAM~1440_combout ;
wire \RAM|RAM~1443_combout ;
wire \RAM|RAM~2376_combout ;
wire \RAM|RAM~127_q ;
wire \RAM|RAM~2373_combout ;
wire \RAM|RAM~111_q ;
wire \RAM|RAM~2374_combout ;
wire \RAM|RAM~95_q ;
wire \RAM|RAM~2375_combout ;
wire \RAM|RAM~79_q ;
wire \RAM|RAM~1444_combout ;
wire \RAM|RAM~1445_combout ;
wire \RAM|RAM~1446_combout ;
wire \RAM|RAM~2341_combout ;
wire \RAM|RAM~110_q ;
wire \RAM|RAM~2344_combout ;
wire \RAM|RAM~126_q ;
wire \RAM|RAM~2343_combout ;
wire \RAM|RAM~78_q ;
wire \RAM|RAM~2342_combout ;
wire \RAM|RAM~94_q ;
wire \RAM|RAM~1423_combout ;
wire \RAM|RAM~1424_combout ;
wire \RAM|RAM~2337_combout ;
wire \RAM|RAM~82_q ;
wire \RAM|RAM~2340_combout ;
wire \RAM|RAM~114_q ;
wire \RAM|RAM~2338_combout ;
wire \RAM|RAM~98_q ;
wire \RAM|RAM~2339_combout ;
wire \RAM|RAM~66_q ;
wire \RAM|RAM~1420_combout ;
wire \RAM|RAM~1421_combout ;
wire \RAM|RAM~2336_combout ;
wire \RAM|RAM~122_q ;
wire \RAM|RAM~2333_combout ;
wire \RAM|RAM~90_q ;
wire \RAM|RAM~2335_combout ;
wire \RAM|RAM~74_q ;
wire \RAM|RAM~2334_combout ;
wire \RAM|RAM~106_q ;
wire \RAM|RAM~1418_combout ;
wire \RAM|RAM~1419_combout ;
wire \RAM|RAM~1422_combout ;
wire \RAM|RAM~2329_combout ;
wire \RAM|RAM~102_q ;
wire \RAM|RAM~2332_combout ;
wire \RAM|RAM~118_q ;
wire \RAM|RAM~2330_combout ;
wire \RAM|RAM~86_q ;
wire \RAM|RAM~2331_combout ;
wire \RAM|RAM~70_q ;
wire \RAM|RAM~1416_combout ;
wire \RAM|RAM~1417_combout ;
wire \RAM|RAM~1425_combout ;
wire \RAM|RAM~2357_combout ;
wire \RAM|RAM~108_q ;
wire \RAM|RAM~2359_combout ;
wire \RAM|RAM~76_q ;
wire \RAM|RAM~2358_combout ;
wire \RAM|RAM~92_q ;
wire \RAM|RAM~1433_combout ;
wire \RAM|RAM~2360_combout ;
wire \RAM|RAM~124_q ;
wire \RAM|RAM~1434_combout ;
wire \RAM|RAM~2349_combout ;
wire \RAM|RAM~88_q ;
wire \RAM|RAM~2352_combout ;
wire \RAM|RAM~120_q ;
wire \RAM|RAM~2351_combout ;
wire \RAM|RAM~72_q ;
wire \RAM|RAM~2350_combout ;
wire \RAM|RAM~104_q ;
wire \RAM|RAM~1428_combout ;
wire \RAM|RAM~1429_combout ;
wire \RAM|RAM~2353_combout ;
wire \RAM|RAM~80_q ;
wire \RAM|RAM~2356_combout ;
wire \RAM|RAM~112_q ;
wire \RAM|RAM~2354_combout ;
wire \RAM|RAM~96_q ;
wire \RAM|RAM~2355_combout ;
wire \RAM|RAM~64_q ;
wire \RAM|RAM~1430_combout ;
wire \RAM|RAM~1431_combout ;
wire \RAM|RAM~1432_combout ;
wire \RAM|RAM~2348_combout ;
wire \RAM|RAM~116_q ;
wire \RAM|RAM~2345_combout ;
wire \RAM|RAM~100_q ;
wire \RAM|RAM~2346_combout ;
wire \RAM|RAM~84_q ;
wire \RAM|RAM~2347_combout ;
wire \RAM|RAM~68_q ;
wire \RAM|RAM~1426_combout ;
wire \RAM|RAM~1427_combout ;
wire \RAM|RAM~1435_combout ;
wire \RAM|RAM~1436_combout ;
wire \RAM|RAM~1447_combout ;
wire \RAM|RAM~2380_combout ;
wire \RAM|RAM~29_q ;
wire \RAM|RAM~2377_combout ;
wire \RAM|RAM~25_q ;
wire \RAM|RAM~2378_combout ;
wire \RAM|RAM~21_q ;
wire \RAM|RAM~2379_combout ;
wire \RAM|RAM~17_q ;
wire \RAM|RAM~1448_combout ;
wire \RAM|RAM~1449_combout ;
wire \RAM|RAM~2389_combout ;
wire \RAM|RAM~27_q ;
wire \RAM|RAM~2392_combout ;
wire \RAM|RAM~31_q ;
wire \RAM|RAM~2391_combout ;
wire \RAM|RAM~19_q ;
wire \RAM|RAM~2390_combout ;
wire \RAM|RAM~23_q ;
wire \RAM|RAM~1455_combout ;
wire \RAM|RAM~1456_combout ;
wire \RAM|RAM~2384_combout ;
wire \RAM|RAM~30_q ;
wire \RAM|RAM~2381_combout ;
wire \RAM|RAM~22_q ;
wire \RAM|RAM~2383_combout ;
wire \RAM|RAM~18_q ;
wire \RAM|RAM~2382_combout ;
wire \RAM|RAM~26_q ;
wire \RAM|RAM~1450_combout ;
wire \RAM|RAM~1451_combout ;
wire \RAM|RAM~2385_combout ;
wire \RAM|RAM~20_q ;
wire \RAM|RAM~2388_combout ;
wire \RAM|RAM~28_q ;
wire \RAM|RAM~2386_combout ;
wire \RAM|RAM~24_q ;
wire \RAM|RAM~2387_combout ;
wire \RAM|RAM~16_q ;
wire \RAM|RAM~1452_combout ;
wire \RAM|RAM~1453_combout ;
wire \RAM|RAM~1454_combout ;
wire \RAM|RAM~1457_combout ;
wire \RAM|RAM~2393_combout ;
wire \RAM|RAM~38_q ;
wire \RAM|RAM~2396_combout ;
wire \RAM|RAM~46_q ;
wire \RAM|RAM~2394_combout ;
wire \RAM|RAM~42_q ;
wire \RAM|RAM~2395_combout ;
wire \RAM|RAM~34_q ;
wire \RAM|RAM~1458_combout ;
wire \RAM|RAM~1459_combout ;
wire \RAM|RAM~2408_combout ;
wire \RAM|RAM~47_q ;
wire \RAM|RAM~2405_combout ;
wire \RAM|RAM~43_q ;
wire \RAM|RAM~2406_combout ;
wire \RAM|RAM~39_q ;
wire \RAM|RAM~2407_combout ;
wire \RAM|RAM~35_q ;
wire \RAM|RAM~1465_combout ;
wire \RAM|RAM~1466_combout ;
wire \RAM|RAM~2400_combout ;
wire \RAM|RAM~45_q ;
wire \RAM|RAM~2398_combout ;
wire \RAM|RAM~37_q ;
wire \RAM|RAM~2399_combout ;
wire \RAM|RAM~33_q ;
wire \RAM|RAM~1460_combout ;
wire \RAM|RAM~2397_combout ;
wire \RAM|RAM~41_q ;
wire \RAM|RAM~1461_combout ;
wire \RAM|RAM~2404_combout ;
wire \RAM|RAM~44_q ;
wire \RAM|RAM~2401_combout ;
wire \RAM|RAM~36_q ;
wire \RAM|RAM~2403_combout ;
wire \RAM|RAM~32_q ;
wire \RAM|RAM~2402_combout ;
wire \RAM|RAM~40_q ;
wire \RAM|RAM~1462_combout ;
wire \RAM|RAM~1463_combout ;
wire \RAM|RAM~1464_combout ;
wire \RAM|RAM~1467_combout ;
wire \RAM|RAM~2416_combout ;
wire \RAM|RAM~13_q ;
wire \RAM|RAM~2413_combout ;
wire \RAM|RAM~9_q ;
wire \RAM|RAM~2414_combout ;
wire \RAM|RAM~5_q ;
wire \RAM|RAM~2415_combout ;
wire \RAM|RAM~1_q ;
wire \RAM|RAM~1470_combout ;
wire \RAM|RAM~1471_combout ;
wire \RAM|RAM~2420_combout ;
wire \RAM|RAM~12_q ;
wire \RAM|RAM~2417_combout ;
wire \RAM|RAM~4_q ;
wire \RAM|RAM~2419_combout ;
wire \RAM|RAM~0_q ;
wire \RAM|RAM~2418_combout ;
wire \RAM|RAM~8_q ;
wire \RAM|RAM~1472_combout ;
wire \RAM|RAM~1473_combout ;
wire \RAM|RAM~1474_combout ;
wire \RAM|RAM~2424_combout ;
wire \RAM|RAM~15_q ;
wire \RAM|RAM~2421_combout ;
wire \RAM|RAM~11_q ;
wire \RAM|RAM~2423_combout ;
wire \RAM|RAM~3_q ;
wire \RAM|RAM~2422_combout ;
wire \RAM|RAM~7_q ;
wire \RAM|RAM~1475_combout ;
wire \RAM|RAM~1476_combout ;
wire \RAM|RAM~2409_combout ;
wire \RAM|RAM~6_q ;
wire \RAM|RAM~2412_combout ;
wire \RAM|RAM~14_q ;
wire \RAM|RAM~2411_combout ;
wire \RAM|RAM~2_q ;
wire \RAM|RAM~2410_combout ;
wire \RAM|RAM~10_q ;
wire \RAM|RAM~1468_combout ;
wire \RAM|RAM~1469_combout ;
wire \RAM|RAM~1477_combout ;
wire \RAM|RAM~1478_combout ;
wire \RAM|RAM~2428_combout ;
wire \RAM|RAM~61_q ;
wire \RAM|RAM~2425_combout ;
wire \RAM|RAM~57_q ;
wire \RAM|RAM~2427_combout ;
wire \RAM|RAM~49_q ;
wire \RAM|RAM~2426_combout ;
wire \RAM|RAM~53_q ;
wire \RAM|RAM~1479_combout ;
wire \RAM|RAM~1480_combout ;
wire \RAM|RAM~2440_combout ;
wire \RAM|RAM~63_q ;
wire \RAM|RAM~2437_combout ;
wire \RAM|RAM~59_q ;
wire \RAM|RAM~2439_combout ;
wire \RAM|RAM~51_q ;
wire \RAM|RAM~2438_combout ;
wire \RAM|RAM~55_q ;
wire \RAM|RAM~1486_combout ;
wire \RAM|RAM~1487_combout ;
wire \RAM|RAM~2436_combout ;
wire \RAM|RAM~60_q ;
wire \RAM|RAM~2433_combout ;
wire \RAM|RAM~52_q ;
wire \RAM|RAM~2434_combout ;
wire \RAM|RAM~56_q ;
wire \RAM|RAM~2435_combout ;
wire \RAM|RAM~48_q ;
wire \RAM|RAM~1483_combout ;
wire \RAM|RAM~1484_combout ;
wire \RAM|RAM~2429_combout ;
wire \RAM|RAM~54_q ;
wire \RAM|RAM~2432_combout ;
wire \RAM|RAM~62_q ;
wire \RAM|RAM~2430_combout ;
wire \RAM|RAM~58_q ;
wire \RAM|RAM~2431_combout ;
wire \RAM|RAM~50_q ;
wire \RAM|RAM~1481_combout ;
wire \RAM|RAM~1482_combout ;
wire \RAM|RAM~1485_combout ;
wire \RAM|RAM~1488_combout ;
wire \RAM|RAM~1489_combout ;
wire \RAM|RAM~1490_combout ;
wire \RAM|RAM~2312_combout ;
wire \RAM|RAM~191_q ;
wire \RAM|RAM~2309_combout ;
wire \RAM|RAM~189_q ;
wire \RAM|RAM~2310_combout ;
wire \RAM|RAM~190_q ;
wire \RAM|RAM~2311_combout ;
wire \RAM|RAM~188_q ;
wire \RAM|RAM~1402_combout ;
wire \RAM|RAM~1403_combout ;
wire \RAM|RAM~2304_combout ;
wire \RAM|RAM~159_q ;
wire \RAM|RAM~2301_combout ;
wire \RAM|RAM~157_q ;
wire \RAM|RAM~2302_combout ;
wire \RAM|RAM~158_q ;
wire \RAM|RAM~2303_combout ;
wire \RAM|RAM~156_q ;
wire \RAM|RAM~1397_combout ;
wire \RAM|RAM~1398_combout ;
wire \RAM|RAM~2308_combout ;
wire \RAM|RAM~143_q ;
wire \RAM|RAM~2305_combout ;
wire \RAM|RAM~142_q ;
wire \RAM|RAM~2306_combout ;
wire \RAM|RAM~141_q ;
wire \RAM|RAM~2307_combout ;
wire \RAM|RAM~140_q ;
wire \RAM|RAM~1399_combout ;
wire \RAM|RAM~1400_combout ;
wire \RAM|RAM~1401_combout ;
wire \RAM|RAM~2300_combout ;
wire \RAM|RAM~175_q ;
wire \RAM|RAM~2297_combout ;
wire \RAM|RAM~174_q ;
wire \RAM|RAM~2298_combout ;
wire \RAM|RAM~173_q ;
wire \RAM|RAM~2299_combout ;
wire \RAM|RAM~172_q ;
wire \RAM|RAM~1395_combout ;
wire \RAM|RAM~1396_combout ;
wire \RAM|RAM~1404_combout ;
wire \RAM|RAM~2252_combout ;
wire \RAM|RAM~167_q ;
wire \RAM|RAM~2249_combout ;
wire \RAM|RAM~166_q ;
wire \RAM|RAM~2251_combout ;
wire \RAM|RAM~164_q ;
wire \RAM|RAM~2250_combout ;
wire \RAM|RAM~165_q ;
wire \RAM|RAM~1364_combout ;
wire \RAM|RAM~1365_combout ;
wire \RAM|RAM~2261_combout ;
wire \RAM|RAM~181_q ;
wire \RAM|RAM~2264_combout ;
wire \RAM|RAM~183_q ;
wire \RAM|RAM~2263_combout ;
wire \RAM|RAM~180_q ;
wire \RAM|RAM~2262_combout ;
wire \RAM|RAM~182_q ;
wire \RAM|RAM~1371_combout ;
wire \RAM|RAM~1372_combout ;
wire \RAM|RAM~2256_combout ;
wire \RAM|RAM~151_q ;
wire \RAM|RAM~2253_combout ;
wire \RAM|RAM~149_q ;
wire \RAM|RAM~2254_combout ;
wire \RAM|RAM~150_q ;
wire \RAM|RAM~2255_combout ;
wire \RAM|RAM~148_q ;
wire \RAM|RAM~1366_combout ;
wire \RAM|RAM~1367_combout ;
wire \RAM|RAM~2260_combout ;
wire \RAM|RAM~135_q ;
wire \RAM|RAM~2257_combout ;
wire \RAM|RAM~134_q ;
wire \RAM|RAM~2258_combout ;
wire \RAM|RAM~133_q ;
wire \RAM|RAM~2259_combout ;
wire \RAM|RAM~132_q ;
wire \RAM|RAM~1368_combout ;
wire \RAM|RAM~1369_combout ;
wire \RAM|RAM~1370_combout ;
wire \RAM|RAM~1373_combout ;
wire \RAM|RAM~2268_combout ;
wire \RAM|RAM~155_q ;
wire \RAM|RAM~2265_combout ;
wire \RAM|RAM~153_q ;
wire \RAM|RAM~2267_combout ;
wire \RAM|RAM~152_q ;
wire \RAM|RAM~2266_combout ;
wire \RAM|RAM~154_q ;
wire \RAM|RAM~1374_combout ;
wire \RAM|RAM~1375_combout ;
wire \RAM|RAM~2280_combout ;
wire \RAM|RAM~187_q ;
wire \RAM|RAM~2277_combout ;
wire \RAM|RAM~185_q ;
wire \RAM|RAM~2278_combout ;
wire \RAM|RAM~186_q ;
wire \RAM|RAM~2279_combout ;
wire \RAM|RAM~184_q ;
wire \RAM|RAM~1381_combout ;
wire \RAM|RAM~1382_combout ;
wire \RAM|RAM~2273_combout ;
wire \RAM|RAM~138_q ;
wire \RAM|RAM~2276_combout ;
wire \RAM|RAM~139_q ;
wire \RAM|RAM~2275_combout ;
wire \RAM|RAM~136_q ;
wire \RAM|RAM~2274_combout ;
wire \RAM|RAM~137_q ;
wire \RAM|RAM~1378_combout ;
wire \RAM|RAM~1379_combout ;
wire \RAM|RAM~2269_combout ;
wire \RAM|RAM~170_q ;
wire \RAM|RAM~2272_combout ;
wire \RAM|RAM~171_q ;
wire \RAM|RAM~2271_combout ;
wire \RAM|RAM~168_q ;
wire \RAM|RAM~2270_combout ;
wire \RAM|RAM~169_q ;
wire \RAM|RAM~1376_combout ;
wire \RAM|RAM~1377_combout ;
wire \RAM|RAM~1380_combout ;
wire \RAM|RAM~1383_combout ;
wire \RAM|RAM~2296_combout ;
wire \RAM|RAM~179_q ;
wire \RAM|RAM~2293_combout ;
wire \RAM|RAM~177_q ;
wire \RAM|RAM~2295_combout ;
wire \RAM|RAM~176_q ;
wire \RAM|RAM~2294_combout ;
wire \RAM|RAM~178_q ;
wire \RAM|RAM~1391_combout ;
wire \RAM|RAM~1392_combout ;
wire \RAM|RAM~2281_combout ;
wire \RAM|RAM~145_q ;
wire \RAM|RAM~2284_combout ;
wire \RAM|RAM~147_q ;
wire \RAM|RAM~2282_combout ;
wire \RAM|RAM~146_q ;
wire \RAM|RAM~2283_combout ;
wire \RAM|RAM~144_q ;
wire \RAM|RAM~1384_combout ;
wire \RAM|RAM~1385_combout ;
wire \RAM|RAM~2289_combout ;
wire \RAM|RAM~130_q ;
wire \RAM|RAM~2292_combout ;
wire \RAM|RAM~131_q ;
wire \RAM|RAM~2290_combout ;
wire \RAM|RAM~129_q ;
wire \RAM|RAM~2291_combout ;
wire \RAM|RAM~128_q ;
wire \RAM|RAM~1388_combout ;
wire \RAM|RAM~1389_combout ;
wire \RAM|RAM~2288_combout ;
wire \RAM|RAM~163_q ;
wire \RAM|RAM~2285_combout ;
wire \RAM|RAM~162_q ;
wire \RAM|RAM~2287_combout ;
wire \RAM|RAM~160_q ;
wire \RAM|RAM~2286_combout ;
wire \RAM|RAM~161_q ;
wire \RAM|RAM~1386_combout ;
wire \RAM|RAM~1387_combout ;
wire \RAM|RAM~1390_combout ;
wire \RAM|RAM~1393_combout ;
wire \RAM|RAM~1394_combout ;
wire \RAM|RAM~1405_combout ;
wire \RAM|RAM~1533_combout ;
wire \RAM|RAM~1534_combout ;
wire \RAM|RAM~1705_combout ;
wire \top|MUXRam|out[0]~8_combout ;
wire \top|MUXRam|out[0]~9_combout ;
wire \top|Registers|regis[4][0]~q ;
wire \top|Registers|Mux63~1_combout ;
wire \gpio|aux~0_combout ;
wire \mem_ctrl|Equal0~2_combout ;
wire \gpio|aux~1_combout ;
wire \gpio|aux~2_combout ;
wire \gpio|aux[1][0]~feeder_combout ;
wire \gpio|aux[1][0]~3_combout ;
wire \gpio|aux[1][0]~q ;
wire \gpio|aux~4_combout ;
wire \gpio|aux[1][1]~feeder_combout ;
wire \gpio|aux[1][1]~q ;
wire \gpio|aux~5_combout ;
wire \gpio|aux[1][2]~feeder_combout ;
wire \gpio|aux[1][2]~q ;
wire \gpio|aux~6_combout ;
wire \gpio|aux[1][3]~feeder_combout ;
wire \gpio|aux[1][3]~q ;
wire \gpio|aux~7_combout ;
wire \gpio|aux[1][4]~feeder_combout ;
wire \gpio|aux[1][4]~q ;
wire \gpio|aux~8_combout ;
wire \gpio|aux[1][5]~feeder_combout ;
wire \gpio|aux[1][5]~q ;
wire \gpio|aux~9_combout ;
wire \gpio|aux[1][6]~feeder_combout ;
wire \gpio|aux[1][6]~q ;
wire \gpio|aux~10_combout ;
wire \gpio|aux[1][7]~q ;
wire \gpio|aux~11_combout ;
wire \gpio|aux[1][8]~feeder_combout ;
wire \gpio|aux[1][8]~q ;
wire \gpio|aux~12_combout ;
wire \gpio|aux[1][9]~feeder_combout ;
wire \gpio|aux[1][9]~q ;
wire \gpio|aux~13_combout ;
wire \gpio|aux[1][10]~feeder_combout ;
wire \gpio|aux[1][10]~q ;
wire \gpio|aux~14_combout ;
wire \gpio|aux[1][11]~feeder_combout ;
wire \gpio|aux[1][11]~q ;
wire \gpio|aux~15_combout ;
wire \gpio|aux[1][12]~feeder_combout ;
wire \gpio|aux[1][12]~q ;
wire \gpio|aux~16_combout ;
wire \gpio|aux[1][13]~feeder_combout ;
wire \gpio|aux[1][13]~q ;
wire \gpio|aux~17_combout ;
wire \gpio|aux[1][14]~feeder_combout ;
wire \gpio|aux[1][14]~q ;
wire \gpio|aux~18_combout ;
wire \gpio|aux[1][15]~feeder_combout ;
wire \gpio|aux[1][15]~q ;
wire \gpio|aux[2][7]~19_combout ;
wire \gpio|aux[2][1]~q ;
wire \gpio|aux[2][0]~q ;
wire \gpio|aux[2][2]~q ;
wire \gpio|aux[2][3]~q ;
wire \HEX0|WideOr6~0_combout ;
wire \HEX0|WideOr5~0_combout ;
wire \HEX0|WideOr4~0_combout ;
wire \HEX0|WideOr3~0_combout ;
wire \HEX0|WideOr2~0_combout ;
wire \HEX0|WideOr1~0_combout ;
wire \HEX0|WideOr0~0_combout ;
wire \gpio|aux[2][7]~q ;
wire \gpio|aux[2][6]~q ;
wire \gpio|aux[2][4]~q ;
wire \gpio|aux[2][5]~q ;
wire \HEX1|WideOr6~0_combout ;
wire \HEX1|WideOr5~0_combout ;
wire \HEX1|WideOr4~0_combout ;
wire \HEX1|WideOr3~0_combout ;
wire \HEX1|WideOr2~0_combout ;
wire \HEX1|WideOr1~0_combout ;
wire \HEX1|WideOr0~0_combout ;
wire \gpio|aux[2][10]~q ;
wire \gpio|aux[2][9]~q ;
wire \gpio|aux[2][11]~q ;
wire \gpio|aux[2][8]~q ;
wire \HEX2|WideOr6~0_combout ;
wire \HEX2|WideOr5~0_combout ;
wire \HEX2|WideOr4~0_combout ;
wire \HEX2|WideOr3~0_combout ;
wire \HEX2|WideOr2~0_combout ;
wire \HEX2|WideOr1~0_combout ;
wire \HEX2|WideOr0~0_combout ;
wire \gpio|aux[2][15]~q ;
wire \gpio|aux[2][14]~q ;
wire \gpio|aux[2][13]~q ;
wire \gpio|aux[2][12]~q ;
wire \HEX3|WideOr6~0_combout ;
wire \HEX3|WideOr5~0_combout ;
wire \HEX3|WideOr4~0_combout ;
wire \HEX3|WideOr3~0_combout ;
wire \HEX3|WideOr2~0_combout ;
wire \HEX3|WideOr1~0_combout ;
wire \HEX3|WideOr0~0_combout ;
wire [31:0] \top|PC_a|aux ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \DOUT_LD[0]~output (
	.i(\gpio|aux[1][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[0]~output .bus_hold = "false";
defparam \DOUT_LD[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \DOUT_LD[1]~output (
	.i(\gpio|aux[1][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[1]~output .bus_hold = "false";
defparam \DOUT_LD[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \DOUT_LD[2]~output (
	.i(\gpio|aux[1][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[2]~output .bus_hold = "false";
defparam \DOUT_LD[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \DOUT_LD[3]~output (
	.i(\gpio|aux[1][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[3]~output .bus_hold = "false";
defparam \DOUT_LD[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \DOUT_LD[4]~output (
	.i(\gpio|aux[1][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[4]~output .bus_hold = "false";
defparam \DOUT_LD[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \DOUT_LD[5]~output (
	.i(\gpio|aux[1][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[5]~output .bus_hold = "false";
defparam \DOUT_LD[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \DOUT_LD[6]~output (
	.i(\gpio|aux[1][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[6]~output .bus_hold = "false";
defparam \DOUT_LD[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \DOUT_LD[7]~output (
	.i(\gpio|aux[1][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[7]~output .bus_hold = "false";
defparam \DOUT_LD[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \DOUT_LD[8]~output (
	.i(\gpio|aux[1][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[8]~output .bus_hold = "false";
defparam \DOUT_LD[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \DOUT_LD[9]~output (
	.i(\gpio|aux[1][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[9]~output .bus_hold = "false";
defparam \DOUT_LD[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \DOUT_LD[10]~output (
	.i(\gpio|aux[1][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[10]~output .bus_hold = "false";
defparam \DOUT_LD[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \DOUT_LD[11]~output (
	.i(\gpio|aux[1][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[11]~output .bus_hold = "false";
defparam \DOUT_LD[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \DOUT_LD[12]~output (
	.i(\gpio|aux[1][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[12]~output .bus_hold = "false";
defparam \DOUT_LD[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \DOUT_LD[13]~output (
	.i(\gpio|aux[1][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[13]~output .bus_hold = "false";
defparam \DOUT_LD[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \DOUT_LD[14]~output (
	.i(\gpio|aux[1][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[14]~output .bus_hold = "false";
defparam \DOUT_LD[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \DOUT_LD[15]~output (
	.i(\gpio|aux[1][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DOUT_LD[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DOUT_LD[15]~output .bus_hold = "false";
defparam \DOUT_LD[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \hex0[0]~output (
	.i(\HEX0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[0]~output .bus_hold = "false";
defparam \hex0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \hex0[1]~output (
	.i(\HEX0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[1]~output .bus_hold = "false";
defparam \hex0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \hex0[2]~output (
	.i(\HEX0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[2]~output .bus_hold = "false";
defparam \hex0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \hex0[3]~output (
	.i(\HEX0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[3]~output .bus_hold = "false";
defparam \hex0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \hex0[4]~output (
	.i(\HEX0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[4]~output .bus_hold = "false";
defparam \hex0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \hex0[5]~output (
	.i(\HEX0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[5]~output .bus_hold = "false";
defparam \hex0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \hex0[6]~output (
	.i(!\HEX0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[6]~output .bus_hold = "false";
defparam \hex0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \hex1[0]~output (
	.i(\HEX1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[0]~output .bus_hold = "false";
defparam \hex1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \hex1[1]~output (
	.i(\HEX1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[1]~output .bus_hold = "false";
defparam \hex1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \hex1[2]~output (
	.i(\HEX1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[2]~output .bus_hold = "false";
defparam \hex1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \hex1[3]~output (
	.i(\HEX1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[3]~output .bus_hold = "false";
defparam \hex1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \hex1[4]~output (
	.i(\HEX1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[4]~output .bus_hold = "false";
defparam \hex1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \hex1[5]~output (
	.i(\HEX1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[5]~output .bus_hold = "false";
defparam \hex1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \hex1[6]~output (
	.i(!\HEX1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[6]~output .bus_hold = "false";
defparam \hex1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \hex2[0]~output (
	.i(\HEX2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[0]~output .bus_hold = "false";
defparam \hex2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \hex2[1]~output (
	.i(\HEX2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[1]~output .bus_hold = "false";
defparam \hex2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \hex2[2]~output (
	.i(\HEX2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[2]~output .bus_hold = "false";
defparam \hex2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \hex2[3]~output (
	.i(\HEX2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[3]~output .bus_hold = "false";
defparam \hex2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \hex2[4]~output (
	.i(\HEX2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[4]~output .bus_hold = "false";
defparam \hex2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \hex2[5]~output (
	.i(\HEX2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[5]~output .bus_hold = "false";
defparam \hex2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \hex2[6]~output (
	.i(!\HEX2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[6]~output .bus_hold = "false";
defparam \hex2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \hex3[0]~output (
	.i(\HEX3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[0]~output .bus_hold = "false";
defparam \hex3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \hex3[1]~output (
	.i(\HEX3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[1]~output .bus_hold = "false";
defparam \hex3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \hex3[2]~output (
	.i(\HEX3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[2]~output .bus_hold = "false";
defparam \hex3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \hex3[3]~output (
	.i(\HEX3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[3]~output .bus_hold = "false";
defparam \hex3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \hex3[4]~output (
	.i(\HEX3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[4]~output .bus_hold = "false";
defparam \hex3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \hex3[5]~output (
	.i(\HEX3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[5]~output .bus_hold = "false";
defparam \hex3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \hex3[6]~output (
	.i(!\HEX3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[6]~output .bus_hold = "false";
defparam \hex3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N2
cycloneive_lcell_comb \top|Add|Sol[2]~0 (
// Equation(s):
// \top|Add|Sol[2]~0_combout  = \top|PC_a|aux [2] $ (VCC)
// \top|Add|Sol[2]~1  = CARRY(\top|PC_a|aux [2])

	.dataa(gnd),
	.datab(\top|PC_a|aux [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\top|Add|Sol[2]~0_combout ),
	.cout(\top|Add|Sol[2]~1 ));
// synopsys translate_off
defparam \top|Add|Sol[2]~0 .lut_mask = 16'h33CC;
defparam \top|Add|Sol[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y38_N28
cycloneive_lcell_comb \top|ImmGen|Mux28~0 (
// Equation(s):
// \top|ImmGen|Mux28~0_combout  = (!\top|PC_a|aux [2] & (\ROM|ROM~17_combout  & !\ROM|ROM~31_combout ))

	.dataa(gnd),
	.datab(\top|PC_a|aux [2]),
	.datac(\ROM|ROM~17_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ImmGen|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ImmGen|Mux28~0 .lut_mask = 16'h0030;
defparam \top|ImmGen|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N6
cycloneive_lcell_comb \ROM|ROM~18 (
// Equation(s):
// \ROM|ROM~18_combout  = (\top|PC_a|aux [2] & (\top|PC_a|aux [4] & \ROM|ROM~17_combout ))

	.dataa(\top|PC_a|aux [2]),
	.datab(\top|PC_a|aux [4]),
	.datac(gnd),
	.datad(\ROM|ROM~17_combout ),
	.cin(gnd),
	.combout(\ROM|ROM~18_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~18 .lut_mask = 16'h8800;
defparam \ROM|ROM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N12
cycloneive_lcell_comb \top|Add|Sol[7]~10 (
// Equation(s):
// \top|Add|Sol[7]~10_combout  = (\top|PC_a|aux [7] & (!\top|Add|Sol[6]~9 )) # (!\top|PC_a|aux [7] & ((\top|Add|Sol[6]~9 ) # (GND)))
// \top|Add|Sol[7]~11  = CARRY((!\top|Add|Sol[6]~9 ) # (!\top|PC_a|aux [7]))

	.dataa(\top|PC_a|aux [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[6]~9 ),
	.combout(\top|Add|Sol[7]~10_combout ),
	.cout(\top|Add|Sol[7]~11 ));
// synopsys translate_off
defparam \top|Add|Sol[7]~10 .lut_mask = 16'h5A5F;
defparam \top|Add|Sol[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N14
cycloneive_lcell_comb \top|Add|Sol[8]~12 (
// Equation(s):
// \top|Add|Sol[8]~12_combout  = (\top|PC_a|aux [8] & (\top|Add|Sol[7]~11  $ (GND))) # (!\top|PC_a|aux [8] & (!\top|Add|Sol[7]~11  & VCC))
// \top|Add|Sol[8]~13  = CARRY((\top|PC_a|aux [8] & !\top|Add|Sol[7]~11 ))

	.dataa(gnd),
	.datab(\top|PC_a|aux [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[7]~11 ),
	.combout(\top|Add|Sol[8]~12_combout ),
	.cout(\top|Add|Sol[8]~13 ));
// synopsys translate_off
defparam \top|Add|Sol[8]~12 .lut_mask = 16'hC30C;
defparam \top|Add|Sol[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N26
cycloneive_lcell_comb \top|ImmGen|Mux26~0 (
// Equation(s):
// \top|ImmGen|Mux26~0_combout  = (\ROM|ROM~32_combout  & ((\ROM|ROM~18_combout  & (!\ROM|ROM~20_combout  & \ROM|ROM~31_combout )) # (!\ROM|ROM~18_combout  & ((!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~18_combout ),
	.datab(\ROM|ROM~20_combout ),
	.datac(\ROM|ROM~31_combout ),
	.datad(\ROM|ROM~32_combout ),
	.cin(gnd),
	.combout(\top|ImmGen|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ImmGen|Mux26~0 .lut_mask = 16'h2500;
defparam \top|ImmGen|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N4
cycloneive_lcell_comb \top|AddSum|Sol[2]~4 (
// Equation(s):
// \top|AddSum|Sol[2]~4_combout  = ((\top|ImmGen|Mux28~0_combout  $ (\top|PC_a|aux [2] $ (!\top|AddSum|Sol[1]~3 )))) # (GND)
// \top|AddSum|Sol[2]~5  = CARRY((\top|ImmGen|Mux28~0_combout  & ((\top|PC_a|aux [2]) # (!\top|AddSum|Sol[1]~3 ))) # (!\top|ImmGen|Mux28~0_combout  & (\top|PC_a|aux [2] & !\top|AddSum|Sol[1]~3 )))

	.dataa(\top|ImmGen|Mux28~0_combout ),
	.datab(\top|PC_a|aux [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[1]~3 ),
	.combout(\top|AddSum|Sol[2]~4_combout ),
	.cout(\top|AddSum|Sol[2]~5 ));
// synopsys translate_off
defparam \top|AddSum|Sol[2]~4 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N6
cycloneive_lcell_comb \top|AddSum|Sol[3]~6 (
// Equation(s):
// \top|AddSum|Sol[3]~6_combout  = (\top|MUXReg2|out[3]~10_combout  & ((\top|PC_a|aux [3] & (\top|AddSum|Sol[2]~5  & VCC)) # (!\top|PC_a|aux [3] & (!\top|AddSum|Sol[2]~5 )))) # (!\top|MUXReg2|out[3]~10_combout  & ((\top|PC_a|aux [3] & (!\top|AddSum|Sol[2]~5 
// )) # (!\top|PC_a|aux [3] & ((\top|AddSum|Sol[2]~5 ) # (GND)))))
// \top|AddSum|Sol[3]~7  = CARRY((\top|MUXReg2|out[3]~10_combout  & (!\top|PC_a|aux [3] & !\top|AddSum|Sol[2]~5 )) # (!\top|MUXReg2|out[3]~10_combout  & ((!\top|AddSum|Sol[2]~5 ) # (!\top|PC_a|aux [3]))))

	.dataa(\top|MUXReg2|out[3]~10_combout ),
	.datab(\top|PC_a|aux [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[2]~5 ),
	.combout(\top|AddSum|Sol[3]~6_combout ),
	.cout(\top|AddSum|Sol[3]~7 ));
// synopsys translate_off
defparam \top|AddSum|Sol[3]~6 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N8
cycloneive_lcell_comb \top|AddSum|Sol[4]~8 (
// Equation(s):
// \top|AddSum|Sol[4]~8_combout  = ((\top|ImmGen|Mux26~0_combout  $ (\top|PC_a|aux [4] $ (!\top|AddSum|Sol[3]~7 )))) # (GND)
// \top|AddSum|Sol[4]~9  = CARRY((\top|ImmGen|Mux26~0_combout  & ((\top|PC_a|aux [4]) # (!\top|AddSum|Sol[3]~7 ))) # (!\top|ImmGen|Mux26~0_combout  & (\top|PC_a|aux [4] & !\top|AddSum|Sol[3]~7 )))

	.dataa(\top|ImmGen|Mux26~0_combout ),
	.datab(\top|PC_a|aux [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[3]~7 ),
	.combout(\top|AddSum|Sol[4]~8_combout ),
	.cout(\top|AddSum|Sol[4]~9 ));
// synopsys translate_off
defparam \top|AddSum|Sol[4]~8 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N10
cycloneive_lcell_comb \top|AddSum|Sol[5]~10 (
// Equation(s):
// \top|AddSum|Sol[5]~10_combout  = (\top|MUXReg2|out[4]~35_combout  & ((\top|PC_a|aux [5] & (\top|AddSum|Sol[4]~9  & VCC)) # (!\top|PC_a|aux [5] & (!\top|AddSum|Sol[4]~9 )))) # (!\top|MUXReg2|out[4]~35_combout  & ((\top|PC_a|aux [5] & (!\top|AddSum|Sol[4]~9 
// )) # (!\top|PC_a|aux [5] & ((\top|AddSum|Sol[4]~9 ) # (GND)))))
// \top|AddSum|Sol[5]~11  = CARRY((\top|MUXReg2|out[4]~35_combout  & (!\top|PC_a|aux [5] & !\top|AddSum|Sol[4]~9 )) # (!\top|MUXReg2|out[4]~35_combout  & ((!\top|AddSum|Sol[4]~9 ) # (!\top|PC_a|aux [5]))))

	.dataa(\top|MUXReg2|out[4]~35_combout ),
	.datab(\top|PC_a|aux [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[4]~9 ),
	.combout(\top|AddSum|Sol[5]~10_combout ),
	.cout(\top|AddSum|Sol[5]~11 ));
// synopsys translate_off
defparam \top|AddSum|Sol[5]~10 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N12
cycloneive_lcell_comb \top|AddSum|Sol[6]~12 (
// Equation(s):
// \top|AddSum|Sol[6]~12_combout  = ((\top|MUXReg2|out[4]~35_combout  $ (\top|PC_a|aux [6] $ (!\top|AddSum|Sol[5]~11 )))) # (GND)
// \top|AddSum|Sol[6]~13  = CARRY((\top|MUXReg2|out[4]~35_combout  & ((\top|PC_a|aux [6]) # (!\top|AddSum|Sol[5]~11 ))) # (!\top|MUXReg2|out[4]~35_combout  & (\top|PC_a|aux [6] & !\top|AddSum|Sol[5]~11 )))

	.dataa(\top|MUXReg2|out[4]~35_combout ),
	.datab(\top|PC_a|aux [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[5]~11 ),
	.combout(\top|AddSum|Sol[6]~12_combout ),
	.cout(\top|AddSum|Sol[6]~13 ));
// synopsys translate_off
defparam \top|AddSum|Sol[6]~12 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N14
cycloneive_lcell_comb \top|AddSum|Sol[7]~14 (
// Equation(s):
// \top|AddSum|Sol[7]~14_combout  = (\top|MUXReg2|out[4]~35_combout  & ((\top|PC_a|aux [7] & (\top|AddSum|Sol[6]~13  & VCC)) # (!\top|PC_a|aux [7] & (!\top|AddSum|Sol[6]~13 )))) # (!\top|MUXReg2|out[4]~35_combout  & ((\top|PC_a|aux [7] & 
// (!\top|AddSum|Sol[6]~13 )) # (!\top|PC_a|aux [7] & ((\top|AddSum|Sol[6]~13 ) # (GND)))))
// \top|AddSum|Sol[7]~15  = CARRY((\top|MUXReg2|out[4]~35_combout  & (!\top|PC_a|aux [7] & !\top|AddSum|Sol[6]~13 )) # (!\top|MUXReg2|out[4]~35_combout  & ((!\top|AddSum|Sol[6]~13 ) # (!\top|PC_a|aux [7]))))

	.dataa(\top|MUXReg2|out[4]~35_combout ),
	.datab(\top|PC_a|aux [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[6]~13 ),
	.combout(\top|AddSum|Sol[7]~14_combout ),
	.cout(\top|AddSum|Sol[7]~15 ));
// synopsys translate_off
defparam \top|AddSum|Sol[7]~14 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N16
cycloneive_lcell_comb \top|AddSum|Sol[8]~16 (
// Equation(s):
// \top|AddSum|Sol[8]~16_combout  = ((\top|MUXReg2|out[4]~35_combout  $ (\top|PC_a|aux [8] $ (!\top|AddSum|Sol[7]~15 )))) # (GND)
// \top|AddSum|Sol[8]~17  = CARRY((\top|MUXReg2|out[4]~35_combout  & ((\top|PC_a|aux [8]) # (!\top|AddSum|Sol[7]~15 ))) # (!\top|MUXReg2|out[4]~35_combout  & (\top|PC_a|aux [8] & !\top|AddSum|Sol[7]~15 )))

	.dataa(\top|MUXReg2|out[4]~35_combout ),
	.datab(\top|PC_a|aux [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[7]~15 ),
	.combout(\top|AddSum|Sol[8]~16_combout ),
	.cout(\top|AddSum|Sol[8]~17 ));
// synopsys translate_off
defparam \top|AddSum|Sol[8]~16 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N6
cycloneive_lcell_comb \top|MUXAddSum|out[8]~4 (
// Equation(s):
// \top|MUXAddSum|out[8]~4_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[8]~16_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[8]~12_combout ))

	.dataa(gnd),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|Add|Sol[8]~12_combout ),
	.datad(\top|AddSum|Sol[8]~16_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[8]~4 .lut_mask = 16'hFC30;
defparam \top|MUXAddSum|out[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \RST_N~input (
	.i(RST_N),
	.ibar(gnd),
	.o(\RST_N~input_o ));
// synopsys translate_off
defparam \RST_N~input .bus_hold = "false";
defparam \RST_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X109_Y37_N7
dffeas \top|PC_a|aux[8] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[8]~4_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [8]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[8] .is_wysiwyg = "true";
defparam \top|PC_a|aux[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N16
cycloneive_lcell_comb \top|Add|Sol[9]~14 (
// Equation(s):
// \top|Add|Sol[9]~14_combout  = (\top|PC_a|aux [9] & (!\top|Add|Sol[8]~13 )) # (!\top|PC_a|aux [9] & ((\top|Add|Sol[8]~13 ) # (GND)))
// \top|Add|Sol[9]~15  = CARRY((!\top|Add|Sol[8]~13 ) # (!\top|PC_a|aux [9]))

	.dataa(\top|PC_a|aux [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[8]~13 ),
	.combout(\top|Add|Sol[9]~14_combout ),
	.cout(\top|Add|Sol[9]~15 ));
// synopsys translate_off
defparam \top|Add|Sol[9]~14 .lut_mask = 16'h5A5F;
defparam \top|Add|Sol[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N18
cycloneive_lcell_comb \top|AddSum|Sol[9]~18 (
// Equation(s):
// \top|AddSum|Sol[9]~18_combout  = (\top|MUXReg2|out[4]~35_combout  & ((\top|PC_a|aux [9] & (\top|AddSum|Sol[8]~17  & VCC)) # (!\top|PC_a|aux [9] & (!\top|AddSum|Sol[8]~17 )))) # (!\top|MUXReg2|out[4]~35_combout  & ((\top|PC_a|aux [9] & 
// (!\top|AddSum|Sol[8]~17 )) # (!\top|PC_a|aux [9] & ((\top|AddSum|Sol[8]~17 ) # (GND)))))
// \top|AddSum|Sol[9]~19  = CARRY((\top|MUXReg2|out[4]~35_combout  & (!\top|PC_a|aux [9] & !\top|AddSum|Sol[8]~17 )) # (!\top|MUXReg2|out[4]~35_combout  & ((!\top|AddSum|Sol[8]~17 ) # (!\top|PC_a|aux [9]))))

	.dataa(\top|MUXReg2|out[4]~35_combout ),
	.datab(\top|PC_a|aux [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[8]~17 ),
	.combout(\top|AddSum|Sol[9]~18_combout ),
	.cout(\top|AddSum|Sol[9]~19 ));
// synopsys translate_off
defparam \top|AddSum|Sol[9]~18 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N8
cycloneive_lcell_comb \top|MUXAddSum|out[9]~3 (
// Equation(s):
// \top|MUXAddSum|out[9]~3_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[9]~18_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[9]~14_combout ))

	.dataa(gnd),
	.datab(\top|Add|Sol[9]~14_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|AddSum|Sol[9]~18_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[9]~3 .lut_mask = 16'hFC0C;
defparam \top|MUXAddSum|out[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y37_N9
dffeas \top|PC_a|aux[9] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[9]~3_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [9]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[9] .is_wysiwyg = "true";
defparam \top|PC_a|aux[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N20
cycloneive_lcell_comb \top|AddSum|Sol[10]~20 (
// Equation(s):
// \top|AddSum|Sol[10]~20_combout  = ((\top|PC_a|aux [10] $ (\top|ImmGen|Mux20~0_combout  $ (!\top|AddSum|Sol[9]~19 )))) # (GND)
// \top|AddSum|Sol[10]~21  = CARRY((\top|PC_a|aux [10] & ((\top|ImmGen|Mux20~0_combout ) # (!\top|AddSum|Sol[9]~19 ))) # (!\top|PC_a|aux [10] & (\top|ImmGen|Mux20~0_combout  & !\top|AddSum|Sol[9]~19 )))

	.dataa(\top|PC_a|aux [10]),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[9]~19 ),
	.combout(\top|AddSum|Sol[10]~20_combout ),
	.cout(\top|AddSum|Sol[10]~21 ));
// synopsys translate_off
defparam \top|AddSum|Sol[10]~20 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N18
cycloneive_lcell_comb \top|Add|Sol[10]~16 (
// Equation(s):
// \top|Add|Sol[10]~16_combout  = (\top|PC_a|aux [10] & (\top|Add|Sol[9]~15  $ (GND))) # (!\top|PC_a|aux [10] & (!\top|Add|Sol[9]~15  & VCC))
// \top|Add|Sol[10]~17  = CARRY((\top|PC_a|aux [10] & !\top|Add|Sol[9]~15 ))

	.dataa(gnd),
	.datab(\top|PC_a|aux [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[9]~15 ),
	.combout(\top|Add|Sol[10]~16_combout ),
	.cout(\top|Add|Sol[10]~17 ));
// synopsys translate_off
defparam \top|Add|Sol[10]~16 .lut_mask = 16'hC30C;
defparam \top|Add|Sol[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N22
cycloneive_lcell_comb \top|MUXAddSum|out[10]~2 (
// Equation(s):
// \top|MUXAddSum|out[10]~2_combout  = (\top|ImmGen|Mux20~0_combout  & (\top|AddSum|Sol[10]~20_combout )) # (!\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[10]~16_combout )))

	.dataa(gnd),
	.datab(\top|AddSum|Sol[10]~20_combout ),
	.datac(\top|Add|Sol[10]~16_combout ),
	.datad(\top|ImmGen|Mux20~0_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[10]~2 .lut_mask = 16'hCCF0;
defparam \top|MUXAddSum|out[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y37_N23
dffeas \top|PC_a|aux[10] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[10]~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [10]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[10] .is_wysiwyg = "true";
defparam \top|PC_a|aux[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N20
cycloneive_lcell_comb \top|Add|Sol[11]~18 (
// Equation(s):
// \top|Add|Sol[11]~18_combout  = (\top|PC_a|aux [11] & (!\top|Add|Sol[10]~17 )) # (!\top|PC_a|aux [11] & ((\top|Add|Sol[10]~17 ) # (GND)))
// \top|Add|Sol[11]~19  = CARRY((!\top|Add|Sol[10]~17 ) # (!\top|PC_a|aux [11]))

	.dataa(gnd),
	.datab(\top|PC_a|aux [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[10]~17 ),
	.combout(\top|Add|Sol[11]~18_combout ),
	.cout(\top|Add|Sol[11]~19 ));
// synopsys translate_off
defparam \top|Add|Sol[11]~18 .lut_mask = 16'h3C3F;
defparam \top|Add|Sol[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N16
cycloneive_lcell_comb \ROM|ROM~27 (
// Equation(s):
// \ROM|ROM~27_combout  = (\top|PC_a|aux [2] & \top|PC_a|aux [4])

	.dataa(gnd),
	.datab(\top|PC_a|aux [2]),
	.datac(gnd),
	.datad(\top|PC_a|aux [4]),
	.cin(gnd),
	.combout(\ROM|ROM~27_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~27 .lut_mask = 16'hCC00;
defparam \ROM|ROM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N2
cycloneive_lcell_comb \ROM|ROM~24 (
// Equation(s):
// \ROM|ROM~24_combout  = (\top|PC_a|aux [5]) # ((\top|PC_a|aux [4] & ((\top|PC_a|aux [3]) # (!\top|PC_a|aux [2]))) # (!\top|PC_a|aux [4] & ((\top|PC_a|aux [2]))))

	.dataa(\top|PC_a|aux [5]),
	.datab(\top|PC_a|aux [3]),
	.datac(\top|PC_a|aux [4]),
	.datad(\top|PC_a|aux [2]),
	.cin(gnd),
	.combout(\ROM|ROM~24_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~24 .lut_mask = 16'hEFFA;
defparam \ROM|ROM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N26
cycloneive_lcell_comb \ROM|ROM~33 (
// Equation(s):
// \ROM|ROM~33_combout  = (!\top|PC_a|aux [6] & (\ROM|ROM~12_combout  & (!\top|PC_a|aux [7] & !\ROM|ROM~24_combout )))

	.dataa(\top|PC_a|aux [6]),
	.datab(\ROM|ROM~12_combout ),
	.datac(\top|PC_a|aux [7]),
	.datad(\ROM|ROM~24_combout ),
	.cin(gnd),
	.combout(\ROM|ROM~33_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~33 .lut_mask = 16'h0004;
defparam \ROM|ROM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N28
cycloneive_lcell_comb \top|ImmGen|Mux19~0 (
// Equation(s):
// \top|ImmGen|Mux19~0_combout  = (\ROM|ROM~31_combout  & (\ROM|ROM~17_combout  & (\ROM|ROM~27_combout  & \ROM|ROM~33_combout )))

	.dataa(\ROM|ROM~31_combout ),
	.datab(\ROM|ROM~17_combout ),
	.datac(\ROM|ROM~27_combout ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|ImmGen|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ImmGen|Mux19~0 .lut_mask = 16'h8000;
defparam \top|ImmGen|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N22
cycloneive_lcell_comb \top|AddSum|Sol[11]~22 (
// Equation(s):
// \top|AddSum|Sol[11]~22_combout  = (\top|ImmGen|Mux19~0_combout  & ((\top|PC_a|aux [11] & (\top|AddSum|Sol[10]~21  & VCC)) # (!\top|PC_a|aux [11] & (!\top|AddSum|Sol[10]~21 )))) # (!\top|ImmGen|Mux19~0_combout  & ((\top|PC_a|aux [11] & 
// (!\top|AddSum|Sol[10]~21 )) # (!\top|PC_a|aux [11] & ((\top|AddSum|Sol[10]~21 ) # (GND)))))
// \top|AddSum|Sol[11]~23  = CARRY((\top|ImmGen|Mux19~0_combout  & (!\top|PC_a|aux [11] & !\top|AddSum|Sol[10]~21 )) # (!\top|ImmGen|Mux19~0_combout  & ((!\top|AddSum|Sol[10]~21 ) # (!\top|PC_a|aux [11]))))

	.dataa(\top|ImmGen|Mux19~0_combout ),
	.datab(\top|PC_a|aux [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[10]~21 ),
	.combout(\top|AddSum|Sol[11]~22_combout ),
	.cout(\top|AddSum|Sol[11]~23 ));
// synopsys translate_off
defparam \top|AddSum|Sol[11]~22 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N4
cycloneive_lcell_comb \top|MUXAddSum|out[11]~1 (
// Equation(s):
// \top|MUXAddSum|out[11]~1_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[11]~22_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[11]~18_combout ))

	.dataa(gnd),
	.datab(\top|Add|Sol[11]~18_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|AddSum|Sol[11]~22_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[11]~1 .lut_mask = 16'hFC0C;
defparam \top|MUXAddSum|out[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y37_N5
dffeas \top|PC_a|aux[11] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[11]~1_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [11]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[11] .is_wysiwyg = "true";
defparam \top|PC_a|aux[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N28
cycloneive_lcell_comb \ROM|ROM~12 (
// Equation(s):
// \ROM|ROM~12_combout  = (!\top|PC_a|aux [10] & (!\top|PC_a|aux [11] & (!\top|PC_a|aux [9] & !\top|PC_a|aux [8])))

	.dataa(\top|PC_a|aux [10]),
	.datab(\top|PC_a|aux [11]),
	.datac(\top|PC_a|aux [9]),
	.datad(\top|PC_a|aux [8]),
	.cin(gnd),
	.combout(\ROM|ROM~12_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~12 .lut_mask = 16'h0001;
defparam \ROM|ROM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N12
cycloneive_lcell_comb \ROM|ROM~19 (
// Equation(s):
// \ROM|ROM~19_combout  = (!\top|PC_a|aux [7] & (!\top|PC_a|aux [6] & (!\top|PC_a|aux [5] & \ROM|ROM~12_combout )))

	.dataa(\top|PC_a|aux [7]),
	.datab(\top|PC_a|aux [6]),
	.datac(\top|PC_a|aux [5]),
	.datad(\ROM|ROM~12_combout ),
	.cin(gnd),
	.combout(\ROM|ROM~19_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~19 .lut_mask = 16'h0100;
defparam \ROM|ROM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N10
cycloneive_lcell_comb \ROM|ROM~20 (
// Equation(s):
// \ROM|ROM~20_combout  = (!\top|PC_a|aux [2] & (!\top|PC_a|aux [4] & \ROM|ROM~19_combout ))

	.dataa(\top|PC_a|aux [2]),
	.datab(\top|PC_a|aux [4]),
	.datac(gnd),
	.datad(\ROM|ROM~19_combout ),
	.cin(gnd),
	.combout(\ROM|ROM~20_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~20 .lut_mask = 16'h1100;
defparam \ROM|ROM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N18
cycloneive_lcell_comb \ROM|ROM~16 (
// Equation(s):
// \ROM|ROM~16_combout  = (!\top|PC_a|aux [6] & !\top|PC_a|aux [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|PC_a|aux [6]),
	.datad(\top|PC_a|aux [7]),
	.cin(gnd),
	.combout(\ROM|ROM~16_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~16 .lut_mask = 16'h000F;
defparam \ROM|ROM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N14
cycloneive_lcell_comb \ROM|ROM~22 (
// Equation(s):
// \ROM|ROM~22_combout  = (!\top|PC_a|aux [4] & (!\top|PC_a|aux [5] & (\ROM|ROM~16_combout  & \ROM|ROM~12_combout )))

	.dataa(\top|PC_a|aux [4]),
	.datab(\top|PC_a|aux [5]),
	.datac(\ROM|ROM~16_combout ),
	.datad(\ROM|ROM~12_combout ),
	.cin(gnd),
	.combout(\ROM|ROM~22_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~22 .lut_mask = 16'h1000;
defparam \ROM|ROM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N28
cycloneive_lcell_comb \ROM|ROM~30 (
// Equation(s):
// \ROM|ROM~30_combout  = (\top|PC_a|aux [4]) # ((\top|PC_a|aux [5]) # ((!\top|PC_a|aux [2] & \top|PC_a|aux [3])))

	.dataa(\top|PC_a|aux [4]),
	.datab(\top|PC_a|aux [5]),
	.datac(\top|PC_a|aux [2]),
	.datad(\top|PC_a|aux [3]),
	.cin(gnd),
	.combout(\ROM|ROM~30_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~30 .lut_mask = 16'hEFEE;
defparam \ROM|ROM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N2
cycloneive_lcell_comb \ROM|ROM~36 (
// Equation(s):
// \ROM|ROM~36_combout  = (!\top|PC_a|aux [6] & (!\ROM|ROM~30_combout  & (!\top|PC_a|aux [7] & \ROM|ROM~12_combout )))

	.dataa(\top|PC_a|aux [6]),
	.datab(\ROM|ROM~30_combout ),
	.datac(\top|PC_a|aux [7]),
	.datad(\ROM|ROM~12_combout ),
	.cin(gnd),
	.combout(\ROM|ROM~36_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~36 .lut_mask = 16'h0100;
defparam \ROM|ROM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N6
cycloneive_lcell_comb \ROM|ROM~23 (
// Equation(s):
// \ROM|ROM~23_combout  = (\top|PC_a|aux [2] & \top|PC_a|aux [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|PC_a|aux [2]),
	.datad(\top|PC_a|aux [3]),
	.cin(gnd),
	.combout(\ROM|ROM~23_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~23 .lut_mask = 16'hF000;
defparam \ROM|ROM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N6
cycloneive_lcell_comb \top|ImmGen|Mux29~0 (
// Equation(s):
// \top|ImmGen|Mux29~0_combout  = (\ROM|ROM~31_combout  & (((\ROM|ROM~36_combout )))) # (!\ROM|ROM~31_combout  & (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout ))))

	.dataa(\ROM|ROM~22_combout ),
	.datab(\ROM|ROM~36_combout ),
	.datac(\ROM|ROM~31_combout ),
	.datad(\ROM|ROM~23_combout ),
	.cin(gnd),
	.combout(\top|ImmGen|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ImmGen|Mux29~0 .lut_mask = 16'hCAC0;
defparam \top|ImmGen|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N8
cycloneive_lcell_comb \top|ImmGen|Mux29~1 (
// Equation(s):
// \top|ImmGen|Mux29~1_combout  = (!\ROM|ROM~18_combout  & (!\ROM|ROM~20_combout  & \top|ImmGen|Mux29~0_combout ))

	.dataa(\ROM|ROM~18_combout ),
	.datab(gnd),
	.datac(\ROM|ROM~20_combout ),
	.datad(\top|ImmGen|Mux29~0_combout ),
	.cin(gnd),
	.combout(\top|ImmGen|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ImmGen|Mux29~1 .lut_mask = 16'h0500;
defparam \top|ImmGen|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N30
cycloneive_lcell_comb \top|ImmGen|Mux30~0 (
// Equation(s):
// \top|ImmGen|Mux30~0_combout  = (!\ROM|ROM~31_combout  & (\ROM|ROM~33_combout  & ((!\ROM|ROM~27_combout ) # (!\ROM|ROM~17_combout ))))

	.dataa(\ROM|ROM~17_combout ),
	.datab(\ROM|ROM~27_combout ),
	.datac(\ROM|ROM~31_combout ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|ImmGen|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ImmGen|Mux30~0 .lut_mask = 16'h0700;
defparam \top|ImmGen|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N10
cycloneive_lcell_comb \ROM|ROM~13 (
// Equation(s):
// \ROM|ROM~13_combout  = (!\top|PC_a|aux [5] & (!\top|PC_a|aux [6] & !\top|PC_a|aux [2]))

	.dataa(\top|PC_a|aux [5]),
	.datab(gnd),
	.datac(\top|PC_a|aux [6]),
	.datad(\top|PC_a|aux [2]),
	.cin(gnd),
	.combout(\ROM|ROM~13_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~13 .lut_mask = 16'h0005;
defparam \ROM|ROM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N0
cycloneive_lcell_comb \ROM|ROM~14 (
// Equation(s):
// \ROM|ROM~14_combout  = (!\top|PC_a|aux [7] & (\ROM|ROM~12_combout  & (!\top|PC_a|aux [3] & \ROM|ROM~13_combout )))

	.dataa(\top|PC_a|aux [7]),
	.datab(\ROM|ROM~12_combout ),
	.datac(\top|PC_a|aux [3]),
	.datad(\ROM|ROM~13_combout ),
	.cin(gnd),
	.combout(\ROM|ROM~14_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~14 .lut_mask = 16'h0400;
defparam \ROM|ROM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N8
cycloneive_lcell_comb \top|ImmGen|Mux30~1 (
// Equation(s):
// \top|ImmGen|Mux30~1_combout  = (\top|ImmGen|Mux30~0_combout ) # ((\ROM|ROM~31_combout  & (\ROM|ROM~14_combout  & !\ROM|ROM~20_combout )))

	.dataa(\top|ImmGen|Mux30~0_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~14_combout ),
	.datad(\ROM|ROM~20_combout ),
	.cin(gnd),
	.combout(\top|ImmGen|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ImmGen|Mux30~1 .lut_mask = 16'hAAEA;
defparam \top|ImmGen|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N0
cycloneive_lcell_comb \top|AddSum|Sol[0]~0 (
// Equation(s):
// \top|AddSum|Sol[0]~0_combout  = (\top|ImmGen|Mux30~1_combout  & (\top|PC_a|aux [0] $ (VCC))) # (!\top|ImmGen|Mux30~1_combout  & (\top|PC_a|aux [0] & VCC))
// \top|AddSum|Sol[0]~1  = CARRY((\top|ImmGen|Mux30~1_combout  & \top|PC_a|aux [0]))

	.dataa(\top|ImmGen|Mux30~1_combout ),
	.datab(\top|PC_a|aux [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\top|AddSum|Sol[0]~0_combout ),
	.cout(\top|AddSum|Sol[0]~1 ));
// synopsys translate_off
defparam \top|AddSum|Sol[0]~0 .lut_mask = 16'h6688;
defparam \top|AddSum|Sol[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y37_N1
dffeas \top|PC_a|aux[0] (
	.clk(\CLK~input_o ),
	.d(\top|AddSum|Sol[0]~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|ImmGen|Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[0] .is_wysiwyg = "true";
defparam \top|PC_a|aux[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N2
cycloneive_lcell_comb \top|AddSum|Sol[1]~2 (
// Equation(s):
// \top|AddSum|Sol[1]~2_combout  = (\top|ImmGen|Mux29~1_combout  & ((\top|PC_a|aux [1] & (\top|AddSum|Sol[0]~1  & VCC)) # (!\top|PC_a|aux [1] & (!\top|AddSum|Sol[0]~1 )))) # (!\top|ImmGen|Mux29~1_combout  & ((\top|PC_a|aux [1] & (!\top|AddSum|Sol[0]~1 )) # 
// (!\top|PC_a|aux [1] & ((\top|AddSum|Sol[0]~1 ) # (GND)))))
// \top|AddSum|Sol[1]~3  = CARRY((\top|ImmGen|Mux29~1_combout  & (!\top|PC_a|aux [1] & !\top|AddSum|Sol[0]~1 )) # (!\top|ImmGen|Mux29~1_combout  & ((!\top|AddSum|Sol[0]~1 ) # (!\top|PC_a|aux [1]))))

	.dataa(\top|ImmGen|Mux29~1_combout ),
	.datab(\top|PC_a|aux [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[0]~1 ),
	.combout(\top|AddSum|Sol[1]~2_combout ),
	.cout(\top|AddSum|Sol[1]~3 ));
// synopsys translate_off
defparam \top|AddSum|Sol[1]~2 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y37_N3
dffeas \top|PC_a|aux[1] (
	.clk(\CLK~input_o ),
	.d(\top|AddSum|Sol[1]~2_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|ImmGen|Mux20~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[1] .is_wysiwyg = "true";
defparam \top|PC_a|aux[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N26
cycloneive_lcell_comb \top|MUXAddSum|out[2]~6 (
// Equation(s):
// \top|MUXAddSum|out[2]~6_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[2]~4_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[2]~0_combout ))

	.dataa(\top|Add|Sol[2]~0_combout ),
	.datab(\top|AddSum|Sol[2]~4_combout ),
	.datac(gnd),
	.datad(\top|ImmGen|Mux20~0_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[2]~6 .lut_mask = 16'hCCAA;
defparam \top|MUXAddSum|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y37_N1
dffeas \top|PC_a|aux[2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXAddSum|out[2]~6_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[2] .is_wysiwyg = "true";
defparam \top|PC_a|aux[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N20
cycloneive_lcell_comb \ROM|ROM~21 (
// Equation(s):
// \ROM|ROM~21_combout  = (\top|PC_a|aux [5]) # ((\top|PC_a|aux [3]) # (\top|PC_a|aux [2] $ (\top|PC_a|aux [4])))

	.dataa(\top|PC_a|aux [5]),
	.datab(\top|PC_a|aux [2]),
	.datac(\top|PC_a|aux [3]),
	.datad(\top|PC_a|aux [4]),
	.cin(gnd),
	.combout(\ROM|ROM~21_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~21 .lut_mask = 16'hFBFE;
defparam \ROM|ROM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N24
cycloneive_lcell_comb \ROM|ROM~32 (
// Equation(s):
// \ROM|ROM~32_combout  = (!\top|PC_a|aux [6] & (!\top|PC_a|aux [7] & (!\ROM|ROM~21_combout  & \ROM|ROM~12_combout )))

	.dataa(\top|PC_a|aux [6]),
	.datab(\top|PC_a|aux [7]),
	.datac(\ROM|ROM~21_combout ),
	.datad(\ROM|ROM~12_combout ),
	.cin(gnd),
	.combout(\ROM|ROM~32_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~32 .lut_mask = 16'h0100;
defparam \ROM|ROM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N22
cycloneive_lcell_comb \top|MUXReg2|out[4]~35 (
// Equation(s):
// \top|MUXReg2|out[4]~35_combout  = (\ROM|ROM~32_combout  & ((\ROM|ROM~31_combout  & ((!\ROM|ROM~20_combout ))) # (!\ROM|ROM~31_combout  & (!\ROM|ROM~18_combout ))))

	.dataa(\ROM|ROM~32_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\ROM|ROM~20_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[4]~35 .lut_mask = 16'h028A;
defparam \top|MUXReg2|out[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N6
cycloneive_lcell_comb \top|Add|Sol[4]~4 (
// Equation(s):
// \top|Add|Sol[4]~4_combout  = (\top|PC_a|aux [4] & (\top|Add|Sol[3]~3  $ (GND))) # (!\top|PC_a|aux [4] & (!\top|Add|Sol[3]~3  & VCC))
// \top|Add|Sol[4]~5  = CARRY((\top|PC_a|aux [4] & !\top|Add|Sol[3]~3 ))

	.dataa(\top|PC_a|aux [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[3]~3 ),
	.combout(\top|Add|Sol[4]~4_combout ),
	.cout(\top|Add|Sol[4]~5 ));
// synopsys translate_off
defparam \top|Add|Sol[4]~4 .lut_mask = 16'hA50A;
defparam \top|Add|Sol[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N8
cycloneive_lcell_comb \top|Add|Sol[5]~6 (
// Equation(s):
// \top|Add|Sol[5]~6_combout  = (\top|PC_a|aux [5] & (!\top|Add|Sol[4]~5 )) # (!\top|PC_a|aux [5] & ((\top|Add|Sol[4]~5 ) # (GND)))
// \top|Add|Sol[5]~7  = CARRY((!\top|Add|Sol[4]~5 ) # (!\top|PC_a|aux [5]))

	.dataa(\top|PC_a|aux [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[4]~5 ),
	.combout(\top|Add|Sol[5]~6_combout ),
	.cout(\top|Add|Sol[5]~7 ));
// synopsys translate_off
defparam \top|Add|Sol[5]~6 .lut_mask = 16'h5A5F;
defparam \top|Add|Sol[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N10
cycloneive_lcell_comb \top|Add|Sol[6]~8 (
// Equation(s):
// \top|Add|Sol[6]~8_combout  = (\top|PC_a|aux [6] & (\top|Add|Sol[5]~7  $ (GND))) # (!\top|PC_a|aux [6] & (!\top|Add|Sol[5]~7  & VCC))
// \top|Add|Sol[6]~9  = CARRY((\top|PC_a|aux [6] & !\top|Add|Sol[5]~7 ))

	.dataa(\top|PC_a|aux [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[5]~7 ),
	.combout(\top|Add|Sol[6]~8_combout ),
	.cout(\top|Add|Sol[6]~9 ));
// synopsys translate_off
defparam \top|Add|Sol[6]~8 .lut_mask = 16'hA50A;
defparam \top|Add|Sol[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N8
cycloneive_lcell_comb \top|MUXAddSum|out[6]~8 (
// Equation(s):
// \top|MUXAddSum|out[6]~8_combout  = (\top|ImmGen|Mux20~0_combout  & (\top|AddSum|Sol[6]~12_combout )) # (!\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[6]~8_combout )))

	.dataa(\top|AddSum|Sol[6]~12_combout ),
	.datab(\top|Add|Sol[6]~8_combout ),
	.datac(gnd),
	.datad(\top|ImmGen|Mux20~0_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[6]~8 .lut_mask = 16'hAACC;
defparam \top|MUXAddSum|out[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N9
dffeas \top|PC_a|aux[6] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[6]~8_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [6]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[6] .is_wysiwyg = "true";
defparam \top|PC_a|aux[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N20
cycloneive_lcell_comb \top|MUXAddSum|out[7]~5 (
// Equation(s):
// \top|MUXAddSum|out[7]~5_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[7]~14_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[7]~10_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|Add|Sol[7]~10_combout ),
	.datac(gnd),
	.datad(\top|AddSum|Sol[7]~14_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[7]~5 .lut_mask = 16'hEE44;
defparam \top|MUXAddSum|out[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N21
dffeas \top|PC_a|aux[7] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[7]~5_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [7]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[7] .is_wysiwyg = "true";
defparam \top|PC_a|aux[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N4
cycloneive_lcell_comb \ROM|ROM~15 (
// Equation(s):
// \ROM|ROM~15_combout  = (!\top|PC_a|aux [5] & ((\top|PC_a|aux [4] & (!\top|PC_a|aux [3])) # (!\top|PC_a|aux [4] & (\top|PC_a|aux [3] & \top|PC_a|aux [2]))))

	.dataa(\top|PC_a|aux [5]),
	.datab(\top|PC_a|aux [4]),
	.datac(\top|PC_a|aux [3]),
	.datad(\top|PC_a|aux [2]),
	.cin(gnd),
	.combout(\ROM|ROM~15_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~15 .lut_mask = 16'h1404;
defparam \ROM|ROM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N14
cycloneive_lcell_comb \ROM|ROM~31 (
// Equation(s):
// \ROM|ROM~31_combout  = (!\top|PC_a|aux [7] & (!\top|PC_a|aux [6] & (\ROM|ROM~15_combout  & \ROM|ROM~12_combout )))

	.dataa(\top|PC_a|aux [7]),
	.datab(\top|PC_a|aux [6]),
	.datac(\ROM|ROM~15_combout ),
	.datad(\ROM|ROM~12_combout ),
	.cin(gnd),
	.combout(\ROM|ROM~31_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~31 .lut_mask = 16'h1000;
defparam \ROM|ROM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N12
cycloneive_lcell_comb \top|MUXReg2|out[3]~10 (
// Equation(s):
// \top|MUXReg2|out[3]~10_combout  = (!\ROM|ROM~31_combout  & (!\top|PC_a|aux [3] & (!\ROM|ROM~18_combout  & \ROM|ROM~20_combout )))

	.dataa(\ROM|ROM~31_combout ),
	.datab(\top|PC_a|aux [3]),
	.datac(\ROM|ROM~18_combout ),
	.datad(\ROM|ROM~20_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[3]~10 .lut_mask = 16'h0100;
defparam \top|MUXReg2|out[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N4
cycloneive_lcell_comb \top|Add|Sol[3]~2 (
// Equation(s):
// \top|Add|Sol[3]~2_combout  = (\top|PC_a|aux [3] & (!\top|Add|Sol[2]~1 )) # (!\top|PC_a|aux [3] & ((\top|Add|Sol[2]~1 ) # (GND)))
// \top|Add|Sol[3]~3  = CARRY((!\top|Add|Sol[2]~1 ) # (!\top|PC_a|aux [3]))

	.dataa(gnd),
	.datab(\top|PC_a|aux [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[2]~1 ),
	.combout(\top|Add|Sol[3]~2_combout ),
	.cout(\top|Add|Sol[3]~3 ));
// synopsys translate_off
defparam \top|Add|Sol[3]~2 .lut_mask = 16'h3C3F;
defparam \top|Add|Sol[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N4
cycloneive_lcell_comb \top|MUXAddSum|out[3]~0 (
// Equation(s):
// \top|MUXAddSum|out[3]~0_combout  = (\top|ImmGen|Mux20~0_combout  & (\top|AddSum|Sol[3]~6_combout )) # (!\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[3]~2_combout )))

	.dataa(gnd),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|AddSum|Sol[3]~6_combout ),
	.datad(\top|Add|Sol[3]~2_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[3]~0 .lut_mask = 16'hF3C0;
defparam \top|MUXAddSum|out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y37_N5
dffeas \top|PC_a|aux[3] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[3]~0_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[3] .is_wysiwyg = "true";
defparam \top|PC_a|aux[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N8
cycloneive_lcell_comb \top|MUXAddSum|out[4]~9 (
// Equation(s):
// \top|MUXAddSum|out[4]~9_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[4]~8_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[4]~4_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|Add|Sol[4]~4_combout ),
	.datac(gnd),
	.datad(\top|AddSum|Sol[4]~8_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[4]~9 .lut_mask = 16'hEE44;
defparam \top|MUXAddSum|out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y37_N23
dffeas \top|PC_a|aux[4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXAddSum|out[4]~9_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [4]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[4] .is_wysiwyg = "true";
defparam \top|PC_a|aux[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N0
cycloneive_lcell_comb \top|ImmGen|Mux20~0 (
// Equation(s):
// \top|ImmGen|Mux20~0_combout  = (\ROM|ROM~17_combout  & (\top|PC_a|aux [4] & (\top|PC_a|aux [2] & \ROM|ROM~31_combout )))

	.dataa(\ROM|ROM~17_combout ),
	.datab(\top|PC_a|aux [4]),
	.datac(\top|PC_a|aux [2]),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ImmGen|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ImmGen|Mux20~0 .lut_mask = 16'h8000;
defparam \top|ImmGen|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N30
cycloneive_lcell_comb \top|MUXAddSum|out[5]~7 (
// Equation(s):
// \top|MUXAddSum|out[5]~7_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[5]~10_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[5]~6_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|Add|Sol[5]~6_combout ),
	.datac(gnd),
	.datad(\top|AddSum|Sol[5]~10_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[5]~7 .lut_mask = 16'hEE44;
defparam \top|MUXAddSum|out[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N31
dffeas \top|PC_a|aux[5] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[5]~7_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [5]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[5] .is_wysiwyg = "true";
defparam \top|PC_a|aux[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N4
cycloneive_lcell_comb \ROM|ROM~17 (
// Equation(s):
// \ROM|ROM~17_combout  = (!\top|PC_a|aux [5] & (\ROM|ROM~16_combout  & (!\top|PC_a|aux [3] & \ROM|ROM~12_combout )))

	.dataa(\top|PC_a|aux [5]),
	.datab(\ROM|ROM~16_combout ),
	.datac(\top|PC_a|aux [3]),
	.datad(\ROM|ROM~12_combout ),
	.cin(gnd),
	.combout(\ROM|ROM~17_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~17 .lut_mask = 16'h0400;
defparam \ROM|ROM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N6
cycloneive_lcell_comb \ROM|ROM~26 (
// Equation(s):
// \ROM|ROM~26_combout  = (!\top|PC_a|aux [5] & ((\top|PC_a|aux [4] & ((!\top|PC_a|aux [3]))) # (!\top|PC_a|aux [4] & (\top|PC_a|aux [2]))))

	.dataa(\top|PC_a|aux [2]),
	.datab(\top|PC_a|aux [5]),
	.datac(\top|PC_a|aux [3]),
	.datad(\top|PC_a|aux [4]),
	.cin(gnd),
	.combout(\ROM|ROM~26_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~26 .lut_mask = 16'h0322;
defparam \ROM|ROM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N22
cycloneive_lcell_comb \ROM|ROM~35 (
// Equation(s):
// \ROM|ROM~35_combout  = (!\top|PC_a|aux [6] & (\ROM|ROM~12_combout  & (!\top|PC_a|aux [7] & \ROM|ROM~26_combout )))

	.dataa(\top|PC_a|aux [6]),
	.datab(\ROM|ROM~12_combout ),
	.datac(\top|PC_a|aux [7]),
	.datad(\ROM|ROM~26_combout ),
	.cin(gnd),
	.combout(\ROM|ROM~35_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~35 .lut_mask = 16'h0400;
defparam \ROM|ROM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N24
cycloneive_lcell_comb \top|ALUControl|Mux2~0 (
// Equation(s):
// \top|ALUControl|Mux2~0_combout  = (\ROM|ROM~35_combout  & ((\ROM|ROM~20_combout ) # ((!\ROM|ROM~31_combout  & \ROM|ROM~18_combout ))))

	.dataa(\ROM|ROM~31_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\ROM|ROM~35_combout ),
	.datad(\ROM|ROM~20_combout ),
	.cin(gnd),
	.combout(\top|ALUControl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALUControl|Mux2~0 .lut_mask = 16'hF040;
defparam \top|ALUControl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N16
cycloneive_lcell_comb \top|ALUControl|Mux0~0 (
// Equation(s):
// \top|ALUControl|Mux0~0_combout  = (\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(gnd),
	.datad(\ROM|ROM~18_combout ),
	.cin(gnd),
	.combout(\top|ALUControl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALUControl|Mux0~0 .lut_mask = 16'hBB00;
defparam \top|ALUControl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N22
cycloneive_lcell_comb \top|conrtol|WideOr2~0 (
// Equation(s):
// \top|conrtol|WideOr2~0_combout  = (\ROM|ROM~31_combout  & (\ROM|ROM~20_combout )) # (!\ROM|ROM~31_combout  & ((\ROM|ROM~18_combout )))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(gnd),
	.datad(\ROM|ROM~18_combout ),
	.cin(gnd),
	.combout(\top|conrtol|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|conrtol|WideOr2~0 .lut_mask = 16'hBB88;
defparam \top|conrtol|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N16
cycloneive_lcell_comb \top|Registers|Mux59~0 (
// Equation(s):
// \top|Registers|Mux59~0_combout  = (\ROM|ROM~32_combout ) # ((!\top|PC_a|aux [3] & (!\top|PC_a|aux [2] & \ROM|ROM~22_combout )))

	.dataa(\top|PC_a|aux [3]),
	.datab(\top|PC_a|aux [2]),
	.datac(\ROM|ROM~22_combout ),
	.datad(\ROM|ROM~32_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux59~0 .lut_mask = 16'hFF10;
defparam \top|Registers|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y38_N20
cycloneive_lcell_comb \top|Registers|Decoder0~3 (
// Equation(s):
// \top|Registers|Decoder0~3_combout  = (\ROM|ROM~14_combout  & ((\ROM|ROM~20_combout ) # (\ROM|ROM~18_combout  $ (!\ROM|ROM~31_combout ))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\ROM|ROM~14_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|Registers|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Decoder0~3 .lut_mask = 16'hE0B0;
defparam \top|Registers|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N22
cycloneive_lcell_comb \top|Registers|Decoder0~5 (
// Equation(s):
// \top|Registers|Decoder0~5_combout  = (!\ROM|ROM~36_combout  & (\top|Registers|Decoder0~3_combout  & ((!\top|PC_a|aux [3]) # (!\ROM|ROM~20_combout ))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~36_combout ),
	.datac(\top|PC_a|aux [3]),
	.datad(\top|Registers|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\top|Registers|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Decoder0~5 .lut_mask = 16'h1300;
defparam \top|Registers|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y35_N9
dffeas \top|Registers|regis[1][0] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[0]~9_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][0] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N18
cycloneive_lcell_comb \ROM|ROM~28 (
// Equation(s):
// \ROM|ROM~28_combout  = (!\top|PC_a|aux [4] & (\top|PC_a|aux [3] & (\top|PC_a|aux [2] & !\top|PC_a|aux [6])))

	.dataa(\top|PC_a|aux [4]),
	.datab(\top|PC_a|aux [3]),
	.datac(\top|PC_a|aux [2]),
	.datad(\top|PC_a|aux [6]),
	.cin(gnd),
	.combout(\ROM|ROM~28_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~28 .lut_mask = 16'h0040;
defparam \ROM|ROM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N0
cycloneive_lcell_comb \ROM|ROM~29 (
// Equation(s):
// \ROM|ROM~29_combout  = (!\top|PC_a|aux [7] & (!\top|PC_a|aux [5] & (\ROM|ROM~12_combout  & \ROM|ROM~28_combout )))

	.dataa(\top|PC_a|aux [7]),
	.datab(\top|PC_a|aux [5]),
	.datac(\ROM|ROM~12_combout ),
	.datad(\ROM|ROM~28_combout ),
	.cin(gnd),
	.combout(\ROM|ROM~29_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~29 .lut_mask = 16'h1000;
defparam \ROM|ROM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N10
cycloneive_lcell_comb \top|Registers|Mux63~2 (
// Equation(s):
// \top|Registers|Mux63~2_combout  = (\top|Registers|regis[1][0]~q  & (!\ROM|ROM~29_combout  & (!\ROM|ROM~14_combout  & \ROM|ROM~33_combout )))

	.dataa(\top|Registers|regis[1][0]~q ),
	.datab(\ROM|ROM~29_combout ),
	.datac(\ROM|ROM~14_combout ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux63~2 .lut_mask = 16'h0200;
defparam \top|Registers|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N28
cycloneive_lcell_comb \top|Registers|Decoder0~4 (
// Equation(s):
// \top|Registers|Decoder0~4_combout  = (\ROM|ROM~36_combout  & (\top|Registers|Decoder0~3_combout  & ((!\top|PC_a|aux [3]) # (!\ROM|ROM~20_combout ))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~36_combout ),
	.datac(\top|PC_a|aux [3]),
	.datad(\top|Registers|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\top|Registers|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Decoder0~4 .lut_mask = 16'h4C00;
defparam \top|Registers|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y37_N15
dffeas \top|Registers|regis[3][0] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[0]~9_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][0] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N0
cycloneive_lcell_comb \top|Registers|Decoder0~0 (
// Equation(s):
// \top|Registers|Decoder0~0_combout  = (!\ROM|ROM~14_combout  & ((\ROM|ROM~20_combout ) # (\ROM|ROM~31_combout  $ (!\ROM|ROM~18_combout ))))

	.dataa(\ROM|ROM~31_combout ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\ROM|ROM~20_combout ),
	.cin(gnd),
	.combout(\top|Registers|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Decoder0~0 .lut_mask = 16'h3321;
defparam \top|Registers|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N10
cycloneive_lcell_comb \top|Registers|Decoder0~1 (
// Equation(s):
// \top|Registers|Decoder0~1_combout  = (\ROM|ROM~36_combout  & (\top|Registers|Decoder0~0_combout  & ((!\ROM|ROM~20_combout ) # (!\top|PC_a|aux [3]))))

	.dataa(\ROM|ROM~36_combout ),
	.datab(\top|Registers|Decoder0~0_combout ),
	.datac(\top|PC_a|aux [3]),
	.datad(\ROM|ROM~20_combout ),
	.cin(gnd),
	.combout(\top|Registers|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Decoder0~1 .lut_mask = 16'h0888;
defparam \top|Registers|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y35_N25
dffeas \top|Registers|regis[2][0] (
	.clk(\CLK~input_o ),
	.d(\top|MUXRam|out[0]~9_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][0] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N2
cycloneive_lcell_comb \top|Registers|Mux63~0 (
// Equation(s):
// \top|Registers|Mux63~0_combout  = (\top|PC_a|aux [2] & (!\top|PC_a|aux [4] & (\top|PC_a|aux [3] & \ROM|ROM~19_combout )))

	.dataa(\top|PC_a|aux [2]),
	.datab(\top|PC_a|aux [4]),
	.datac(\top|PC_a|aux [3]),
	.datad(\ROM|ROM~19_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux63~0 .lut_mask = 16'h2000;
defparam \top|Registers|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N28
cycloneive_lcell_comb \top|Registers|Mux63~5 (
// Equation(s):
// \top|Registers|Mux63~5_combout  = (\top|Registers|Mux63~0_combout  & ((\ROM|ROM~33_combout  & (\top|Registers|regis[3][0]~q )) # (!\ROM|ROM~33_combout  & ((\top|Registers|regis[2][0]~q )))))

	.dataa(\top|Registers|regis[3][0]~q ),
	.datab(\top|Registers|regis[2][0]~q ),
	.datac(\ROM|ROM~33_combout ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux63~5 .lut_mask = 16'hAC00;
defparam \top|Registers|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N18
cycloneive_lcell_comb \top|Registers|Mux63~6 (
// Equation(s):
// \top|Registers|Mux63~6_combout  = (!\top|Registers|Mux59~0_combout  & ((\top|Registers|Mux63~1_combout ) # ((\top|Registers|Mux63~2_combout ) # (\top|Registers|Mux63~5_combout ))))

	.dataa(\top|Registers|Mux59~0_combout ),
	.datab(\top|Registers|Mux63~1_combout ),
	.datac(\top|Registers|Mux63~2_combout ),
	.datad(\top|Registers|Mux63~5_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux63~6 .lut_mask = 16'h5554;
defparam \top|Registers|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N28
cycloneive_lcell_comb \top|ALU|Add0~84 (
// Equation(s):
// \top|ALU|Add0~84_combout  = (\top|ALUControl|Mux0~0_combout  & ((\top|conrtol|WideOr2~0_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\top|conrtol|WideOr2~0_combout  & (\top|ImmGen|Mux30~1_combout ))))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|conrtol|WideOr2~0_combout ),
	.datac(\top|ImmGen|Mux30~1_combout ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~84 .lut_mask = 16'hA820;
defparam \top|ALU|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N0
cycloneive_lcell_comb \top|MUXReg2|out[11]~5 (
// Equation(s):
// \top|MUXReg2|out[11]~5_combout  = (!\top|Registers|Mux59~0_combout  & ((\ROM|ROM~31_combout  & (\ROM|ROM~20_combout )) # (!\ROM|ROM~31_combout  & ((\ROM|ROM~18_combout )))))

	.dataa(\ROM|ROM~31_combout ),
	.datab(\ROM|ROM~20_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|Registers|Mux59~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[11]~5 .lut_mask = 16'h00D8;
defparam \top|MUXReg2|out[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y38_N2
cycloneive_lcell_comb \top|conrtol|Decoder0~0 (
// Equation(s):
// \top|conrtol|Decoder0~0_combout  = (!\ROM|ROM~20_combout  & (!\ROM|ROM~18_combout  & !\ROM|ROM~31_combout ))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(gnd),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|conrtol|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|conrtol|Decoder0~0 .lut_mask = 16'h0011;
defparam \top|conrtol|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \DIN_SW[1]~input (
	.i(DIN_SW[1]),
	.ibar(gnd),
	.o(\DIN_SW[1]~input_o ));
// synopsys translate_off
defparam \DIN_SW[1]~input .bus_hold = "false";
defparam \DIN_SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N6
cycloneive_lcell_comb \top|ALU|Add0~129 (
// Equation(s):
// \top|ALU|Add0~129_combout  = \top|MUXReg2|out[1]~8_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~31_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\ROM|ROM~20_combout ),
	.datad(\top|MUXReg2|out[1]~8_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~129_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~129 .lut_mask = 16'h3BC4;
defparam \top|ALU|Add0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N28
cycloneive_lcell_comb \ROM|ROM~25 (
// Equation(s):
// \ROM|ROM~25_combout  = (!\top|PC_a|aux [5] & ((\top|PC_a|aux [2] & (!\top|PC_a|aux [3] & \top|PC_a|aux [4])) # (!\top|PC_a|aux [2] & (\top|PC_a|aux [3] & !\top|PC_a|aux [4]))))

	.dataa(\top|PC_a|aux [2]),
	.datab(\top|PC_a|aux [5]),
	.datac(\top|PC_a|aux [3]),
	.datad(\top|PC_a|aux [4]),
	.cin(gnd),
	.combout(\ROM|ROM~25_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~25 .lut_mask = 16'h0210;
defparam \ROM|ROM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N16
cycloneive_lcell_comb \ROM|ROM~34 (
// Equation(s):
// \ROM|ROM~34_combout  = (!\top|PC_a|aux [6] & (\ROM|ROM~12_combout  & (!\top|PC_a|aux [7] & \ROM|ROM~25_combout )))

	.dataa(\top|PC_a|aux [6]),
	.datab(\ROM|ROM~12_combout ),
	.datac(\top|PC_a|aux [7]),
	.datad(\ROM|ROM~25_combout ),
	.cin(gnd),
	.combout(\ROM|ROM~34_combout ),
	.cout());
// synopsys translate_off
defparam \ROM|ROM~34 .lut_mask = 16'h0400;
defparam \ROM|ROM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N24
cycloneive_lcell_comb \top|MUXReg1|out[17]~1 (
// Equation(s):
// \top|MUXReg1|out[17]~1_combout  = (\ROM|ROM~27_combout  & (!\ROM|ROM~17_combout  & (\ROM|ROM~35_combout  $ (\ROM|ROM~34_combout )))) # (!\ROM|ROM~27_combout  & ((\ROM|ROM~35_combout  $ (\ROM|ROM~34_combout ))))

	.dataa(\ROM|ROM~27_combout ),
	.datab(\ROM|ROM~17_combout ),
	.datac(\ROM|ROM~35_combout ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[17]~1 .lut_mask = 16'h0770;
defparam \top|MUXReg1|out[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N24
cycloneive_lcell_comb \top|Registers|Decoder0~2 (
// Equation(s):
// \top|Registers|Decoder0~2_combout  = (\top|PC_a|aux [3] & (\ROM|ROM~20_combout  & (!\ROM|ROM~36_combout  & \top|Registers|Decoder0~0_combout )))

	.dataa(\top|PC_a|aux [3]),
	.datab(\ROM|ROM~20_combout ),
	.datac(\ROM|ROM~36_combout ),
	.datad(\top|Registers|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Decoder0~2 .lut_mask = 16'h0800;
defparam \top|Registers|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y39_N9
dffeas \top|Registers|regis[4][1] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[1]~10_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][1] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y37_N9
dffeas \top|Registers|regis[3][1] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[1]~10_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][1] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N0
cycloneive_lcell_comb \top|MUXReg1|out[1]~66 (
// Equation(s):
// \top|MUXReg1|out[1]~66_combout  = (\ROM|ROM~34_combout  & (\top|Registers|regis[4][1]~q )) # (!\ROM|ROM~34_combout  & ((\top|Registers|regis[3][1]~q )))

	.dataa(gnd),
	.datab(\top|Registers|regis[4][1]~q ),
	.datac(\top|Registers|regis[3][1]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[1]~66 .lut_mask = 16'hCCF0;
defparam \top|MUXReg1|out[1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N14
cycloneive_lcell_comb \top|MUXReg1|out[1]~67 (
// Equation(s):
// \top|MUXReg1|out[1]~67_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\top|MUXReg1|out[1]~66_combout ) # ((\top|PC_a|aux [1] & \top|ImmGen|Mux20~0_combout )))) # (!\top|MUXReg1|out[17]~1_combout  & (\top|PC_a|aux [1] & (\top|ImmGen|Mux20~0_combout )))

	.dataa(\top|MUXReg1|out[17]~1_combout ),
	.datab(\top|PC_a|aux [1]),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|MUXReg1|out[1]~66_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[1]~67_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[1]~67 .lut_mask = 16'hEAC0;
defparam \top|MUXReg1|out[1]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N30
cycloneive_lcell_comb \top|MUXReg1|out[0]~68 (
// Equation(s):
// \top|MUXReg1|out[0]~68_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\ROM|ROM~34_combout  & ((\top|Registers|regis[4][0]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][0]~q ))))

	.dataa(\top|Registers|regis[3][0]~q ),
	.datab(\top|Registers|regis[4][0]~q ),
	.datac(\ROM|ROM~34_combout ),
	.datad(\top|MUXReg1|out[17]~1_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[0]~68 .lut_mask = 16'hCA00;
defparam \top|MUXReg1|out[0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N16
cycloneive_lcell_comb \top|MUXReg1|out[0]~69 (
// Equation(s):
// \top|MUXReg1|out[0]~69_combout  = (\top|MUXReg1|out[0]~68_combout ) # ((\top|PC_a|aux [0] & \top|ImmGen|Mux20~0_combout ))

	.dataa(\top|PC_a|aux [0]),
	.datab(gnd),
	.datac(\top|MUXReg1|out[0]~68_combout ),
	.datad(\top|ImmGen|Mux20~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[0]~69 .lut_mask = 16'hFAF0;
defparam \top|MUXReg1|out[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N2
cycloneive_lcell_comb \top|ALU|Add0~61 (
// Equation(s):
// \top|ALU|Add0~61_combout  = \top|ALUControl|Mux0~0_combout  $ (((\top|conrtol|WideOr2~0_combout  & (\top|Registers|Mux63~6_combout )) # (!\top|conrtol|WideOr2~0_combout  & ((\top|ImmGen|Mux30~1_combout )))))

	.dataa(\top|conrtol|WideOr2~0_combout ),
	.datab(\top|ALUControl|Mux0~0_combout ),
	.datac(\top|Registers|Mux63~6_combout ),
	.datad(\top|ImmGen|Mux30~1_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~61 .lut_mask = 16'h396C;
defparam \top|ALU|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N20
cycloneive_lcell_comb \top|conrtol|WideOr0~0 (
// Equation(s):
// \top|conrtol|WideOr0~0_combout  = (\ROM|ROM~20_combout ) # ((!\ROM|ROM~31_combout  & \ROM|ROM~18_combout ))

	.dataa(gnd),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\ROM|ROM~20_combout ),
	.cin(gnd),
	.combout(\top|conrtol|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|conrtol|WideOr0~0 .lut_mask = 16'hFF30;
defparam \top|conrtol|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N16
cycloneive_lcell_comb \top|ALU|Add0~63 (
// Equation(s):
// \top|ALU|Add0~63_cout  = CARRY((\top|conrtol|WideOr0~0_combout  & \ROM|ROM~18_combout ))

	.dataa(\top|conrtol|WideOr0~0_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\top|ALU|Add0~63_cout ));
// synopsys translate_off
defparam \top|ALU|Add0~63 .lut_mask = 16'h0088;
defparam \top|ALU|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N18
cycloneive_lcell_comb \top|ALU|Add0~64 (
// Equation(s):
// \top|ALU|Add0~64_combout  = (\top|MUXReg1|out[0]~69_combout  & ((\top|ALU|Add0~61_combout  & (\top|ALU|Add0~63_cout  & VCC)) # (!\top|ALU|Add0~61_combout  & (!\top|ALU|Add0~63_cout )))) # (!\top|MUXReg1|out[0]~69_combout  & ((\top|ALU|Add0~61_combout  & 
// (!\top|ALU|Add0~63_cout )) # (!\top|ALU|Add0~61_combout  & ((\top|ALU|Add0~63_cout ) # (GND)))))
// \top|ALU|Add0~65  = CARRY((\top|MUXReg1|out[0]~69_combout  & (!\top|ALU|Add0~61_combout  & !\top|ALU|Add0~63_cout )) # (!\top|MUXReg1|out[0]~69_combout  & ((!\top|ALU|Add0~63_cout ) # (!\top|ALU|Add0~61_combout ))))

	.dataa(\top|MUXReg1|out[0]~69_combout ),
	.datab(\top|ALU|Add0~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~63_cout ),
	.combout(\top|ALU|Add0~64_combout ),
	.cout(\top|ALU|Add0~65 ));
// synopsys translate_off
defparam \top|ALU|Add0~64 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N20
cycloneive_lcell_comb \top|ALU|Add0~66 (
// Equation(s):
// \top|ALU|Add0~66_combout  = ((\top|ALU|Add0~129_combout  $ (\top|MUXReg1|out[1]~67_combout  $ (!\top|ALU|Add0~65 )))) # (GND)
// \top|ALU|Add0~67  = CARRY((\top|ALU|Add0~129_combout  & ((\top|MUXReg1|out[1]~67_combout ) # (!\top|ALU|Add0~65 ))) # (!\top|ALU|Add0~129_combout  & (\top|MUXReg1|out[1]~67_combout  & !\top|ALU|Add0~65 )))

	.dataa(\top|ALU|Add0~129_combout ),
	.datab(\top|MUXReg1|out[1]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~65 ),
	.combout(\top|ALU|Add0~66_combout ),
	.cout(\top|ALU|Add0~67 ));
// synopsys translate_off
defparam \top|ALU|Add0~66 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N14
cycloneive_lcell_comb \top|Registers|Mux63~3 (
// Equation(s):
// \top|Registers|Mux63~3_combout  = (\ROM|ROM~33_combout  & (\top|Registers|regis[3][0]~q )) # (!\ROM|ROM~33_combout  & ((\top|Registers|regis[2][0]~q )))

	.dataa(\ROM|ROM~33_combout ),
	.datab(gnd),
	.datac(\top|Registers|regis[3][0]~q ),
	.datad(\top|Registers|regis[2][0]~q ),
	.cin(gnd),
	.combout(\top|Registers|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux63~3 .lut_mask = 16'hF5A0;
defparam \top|Registers|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N24
cycloneive_lcell_comb \top|Registers|Mux63~4 (
// Equation(s):
// \top|Registers|Mux63~4_combout  = (\top|Registers|Mux63~1_combout ) # ((\top|Registers|Mux63~2_combout ) # ((\top|Registers|Mux63~0_combout  & \top|Registers|Mux63~3_combout )))

	.dataa(\top|Registers|Mux63~0_combout ),
	.datab(\top|Registers|Mux63~1_combout ),
	.datac(\top|Registers|Mux63~3_combout ),
	.datad(\top|Registers|Mux63~2_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux63~4 .lut_mask = 16'hFFEC;
defparam \top|Registers|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N26
cycloneive_lcell_comb \top|MUXReg2|out[0]~7 (
// Equation(s):
// \top|MUXReg2|out[0]~7_combout  = (\top|conrtol|WideOr2~0_combout  & (!\top|Registers|Mux59~0_combout  & ((\top|Registers|Mux63~4_combout )))) # (!\top|conrtol|WideOr2~0_combout  & (((\top|ImmGen|Mux30~1_combout ))))

	.dataa(\top|Registers|Mux59~0_combout ),
	.datab(\top|ImmGen|Mux30~1_combout ),
	.datac(\top|conrtol|WideOr2~0_combout ),
	.datad(\top|Registers|Mux63~4_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[0]~7 .lut_mask = 16'h5C0C;
defparam \top|MUXReg2|out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y40_N9
dffeas \top|Registers|regis[1][25] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[25]~25_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][25] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N4
cycloneive_lcell_comb \top|MUXReg2|out[25]~71 (
// Equation(s):
// \top|MUXReg2|out[25]~71_combout  = (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout  & (\top|Registers|regis[3][25]~q )) # (!\ROM|ROM~23_combout  & ((\top|Registers|regis[1][25]~q ))))) # (!\ROM|ROM~22_combout  & (((\top|Registers|regis[1][25]~q ))))

	.dataa(\top|Registers|regis[3][25]~q ),
	.datab(\top|Registers|regis[1][25]~q ),
	.datac(\ROM|ROM~22_combout ),
	.datad(\ROM|ROM~23_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[25]~71_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[25]~71 .lut_mask = 16'hACCC;
defparam \top|MUXReg2|out[25]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N28
cycloneive_lcell_comb \top|Registers|regis[4][25]~feeder (
// Equation(s):
// \top|Registers|regis[4][25]~feeder_combout  = \top|MUXRam|out[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|MUXRam|out[25]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|Registers|regis[4][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][25]~feeder .lut_mask = 16'hF0F0;
defparam \top|Registers|regis[4][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y41_N29
dffeas \top|Registers|regis[4][25] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][25] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y41_N19
dffeas \top|Registers|regis[2][25] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[25]~25_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][25] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N18
cycloneive_lcell_comb \top|MUXReg2|out[25]~70 (
// Equation(s):
// \top|MUXReg2|out[25]~70_combout  = (\top|Registers|regis[4][25]~q  & ((\ROM|ROM~14_combout ) # ((\top|Registers|regis[2][25]~q  & \top|Registers|Mux63~0_combout )))) # (!\top|Registers|regis[4][25]~q  & (((\top|Registers|regis[2][25]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\top|Registers|regis[4][25]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[2][25]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[25]~70_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[25]~70 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[25]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N14
cycloneive_lcell_comb \top|MUXReg2|out[25]~72 (
// Equation(s):
// \top|MUXReg2|out[25]~72_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & (\top|MUXReg2|out[25]~71_combout ))) # (!\ROM|ROM~33_combout  & (((\top|MUXReg2|out[25]~70_combout ))))

	.dataa(\ROM|ROM~33_combout ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|MUXReg2|out[25]~71_combout ),
	.datad(\top|MUXReg2|out[25]~70_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[25]~72_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[25]~72 .lut_mask = 16'h7520;
defparam \top|MUXReg2|out[25]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N16
cycloneive_lcell_comb \top|MUXReg2|out[25]~73 (
// Equation(s):
// \top|MUXReg2|out[25]~73_combout  = (\top|conrtol|WideOr2~0_combout  & (((\top|MUXReg2|out[25]~72_combout  & \top|MUXReg2|out[11]~5_combout )))) # (!\top|conrtol|WideOr2~0_combout  & ((\top|ImmGen|Mux20~0_combout ) # ((\top|MUXReg2|out[25]~72_combout  & 
// \top|MUXReg2|out[11]~5_combout ))))

	.dataa(\top|conrtol|WideOr2~0_combout ),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|MUXReg2|out[25]~72_combout ),
	.datad(\top|MUXReg2|out[11]~5_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[25]~73 .lut_mask = 16'hF444;
defparam \top|MUXReg2|out[25]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N0
cycloneive_lcell_comb \top|ALU|Add0~143 (
// Equation(s):
// \top|ALU|Add0~143_combout  = \top|MUXReg2|out[25]~73_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|MUXReg2|out[25]~73_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~143_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~143 .lut_mask = 16'h4FB0;
defparam \top|ALU|Add0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N22
cycloneive_lcell_comb \top|Add|Sol[12]~20 (
// Equation(s):
// \top|Add|Sol[12]~20_combout  = (\top|PC_a|aux [12] & (\top|Add|Sol[11]~19  $ (GND))) # (!\top|PC_a|aux [12] & (!\top|Add|Sol[11]~19  & VCC))
// \top|Add|Sol[12]~21  = CARRY((\top|PC_a|aux [12] & !\top|Add|Sol[11]~19 ))

	.dataa(\top|PC_a|aux [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[11]~19 ),
	.combout(\top|Add|Sol[12]~20_combout ),
	.cout(\top|Add|Sol[12]~21 ));
// synopsys translate_off
defparam \top|Add|Sol[12]~20 .lut_mask = 16'hA50A;
defparam \top|Add|Sol[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N24
cycloneive_lcell_comb \top|AddSum|Sol[12]~24 (
// Equation(s):
// \top|AddSum|Sol[12]~24_combout  = ((\top|PC_a|aux [12] $ (\top|ImmGen|Mux20~0_combout  $ (!\top|AddSum|Sol[11]~23 )))) # (GND)
// \top|AddSum|Sol[12]~25  = CARRY((\top|PC_a|aux [12] & ((\top|ImmGen|Mux20~0_combout ) # (!\top|AddSum|Sol[11]~23 ))) # (!\top|PC_a|aux [12] & (\top|ImmGen|Mux20~0_combout  & !\top|AddSum|Sol[11]~23 )))

	.dataa(\top|PC_a|aux [12]),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[11]~23 ),
	.combout(\top|AddSum|Sol[12]~24_combout ),
	.cout(\top|AddSum|Sol[12]~25 ));
// synopsys translate_off
defparam \top|AddSum|Sol[12]~24 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N30
cycloneive_lcell_comb \top|MUXAddSum|out[12]~29 (
// Equation(s):
// \top|MUXAddSum|out[12]~29_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[12]~24_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[12]~20_combout ))

	.dataa(gnd),
	.datab(\top|Add|Sol[12]~20_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|AddSum|Sol[12]~24_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[12]~29 .lut_mask = 16'hFC0C;
defparam \top|MUXAddSum|out[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N31
dffeas \top|PC_a|aux[12] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[12]~29_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [12]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[12] .is_wysiwyg = "true";
defparam \top|PC_a|aux[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N24
cycloneive_lcell_comb \top|Add|Sol[13]~22 (
// Equation(s):
// \top|Add|Sol[13]~22_combout  = (\top|PC_a|aux [13] & (!\top|Add|Sol[12]~21 )) # (!\top|PC_a|aux [13] & ((\top|Add|Sol[12]~21 ) # (GND)))
// \top|Add|Sol[13]~23  = CARRY((!\top|Add|Sol[12]~21 ) # (!\top|PC_a|aux [13]))

	.dataa(\top|PC_a|aux [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[12]~21 ),
	.combout(\top|Add|Sol[13]~22_combout ),
	.cout(\top|Add|Sol[13]~23 ));
// synopsys translate_off
defparam \top|Add|Sol[13]~22 .lut_mask = 16'h5A5F;
defparam \top|Add|Sol[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y38_N18
cycloneive_lcell_comb \top|ImmGen|Mux17~0 (
// Equation(s):
// \top|ImmGen|Mux17~0_combout  = (\ROM|ROM~35_combout  & (\ROM|ROM~17_combout  & (\ROM|ROM~27_combout  & \ROM|ROM~31_combout )))

	.dataa(\ROM|ROM~35_combout ),
	.datab(\ROM|ROM~17_combout ),
	.datac(\ROM|ROM~27_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ImmGen|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ImmGen|Mux17~0 .lut_mask = 16'h8000;
defparam \top|ImmGen|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N26
cycloneive_lcell_comb \top|AddSum|Sol[13]~26 (
// Equation(s):
// \top|AddSum|Sol[13]~26_combout  = (\top|ImmGen|Mux17~0_combout  & ((\top|PC_a|aux [13] & (\top|AddSum|Sol[12]~25  & VCC)) # (!\top|PC_a|aux [13] & (!\top|AddSum|Sol[12]~25 )))) # (!\top|ImmGen|Mux17~0_combout  & ((\top|PC_a|aux [13] & 
// (!\top|AddSum|Sol[12]~25 )) # (!\top|PC_a|aux [13] & ((\top|AddSum|Sol[12]~25 ) # (GND)))))
// \top|AddSum|Sol[13]~27  = CARRY((\top|ImmGen|Mux17~0_combout  & (!\top|PC_a|aux [13] & !\top|AddSum|Sol[12]~25 )) # (!\top|ImmGen|Mux17~0_combout  & ((!\top|AddSum|Sol[12]~25 ) # (!\top|PC_a|aux [13]))))

	.dataa(\top|ImmGen|Mux17~0_combout ),
	.datab(\top|PC_a|aux [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[12]~25 ),
	.combout(\top|AddSum|Sol[13]~26_combout ),
	.cout(\top|AddSum|Sol[13]~27 ));
// synopsys translate_off
defparam \top|AddSum|Sol[13]~26 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N20
cycloneive_lcell_comb \top|MUXAddSum|out[13]~28 (
// Equation(s):
// \top|MUXAddSum|out[13]~28_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[13]~26_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[13]~22_combout ))

	.dataa(gnd),
	.datab(\top|Add|Sol[13]~22_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|AddSum|Sol[13]~26_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[13]~28 .lut_mask = 16'hFC0C;
defparam \top|MUXAddSum|out[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N21
dffeas \top|PC_a|aux[13] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[13]~28_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [13]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[13] .is_wysiwyg = "true";
defparam \top|PC_a|aux[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N26
cycloneive_lcell_comb \top|Add|Sol[14]~24 (
// Equation(s):
// \top|Add|Sol[14]~24_combout  = (\top|PC_a|aux [14] & (\top|Add|Sol[13]~23  $ (GND))) # (!\top|PC_a|aux [14] & (!\top|Add|Sol[13]~23  & VCC))
// \top|Add|Sol[14]~25  = CARRY((\top|PC_a|aux [14] & !\top|Add|Sol[13]~23 ))

	.dataa(gnd),
	.datab(\top|PC_a|aux [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[13]~23 ),
	.combout(\top|Add|Sol[14]~24_combout ),
	.cout(\top|Add|Sol[14]~25 ));
// synopsys translate_off
defparam \top|Add|Sol[14]~24 .lut_mask = 16'hC30C;
defparam \top|Add|Sol[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N28
cycloneive_lcell_comb \top|AddSum|Sol[14]~28 (
// Equation(s):
// \top|AddSum|Sol[14]~28_combout  = ((\top|PC_a|aux [14] $ (\top|ImmGen|Mux20~0_combout  $ (!\top|AddSum|Sol[13]~27 )))) # (GND)
// \top|AddSum|Sol[14]~29  = CARRY((\top|PC_a|aux [14] & ((\top|ImmGen|Mux20~0_combout ) # (!\top|AddSum|Sol[13]~27 ))) # (!\top|PC_a|aux [14] & (\top|ImmGen|Mux20~0_combout  & !\top|AddSum|Sol[13]~27 )))

	.dataa(\top|PC_a|aux [14]),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[13]~27 ),
	.combout(\top|AddSum|Sol[14]~28_combout ),
	.cout(\top|AddSum|Sol[14]~29 ));
// synopsys translate_off
defparam \top|AddSum|Sol[14]~28 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N18
cycloneive_lcell_comb \top|MUXAddSum|out[14]~27 (
// Equation(s):
// \top|MUXAddSum|out[14]~27_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[14]~28_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[14]~24_combout ))

	.dataa(gnd),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|Add|Sol[14]~24_combout ),
	.datad(\top|AddSum|Sol[14]~28_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[14]~27 .lut_mask = 16'hFC30;
defparam \top|MUXAddSum|out[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N19
dffeas \top|PC_a|aux[14] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[14]~27_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [14]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[14] .is_wysiwyg = "true";
defparam \top|PC_a|aux[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N28
cycloneive_lcell_comb \top|Add|Sol[15]~26 (
// Equation(s):
// \top|Add|Sol[15]~26_combout  = (\top|PC_a|aux [15] & (!\top|Add|Sol[14]~25 )) # (!\top|PC_a|aux [15] & ((\top|Add|Sol[14]~25 ) # (GND)))
// \top|Add|Sol[15]~27  = CARRY((!\top|Add|Sol[14]~25 ) # (!\top|PC_a|aux [15]))

	.dataa(gnd),
	.datab(\top|PC_a|aux [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[14]~25 ),
	.combout(\top|Add|Sol[15]~26_combout ),
	.cout(\top|Add|Sol[15]~27 ));
// synopsys translate_off
defparam \top|Add|Sol[15]~26 .lut_mask = 16'h3C3F;
defparam \top|Add|Sol[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y37_N30
cycloneive_lcell_comb \top|AddSum|Sol[15]~30 (
// Equation(s):
// \top|AddSum|Sol[15]~30_combout  = (\top|ImmGen|Mux17~0_combout  & ((\top|PC_a|aux [15] & (\top|AddSum|Sol[14]~29  & VCC)) # (!\top|PC_a|aux [15] & (!\top|AddSum|Sol[14]~29 )))) # (!\top|ImmGen|Mux17~0_combout  & ((\top|PC_a|aux [15] & 
// (!\top|AddSum|Sol[14]~29 )) # (!\top|PC_a|aux [15] & ((\top|AddSum|Sol[14]~29 ) # (GND)))))
// \top|AddSum|Sol[15]~31  = CARRY((\top|ImmGen|Mux17~0_combout  & (!\top|PC_a|aux [15] & !\top|AddSum|Sol[14]~29 )) # (!\top|ImmGen|Mux17~0_combout  & ((!\top|AddSum|Sol[14]~29 ) # (!\top|PC_a|aux [15]))))

	.dataa(\top|ImmGen|Mux17~0_combout ),
	.datab(\top|PC_a|aux [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[14]~29 ),
	.combout(\top|AddSum|Sol[15]~30_combout ),
	.cout(\top|AddSum|Sol[15]~31 ));
// synopsys translate_off
defparam \top|AddSum|Sol[15]~30 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N0
cycloneive_lcell_comb \top|MUXAddSum|out[15]~26 (
// Equation(s):
// \top|MUXAddSum|out[15]~26_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[15]~30_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[15]~26_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|Add|Sol[15]~26_combout ),
	.datac(gnd),
	.datad(\top|AddSum|Sol[15]~30_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[15]~26 .lut_mask = 16'hEE44;
defparam \top|MUXAddSum|out[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N1
dffeas \top|PC_a|aux[15] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[15]~26_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [15]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[15] .is_wysiwyg = "true";
defparam \top|PC_a|aux[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y37_N30
cycloneive_lcell_comb \top|Add|Sol[16]~28 (
// Equation(s):
// \top|Add|Sol[16]~28_combout  = (\top|PC_a|aux [16] & (\top|Add|Sol[15]~27  $ (GND))) # (!\top|PC_a|aux [16] & (!\top|Add|Sol[15]~27  & VCC))
// \top|Add|Sol[16]~29  = CARRY((\top|PC_a|aux [16] & !\top|Add|Sol[15]~27 ))

	.dataa(gnd),
	.datab(\top|PC_a|aux [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[15]~27 ),
	.combout(\top|Add|Sol[16]~28_combout ),
	.cout(\top|Add|Sol[16]~29 ));
// synopsys translate_off
defparam \top|Add|Sol[16]~28 .lut_mask = 16'hC30C;
defparam \top|Add|Sol[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N0
cycloneive_lcell_comb \top|AddSum|Sol[16]~32 (
// Equation(s):
// \top|AddSum|Sol[16]~32_combout  = ((\top|ImmGen|Mux17~0_combout  $ (\top|PC_a|aux [16] $ (!\top|AddSum|Sol[15]~31 )))) # (GND)
// \top|AddSum|Sol[16]~33  = CARRY((\top|ImmGen|Mux17~0_combout  & ((\top|PC_a|aux [16]) # (!\top|AddSum|Sol[15]~31 ))) # (!\top|ImmGen|Mux17~0_combout  & (\top|PC_a|aux [16] & !\top|AddSum|Sol[15]~31 )))

	.dataa(\top|ImmGen|Mux17~0_combout ),
	.datab(\top|PC_a|aux [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[15]~31 ),
	.combout(\top|AddSum|Sol[16]~32_combout ),
	.cout(\top|AddSum|Sol[16]~33 ));
// synopsys translate_off
defparam \top|AddSum|Sol[16]~32 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N24
cycloneive_lcell_comb \top|MUXAddSum|out[16]~25 (
// Equation(s):
// \top|MUXAddSum|out[16]~25_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[16]~32_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[16]~28_combout ))

	.dataa(gnd),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|Add|Sol[16]~28_combout ),
	.datad(\top|AddSum|Sol[16]~32_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[16]~25 .lut_mask = 16'hFC30;
defparam \top|MUXAddSum|out[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N25
dffeas \top|PC_a|aux[16] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[16]~25_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [16]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[16] .is_wysiwyg = "true";
defparam \top|PC_a|aux[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N0
cycloneive_lcell_comb \top|Add|Sol[17]~30 (
// Equation(s):
// \top|Add|Sol[17]~30_combout  = (\top|PC_a|aux [17] & (!\top|Add|Sol[16]~29 )) # (!\top|PC_a|aux [17] & ((\top|Add|Sol[16]~29 ) # (GND)))
// \top|Add|Sol[17]~31  = CARRY((!\top|Add|Sol[16]~29 ) # (!\top|PC_a|aux [17]))

	.dataa(gnd),
	.datab(\top|PC_a|aux [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[16]~29 ),
	.combout(\top|Add|Sol[17]~30_combout ),
	.cout(\top|Add|Sol[17]~31 ));
// synopsys translate_off
defparam \top|Add|Sol[17]~30 .lut_mask = 16'h3C3F;
defparam \top|Add|Sol[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N22
cycloneive_lcell_comb \top|ImmGen|Mux13~0 (
// Equation(s):
// \top|ImmGen|Mux13~0_combout  = (\ROM|ROM~31_combout  & (\ROM|ROM~17_combout  & (\ROM|ROM~27_combout  & \ROM|ROM~34_combout )))

	.dataa(\ROM|ROM~31_combout ),
	.datab(\ROM|ROM~17_combout ),
	.datac(\ROM|ROM~27_combout ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|ImmGen|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ImmGen|Mux13~0 .lut_mask = 16'h8000;
defparam \top|ImmGen|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N2
cycloneive_lcell_comb \top|AddSum|Sol[17]~34 (
// Equation(s):
// \top|AddSum|Sol[17]~34_combout  = (\top|PC_a|aux [17] & ((\top|ImmGen|Mux13~0_combout  & (\top|AddSum|Sol[16]~33  & VCC)) # (!\top|ImmGen|Mux13~0_combout  & (!\top|AddSum|Sol[16]~33 )))) # (!\top|PC_a|aux [17] & ((\top|ImmGen|Mux13~0_combout  & 
// (!\top|AddSum|Sol[16]~33 )) # (!\top|ImmGen|Mux13~0_combout  & ((\top|AddSum|Sol[16]~33 ) # (GND)))))
// \top|AddSum|Sol[17]~35  = CARRY((\top|PC_a|aux [17] & (!\top|ImmGen|Mux13~0_combout  & !\top|AddSum|Sol[16]~33 )) # (!\top|PC_a|aux [17] & ((!\top|AddSum|Sol[16]~33 ) # (!\top|ImmGen|Mux13~0_combout ))))

	.dataa(\top|PC_a|aux [17]),
	.datab(\top|ImmGen|Mux13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[16]~33 ),
	.combout(\top|AddSum|Sol[17]~34_combout ),
	.cout(\top|AddSum|Sol[17]~35 ));
// synopsys translate_off
defparam \top|AddSum|Sol[17]~34 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N10
cycloneive_lcell_comb \top|MUXAddSum|out[17]~24 (
// Equation(s):
// \top|MUXAddSum|out[17]~24_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[17]~34_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[17]~30_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(gnd),
	.datac(\top|Add|Sol[17]~30_combout ),
	.datad(\top|AddSum|Sol[17]~34_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[17]~24_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[17]~24 .lut_mask = 16'hFA50;
defparam \top|MUXAddSum|out[17]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N11
dffeas \top|PC_a|aux[17] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[17]~24_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [17]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[17] .is_wysiwyg = "true";
defparam \top|PC_a|aux[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N4
cycloneive_lcell_comb \top|AddSum|Sol[18]~36 (
// Equation(s):
// \top|AddSum|Sol[18]~36_combout  = ((\top|ImmGen|Mux20~0_combout  $ (\top|PC_a|aux [18] $ (!\top|AddSum|Sol[17]~35 )))) # (GND)
// \top|AddSum|Sol[18]~37  = CARRY((\top|ImmGen|Mux20~0_combout  & ((\top|PC_a|aux [18]) # (!\top|AddSum|Sol[17]~35 ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|PC_a|aux [18] & !\top|AddSum|Sol[17]~35 )))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|PC_a|aux [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[17]~35 ),
	.combout(\top|AddSum|Sol[18]~36_combout ),
	.cout(\top|AddSum|Sol[18]~37 ));
// synopsys translate_off
defparam \top|AddSum|Sol[18]~36 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N2
cycloneive_lcell_comb \top|Add|Sol[18]~32 (
// Equation(s):
// \top|Add|Sol[18]~32_combout  = (\top|PC_a|aux [18] & (\top|Add|Sol[17]~31  $ (GND))) # (!\top|PC_a|aux [18] & (!\top|Add|Sol[17]~31  & VCC))
// \top|Add|Sol[18]~33  = CARRY((\top|PC_a|aux [18] & !\top|Add|Sol[17]~31 ))

	.dataa(\top|PC_a|aux [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[17]~31 ),
	.combout(\top|Add|Sol[18]~32_combout ),
	.cout(\top|Add|Sol[18]~33 ));
// synopsys translate_off
defparam \top|Add|Sol[18]~32 .lut_mask = 16'hA50A;
defparam \top|Add|Sol[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N4
cycloneive_lcell_comb \top|MUXAddSum|out[18]~23 (
// Equation(s):
// \top|MUXAddSum|out[18]~23_combout  = (\top|ImmGen|Mux20~0_combout  & (\top|AddSum|Sol[18]~36_combout )) # (!\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[18]~32_combout )))

	.dataa(\top|AddSum|Sol[18]~36_combout ),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(gnd),
	.datad(\top|Add|Sol[18]~32_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[18]~23_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[18]~23 .lut_mask = 16'hBB88;
defparam \top|MUXAddSum|out[18]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N23
dffeas \top|PC_a|aux[18] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXAddSum|out[18]~23_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [18]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[18] .is_wysiwyg = "true";
defparam \top|PC_a|aux[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N6
cycloneive_lcell_comb \top|AddSum|Sol[19]~38 (
// Equation(s):
// \top|AddSum|Sol[19]~38_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|PC_a|aux [19] & (\top|AddSum|Sol[18]~37  & VCC)) # (!\top|PC_a|aux [19] & (!\top|AddSum|Sol[18]~37 )))) # (!\top|ImmGen|Mux20~0_combout  & ((\top|PC_a|aux [19] & 
// (!\top|AddSum|Sol[18]~37 )) # (!\top|PC_a|aux [19] & ((\top|AddSum|Sol[18]~37 ) # (GND)))))
// \top|AddSum|Sol[19]~39  = CARRY((\top|ImmGen|Mux20~0_combout  & (!\top|PC_a|aux [19] & !\top|AddSum|Sol[18]~37 )) # (!\top|ImmGen|Mux20~0_combout  & ((!\top|AddSum|Sol[18]~37 ) # (!\top|PC_a|aux [19]))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|PC_a|aux [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[18]~37 ),
	.combout(\top|AddSum|Sol[19]~38_combout ),
	.cout(\top|AddSum|Sol[19]~39 ));
// synopsys translate_off
defparam \top|AddSum|Sol[19]~38 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N4
cycloneive_lcell_comb \top|Add|Sol[19]~34 (
// Equation(s):
// \top|Add|Sol[19]~34_combout  = (\top|PC_a|aux [19] & (!\top|Add|Sol[18]~33 )) # (!\top|PC_a|aux [19] & ((\top|Add|Sol[18]~33 ) # (GND)))
// \top|Add|Sol[19]~35  = CARRY((!\top|Add|Sol[18]~33 ) # (!\top|PC_a|aux [19]))

	.dataa(gnd),
	.datab(\top|PC_a|aux [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[18]~33 ),
	.combout(\top|Add|Sol[19]~34_combout ),
	.cout(\top|Add|Sol[19]~35 ));
// synopsys translate_off
defparam \top|Add|Sol[19]~34 .lut_mask = 16'h3C3F;
defparam \top|Add|Sol[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N0
cycloneive_lcell_comb \top|MUXAddSum|out[19]~22 (
// Equation(s):
// \top|MUXAddSum|out[19]~22_combout  = (\top|ImmGen|Mux20~0_combout  & (\top|AddSum|Sol[19]~38_combout )) # (!\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[19]~34_combout )))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|AddSum|Sol[19]~38_combout ),
	.datac(gnd),
	.datad(\top|Add|Sol[19]~34_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[19]~22 .lut_mask = 16'hDD88;
defparam \top|MUXAddSum|out[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N29
dffeas \top|PC_a|aux[19] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXAddSum|out[19]~22_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [19]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[19] .is_wysiwyg = "true";
defparam \top|PC_a|aux[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N6
cycloneive_lcell_comb \top|Add|Sol[20]~36 (
// Equation(s):
// \top|Add|Sol[20]~36_combout  = (\top|PC_a|aux [20] & (\top|Add|Sol[19]~35  $ (GND))) # (!\top|PC_a|aux [20] & (!\top|Add|Sol[19]~35  & VCC))
// \top|Add|Sol[20]~37  = CARRY((\top|PC_a|aux [20] & !\top|Add|Sol[19]~35 ))

	.dataa(gnd),
	.datab(\top|PC_a|aux [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[19]~35 ),
	.combout(\top|Add|Sol[20]~36_combout ),
	.cout(\top|Add|Sol[20]~37 ));
// synopsys translate_off
defparam \top|Add|Sol[20]~36 .lut_mask = 16'hC30C;
defparam \top|Add|Sol[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N8
cycloneive_lcell_comb \top|AddSum|Sol[20]~40 (
// Equation(s):
// \top|AddSum|Sol[20]~40_combout  = ((\top|PC_a|aux [20] $ (\top|ImmGen|Mux20~0_combout  $ (!\top|AddSum|Sol[19]~39 )))) # (GND)
// \top|AddSum|Sol[20]~41  = CARRY((\top|PC_a|aux [20] & ((\top|ImmGen|Mux20~0_combout ) # (!\top|AddSum|Sol[19]~39 ))) # (!\top|PC_a|aux [20] & (\top|ImmGen|Mux20~0_combout  & !\top|AddSum|Sol[19]~39 )))

	.dataa(\top|PC_a|aux [20]),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[19]~39 ),
	.combout(\top|AddSum|Sol[20]~40_combout ),
	.cout(\top|AddSum|Sol[20]~41 ));
// synopsys translate_off
defparam \top|AddSum|Sol[20]~40 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N10
cycloneive_lcell_comb \top|MUXAddSum|out[20]~21 (
// Equation(s):
// \top|MUXAddSum|out[20]~21_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[20]~40_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[20]~36_combout ))

	.dataa(\top|Add|Sol[20]~36_combout ),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(gnd),
	.datad(\top|AddSum|Sol[20]~40_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[20]~21 .lut_mask = 16'hEE22;
defparam \top|MUXAddSum|out[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N15
dffeas \top|PC_a|aux[20] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXAddSum|out[20]~21_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [20]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[20] .is_wysiwyg = "true";
defparam \top|PC_a|aux[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N10
cycloneive_lcell_comb \top|AddSum|Sol[21]~42 (
// Equation(s):
// \top|AddSum|Sol[21]~42_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|PC_a|aux [21] & (\top|AddSum|Sol[20]~41  & VCC)) # (!\top|PC_a|aux [21] & (!\top|AddSum|Sol[20]~41 )))) # (!\top|ImmGen|Mux20~0_combout  & ((\top|PC_a|aux [21] & 
// (!\top|AddSum|Sol[20]~41 )) # (!\top|PC_a|aux [21] & ((\top|AddSum|Sol[20]~41 ) # (GND)))))
// \top|AddSum|Sol[21]~43  = CARRY((\top|ImmGen|Mux20~0_combout  & (!\top|PC_a|aux [21] & !\top|AddSum|Sol[20]~41 )) # (!\top|ImmGen|Mux20~0_combout  & ((!\top|AddSum|Sol[20]~41 ) # (!\top|PC_a|aux [21]))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|PC_a|aux [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[20]~41 ),
	.combout(\top|AddSum|Sol[21]~42_combout ),
	.cout(\top|AddSum|Sol[21]~43 ));
// synopsys translate_off
defparam \top|AddSum|Sol[21]~42 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N8
cycloneive_lcell_comb \top|Add|Sol[21]~38 (
// Equation(s):
// \top|Add|Sol[21]~38_combout  = (\top|PC_a|aux [21] & (!\top|Add|Sol[20]~37 )) # (!\top|PC_a|aux [21] & ((\top|Add|Sol[20]~37 ) # (GND)))
// \top|Add|Sol[21]~39  = CARRY((!\top|Add|Sol[20]~37 ) # (!\top|PC_a|aux [21]))

	.dataa(\top|PC_a|aux [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[20]~37 ),
	.combout(\top|Add|Sol[21]~38_combout ),
	.cout(\top|Add|Sol[21]~39 ));
// synopsys translate_off
defparam \top|Add|Sol[21]~38 .lut_mask = 16'h5A5F;
defparam \top|Add|Sol[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N30
cycloneive_lcell_comb \top|MUXAddSum|out[21]~20 (
// Equation(s):
// \top|MUXAddSum|out[21]~20_combout  = (\top|ImmGen|Mux20~0_combout  & (\top|AddSum|Sol[21]~42_combout )) # (!\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[21]~38_combout )))

	.dataa(gnd),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|AddSum|Sol[21]~42_combout ),
	.datad(\top|Add|Sol[21]~38_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[21]~20 .lut_mask = 16'hF3C0;
defparam \top|MUXAddSum|out[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N31
dffeas \top|PC_a|aux[21] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[21]~20_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [21]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[21] .is_wysiwyg = "true";
defparam \top|PC_a|aux[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N10
cycloneive_lcell_comb \top|Add|Sol[22]~40 (
// Equation(s):
// \top|Add|Sol[22]~40_combout  = (\top|PC_a|aux [22] & (\top|Add|Sol[21]~39  $ (GND))) # (!\top|PC_a|aux [22] & (!\top|Add|Sol[21]~39  & VCC))
// \top|Add|Sol[22]~41  = CARRY((\top|PC_a|aux [22] & !\top|Add|Sol[21]~39 ))

	.dataa(gnd),
	.datab(\top|PC_a|aux [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[21]~39 ),
	.combout(\top|Add|Sol[22]~40_combout ),
	.cout(\top|Add|Sol[22]~41 ));
// synopsys translate_off
defparam \top|Add|Sol[22]~40 .lut_mask = 16'hC30C;
defparam \top|Add|Sol[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N12
cycloneive_lcell_comb \top|AddSum|Sol[22]~44 (
// Equation(s):
// \top|AddSum|Sol[22]~44_combout  = ((\top|ImmGen|Mux20~0_combout  $ (\top|PC_a|aux [22] $ (!\top|AddSum|Sol[21]~43 )))) # (GND)
// \top|AddSum|Sol[22]~45  = CARRY((\top|ImmGen|Mux20~0_combout  & ((\top|PC_a|aux [22]) # (!\top|AddSum|Sol[21]~43 ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|PC_a|aux [22] & !\top|AddSum|Sol[21]~43 )))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|PC_a|aux [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[21]~43 ),
	.combout(\top|AddSum|Sol[22]~44_combout ),
	.cout(\top|AddSum|Sol[22]~45 ));
// synopsys translate_off
defparam \top|AddSum|Sol[22]~44 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N16
cycloneive_lcell_comb \top|MUXAddSum|out[22]~19 (
// Equation(s):
// \top|MUXAddSum|out[22]~19_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[22]~44_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[22]~40_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|Add|Sol[22]~40_combout ),
	.datac(gnd),
	.datad(\top|AddSum|Sol[22]~44_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[22]~19 .lut_mask = 16'hEE44;
defparam \top|MUXAddSum|out[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N17
dffeas \top|PC_a|aux[22] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXAddSum|out[22]~19_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [22]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[22] .is_wysiwyg = "true";
defparam \top|PC_a|aux[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N12
cycloneive_lcell_comb \top|Add|Sol[23]~42 (
// Equation(s):
// \top|Add|Sol[23]~42_combout  = (\top|PC_a|aux [23] & (!\top|Add|Sol[22]~41 )) # (!\top|PC_a|aux [23] & ((\top|Add|Sol[22]~41 ) # (GND)))
// \top|Add|Sol[23]~43  = CARRY((!\top|Add|Sol[22]~41 ) # (!\top|PC_a|aux [23]))

	.dataa(\top|PC_a|aux [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[22]~41 ),
	.combout(\top|Add|Sol[23]~42_combout ),
	.cout(\top|Add|Sol[23]~43 ));
// synopsys translate_off
defparam \top|Add|Sol[23]~42 .lut_mask = 16'h5A5F;
defparam \top|Add|Sol[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N14
cycloneive_lcell_comb \top|AddSum|Sol[23]~46 (
// Equation(s):
// \top|AddSum|Sol[23]~46_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|PC_a|aux [23] & (\top|AddSum|Sol[22]~45  & VCC)) # (!\top|PC_a|aux [23] & (!\top|AddSum|Sol[22]~45 )))) # (!\top|ImmGen|Mux20~0_combout  & ((\top|PC_a|aux [23] & 
// (!\top|AddSum|Sol[22]~45 )) # (!\top|PC_a|aux [23] & ((\top|AddSum|Sol[22]~45 ) # (GND)))))
// \top|AddSum|Sol[23]~47  = CARRY((\top|ImmGen|Mux20~0_combout  & (!\top|PC_a|aux [23] & !\top|AddSum|Sol[22]~45 )) # (!\top|ImmGen|Mux20~0_combout  & ((!\top|AddSum|Sol[22]~45 ) # (!\top|PC_a|aux [23]))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|PC_a|aux [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[22]~45 ),
	.combout(\top|AddSum|Sol[23]~46_combout ),
	.cout(\top|AddSum|Sol[23]~47 ));
// synopsys translate_off
defparam \top|AddSum|Sol[23]~46 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N12
cycloneive_lcell_comb \top|MUXAddSum|out[23]~18 (
// Equation(s):
// \top|MUXAddSum|out[23]~18_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[23]~46_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[23]~42_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(gnd),
	.datac(\top|Add|Sol[23]~42_combout ),
	.datad(\top|AddSum|Sol[23]~46_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[23]~18 .lut_mask = 16'hFA50;
defparam \top|MUXAddSum|out[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N13
dffeas \top|PC_a|aux[23] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[23]~18_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [23]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[23] .is_wysiwyg = "true";
defparam \top|PC_a|aux[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N16
cycloneive_lcell_comb \top|AddSum|Sol[24]~48 (
// Equation(s):
// \top|AddSum|Sol[24]~48_combout  = ((\top|ImmGen|Mux20~0_combout  $ (\top|PC_a|aux [24] $ (!\top|AddSum|Sol[23]~47 )))) # (GND)
// \top|AddSum|Sol[24]~49  = CARRY((\top|ImmGen|Mux20~0_combout  & ((\top|PC_a|aux [24]) # (!\top|AddSum|Sol[23]~47 ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|PC_a|aux [24] & !\top|AddSum|Sol[23]~47 )))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|PC_a|aux [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[23]~47 ),
	.combout(\top|AddSum|Sol[24]~48_combout ),
	.cout(\top|AddSum|Sol[24]~49 ));
// synopsys translate_off
defparam \top|AddSum|Sol[24]~48 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N6
cycloneive_lcell_comb \top|MUXAddSum|out[24]~17 (
// Equation(s):
// \top|MUXAddSum|out[24]~17_combout  = (\top|ImmGen|Mux20~0_combout  & (\top|AddSum|Sol[24]~48_combout )) # (!\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[24]~44_combout )))

	.dataa(\top|AddSum|Sol[24]~48_combout ),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(gnd),
	.datad(\top|Add|Sol[24]~44_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[24]~17_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[24]~17 .lut_mask = 16'hBB88;
defparam \top|MUXAddSum|out[24]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N1
dffeas \top|PC_a|aux[24] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXAddSum|out[24]~17_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [24]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[24] .is_wysiwyg = "true";
defparam \top|PC_a|aux[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N14
cycloneive_lcell_comb \top|Add|Sol[24]~44 (
// Equation(s):
// \top|Add|Sol[24]~44_combout  = (\top|PC_a|aux [24] & (\top|Add|Sol[23]~43  $ (GND))) # (!\top|PC_a|aux [24] & (!\top|Add|Sol[23]~43  & VCC))
// \top|Add|Sol[24]~45  = CARRY((\top|PC_a|aux [24] & !\top|Add|Sol[23]~43 ))

	.dataa(gnd),
	.datab(\top|PC_a|aux [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[23]~43 ),
	.combout(\top|Add|Sol[24]~44_combout ),
	.cout(\top|Add|Sol[24]~45 ));
// synopsys translate_off
defparam \top|Add|Sol[24]~44 .lut_mask = 16'hC30C;
defparam \top|Add|Sol[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N12
cycloneive_lcell_comb \top|Registers|regis[4][24]~feeder (
// Equation(s):
// \top|Registers|regis[4][24]~feeder_combout  = \top|MUXRam|out[24]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[24]~28_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[4][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][24]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[4][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N13
dffeas \top|Registers|regis[4][24] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][24] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N28
cycloneive_lcell_comb \top|MUXReg1|out[24]~15 (
// Equation(s):
// \top|MUXReg1|out[24]~15_combout  = (\ROM|ROM~34_combout  & ((\top|Registers|regis[4][24]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][24]~q ))

	.dataa(gnd),
	.datab(\ROM|ROM~34_combout ),
	.datac(\top|Registers|regis[3][24]~q ),
	.datad(\top|Registers|regis[4][24]~q ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[24]~15 .lut_mask = 16'hFC30;
defparam \top|MUXReg1|out[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N6
cycloneive_lcell_comb \top|MUXReg1|out[24]~16 (
// Equation(s):
// \top|MUXReg1|out[24]~16_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[24]~44_combout ) # ((\top|MUXReg1|out[17]~1_combout  & \top|MUXReg1|out[24]~15_combout )))) # (!\top|ImmGen|Mux20~0_combout  & (\top|MUXReg1|out[17]~1_combout  & 
// ((\top|MUXReg1|out[24]~15_combout ))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|MUXReg1|out[17]~1_combout ),
	.datac(\top|Add|Sol[24]~44_combout ),
	.datad(\top|MUXReg1|out[24]~15_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[24]~16_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[24]~16 .lut_mask = 16'hECA0;
defparam \top|MUXReg1|out[24]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N14
cycloneive_lcell_comb \top|ALU|Add0~144 (
// Equation(s):
// \top|ALU|Add0~144_combout  = \top|MUXReg2|out[24]~45_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\top|MUXReg2|out[24]~45_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~144_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~144 .lut_mask = 16'h783C;
defparam \top|ALU|Add0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N23
dffeas \top|Registers|regis[1][23] (
	.clk(\CLK~input_o ),
	.d(\top|MUXRam|out[23]~19_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][23] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y41_N11
dffeas \top|Registers|regis[3][23] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[23]~19_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][23] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N12
cycloneive_lcell_comb \top|MUXReg2|out[23]~47 (
// Equation(s):
// \top|MUXReg2|out[23]~47_combout  = (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout  & ((\top|Registers|regis[3][23]~q ))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][23]~q )))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][23]~q ))

	.dataa(\top|Registers|regis[1][23]~q ),
	.datab(\top|Registers|regis[3][23]~q ),
	.datac(\ROM|ROM~22_combout ),
	.datad(\ROM|ROM~23_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[23]~47 .lut_mask = 16'hCAAA;
defparam \top|MUXReg2|out[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y41_N19
dffeas \top|Registers|regis[2][23] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[23]~19_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][23] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N18
cycloneive_lcell_comb \top|MUXReg2|out[23]~46 (
// Equation(s):
// \top|MUXReg2|out[23]~46_combout  = (\ROM|ROM~14_combout  & ((\top|Registers|regis[4][23]~q ) # ((\top|Registers|regis[2][23]~q  & \top|Registers|Mux63~0_combout )))) # (!\ROM|ROM~14_combout  & (((\top|Registers|regis[2][23]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|Registers|regis[4][23]~q ),
	.datac(\top|Registers|regis[2][23]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[23]~46 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N16
cycloneive_lcell_comb \top|MUXReg2|out[23]~48 (
// Equation(s):
// \top|MUXReg2|out[23]~48_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & (\top|MUXReg2|out[23]~47_combout ))) # (!\ROM|ROM~33_combout  & (((\top|MUXReg2|out[23]~46_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\ROM|ROM~33_combout ),
	.datac(\top|MUXReg2|out[23]~47_combout ),
	.datad(\top|MUXReg2|out[23]~46_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[23]~48 .lut_mask = 16'h7340;
defparam \top|MUXReg2|out[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N18
cycloneive_lcell_comb \top|MUXReg2|out[23]~49 (
// Equation(s):
// \top|MUXReg2|out[23]~49_combout  = (\top|MUXReg2|out[11]~5_combout  & ((\top|MUXReg2|out[23]~48_combout ) # ((!\top|conrtol|WideOr2~0_combout  & \top|ImmGen|Mux20~0_combout )))) # (!\top|MUXReg2|out[11]~5_combout  & (!\top|conrtol|WideOr2~0_combout  & 
// (\top|ImmGen|Mux20~0_combout )))

	.dataa(\top|MUXReg2|out[11]~5_combout ),
	.datab(\top|conrtol|WideOr2~0_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|MUXReg2|out[23]~48_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[23]~49 .lut_mask = 16'hBA30;
defparam \top|MUXReg2|out[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N14
cycloneive_lcell_comb \top|MUXRam|out[23]~17 (
// Equation(s):
// \top|MUXRam|out[23]~17_combout  = (\top|conrtol|Decoder0~0_combout  & (!\top|ALUControl|Mux2~0_combout )) # (!\top|conrtol|Decoder0~0_combout  & (\top|ALUControl|Mux2~0_combout  & \top|MUXReg2|out[23]~49_combout ))

	.dataa(gnd),
	.datab(\top|conrtol|Decoder0~0_combout ),
	.datac(\top|ALUControl|Mux2~0_combout ),
	.datad(\top|MUXReg2|out[23]~49_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[23]~17_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[23]~17 .lut_mask = 16'h3C0C;
defparam \top|MUXRam|out[23]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N12
cycloneive_lcell_comb \top|ALU|Add0~145 (
// Equation(s):
// \top|ALU|Add0~145_combout  = \top|MUXReg2|out[23]~49_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|MUXReg2|out[23]~49_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~145_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~145 .lut_mask = 16'h4FB0;
defparam \top|ALU|Add0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N18
cycloneive_lcell_comb \top|Registers|regis[4][22]~feeder (
// Equation(s):
// \top|Registers|regis[4][22]~feeder_combout  = \top|MUXRam|out[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[22]~22_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[4][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][22]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[4][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N19
dffeas \top|Registers|regis[4][22] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][22] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y41_N21
dffeas \top|Registers|regis[2][22] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[22]~22_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][22] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N20
cycloneive_lcell_comb \top|MUXReg2|out[22]~50 (
// Equation(s):
// \top|MUXReg2|out[22]~50_combout  = (\top|Registers|regis[4][22]~q  & ((\ROM|ROM~14_combout ) # ((\top|Registers|regis[2][22]~q  & \top|Registers|Mux63~0_combout )))) # (!\top|Registers|regis[4][22]~q  & (((\top|Registers|regis[2][22]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\top|Registers|regis[4][22]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[2][22]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[22]~50_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[22]~50 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[22]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N1
dffeas \top|Registers|regis[1][22] (
	.clk(\CLK~input_o ),
	.d(\top|MUXRam|out[22]~22_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][22] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N2
cycloneive_lcell_comb \top|MUXReg2|out[22]~51 (
// Equation(s):
// \top|MUXReg2|out[22]~51_combout  = (\ROM|ROM~23_combout  & ((\ROM|ROM~22_combout  & (\top|Registers|regis[3][22]~q )) # (!\ROM|ROM~22_combout  & ((\top|Registers|regis[1][22]~q ))))) # (!\ROM|ROM~23_combout  & (((\top|Registers|regis[1][22]~q ))))

	.dataa(\ROM|ROM~23_combout ),
	.datab(\top|Registers|regis[3][22]~q ),
	.datac(\top|Registers|regis[1][22]~q ),
	.datad(\ROM|ROM~22_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[22]~51 .lut_mask = 16'hD8F0;
defparam \top|MUXReg2|out[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N14
cycloneive_lcell_comb \top|MUXReg2|out[22]~52 (
// Equation(s):
// \top|MUXReg2|out[22]~52_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & ((\top|MUXReg2|out[22]~51_combout )))) # (!\ROM|ROM~33_combout  & (((\top|MUXReg2|out[22]~50_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|MUXReg2|out[22]~50_combout ),
	.datac(\top|MUXReg2|out[22]~51_combout ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[22]~52_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[22]~52 .lut_mask = 16'h50CC;
defparam \top|MUXReg2|out[22]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N4
cycloneive_lcell_comb \top|MUXReg2|out[22]~53 (
// Equation(s):
// \top|MUXReg2|out[22]~53_combout  = (\top|MUXReg2|out[11]~5_combout  & ((\top|MUXReg2|out[22]~52_combout ) # ((\top|ImmGen|Mux20~0_combout  & !\top|conrtol|WideOr2~0_combout )))) # (!\top|MUXReg2|out[11]~5_combout  & (((\top|ImmGen|Mux20~0_combout  & 
// !\top|conrtol|WideOr2~0_combout ))))

	.dataa(\top|MUXReg2|out[11]~5_combout ),
	.datab(\top|MUXReg2|out[22]~52_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|conrtol|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[22]~53_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[22]~53 .lut_mask = 16'h88F8;
defparam \top|MUXReg2|out[22]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N0
cycloneive_lcell_comb \top|MUXRam|out[22]~20 (
// Equation(s):
// \top|MUXRam|out[22]~20_combout  = (\top|conrtol|Decoder0~0_combout  & (!\top|ALUControl|Mux2~0_combout )) # (!\top|conrtol|Decoder0~0_combout  & (\top|ALUControl|Mux2~0_combout  & \top|MUXReg2|out[22]~53_combout ))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(gnd),
	.datad(\top|MUXReg2|out[22]~53_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[22]~20 .lut_mask = 16'h6622;
defparam \top|MUXRam|out[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N4
cycloneive_lcell_comb \top|MUXReg2|out[2]~4 (
// Equation(s):
// \top|MUXReg2|out[2]~4_combout  = (!\ROM|ROM~18_combout  & (!\ROM|ROM~31_combout  & \ROM|ROM~14_combout ))

	.dataa(gnd),
	.datab(\ROM|ROM~18_combout ),
	.datac(\ROM|ROM~31_combout ),
	.datad(\ROM|ROM~14_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[2]~4 .lut_mask = 16'h0300;
defparam \top|MUXReg2|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N30
cycloneive_lcell_comb \top|ALU|Mux28~5 (
// Equation(s):
// \top|ALU|Mux28~5_combout  = (\ROM|ROM~18_combout  & (\ROM|ROM~35_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout ))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\ROM|ROM~35_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux28~5 .lut_mask = 16'h80C0;
defparam \top|ALU|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N20
cycloneive_lcell_comb \top|ALU|Mux28~1 (
// Equation(s):
// \top|ALU|Mux28~1_combout  = (\ROM|ROM~18_combout  & (!\ROM|ROM~35_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout ))))

	.dataa(\ROM|ROM~31_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\ROM|ROM~35_combout ),
	.datad(\ROM|ROM~20_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux28~1 .lut_mask = 16'h0C04;
defparam \top|ALU|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N4
cycloneive_lcell_comb \top|ALU|Mux28~6 (
// Equation(s):
// \top|ALU|Mux28~6_combout  = (!\top|ALU|Mux28~5_combout  & ((!\top|ALU|Mux28~1_combout ) # (!\top|ALU|ShiftLeft0~8_combout )))

	.dataa(\top|ALU|Mux28~5_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftLeft0~8_combout ),
	.datad(\top|ALU|Mux28~1_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux28~6 .lut_mask = 16'h0555;
defparam \top|ALU|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N1
dffeas \top|Registers|regis[3][2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[2]~2_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][2] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N20
cycloneive_lcell_comb \top|MUXReg1|out[2]~48 (
// Equation(s):
// \top|MUXReg1|out[2]~48_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\ROM|ROM~34_combout  & ((\top|Registers|regis[4][2]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][2]~q ))))

	.dataa(\top|MUXReg1|out[17]~1_combout ),
	.datab(\top|Registers|regis[3][2]~q ),
	.datac(\top|Registers|regis[4][2]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[2]~48 .lut_mask = 16'hA088;
defparam \top|MUXReg1|out[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N16
cycloneive_lcell_comb \top|MUXReg1|out[2]~49 (
// Equation(s):
// \top|MUXReg1|out[2]~49_combout  = (\top|MUXReg1|out[2]~48_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[2]~0_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(gnd),
	.datac(\top|Add|Sol[2]~0_combout ),
	.datad(\top|MUXReg1|out[2]~48_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[2]~49 .lut_mask = 16'hFFA0;
defparam \top|MUXReg1|out[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N0
cycloneive_lcell_comb \top|ALU|Add0~60 (
// Equation(s):
// \top|ALU|Add0~60_combout  = \top|ALUControl|Mux0~0_combout  $ (((\top|MUXReg2|out[2]~4_combout ) # ((\top|Registers|Mux61~2_combout  & \top|MUXReg2|out[11]~5_combout ))))

	.dataa(\top|MUXReg2|out[2]~4_combout ),
	.datab(\top|ALUControl|Mux0~0_combout ),
	.datac(\top|Registers|Mux61~2_combout ),
	.datad(\top|MUXReg2|out[11]~5_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~60 .lut_mask = 16'h3666;
defparam \top|ALU|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N22
cycloneive_lcell_comb \top|ALU|Add0~68 (
// Equation(s):
// \top|ALU|Add0~68_combout  = (\top|MUXReg1|out[2]~49_combout  & ((\top|ALU|Add0~60_combout  & (\top|ALU|Add0~67  & VCC)) # (!\top|ALU|Add0~60_combout  & (!\top|ALU|Add0~67 )))) # (!\top|MUXReg1|out[2]~49_combout  & ((\top|ALU|Add0~60_combout  & 
// (!\top|ALU|Add0~67 )) # (!\top|ALU|Add0~60_combout  & ((\top|ALU|Add0~67 ) # (GND)))))
// \top|ALU|Add0~69  = CARRY((\top|MUXReg1|out[2]~49_combout  & (!\top|ALU|Add0~60_combout  & !\top|ALU|Add0~67 )) # (!\top|MUXReg1|out[2]~49_combout  & ((!\top|ALU|Add0~67 ) # (!\top|ALU|Add0~60_combout ))))

	.dataa(\top|MUXReg1|out[2]~49_combout ),
	.datab(\top|ALU|Add0~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~67 ),
	.combout(\top|ALU|Add0~68_combout ),
	.cout(\top|ALU|Add0~69 ));
// synopsys translate_off
defparam \top|ALU|Add0~68 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \DIN_SW[4]~input (
	.i(DIN_SW[4]),
	.ibar(gnd),
	.o(\DIN_SW[4]~input_o ));
// synopsys translate_off
defparam \DIN_SW[4]~input .bus_hold = "false";
defparam \DIN_SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N24
cycloneive_lcell_comb \top|MUXReg2|out[4]~11 (
// Equation(s):
// \top|MUXReg2|out[4]~11_combout  = (\top|Registers|Mux59~0_combout  & ((\ROM|ROM~31_combout  & (\ROM|ROM~20_combout )) # (!\ROM|ROM~31_combout  & ((\ROM|ROM~18_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|Registers|Mux59~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[4]~11 .lut_mask = 16'hB800;
defparam \top|MUXReg2|out[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \DIN_SW[6]~input (
	.i(DIN_SW[6]),
	.ibar(gnd),
	.o(\DIN_SW[6]~input_o ));
// synopsys translate_off
defparam \DIN_SW[6]~input .bus_hold = "false";
defparam \DIN_SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y38_N12
cycloneive_lcell_comb \top|MUXRam|out[6]~49 (
// Equation(s):
// \top|MUXRam|out[6]~49_combout  = (\top|conrtol|Decoder0~0_combout  & (((\DIN_SW[6]~input_o  & \mem_ctrl|Equal0~3_combout )))) # (!\top|conrtol|Decoder0~0_combout  & (\top|ALU|Mux25~4_combout ))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\DIN_SW[6]~input_o ),
	.datac(\mem_ctrl|Equal0~3_combout ),
	.datad(\top|conrtol|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[6]~49 .lut_mask = 16'hC0AA;
defparam \top|MUXRam|out[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N28
cycloneive_lcell_comb \top|Registers|regis[2][6]~feeder (
// Equation(s):
// \top|Registers|regis[2][6]~feeder_combout  = \top|MUXRam|out[6]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|MUXRam|out[6]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|Registers|regis[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[2][6]~feeder .lut_mask = 16'hF0F0;
defparam \top|Registers|regis[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N29
dffeas \top|Registers|regis[2][6] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][6] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y38_N24
cycloneive_lcell_comb \top|Registers|Decoder0~7 (
// Equation(s):
// \top|Registers|Decoder0~7_combout  = (\top|PC_a|aux [3] & (\top|Registers|Decoder0~3_combout  & (!\ROM|ROM~36_combout  & \ROM|ROM~20_combout )))

	.dataa(\top|PC_a|aux [3]),
	.datab(\top|Registers|Decoder0~3_combout ),
	.datac(\ROM|ROM~36_combout ),
	.datad(\ROM|ROM~20_combout ),
	.cin(gnd),
	.combout(\top|Registers|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Decoder0~7 .lut_mask = 16'h0800;
defparam \top|Registers|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y38_N5
dffeas \top|Registers|regis[5][6] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[6]~49_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[5][6] .is_wysiwyg = "true";
defparam \top|Registers|regis[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y38_N3
dffeas \top|Registers|regis[4][6] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[6]~49_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][6] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N8
cycloneive_lcell_comb \top|Registers|Mux57~1 (
// Equation(s):
// \top|Registers|Mux57~1_combout  = (\ROM|ROM~14_combout  & ((\ROM|ROM~33_combout  & (\top|Registers|regis[5][6]~q )) # (!\ROM|ROM~33_combout  & ((\top|Registers|regis[4][6]~q ))))) # (!\ROM|ROM~14_combout  & (((\ROM|ROM~33_combout ))))

	.dataa(\top|Registers|regis[5][6]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[4][6]~q ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux57~1 .lut_mask = 16'hBBC0;
defparam \top|Registers|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N1
dffeas \top|Registers|regis[3][6] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[6]~49_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][6] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y38_N31
dffeas \top|Registers|regis[1][6] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[6]~49_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][6] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N30
cycloneive_lcell_comb \top|Registers|Mux57~0 (
// Equation(s):
// \top|Registers|Mux57~0_combout  = (\ROM|ROM~29_combout  & ((\top|Registers|regis[3][6]~q ) # ((!\ROM|ROM~33_combout )))) # (!\ROM|ROM~29_combout  & (((\top|Registers|regis[1][6]~q  & \ROM|ROM~33_combout ))))

	.dataa(\top|Registers|regis[3][6]~q ),
	.datab(\ROM|ROM~29_combout ),
	.datac(\top|Registers|regis[1][6]~q ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux57~0 .lut_mask = 16'hB8CC;
defparam \top|Registers|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N26
cycloneive_lcell_comb \top|Registers|Mux57~2 (
// Equation(s):
// \top|Registers|Mux57~2_combout  = (\ROM|ROM~14_combout  & (((\top|Registers|Mux57~1_combout )))) # (!\ROM|ROM~14_combout  & (\top|Registers|Mux57~0_combout  & ((\top|Registers|regis[2][6]~q ) # (\top|Registers|Mux57~1_combout ))))

	.dataa(\top|Registers|regis[2][6]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|Mux57~1_combout ),
	.datad(\top|Registers|Mux57~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux57~2 .lut_mask = 16'hF2C0;
defparam \top|Registers|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N20
cycloneive_lcell_comb \top|MUXReg2|out[6]~75 (
// Equation(s):
// \top|MUXReg2|out[6]~75_combout  = (!\top|MUXReg2|out[4]~11_combout  & ((\top|MUXReg2|out[4]~35_combout ) # ((\top|conrtol|WideOr2~0_combout  & \top|Registers|Mux57~2_combout ))))

	.dataa(\top|MUXReg2|out[4]~35_combout ),
	.datab(\top|MUXReg2|out[4]~11_combout ),
	.datac(\top|conrtol|WideOr2~0_combout ),
	.datad(\top|Registers|Mux57~2_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[6]~75 .lut_mask = 16'h3222;
defparam \top|MUXReg2|out[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N26
cycloneive_lcell_comb \top|ALU|Mux25~3 (
// Equation(s):
// \top|ALU|Mux25~3_combout  = (\top|ALUControl|Mux0~0_combout  & ((\top|MUXReg2|out[6]~75_combout ) # (!\top|ALUControl|Mux2~0_combout )))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(gnd),
	.datac(\top|MUXReg2|out[6]~75_combout ),
	.datad(\top|ALUControl|Mux2~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux25~3 .lut_mask = 16'hA0AA;
defparam \top|ALU|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N10
cycloneive_lcell_comb \top|ALU|Add0~134 (
// Equation(s):
// \top|ALU|Add0~134_combout  = \top|MUXReg2|out[6]~75_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\ROM|ROM~31_combout ),
	.datad(\top|MUXReg2|out[6]~75_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~134_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~134 .lut_mask = 16'h738C;
defparam \top|ALU|Add0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y38_N30
cycloneive_lcell_comb \top|Registers|Decoder0~6 (
// Equation(s):
// \top|Registers|Decoder0~6_combout  = (\top|PC_a|aux [3] & (\top|Registers|Decoder0~3_combout  & (\ROM|ROM~36_combout  & \ROM|ROM~20_combout )))

	.dataa(\top|PC_a|aux [3]),
	.datab(\top|Registers|Decoder0~3_combout ),
	.datac(\ROM|ROM~36_combout ),
	.datad(\ROM|ROM~20_combout ),
	.cin(gnd),
	.combout(\top|Registers|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Decoder0~6 .lut_mask = 16'h8000;
defparam \top|Registers|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y39_N31
dffeas \top|Registers|regis[7][6] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[6]~49_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[7][6] .is_wysiwyg = "true";
defparam \top|Registers|regis[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N30
cycloneive_lcell_comb \top|MUXReg1|out[6]~39 (
// Equation(s):
// \top|MUXReg1|out[6]~39_combout  = (\ROM|ROM~34_combout  & ((\top|Registers|regis[7][6]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][6]~q ))

	.dataa(\top|Registers|regis[3][6]~q ),
	.datab(gnd),
	.datac(\top|Registers|regis[7][6]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[6]~39 .lut_mask = 16'hF0AA;
defparam \top|MUXReg1|out[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N0
cycloneive_lcell_comb \top|MUXReg1|out[4]~29 (
// Equation(s):
// \top|MUXReg1|out[4]~29_combout  = (\ROM|ROM~34_combout  & (!\ROM|ROM~35_combout  & ((!\ROM|ROM~17_combout ) # (!\ROM|ROM~27_combout ))))

	.dataa(\ROM|ROM~27_combout ),
	.datab(\ROM|ROM~17_combout ),
	.datac(\ROM|ROM~34_combout ),
	.datad(\ROM|ROM~35_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[4]~29 .lut_mask = 16'h0070;
defparam \top|MUXReg1|out[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N2
cycloneive_lcell_comb \top|MUXReg1|out[6]~38 (
// Equation(s):
// \top|MUXReg1|out[6]~38_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[6]~8_combout ) # ((\top|MUXReg1|out[4]~29_combout  & \top|Registers|regis[4][6]~q )))) # (!\top|ImmGen|Mux20~0_combout  & (\top|MUXReg1|out[4]~29_combout  & 
// (\top|Registers|regis[4][6]~q )))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|MUXReg1|out[4]~29_combout ),
	.datac(\top|Registers|regis[4][6]~q ),
	.datad(\top|Add|Sol[6]~8_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[6]~38 .lut_mask = 16'hEAC0;
defparam \top|MUXReg1|out[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N4
cycloneive_lcell_comb \top|MUXReg1|out[6]~40 (
// Equation(s):
// \top|MUXReg1|out[6]~40_combout  = (\top|MUXReg1|out[6]~38_combout ) # ((\ROM|ROM~35_combout  & (!\ROM|ROM~18_combout  & \top|MUXReg1|out[6]~39_combout )))

	.dataa(\ROM|ROM~35_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\top|MUXReg1|out[6]~39_combout ),
	.datad(\top|MUXReg1|out[6]~38_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[6]~40 .lut_mask = 16'hFF20;
defparam \top|MUXReg1|out[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y38_N27
dffeas \top|Registers|regis[5][5] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[5]~46_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[5][5] .is_wysiwyg = "true";
defparam \top|Registers|regis[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y39_N31
dffeas \top|Registers|regis[4][5] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[5]~46_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][5] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N30
cycloneive_lcell_comb \top|Registers|Mux58~1 (
// Equation(s):
// \top|Registers|Mux58~1_combout  = (\ROM|ROM~14_combout  & ((\ROM|ROM~33_combout  & (\top|Registers|regis[5][5]~q )) # (!\ROM|ROM~33_combout  & ((\top|Registers|regis[4][5]~q ))))) # (!\ROM|ROM~14_combout  & (((\ROM|ROM~33_combout ))))

	.dataa(\top|Registers|regis[5][5]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[4][5]~q ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux58~1 .lut_mask = 16'hBBC0;
defparam \top|Registers|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y38_N19
dffeas \top|Registers|regis[2][5] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[5]~46_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][5] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y38_N17
dffeas \top|Registers|regis[1][5] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[5]~46_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][5] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N16
cycloneive_lcell_comb \top|Registers|Mux58~0 (
// Equation(s):
// \top|Registers|Mux58~0_combout  = (\ROM|ROM~29_combout  & ((\top|Registers|regis[3][5]~q ) # ((!\ROM|ROM~33_combout )))) # (!\ROM|ROM~29_combout  & (((\top|Registers|regis[1][5]~q  & \ROM|ROM~33_combout ))))

	.dataa(\top|Registers|regis[3][5]~q ),
	.datab(\ROM|ROM~29_combout ),
	.datac(\top|Registers|regis[1][5]~q ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux58~0 .lut_mask = 16'hB8CC;
defparam \top|Registers|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N18
cycloneive_lcell_comb \top|Registers|Mux58~2 (
// Equation(s):
// \top|Registers|Mux58~2_combout  = (\ROM|ROM~14_combout  & (\top|Registers|Mux58~1_combout )) # (!\ROM|ROM~14_combout  & (\top|Registers|Mux58~0_combout  & ((\top|Registers|Mux58~1_combout ) # (\top|Registers|regis[2][5]~q ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|Registers|Mux58~1_combout ),
	.datac(\top|Registers|regis[2][5]~q ),
	.datad(\top|Registers|Mux58~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux58~2 .lut_mask = 16'hDC88;
defparam \top|Registers|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N18
cycloneive_lcell_comb \top|MUXReg2|out[5]~88 (
// Equation(s):
// \top|MUXReg2|out[5]~88_combout  = (!\top|MUXReg2|out[4]~11_combout  & ((\top|MUXReg2|out[4]~35_combout ) # ((\top|conrtol|WideOr2~0_combout  & \top|Registers|Mux58~2_combout ))))

	.dataa(\top|MUXReg2|out[4]~35_combout ),
	.datab(\top|MUXReg2|out[4]~11_combout ),
	.datac(\top|conrtol|WideOr2~0_combout ),
	.datad(\top|Registers|Mux58~2_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[5]~88_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[5]~88 .lut_mask = 16'h3222;
defparam \top|MUXReg2|out[5]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N2
cycloneive_lcell_comb \top|ALU|Add0~135 (
// Equation(s):
// \top|ALU|Add0~135_combout  = \top|MUXReg2|out[5]~88_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\ROM|ROM~31_combout ),
	.datad(\top|MUXReg2|out[5]~88_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~135_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~135 .lut_mask = 16'h738C;
defparam \top|ALU|Add0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N22
cycloneive_lcell_comb \top|Registers|regis[3][4]~feeder (
// Equation(s):
// \top|Registers|regis[3][4]~feeder_combout  = \top|MUXRam|out[4]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[4]~47_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[3][4]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y39_N23
dffeas \top|Registers|regis[3][4] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][4] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y39_N17
dffeas \top|Registers|regis[7][4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[4]~47_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[7][4] .is_wysiwyg = "true";
defparam \top|Registers|regis[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N16
cycloneive_lcell_comb \top|MUXReg1|out[4]~34 (
// Equation(s):
// \top|MUXReg1|out[4]~34_combout  = (\ROM|ROM~34_combout  & ((\top|Registers|regis[7][4]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][4]~q ))

	.dataa(gnd),
	.datab(\top|Registers|regis[3][4]~q ),
	.datac(\top|Registers|regis[7][4]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[4]~34 .lut_mask = 16'hF0CC;
defparam \top|MUXReg1|out[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N10
cycloneive_lcell_comb \top|MUXReg1|out[4]~33 (
// Equation(s):
// \top|MUXReg1|out[4]~33_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[4]~4_combout ) # ((\top|Registers|regis[4][4]~q  & \top|MUXReg1|out[4]~29_combout )))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Registers|regis[4][4]~q  & 
// (\top|MUXReg1|out[4]~29_combout )))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|Registers|regis[4][4]~q ),
	.datac(\top|MUXReg1|out[4]~29_combout ),
	.datad(\top|Add|Sol[4]~4_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[4]~33 .lut_mask = 16'hEAC0;
defparam \top|MUXReg1|out[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N0
cycloneive_lcell_comb \top|MUXReg1|out[4]~35 (
// Equation(s):
// \top|MUXReg1|out[4]~35_combout  = (\top|MUXReg1|out[4]~33_combout ) # ((!\ROM|ROM~18_combout  & (\top|MUXReg1|out[4]~34_combout  & \ROM|ROM~35_combout )))

	.dataa(\ROM|ROM~18_combout ),
	.datab(\top|MUXReg1|out[4]~34_combout ),
	.datac(\ROM|ROM~35_combout ),
	.datad(\top|MUXReg1|out[4]~33_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[4]~35 .lut_mask = 16'hFF40;
defparam \top|MUXReg1|out[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N0
cycloneive_lcell_comb \top|MUXReg2|out[4]~13 (
// Equation(s):
// \top|MUXReg2|out[4]~13_combout  = (\ROM|ROM~31_combout  & ((\ROM|ROM~20_combout  & (\top|Registers|Mux59~0_combout )) # (!\ROM|ROM~20_combout  & ((!\ROM|ROM~18_combout ))))) # (!\ROM|ROM~31_combout  & (\top|Registers|Mux59~0_combout  & 
// ((\ROM|ROM~18_combout ))))

	.dataa(\top|Registers|Mux59~0_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~20_combout ),
	.datad(\ROM|ROM~18_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[4]~13 .lut_mask = 16'hA28C;
defparam \top|MUXReg2|out[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N2
cycloneive_lcell_comb \top|MUXReg2|out[4]~89 (
// Equation(s):
// \top|MUXReg2|out[4]~89_combout  = (!\top|MUXReg2|out[4]~13_combout  & ((\top|MUXReg2|out[4]~35_combout ) # ((\top|conrtol|WideOr2~0_combout  & \top|Registers|Mux59~4_combout ))))

	.dataa(\top|conrtol|WideOr2~0_combout ),
	.datab(\top|MUXReg2|out[4]~13_combout ),
	.datac(\top|MUXReg2|out[4]~35_combout ),
	.datad(\top|Registers|Mux59~4_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[4]~89 .lut_mask = 16'h3230;
defparam \top|MUXReg2|out[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N24
cycloneive_lcell_comb \top|ALU|Add0~136 (
// Equation(s):
// \top|ALU|Add0~136_combout  = \top|MUXReg2|out[4]~89_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|MUXReg2|out[4]~89_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~136_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~136 .lut_mask = 16'h4FB0;
defparam \top|ALU|Add0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N18
cycloneive_lcell_comb \top|MUXReg2|out[3]~91 (
// Equation(s):
// \top|MUXReg2|out[3]~91_combout  = (\ROM|ROM~31_combout  & ((\top|PC_a|aux [4]) # ((\top|PC_a|aux [2]) # (!\ROM|ROM~19_combout ))))

	.dataa(\top|PC_a|aux [4]),
	.datab(\top|PC_a|aux [2]),
	.datac(\ROM|ROM~19_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[3]~91_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[3]~91 .lut_mask = 16'hEF00;
defparam \top|MUXReg2|out[3]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N26
cycloneive_lcell_comb \top|ALU|Mux28~12 (
// Equation(s):
// \top|ALU|Mux28~12_combout  = (!\top|MUXReg2|out[4]~11_combout  & (\top|ALUControl|Mux2~0_combout  & (\top|ALUControl|Mux0~0_combout  & !\top|MUXReg2|out[3]~91_combout )))

	.dataa(\top|MUXReg2|out[4]~11_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|ALUControl|Mux0~0_combout ),
	.datad(\top|MUXReg2|out[3]~91_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux28~12 .lut_mask = 16'h0040;
defparam \top|ALU|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y39_N1
dffeas \top|Registers|regis[4][3] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[3]~39_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][3] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N28
cycloneive_lcell_comb \top|MUXReg1|out[3]~46 (
// Equation(s):
// \top|MUXReg1|out[3]~46_combout  = (\ROM|ROM~34_combout  & (\top|Registers|regis[4][3]~q )) # (!\ROM|ROM~34_combout  & ((\top|Registers|regis[3][3]~q )))

	.dataa(\top|Registers|regis[4][3]~q ),
	.datab(gnd),
	.datac(\top|Registers|regis[3][3]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[3]~46 .lut_mask = 16'hAAF0;
defparam \top|MUXReg1|out[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N18
cycloneive_lcell_comb \top|MUXReg1|out[3]~47 (
// Equation(s):
// \top|MUXReg1|out[3]~47_combout  = (\top|Add|Sol[3]~2_combout  & ((\top|ImmGen|Mux20~0_combout ) # ((\top|MUXReg1|out[3]~46_combout  & \top|MUXReg1|out[17]~1_combout )))) # (!\top|Add|Sol[3]~2_combout  & (\top|MUXReg1|out[3]~46_combout  & 
// (\top|MUXReg1|out[17]~1_combout )))

	.dataa(\top|Add|Sol[3]~2_combout ),
	.datab(\top|MUXReg1|out[3]~46_combout ),
	.datac(\top|MUXReg1|out[17]~1_combout ),
	.datad(\top|ImmGen|Mux20~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[3]~47 .lut_mask = 16'hEAC0;
defparam \top|MUXReg1|out[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N12
cycloneive_lcell_comb \top|ALU|res~1 (
// Equation(s):
// \top|ALU|res~1_combout  = (\top|MUXReg2|out[3]~12_combout  & \top|MUXReg1|out[3]~47_combout )

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXReg1|out[3]~47_combout ),
	.cin(gnd),
	.combout(\top|ALU|res~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|res~1 .lut_mask = 16'hAA00;
defparam \top|ALU|res~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N4
cycloneive_lcell_comb \top|ALU|Mux28~4 (
// Equation(s):
// \top|ALU|Mux28~4_combout  = (!\top|ALU|Mux28~1_combout  & ((\top|ALUControl|Mux0~0_combout ) # (!\top|ALU|Mux28~3_combout )))

	.dataa(gnd),
	.datab(\top|ALUControl|Mux0~0_combout ),
	.datac(\top|ALU|Mux28~1_combout ),
	.datad(\top|ALU|Mux28~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux28~4 .lut_mask = 16'h0C0F;
defparam \top|ALU|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N24
cycloneive_lcell_comb \top|ALU|Add0~70 (
// Equation(s):
// \top|ALU|Add0~70_combout  = ((\top|ALU|Add0~130_combout  $ (\top|MUXReg1|out[3]~47_combout  $ (!\top|ALU|Add0~69 )))) # (GND)
// \top|ALU|Add0~71  = CARRY((\top|ALU|Add0~130_combout  & ((\top|MUXReg1|out[3]~47_combout ) # (!\top|ALU|Add0~69 ))) # (!\top|ALU|Add0~130_combout  & (\top|MUXReg1|out[3]~47_combout  & !\top|ALU|Add0~69 )))

	.dataa(\top|ALU|Add0~130_combout ),
	.datab(\top|MUXReg1|out[3]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~69 ),
	.combout(\top|ALU|Add0~70_combout ),
	.cout(\top|ALU|Add0~71 ));
// synopsys translate_off
defparam \top|ALU|Add0~70 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N8
cycloneive_lcell_comb \top|ALU|Mux28~9 (
// Equation(s):
// \top|ALU|Mux28~9_combout  = (\top|ALU|Mux28~3_combout  & (\top|ALU|res~1_combout  & (\top|ALU|Mux28~4_combout ))) # (!\top|ALU|Mux28~3_combout  & (((\top|ALU|Add0~70_combout ) # (!\top|ALU|Mux28~4_combout ))))

	.dataa(\top|ALU|res~1_combout ),
	.datab(\top|ALU|Mux28~3_combout ),
	.datac(\top|ALU|Mux28~4_combout ),
	.datad(\top|ALU|Add0~70_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux28~9 .lut_mask = 16'hB383;
defparam \top|ALU|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y37_N27
dffeas \top|Registers|regis[4][30] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[30]~7_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][30] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y41_N31
dffeas \top|Registers|regis[2][30] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[30]~7_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][30] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N30
cycloneive_lcell_comb \top|MUXReg2|out[30]~80 (
// Equation(s):
// \top|MUXReg2|out[30]~80_combout  = (\top|Registers|regis[4][30]~q  & ((\ROM|ROM~14_combout ) # ((\top|Registers|regis[2][30]~q  & \top|Registers|Mux63~0_combout )))) # (!\top|Registers|regis[4][30]~q  & (((\top|Registers|regis[2][30]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\top|Registers|regis[4][30]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[2][30]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[30]~80_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[30]~80 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[30]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N5
dffeas \top|Registers|regis[1][30] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[30]~7_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][30] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N18
cycloneive_lcell_comb \top|MUXReg2|out[30]~81 (
// Equation(s):
// \top|MUXReg2|out[30]~81_combout  = (\ROM|ROM~23_combout  & ((\ROM|ROM~22_combout  & ((\top|Registers|regis[3][30]~q ))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][30]~q )))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][30]~q ))

	.dataa(\ROM|ROM~23_combout ),
	.datab(\top|Registers|regis[1][30]~q ),
	.datac(\top|Registers|regis[3][30]~q ),
	.datad(\ROM|ROM~22_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[30]~81_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[30]~81 .lut_mask = 16'hE4CC;
defparam \top|MUXReg2|out[30]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N20
cycloneive_lcell_comb \top|MUXReg2|out[30]~82 (
// Equation(s):
// \top|MUXReg2|out[30]~82_combout  = (\ROM|ROM~33_combout  & (((!\ROM|ROM~14_combout  & \top|MUXReg2|out[30]~81_combout )))) # (!\ROM|ROM~33_combout  & (\top|MUXReg2|out[30]~80_combout ))

	.dataa(\top|MUXReg2|out[30]~80_combout ),
	.datab(\ROM|ROM~33_combout ),
	.datac(\ROM|ROM~14_combout ),
	.datad(\top|MUXReg2|out[30]~81_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[30]~82_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[30]~82 .lut_mask = 16'h2E22;
defparam \top|MUXReg2|out[30]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N8
cycloneive_lcell_comb \top|MUXReg2|out[30]~83 (
// Equation(s):
// \top|MUXReg2|out[30]~83_combout  = (\top|MUXReg2|out[30]~82_combout  & ((\top|MUXReg2|out[11]~5_combout ) # ((!\top|conrtol|WideOr2~0_combout  & \top|ImmGen|Mux20~0_combout )))) # (!\top|MUXReg2|out[30]~82_combout  & (!\top|conrtol|WideOr2~0_combout  & 
// ((\top|ImmGen|Mux20~0_combout ))))

	.dataa(\top|MUXReg2|out[30]~82_combout ),
	.datab(\top|conrtol|WideOr2~0_combout ),
	.datac(\top|MUXReg2|out[11]~5_combout ),
	.datad(\top|ImmGen|Mux20~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[30]~83_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[30]~83 .lut_mask = 16'hB3A0;
defparam \top|MUXReg2|out[30]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N24
cycloneive_lcell_comb \top|MUXRam|out[30]~5 (
// Equation(s):
// \top|MUXRam|out[30]~5_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|MUXReg2|out[30]~83_combout  & !\top|conrtol|Decoder0~0_combout )) # (!\top|ALUControl|Mux2~0_combout  & ((\top|conrtol|Decoder0~0_combout )))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|MUXReg2|out[30]~83_combout ),
	.datac(gnd),
	.datad(\top|conrtol|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[30]~5 .lut_mask = 16'h5588;
defparam \top|MUXRam|out[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N16
cycloneive_lcell_comb \top|Add|Sol[25]~46 (
// Equation(s):
// \top|Add|Sol[25]~46_combout  = (\top|PC_a|aux [25] & (!\top|Add|Sol[24]~45 )) # (!\top|PC_a|aux [25] & ((\top|Add|Sol[24]~45 ) # (GND)))
// \top|Add|Sol[25]~47  = CARRY((!\top|Add|Sol[24]~45 ) # (!\top|PC_a|aux [25]))

	.dataa(gnd),
	.datab(\top|PC_a|aux [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[24]~45 ),
	.combout(\top|Add|Sol[25]~46_combout ),
	.cout(\top|Add|Sol[25]~47 ));
// synopsys translate_off
defparam \top|Add|Sol[25]~46 .lut_mask = 16'h3C3F;
defparam \top|Add|Sol[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N18
cycloneive_lcell_comb \top|AddSum|Sol[25]~50 (
// Equation(s):
// \top|AddSum|Sol[25]~50_combout  = (\top|PC_a|aux [25] & ((\top|ImmGen|Mux20~0_combout  & (\top|AddSum|Sol[24]~49  & VCC)) # (!\top|ImmGen|Mux20~0_combout  & (!\top|AddSum|Sol[24]~49 )))) # (!\top|PC_a|aux [25] & ((\top|ImmGen|Mux20~0_combout  & 
// (!\top|AddSum|Sol[24]~49 )) # (!\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[24]~49 ) # (GND)))))
// \top|AddSum|Sol[25]~51  = CARRY((\top|PC_a|aux [25] & (!\top|ImmGen|Mux20~0_combout  & !\top|AddSum|Sol[24]~49 )) # (!\top|PC_a|aux [25] & ((!\top|AddSum|Sol[24]~49 ) # (!\top|ImmGen|Mux20~0_combout ))))

	.dataa(\top|PC_a|aux [25]),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[24]~49 ),
	.combout(\top|AddSum|Sol[25]~50_combout ),
	.cout(\top|AddSum|Sol[25]~51 ));
// synopsys translate_off
defparam \top|AddSum|Sol[25]~50 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N26
cycloneive_lcell_comb \top|MUXAddSum|out[25]~16 (
// Equation(s):
// \top|MUXAddSum|out[25]~16_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[25]~50_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[25]~46_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|Add|Sol[25]~46_combout ),
	.datac(gnd),
	.datad(\top|AddSum|Sol[25]~50_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[25]~16 .lut_mask = 16'hEE44;
defparam \top|MUXAddSum|out[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N25
dffeas \top|PC_a|aux[25] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXAddSum|out[25]~16_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [25]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[25] .is_wysiwyg = "true";
defparam \top|PC_a|aux[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N20
cycloneive_lcell_comb \top|AddSum|Sol[26]~52 (
// Equation(s):
// \top|AddSum|Sol[26]~52_combout  = ((\top|PC_a|aux [26] $ (\top|ImmGen|Mux20~0_combout  $ (!\top|AddSum|Sol[25]~51 )))) # (GND)
// \top|AddSum|Sol[26]~53  = CARRY((\top|PC_a|aux [26] & ((\top|ImmGen|Mux20~0_combout ) # (!\top|AddSum|Sol[25]~51 ))) # (!\top|PC_a|aux [26] & (\top|ImmGen|Mux20~0_combout  & !\top|AddSum|Sol[25]~51 )))

	.dataa(\top|PC_a|aux [26]),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[25]~51 ),
	.combout(\top|AddSum|Sol[26]~52_combout ),
	.cout(\top|AddSum|Sol[26]~53 ));
// synopsys translate_off
defparam \top|AddSum|Sol[26]~52 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N18
cycloneive_lcell_comb \top|Add|Sol[26]~48 (
// Equation(s):
// \top|Add|Sol[26]~48_combout  = (\top|PC_a|aux [26] & (\top|Add|Sol[25]~47  $ (GND))) # (!\top|PC_a|aux [26] & (!\top|Add|Sol[25]~47  & VCC))
// \top|Add|Sol[26]~49  = CARRY((\top|PC_a|aux [26] & !\top|Add|Sol[25]~47 ))

	.dataa(\top|PC_a|aux [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[25]~47 ),
	.combout(\top|Add|Sol[26]~48_combout ),
	.cout(\top|Add|Sol[26]~49 ));
// synopsys translate_off
defparam \top|Add|Sol[26]~48 .lut_mask = 16'hA50A;
defparam \top|Add|Sol[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N22
cycloneive_lcell_comb \top|MUXAddSum|out[26]~15 (
// Equation(s):
// \top|MUXAddSum|out[26]~15_combout  = (\top|ImmGen|Mux20~0_combout  & (\top|AddSum|Sol[26]~52_combout )) # (!\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[26]~48_combout )))

	.dataa(\top|AddSum|Sol[26]~52_combout ),
	.datab(gnd),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|Add|Sol[26]~48_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[26]~15 .lut_mask = 16'hAFA0;
defparam \top|MUXAddSum|out[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N11
dffeas \top|PC_a|aux[26] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXAddSum|out[26]~15_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [26]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[26] .is_wysiwyg = "true";
defparam \top|PC_a|aux[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N22
cycloneive_lcell_comb \top|AddSum|Sol[27]~54 (
// Equation(s):
// \top|AddSum|Sol[27]~54_combout  = (\top|PC_a|aux [27] & ((\top|ImmGen|Mux20~0_combout  & (\top|AddSum|Sol[26]~53  & VCC)) # (!\top|ImmGen|Mux20~0_combout  & (!\top|AddSum|Sol[26]~53 )))) # (!\top|PC_a|aux [27] & ((\top|ImmGen|Mux20~0_combout  & 
// (!\top|AddSum|Sol[26]~53 )) # (!\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[26]~53 ) # (GND)))))
// \top|AddSum|Sol[27]~55  = CARRY((\top|PC_a|aux [27] & (!\top|ImmGen|Mux20~0_combout  & !\top|AddSum|Sol[26]~53 )) # (!\top|PC_a|aux [27] & ((!\top|AddSum|Sol[26]~53 ) # (!\top|ImmGen|Mux20~0_combout ))))

	.dataa(\top|PC_a|aux [27]),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[26]~53 ),
	.combout(\top|AddSum|Sol[27]~54_combout ),
	.cout(\top|AddSum|Sol[27]~55 ));
// synopsys translate_off
defparam \top|AddSum|Sol[27]~54 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N20
cycloneive_lcell_comb \top|Add|Sol[27]~50 (
// Equation(s):
// \top|Add|Sol[27]~50_combout  = (\top|PC_a|aux [27] & (!\top|Add|Sol[26]~49 )) # (!\top|PC_a|aux [27] & ((\top|Add|Sol[26]~49 ) # (GND)))
// \top|Add|Sol[27]~51  = CARRY((!\top|Add|Sol[26]~49 ) # (!\top|PC_a|aux [27]))

	.dataa(gnd),
	.datab(\top|PC_a|aux [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[26]~49 ),
	.combout(\top|Add|Sol[27]~50_combout ),
	.cout(\top|Add|Sol[27]~51 ));
// synopsys translate_off
defparam \top|Add|Sol[27]~50 .lut_mask = 16'h3C3F;
defparam \top|Add|Sol[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N18
cycloneive_lcell_comb \top|MUXAddSum|out[27]~14 (
// Equation(s):
// \top|MUXAddSum|out[27]~14_combout  = (\top|ImmGen|Mux20~0_combout  & (\top|AddSum|Sol[27]~54_combout )) # (!\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[27]~50_combout )))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|AddSum|Sol[27]~54_combout ),
	.datac(gnd),
	.datad(\top|Add|Sol[27]~50_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[27]~14_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[27]~14 .lut_mask = 16'hDD88;
defparam \top|MUXAddSum|out[27]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y36_N9
dffeas \top|PC_a|aux[27] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXAddSum|out[27]~14_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [27]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[27] .is_wysiwyg = "true";
defparam \top|PC_a|aux[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N24
cycloneive_lcell_comb \top|AddSum|Sol[28]~56 (
// Equation(s):
// \top|AddSum|Sol[28]~56_combout  = ((\top|PC_a|aux [28] $ (\top|ImmGen|Mux20~0_combout  $ (!\top|AddSum|Sol[27]~55 )))) # (GND)
// \top|AddSum|Sol[28]~57  = CARRY((\top|PC_a|aux [28] & ((\top|ImmGen|Mux20~0_combout ) # (!\top|AddSum|Sol[27]~55 ))) # (!\top|PC_a|aux [28] & (\top|ImmGen|Mux20~0_combout  & !\top|AddSum|Sol[27]~55 )))

	.dataa(\top|PC_a|aux [28]),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[27]~55 ),
	.combout(\top|AddSum|Sol[28]~56_combout ),
	.cout(\top|AddSum|Sol[28]~57 ));
// synopsys translate_off
defparam \top|AddSum|Sol[28]~56 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N22
cycloneive_lcell_comb \top|Add|Sol[28]~52 (
// Equation(s):
// \top|Add|Sol[28]~52_combout  = (\top|PC_a|aux [28] & (\top|Add|Sol[27]~51  $ (GND))) # (!\top|PC_a|aux [28] & (!\top|Add|Sol[27]~51  & VCC))
// \top|Add|Sol[28]~53  = CARRY((\top|PC_a|aux [28] & !\top|Add|Sol[27]~51 ))

	.dataa(\top|PC_a|aux [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[27]~51 ),
	.combout(\top|Add|Sol[28]~52_combout ),
	.cout(\top|Add|Sol[28]~53 ));
// synopsys translate_off
defparam \top|Add|Sol[28]~52 .lut_mask = 16'hA50A;
defparam \top|Add|Sol[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N10
cycloneive_lcell_comb \top|MUXAddSum|out[28]~13 (
// Equation(s):
// \top|MUXAddSum|out[28]~13_combout  = (\top|ImmGen|Mux20~0_combout  & (\top|AddSum|Sol[28]~56_combout )) # (!\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[28]~52_combout )))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(gnd),
	.datac(\top|AddSum|Sol[28]~56_combout ),
	.datad(\top|Add|Sol[28]~52_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[28]~13_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[28]~13 .lut_mask = 16'hF5A0;
defparam \top|MUXAddSum|out[28]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N11
dffeas \top|PC_a|aux[28] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[28]~13_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [28]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[28] .is_wysiwyg = "true";
defparam \top|PC_a|aux[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N24
cycloneive_lcell_comb \top|Add|Sol[29]~54 (
// Equation(s):
// \top|Add|Sol[29]~54_combout  = (\top|PC_a|aux [29] & (!\top|Add|Sol[28]~53 )) # (!\top|PC_a|aux [29] & ((\top|Add|Sol[28]~53 ) # (GND)))
// \top|Add|Sol[29]~55  = CARRY((!\top|Add|Sol[28]~53 ) # (!\top|PC_a|aux [29]))

	.dataa(\top|PC_a|aux [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[28]~53 ),
	.combout(\top|Add|Sol[29]~54_combout ),
	.cout(\top|Add|Sol[29]~55 ));
// synopsys translate_off
defparam \top|Add|Sol[29]~54 .lut_mask = 16'h5A5F;
defparam \top|Add|Sol[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N26
cycloneive_lcell_comb \top|AddSum|Sol[29]~58 (
// Equation(s):
// \top|AddSum|Sol[29]~58_combout  = (\top|PC_a|aux [29] & ((\top|ImmGen|Mux20~0_combout  & (\top|AddSum|Sol[28]~57  & VCC)) # (!\top|ImmGen|Mux20~0_combout  & (!\top|AddSum|Sol[28]~57 )))) # (!\top|PC_a|aux [29] & ((\top|ImmGen|Mux20~0_combout  & 
// (!\top|AddSum|Sol[28]~57 )) # (!\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[28]~57 ) # (GND)))))
// \top|AddSum|Sol[29]~59  = CARRY((\top|PC_a|aux [29] & (!\top|ImmGen|Mux20~0_combout  & !\top|AddSum|Sol[28]~57 )) # (!\top|PC_a|aux [29] & ((!\top|AddSum|Sol[28]~57 ) # (!\top|ImmGen|Mux20~0_combout ))))

	.dataa(\top|PC_a|aux [29]),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[28]~57 ),
	.combout(\top|AddSum|Sol[29]~58_combout ),
	.cout(\top|AddSum|Sol[29]~59 ));
// synopsys translate_off
defparam \top|AddSum|Sol[29]~58 .lut_mask = 16'h9617;
defparam \top|AddSum|Sol[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N8
cycloneive_lcell_comb \top|MUXAddSum|out[29]~12 (
// Equation(s):
// \top|MUXAddSum|out[29]~12_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[29]~58_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[29]~54_combout ))

	.dataa(gnd),
	.datab(\top|Add|Sol[29]~54_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|AddSum|Sol[29]~58_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[29]~12_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[29]~12 .lut_mask = 16'hFC0C;
defparam \top|MUXAddSum|out[29]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N9
dffeas \top|PC_a|aux[29] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[29]~12_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [29]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[29] .is_wysiwyg = "true";
defparam \top|PC_a|aux[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N28
cycloneive_lcell_comb \top|AddSum|Sol[30]~60 (
// Equation(s):
// \top|AddSum|Sol[30]~60_combout  = ((\top|PC_a|aux [30] $ (\top|ImmGen|Mux20~0_combout  $ (!\top|AddSum|Sol[29]~59 )))) # (GND)
// \top|AddSum|Sol[30]~61  = CARRY((\top|PC_a|aux [30] & ((\top|ImmGen|Mux20~0_combout ) # (!\top|AddSum|Sol[29]~59 ))) # (!\top|PC_a|aux [30] & (\top|ImmGen|Mux20~0_combout  & !\top|AddSum|Sol[29]~59 )))

	.dataa(\top|PC_a|aux [30]),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|AddSum|Sol[29]~59 ),
	.combout(\top|AddSum|Sol[30]~60_combout ),
	.cout(\top|AddSum|Sol[30]~61 ));
// synopsys translate_off
defparam \top|AddSum|Sol[30]~60 .lut_mask = 16'h698E;
defparam \top|AddSum|Sol[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N0
cycloneive_lcell_comb \top|MUXAddSum|out[30]~11 (
// Equation(s):
// \top|MUXAddSum|out[30]~11_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[30]~60_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[30]~56_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(gnd),
	.datac(\top|Add|Sol[30]~56_combout ),
	.datad(\top|AddSum|Sol[30]~60_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[30]~11_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[30]~11 .lut_mask = 16'hFA50;
defparam \top|MUXAddSum|out[30]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N1
dffeas \top|PC_a|aux[30] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[30]~11_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [30]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[30] .is_wysiwyg = "true";
defparam \top|PC_a|aux[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N26
cycloneive_lcell_comb \top|Add|Sol[30]~56 (
// Equation(s):
// \top|Add|Sol[30]~56_combout  = (\top|PC_a|aux [30] & (\top|Add|Sol[29]~55  $ (GND))) # (!\top|PC_a|aux [30] & (!\top|Add|Sol[29]~55  & VCC))
// \top|Add|Sol[30]~57  = CARRY((\top|PC_a|aux [30] & !\top|Add|Sol[29]~55 ))

	.dataa(gnd),
	.datab(\top|PC_a|aux [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|Add|Sol[29]~55 ),
	.combout(\top|Add|Sol[30]~56_combout ),
	.cout(\top|Add|Sol[30]~57 ));
// synopsys translate_off
defparam \top|Add|Sol[30]~56 .lut_mask = 16'hC30C;
defparam \top|Add|Sol[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N14
cycloneive_lcell_comb \top|MUXReg1|out[30]~4 (
// Equation(s):
// \top|MUXReg1|out[30]~4_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[30]~56_combout ) # ((\top|MUXReg1|out[17]~1_combout  & \top|MUXReg1|out[30]~3_combout )))) # (!\top|ImmGen|Mux20~0_combout  & (\top|MUXReg1|out[17]~1_combout  & 
// (\top|MUXReg1|out[30]~3_combout )))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|MUXReg1|out[17]~1_combout ),
	.datac(\top|MUXReg1|out[30]~3_combout ),
	.datad(\top|Add|Sol[30]~56_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[30]~4 .lut_mask = 16'hEAC0;
defparam \top|MUXReg1|out[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N28
cycloneive_lcell_comb \top|ALU|Add0~138 (
// Equation(s):
// \top|ALU|Add0~138_combout  = \top|MUXReg2|out[30]~83_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|MUXReg2|out[30]~83_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~138_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~138 .lut_mask = 16'h4FB0;
defparam \top|ALU|Add0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y38_N29
dffeas \top|Registers|regis[2][29] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[29]~13_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][29] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N28
cycloneive_lcell_comb \top|MUXReg2|out[29]~84 (
// Equation(s):
// \top|MUXReg2|out[29]~84_combout  = (\ROM|ROM~14_combout  & ((\top|Registers|regis[4][29]~q ) # ((\top|Registers|regis[2][29]~q  & \top|Registers|Mux63~0_combout )))) # (!\ROM|ROM~14_combout  & (((\top|Registers|regis[2][29]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|Registers|regis[4][29]~q ),
	.datac(\top|Registers|regis[2][29]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[29]~84_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[29]~84 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[29]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N31
dffeas \top|Registers|regis[1][29] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[29]~13_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][29] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y41_N21
dffeas \top|Registers|regis[3][29] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[29]~13_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][29] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N20
cycloneive_lcell_comb \top|MUXReg2|out[29]~85 (
// Equation(s):
// \top|MUXReg2|out[29]~85_combout  = (\ROM|ROM~23_combout  & ((\ROM|ROM~22_combout  & ((\top|Registers|regis[3][29]~q ))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][29]~q )))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][29]~q ))

	.dataa(\ROM|ROM~23_combout ),
	.datab(\top|Registers|regis[1][29]~q ),
	.datac(\top|Registers|regis[3][29]~q ),
	.datad(\ROM|ROM~22_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[29]~85_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[29]~85 .lut_mask = 16'hE4CC;
defparam \top|MUXReg2|out[29]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N30
cycloneive_lcell_comb \top|MUXReg2|out[29]~86 (
// Equation(s):
// \top|MUXReg2|out[29]~86_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & ((\top|MUXReg2|out[29]~85_combout )))) # (!\ROM|ROM~33_combout  & (((\top|MUXReg2|out[29]~84_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|MUXReg2|out[29]~84_combout ),
	.datac(\ROM|ROM~33_combout ),
	.datad(\top|MUXReg2|out[29]~85_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[29]~86_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[29]~86 .lut_mask = 16'h5C0C;
defparam \top|MUXReg2|out[29]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N16
cycloneive_lcell_comb \top|MUXReg2|out[29]~87 (
// Equation(s):
// \top|MUXReg2|out[29]~87_combout  = (\top|ImmGen|Mux20~0_combout  & (((\top|MUXReg2|out[29]~86_combout  & \top|MUXReg2|out[11]~5_combout )) # (!\top|conrtol|WideOr2~0_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (((\top|MUXReg2|out[29]~86_combout  & 
// \top|MUXReg2|out[11]~5_combout ))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|conrtol|WideOr2~0_combout ),
	.datac(\top|MUXReg2|out[29]~86_combout ),
	.datad(\top|MUXReg2|out[11]~5_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[29]~87_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[29]~87 .lut_mask = 16'hF222;
defparam \top|MUXReg2|out[29]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N12
cycloneive_lcell_comb \top|MUXRam|out[29]~11 (
// Equation(s):
// \top|MUXRam|out[29]~11_combout  = (\top|conrtol|Decoder0~0_combout  & (!\top|ALUControl|Mux2~0_combout )) # (!\top|conrtol|Decoder0~0_combout  & (\top|ALUControl|Mux2~0_combout  & \top|MUXReg2|out[29]~87_combout ))

	.dataa(gnd),
	.datab(\top|conrtol|Decoder0~0_combout ),
	.datac(\top|ALUControl|Mux2~0_combout ),
	.datad(\top|MUXReg2|out[29]~87_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[29]~11_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[29]~11 .lut_mask = 16'h3C0C;
defparam \top|MUXRam|out[29]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N14
cycloneive_lcell_comb \top|ALU|Add0~139 (
// Equation(s):
// \top|ALU|Add0~139_combout  = \top|MUXReg2|out[29]~87_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\top|MUXReg2|out[29]~87_combout ),
	.datab(\ROM|ROM~20_combout ),
	.datac(\ROM|ROM~31_combout ),
	.datad(\ROM|ROM~18_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~139_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~139 .lut_mask = 16'h65AA;
defparam \top|ALU|Add0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N17
dffeas \top|Registers|regis[1][28] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[28]~16_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][28] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y36_N29
dffeas \top|Registers|regis[3][28] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[28]~16_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][28] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N28
cycloneive_lcell_comb \top|MUXReg2|out[28]~59 (
// Equation(s):
// \top|MUXReg2|out[28]~59_combout  = (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout  & ((\top|Registers|regis[3][28]~q ))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][28]~q )))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][28]~q ))

	.dataa(\top|Registers|regis[1][28]~q ),
	.datab(\ROM|ROM~22_combout ),
	.datac(\top|Registers|regis[3][28]~q ),
	.datad(\ROM|ROM~23_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[28]~59 .lut_mask = 16'hE2AA;
defparam \top|MUXReg2|out[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y41_N29
dffeas \top|Registers|regis[2][28] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[28]~16_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][28] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N28
cycloneive_lcell_comb \top|MUXReg2|out[28]~58 (
// Equation(s):
// \top|MUXReg2|out[28]~58_combout  = (\top|Registers|regis[4][28]~q  & ((\ROM|ROM~14_combout ) # ((\top|Registers|regis[2][28]~q  & \top|Registers|Mux63~0_combout )))) # (!\top|Registers|regis[4][28]~q  & (((\top|Registers|regis[2][28]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\top|Registers|regis[4][28]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[2][28]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[28]~58 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N26
cycloneive_lcell_comb \top|MUXReg2|out[28]~60 (
// Equation(s):
// \top|MUXReg2|out[28]~60_combout  = (\ROM|ROM~33_combout  & (\top|MUXReg2|out[28]~59_combout  & (!\ROM|ROM~14_combout ))) # (!\ROM|ROM~33_combout  & (((\top|MUXReg2|out[28]~58_combout ))))

	.dataa(\ROM|ROM~33_combout ),
	.datab(\top|MUXReg2|out[28]~59_combout ),
	.datac(\ROM|ROM~14_combout ),
	.datad(\top|MUXReg2|out[28]~58_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[28]~60_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[28]~60 .lut_mask = 16'h5D08;
defparam \top|MUXReg2|out[28]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N0
cycloneive_lcell_comb \top|MUXReg2|out[28]~61 (
// Equation(s):
// \top|MUXReg2|out[28]~61_combout  = (\top|conrtol|WideOr2~0_combout  & (((\top|MUXReg2|out[28]~60_combout  & \top|MUXReg2|out[11]~5_combout )))) # (!\top|conrtol|WideOr2~0_combout  & ((\top|ImmGen|Mux20~0_combout ) # ((\top|MUXReg2|out[28]~60_combout  & 
// \top|MUXReg2|out[11]~5_combout ))))

	.dataa(\top|conrtol|WideOr2~0_combout ),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|MUXReg2|out[28]~60_combout ),
	.datad(\top|MUXReg2|out[11]~5_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[28]~61_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[28]~61 .lut_mask = 16'hF444;
defparam \top|MUXReg2|out[28]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N4
cycloneive_lcell_comb \top|MUXRam|out[28]~14 (
// Equation(s):
// \top|MUXRam|out[28]~14_combout  = (\top|ALUControl|Mux2~0_combout  & (!\top|conrtol|Decoder0~0_combout  & \top|MUXReg2|out[28]~61_combout )) # (!\top|ALUControl|Mux2~0_combout  & (\top|conrtol|Decoder0~0_combout ))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|conrtol|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\top|MUXReg2|out[28]~61_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[28]~14_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[28]~14 .lut_mask = 16'h6644;
defparam \top|MUXRam|out[28]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N18
cycloneive_lcell_comb \top|ALU|Add0~140 (
// Equation(s):
// \top|ALU|Add0~140_combout  = \top|MUXReg2|out[28]~61_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\top|MUXReg2|out[28]~61_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\ROM|ROM~20_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~140_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~140 .lut_mask = 16'h6A66;
defparam \top|ALU|Add0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \DIN_SW[7]~input (
	.i(DIN_SW[7]),
	.ibar(gnd),
	.o(\DIN_SW[7]~input_o ));
// synopsys translate_off
defparam \DIN_SW[7]~input .bus_hold = "false";
defparam \DIN_SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N8
cycloneive_lcell_comb \top|ALU|Mux27~4 (
// Equation(s):
// \top|ALU|Mux27~4_combout  = (\top|MUXReg2|out[3]~12_combout ) # (\top|MUXReg2|out[4]~89_combout )

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXReg2|out[4]~89_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux27~4 .lut_mask = 16'hFFAA;
defparam \top|ALU|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N26
cycloneive_lcell_comb \top|Registers|regis[4][27]~feeder (
// Equation(s):
// \top|Registers|regis[4][27]~feeder_combout  = \top|MUXRam|out[27]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[27]~42_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[4][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][27]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[4][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y41_N27
dffeas \top|Registers|regis[4][27] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][27] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N26
cycloneive_lcell_comb \top|MUXReg1|out[27]~25 (
// Equation(s):
// \top|MUXReg1|out[27]~25_combout  = (\ROM|ROM~34_combout  & ((\top|Registers|regis[4][27]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][27]~q ))

	.dataa(\ROM|ROM~34_combout ),
	.datab(gnd),
	.datac(\top|Registers|regis[3][27]~q ),
	.datad(\top|Registers|regis[4][27]~q ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[27]~25 .lut_mask = 16'hFA50;
defparam \top|MUXReg1|out[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N20
cycloneive_lcell_comb \top|MUXReg1|out[27]~26 (
// Equation(s):
// \top|MUXReg1|out[27]~26_combout  = (\top|MUXReg1|out[27]~25_combout  & ((\top|MUXReg1|out[17]~1_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[27]~50_combout )))) # (!\top|MUXReg1|out[27]~25_combout  & (\top|ImmGen|Mux20~0_combout  & 
// (\top|Add|Sol[27]~50_combout )))

	.dataa(\top|MUXReg1|out[27]~25_combout ),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|Add|Sol[27]~50_combout ),
	.datad(\top|MUXReg1|out[17]~1_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[27]~26 .lut_mask = 16'hEAC0;
defparam \top|MUXReg1|out[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N20
cycloneive_lcell_comb \top|ALU|ShiftRight0~31 (
// Equation(s):
// \top|ALU|ShiftRight0~31_combout  = (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[28]~8_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[27]~26_combout )))))

	.dataa(\top|MUXReg2|out[1]~8_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|MUXReg1|out[28]~8_combout ),
	.datad(\top|MUXReg1|out[27]~26_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~31 .lut_mask = 16'h5140;
defparam \top|ALU|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y42_N23
dffeas \top|Registers|regis[1][26] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[26]~45_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][26] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N24
cycloneive_lcell_comb \top|MUXReg2|out[26]~67 (
// Equation(s):
// \top|MUXReg2|out[26]~67_combout  = (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout  & ((\top|Registers|regis[3][26]~q ))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][26]~q )))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][26]~q ))

	.dataa(\top|Registers|regis[1][26]~q ),
	.datab(\ROM|ROM~22_combout ),
	.datac(\top|Registers|regis[3][26]~q ),
	.datad(\ROM|ROM~23_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[26]~67_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[26]~67 .lut_mask = 16'hE2AA;
defparam \top|MUXReg2|out[26]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y41_N20
cycloneive_lcell_comb \top|Registers|regis[4][26]~feeder (
// Equation(s):
// \top|Registers|regis[4][26]~feeder_combout  = \top|MUXRam|out[26]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|MUXRam|out[26]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|Registers|regis[4][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][26]~feeder .lut_mask = 16'hF0F0;
defparam \top|Registers|regis[4][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y41_N21
dffeas \top|Registers|regis[4][26] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][26] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y41_N3
dffeas \top|Registers|regis[2][26] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[26]~45_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][26] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N2
cycloneive_lcell_comb \top|MUXReg2|out[26]~66 (
// Equation(s):
// \top|MUXReg2|out[26]~66_combout  = (\top|Registers|regis[4][26]~q  & ((\ROM|ROM~14_combout ) # ((\top|Registers|regis[2][26]~q  & \top|Registers|Mux63~0_combout )))) # (!\top|Registers|regis[4][26]~q  & (((\top|Registers|regis[2][26]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\top|Registers|regis[4][26]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[2][26]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[26]~66_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[26]~66 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[26]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N22
cycloneive_lcell_comb \top|MUXReg2|out[26]~68 (
// Equation(s):
// \top|MUXReg2|out[26]~68_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & (\top|MUXReg2|out[26]~67_combout ))) # (!\ROM|ROM~33_combout  & (((\top|MUXReg2|out[26]~66_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|MUXReg2|out[26]~67_combout ),
	.datac(\ROM|ROM~33_combout ),
	.datad(\top|MUXReg2|out[26]~66_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[26]~68_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[26]~68 .lut_mask = 16'h4F40;
defparam \top|MUXReg2|out[26]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N12
cycloneive_lcell_comb \top|MUXReg2|out[26]~69 (
// Equation(s):
// \top|MUXReg2|out[26]~69_combout  = (\top|conrtol|WideOr2~0_combout  & (((\top|MUXReg2|out[26]~68_combout  & \top|MUXReg2|out[11]~5_combout )))) # (!\top|conrtol|WideOr2~0_combout  & ((\top|ImmGen|Mux20~0_combout ) # ((\top|MUXReg2|out[26]~68_combout  & 
// \top|MUXReg2|out[11]~5_combout ))))

	.dataa(\top|conrtol|WideOr2~0_combout ),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|MUXReg2|out[26]~68_combout ),
	.datad(\top|MUXReg2|out[11]~5_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[26]~69_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[26]~69 .lut_mask = 16'hF444;
defparam \top|MUXReg2|out[26]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N9
dffeas \top|Registers|regis[3][31] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[31]~4_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][31] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N14
cycloneive_lcell_comb \top|MUXReg1|out[31]~0 (
// Equation(s):
// \top|MUXReg1|out[31]~0_combout  = (\ROM|ROM~34_combout  & ((\top|Registers|regis[4][31]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][31]~q ))

	.dataa(gnd),
	.datab(\top|Registers|regis[3][31]~q ),
	.datac(\top|Registers|regis[4][31]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[31]~0 .lut_mask = 16'hF0CC;
defparam \top|MUXReg1|out[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y38_N4
cycloneive_lcell_comb \top|ImmGen|OUT[31]~0 (
// Equation(s):
// \top|ImmGen|OUT[31]~0_combout  = (!\ROM|ROM~20_combout  & (\ROM|ROM~18_combout  & \ROM|ROM~31_combout ))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(gnd),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ImmGen|OUT[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ImmGen|OUT[31]~0 .lut_mask = 16'h4400;
defparam \top|ImmGen|OUT[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N30
cycloneive_lcell_comb \top|AddSum|Sol[31]~62 (
// Equation(s):
// \top|AddSum|Sol[31]~62_combout  = \top|PC_a|aux [31] $ (\top|AddSum|Sol[30]~61  $ (\top|ImmGen|OUT[31]~0_combout ))

	.dataa(\top|PC_a|aux [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|ImmGen|OUT[31]~0_combout ),
	.cin(\top|AddSum|Sol[30]~61 ),
	.combout(\top|AddSum|Sol[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \top|AddSum|Sol[31]~62 .lut_mask = 16'hA55A;
defparam \top|AddSum|Sol[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N24
cycloneive_lcell_comb \top|MUXAddSum|out[31]~10 (
// Equation(s):
// \top|MUXAddSum|out[31]~10_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|AddSum|Sol[31]~62_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Add|Sol[31]~58_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(gnd),
	.datac(\top|Add|Sol[31]~58_combout ),
	.datad(\top|AddSum|Sol[31]~62_combout ),
	.cin(gnd),
	.combout(\top|MUXAddSum|out[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXAddSum|out[31]~10 .lut_mask = 16'hFA50;
defparam \top|MUXAddSum|out[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N25
dffeas \top|PC_a|aux[31] (
	.clk(\CLK~input_o ),
	.d(\top|MUXAddSum|out[31]~10_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|PC_a|aux [31]),
	.prn(vcc));
// synopsys translate_off
defparam \top|PC_a|aux[31] .is_wysiwyg = "true";
defparam \top|PC_a|aux[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y36_N28
cycloneive_lcell_comb \top|Add|Sol[31]~58 (
// Equation(s):
// \top|Add|Sol[31]~58_combout  = \top|Add|Sol[30]~57  $ (\top|PC_a|aux [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|PC_a|aux [31]),
	.cin(\top|Add|Sol[30]~57 ),
	.combout(\top|Add|Sol[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \top|Add|Sol[31]~58 .lut_mask = 16'h0FF0;
defparam \top|Add|Sol[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N8
cycloneive_lcell_comb \top|MUXReg1|out[31]~2 (
// Equation(s):
// \top|MUXReg1|out[31]~2_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\top|MUXReg1|out[31]~0_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[31]~58_combout )))) # (!\top|MUXReg1|out[17]~1_combout  & (((\top|ImmGen|Mux20~0_combout  & 
// \top|Add|Sol[31]~58_combout ))))

	.dataa(\top|MUXReg1|out[17]~1_combout ),
	.datab(\top|MUXReg1|out[31]~0_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|Add|Sol[31]~58_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[31]~2 .lut_mask = 16'hF888;
defparam \top|MUXReg1|out[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N4
cycloneive_lcell_comb \top|ALU|ShiftRight0~6 (
// Equation(s):
// \top|ALU|ShiftRight0~6_combout  = (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[31]~2_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[30]~4_combout )))))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|MUXReg1|out[31]~2_combout ),
	.datad(\top|MUXReg1|out[30]~4_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~6 .lut_mask = 16'h3120;
defparam \top|ALU|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N20
cycloneive_lcell_comb \top|ALU|ShiftRight0~7 (
// Equation(s):
// \top|ALU|ShiftRight0~7_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[29]~6_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[28]~8_combout ))))

	.dataa(\top|MUXReg1|out[28]~8_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[29]~6_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~7 .lut_mask = 16'hE020;
defparam \top|ALU|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N28
cycloneive_lcell_comb \top|ALU|ShiftRight0~14 (
// Equation(s):
// \top|ALU|ShiftRight0~14_combout  = (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[27]~26_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[26]~28_combout ))))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|MUXReg1|out[26]~28_combout ),
	.datad(\top|MUXReg1|out[27]~26_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~14 .lut_mask = 16'h3210;
defparam \top|ALU|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N20
cycloneive_lcell_comb \top|ALU|ShiftRight0~114 (
// Equation(s):
// \top|ALU|ShiftRight0~114_combout  = (\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~6_combout )) # (!\top|MUXReg2|out[2]~6_combout  & (((\top|ALU|ShiftRight0~7_combout ) # (\top|ALU|ShiftRight0~14_combout ))))

	.dataa(\top|ALU|ShiftRight0~6_combout ),
	.datab(\top|ALU|ShiftRight0~7_combout ),
	.datac(\top|ALU|ShiftRight0~14_combout ),
	.datad(\top|MUXReg2|out[2]~6_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~114_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~114 .lut_mask = 16'hAAFC;
defparam \top|ALU|ShiftRight0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N22
cycloneive_lcell_comb \top|MUXRam|out[26]~43 (
// Equation(s):
// \top|MUXRam|out[26]~43_combout  = (!\top|MUXReg2|out[3]~12_combout  & (\top|ALU|Mux21~1_combout  & \top|ALU|ShiftRight0~114_combout ))

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(\top|ALU|Mux21~1_combout ),
	.datac(gnd),
	.datad(\top|ALU|ShiftRight0~114_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[26]~43_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[26]~43 .lut_mask = 16'h4400;
defparam \top|MUXRam|out[26]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N30
cycloneive_lcell_comb \top|ALU|Add0~142 (
// Equation(s):
// \top|ALU|Add0~142_combout  = \top|MUXReg2|out[26]~69_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|MUXReg2|out[26]~69_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~142_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~142 .lut_mask = 16'h4FB0;
defparam \top|ALU|Add0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N4
cycloneive_lcell_comb \top|ALU|Add0~115 (
// Equation(s):
// \top|ALU|Add0~115_combout  = ((\top|ALU|Add0~143_combout  $ (\top|MUXReg1|out[25]~14_combout  $ (!\top|ALU|Add0~114 )))) # (GND)
// \top|ALU|Add0~116  = CARRY((\top|ALU|Add0~143_combout  & ((\top|MUXReg1|out[25]~14_combout ) # (!\top|ALU|Add0~114 ))) # (!\top|ALU|Add0~143_combout  & (\top|MUXReg1|out[25]~14_combout  & !\top|ALU|Add0~114 )))

	.dataa(\top|ALU|Add0~143_combout ),
	.datab(\top|MUXReg1|out[25]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~114 ),
	.combout(\top|ALU|Add0~115_combout ),
	.cout(\top|ALU|Add0~116 ));
// synopsys translate_off
defparam \top|ALU|Add0~115 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N6
cycloneive_lcell_comb \top|ALU|Add0~117 (
// Equation(s):
// \top|ALU|Add0~117_combout  = (\top|MUXReg1|out[26]~28_combout  & ((\top|ALU|Add0~142_combout  & (\top|ALU|Add0~116  & VCC)) # (!\top|ALU|Add0~142_combout  & (!\top|ALU|Add0~116 )))) # (!\top|MUXReg1|out[26]~28_combout  & ((\top|ALU|Add0~142_combout  & 
// (!\top|ALU|Add0~116 )) # (!\top|ALU|Add0~142_combout  & ((\top|ALU|Add0~116 ) # (GND)))))
// \top|ALU|Add0~118  = CARRY((\top|MUXReg1|out[26]~28_combout  & (!\top|ALU|Add0~142_combout  & !\top|ALU|Add0~116 )) # (!\top|MUXReg1|out[26]~28_combout  & ((!\top|ALU|Add0~116 ) # (!\top|ALU|Add0~142_combout ))))

	.dataa(\top|MUXReg1|out[26]~28_combout ),
	.datab(\top|ALU|Add0~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~116 ),
	.combout(\top|ALU|Add0~117_combout ),
	.cout(\top|ALU|Add0~118 ));
// synopsys translate_off
defparam \top|ALU|Add0~117 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~117 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N2
cycloneive_lcell_comb \top|MUXRam|out[26]~44 (
// Equation(s):
// \top|MUXRam|out[26]~44_combout  = (\top|ALUControl|Mux0~0_combout  & ((\top|ALUControl|Mux2~0_combout ) # ((\top|MUXRam|out[26]~43_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (!\top|ALUControl|Mux2~0_combout  & ((\top|ALU|Add0~117_combout ))))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|MUXRam|out[26]~43_combout ),
	.datad(\top|ALU|Add0~117_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[26]~44_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[26]~44 .lut_mask = 16'hB9A8;
defparam \top|MUXRam|out[26]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N4
cycloneive_lcell_comb \top|MUXRam|out[26]~45 (
// Equation(s):
// \top|MUXRam|out[26]~45_combout  = (!\top|conrtol|Decoder0~0_combout  & (\top|MUXRam|out[26]~44_combout  & ((\top|MUXReg2|out[26]~69_combout ) # (!\top|ALUControl|Mux2~0_combout ))))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|MUXReg2|out[26]~69_combout ),
	.datad(\top|MUXRam|out[26]~44_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[26]~45_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[26]~45 .lut_mask = 16'h5100;
defparam \top|MUXRam|out[26]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N17
dffeas \top|Registers|regis[3][26] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[26]~45_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][26] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N16
cycloneive_lcell_comb \top|MUXReg1|out[26]~27 (
// Equation(s):
// \top|MUXReg1|out[26]~27_combout  = (\ROM|ROM~34_combout  & ((\top|Registers|regis[4][26]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][26]~q ))

	.dataa(\ROM|ROM~34_combout ),
	.datab(gnd),
	.datac(\top|Registers|regis[3][26]~q ),
	.datad(\top|Registers|regis[4][26]~q ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[26]~27 .lut_mask = 16'hFA50;
defparam \top|MUXReg1|out[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N30
cycloneive_lcell_comb \top|MUXReg1|out[26]~28 (
// Equation(s):
// \top|MUXReg1|out[26]~28_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\top|MUXReg1|out[26]~27_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[26]~48_combout )))) # (!\top|MUXReg1|out[17]~1_combout  & (\top|ImmGen|Mux20~0_combout  & 
// (\top|Add|Sol[26]~48_combout )))

	.dataa(\top|MUXReg1|out[17]~1_combout ),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|Add|Sol[26]~48_combout ),
	.datad(\top|MUXReg1|out[26]~27_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[26]~28 .lut_mask = 16'hEAC0;
defparam \top|MUXReg1|out[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N12
cycloneive_lcell_comb \top|ALU|ShiftRight0~36 (
// Equation(s):
// \top|ALU|ShiftRight0~36_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[26]~28_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[25]~14_combout )))) # (!\top|MUXReg2|out[1]~8_combout  & 
// (\top|MUXReg2|out[0]~7_combout ))

	.dataa(\top|MUXReg2|out[1]~8_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|MUXReg1|out[25]~14_combout ),
	.datad(\top|MUXReg1|out[26]~28_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~36 .lut_mask = 16'hEC64;
defparam \top|ALU|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N2
cycloneive_lcell_comb \top|ALU|ShiftRight0~37 (
// Equation(s):
// \top|ALU|ShiftRight0~37_combout  = (\top|MUXReg2|out[1]~8_combout  & (((\top|ALU|ShiftRight0~36_combout )))) # (!\top|MUXReg2|out[1]~8_combout  & ((\top|ALU|ShiftRight0~36_combout  & ((\top|MUXReg1|out[24]~16_combout ))) # 
// (!\top|ALU|ShiftRight0~36_combout  & (\top|MUXReg1|out[23]~10_combout ))))

	.dataa(\top|MUXReg2|out[1]~8_combout ),
	.datab(\top|MUXReg1|out[23]~10_combout ),
	.datac(\top|MUXReg1|out[24]~16_combout ),
	.datad(\top|ALU|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~37 .lut_mask = 16'hFA44;
defparam \top|ALU|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N28
cycloneive_lcell_comb \top|ALU|ShiftRight0~96 (
// Equation(s):
// \top|ALU|ShiftRight0~96_combout  = (\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~31_combout ) # ((\top|ALU|ShiftRight0~34_combout )))) # (!\top|MUXReg2|out[2]~6_combout  & (((\top|ALU|ShiftRight0~37_combout ))))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(\top|ALU|ShiftRight0~31_combout ),
	.datac(\top|ALU|ShiftRight0~34_combout ),
	.datad(\top|ALU|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~96 .lut_mask = 16'hFDA8;
defparam \top|ALU|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N14
cycloneive_lcell_comb \top|ALU|Mux24~0 (
// Equation(s):
// \top|ALU|Mux24~0_combout  = (\top|MUXReg2|out[3]~12_combout  & (!\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~30_combout ))) # (!\top|MUXReg2|out[3]~12_combout  & (((\top|ALU|ShiftRight0~96_combout ))))

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(\top|MUXReg2|out[2]~6_combout ),
	.datac(\top|ALU|ShiftRight0~30_combout ),
	.datad(\top|ALU|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux24~0 .lut_mask = 16'h7520;
defparam \top|ALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N6
cycloneive_lcell_comb \top|ALU|Mux27~5 (
// Equation(s):
// \top|ALU|Mux27~5_combout  = (\top|MUXReg2|out[4]~89_combout ) # ((!\top|MUXReg2|out[3]~12_combout  & \top|MUXReg2|out[2]~6_combout ))

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(\top|MUXReg2|out[4]~89_combout ),
	.datac(gnd),
	.datad(\top|MUXReg2|out[2]~6_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux27~5 .lut_mask = 16'hDDCC;
defparam \top|ALU|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N28
cycloneive_lcell_comb \top|MUXReg1|out[14]~56 (
// Equation(s):
// \top|MUXReg1|out[14]~56_combout  = (\ROM|ROM~17_combout  & (\ROM|ROM~27_combout  & (\ROM|ROM~31_combout  & \top|Add|Sol[14]~24_combout )))

	.dataa(\ROM|ROM~17_combout ),
	.datab(\ROM|ROM~27_combout ),
	.datac(\ROM|ROM~31_combout ),
	.datad(\top|Add|Sol[14]~24_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[14]~56_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[14]~56 .lut_mask = 16'h8000;
defparam \top|MUXReg1|out[14]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y40_N11
dffeas \top|Registers|regis[1][14] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[14]~61_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][14] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N12
cycloneive_lcell_comb \top|Registers|Mux49~1 (
// Equation(s):
// \top|Registers|Mux49~1_combout  = (\ROM|ROM~23_combout  & ((\ROM|ROM~22_combout  & ((\top|Registers|regis[3][14]~q ))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][14]~q )))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][14]~q ))

	.dataa(\ROM|ROM~23_combout ),
	.datab(\top|Registers|regis[1][14]~q ),
	.datac(\top|Registers|regis[3][14]~q ),
	.datad(\ROM|ROM~22_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux49~1 .lut_mask = 16'hE4CC;
defparam \top|Registers|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y38_N19
dffeas \top|Registers|regis[4][14] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[14]~61_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][14] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y38_N25
dffeas \top|Registers|regis[2][14] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[14]~61_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][14] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N24
cycloneive_lcell_comb \top|Registers|Mux49~0 (
// Equation(s):
// \top|Registers|Mux49~0_combout  = (\ROM|ROM~14_combout  & ((\top|Registers|regis[4][14]~q ) # ((\top|Registers|regis[2][14]~q  & \top|Registers|Mux63~0_combout )))) # (!\ROM|ROM~14_combout  & (((\top|Registers|regis[2][14]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|Registers|regis[4][14]~q ),
	.datac(\top|Registers|regis[2][14]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux49~0 .lut_mask = 16'hF888;
defparam \top|Registers|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N2
cycloneive_lcell_comb \top|Registers|Mux49~2 (
// Equation(s):
// \top|Registers|Mux49~2_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & (\top|Registers|Mux49~1_combout ))) # (!\ROM|ROM~33_combout  & (((\top|Registers|Mux49~0_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\ROM|ROM~33_combout ),
	.datac(\top|Registers|Mux49~1_combout ),
	.datad(\top|Registers|Mux49~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux49~2 .lut_mask = 16'h7340;
defparam \top|Registers|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N12
cycloneive_lcell_comb \top|MUXReg2|out[14]~31 (
// Equation(s):
// \top|MUXReg2|out[14]~31_combout  = (\top|ImmGen|Mux20~0_combout  & (((\top|MUXReg2|out[11]~5_combout  & \top|Registers|Mux49~2_combout )) # (!\top|conrtol|WideOr2~0_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|MUXReg2|out[11]~5_combout  & 
// ((\top|Registers|Mux49~2_combout ))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|MUXReg2|out[11]~5_combout ),
	.datac(\top|conrtol|WideOr2~0_combout ),
	.datad(\top|Registers|Mux49~2_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[14]~31 .lut_mask = 16'hCE0A;
defparam \top|MUXReg2|out[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \DIN_SW[15]~input (
	.i(DIN_SW[15]),
	.ibar(gnd),
	.o(\DIN_SW[15]~input_o ));
// synopsys translate_off
defparam \DIN_SW[15]~input .bus_hold = "false";
defparam \DIN_SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N10
cycloneive_lcell_comb \top|MUXRam|out[11]~55 (
// Equation(s):
// \top|MUXRam|out[11]~55_combout  = (\top|ALU|Mux28~5_combout  & ((\top|conrtol|WideOr2~0_combout  & ((!\top|Registers|Mux59~0_combout ))) # (!\top|conrtol|WideOr2~0_combout  & (\top|ImmGen|Mux20~0_combout ))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|ALU|Mux28~5_combout ),
	.datac(\top|Registers|Mux59~0_combout ),
	.datad(\top|conrtol|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[11]~55 .lut_mask = 16'h0C88;
defparam \top|MUXRam|out[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N24
cycloneive_lcell_comb \top|ALU|Mux21~0 (
// Equation(s):
// \top|ALU|Mux21~0_combout  = ((\top|ALU|ShiftLeft0~8_combout ) # (\top|MUXReg2|out[4]~89_combout )) # (!\top|ALUControl|Mux0~0_combout )

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftLeft0~8_combout ),
	.datad(\top|MUXReg2|out[4]~89_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux21~0 .lut_mask = 16'hFFF5;
defparam \top|ALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N5
dffeas \top|Registers|regis[3][20] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[20]~36_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][20] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y42_N17
dffeas \top|Registers|regis[1][20] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[20]~36_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][20] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N14
cycloneive_lcell_comb \top|MUXReg2|out[20]~20 (
// Equation(s):
// \top|MUXReg2|out[20]~20_combout  = (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout  & (\top|Registers|regis[3][20]~q )) # (!\ROM|ROM~23_combout  & ((\top|Registers|regis[1][20]~q ))))) # (!\ROM|ROM~22_combout  & (((\top|Registers|regis[1][20]~q ))))

	.dataa(\top|Registers|regis[3][20]~q ),
	.datab(\top|Registers|regis[1][20]~q ),
	.datac(\ROM|ROM~22_combout ),
	.datad(\ROM|ROM~23_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[20]~20 .lut_mask = 16'hACCC;
defparam \top|MUXReg2|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y41_N17
dffeas \top|Registers|regis[2][20] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[20]~36_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][20] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N16
cycloneive_lcell_comb \top|MUXReg2|out[20]~19 (
// Equation(s):
// \top|MUXReg2|out[20]~19_combout  = (\ROM|ROM~14_combout  & ((\top|Registers|regis[4][20]~q ) # ((\top|Registers|regis[2][20]~q  & \top|Registers|Mux63~0_combout )))) # (!\ROM|ROM~14_combout  & (((\top|Registers|regis[2][20]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|Registers|regis[4][20]~q ),
	.datac(\top|Registers|regis[2][20]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[20]~19 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N10
cycloneive_lcell_comb \top|MUXReg2|out[20]~21 (
// Equation(s):
// \top|MUXReg2|out[20]~21_combout  = (\ROM|ROM~33_combout  & (\top|MUXReg2|out[20]~20_combout  & ((!\ROM|ROM~14_combout )))) # (!\ROM|ROM~33_combout  & (((\top|MUXReg2|out[20]~19_combout ))))

	.dataa(\top|MUXReg2|out[20]~20_combout ),
	.datab(\ROM|ROM~33_combout ),
	.datac(\top|MUXReg2|out[20]~19_combout ),
	.datad(\ROM|ROM~14_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[20]~21 .lut_mask = 16'h30B8;
defparam \top|MUXReg2|out[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N20
cycloneive_lcell_comb \top|MUXReg2|out[20]~22 (
// Equation(s):
// \top|MUXReg2|out[20]~22_combout  = (\top|ImmGen|Mux20~0_combout  & (((\top|MUXReg2|out[11]~5_combout  & \top|MUXReg2|out[20]~21_combout )) # (!\top|conrtol|WideOr2~0_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (\top|MUXReg2|out[11]~5_combout  & 
// ((\top|MUXReg2|out[20]~21_combout ))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|MUXReg2|out[11]~5_combout ),
	.datac(\top|conrtol|WideOr2~0_combout ),
	.datad(\top|MUXReg2|out[20]~21_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[20]~22 .lut_mask = 16'hCE0A;
defparam \top|MUXReg2|out[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N16
cycloneive_lcell_comb \top|MUXRam|out[20]~34 (
// Equation(s):
// \top|MUXRam|out[20]~34_combout  = (\top|conrtol|Decoder0~0_combout  & (!\top|ALUControl|Mux2~0_combout )) # (!\top|conrtol|Decoder0~0_combout  & (\top|ALUControl|Mux2~0_combout  & \top|MUXReg2|out[20]~22_combout ))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(gnd),
	.datad(\top|MUXReg2|out[20]~22_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[20]~34_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[20]~34 .lut_mask = 16'h6622;
defparam \top|MUXRam|out[20]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N0
cycloneive_lcell_comb \top|ALU|Add0~148 (
// Equation(s):
// \top|ALU|Add0~148_combout  = \top|MUXReg2|out[20]~22_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\top|MUXReg2|out[20]~22_combout ),
	.datac(\ROM|ROM~31_combout ),
	.datad(\ROM|ROM~18_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~148_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~148 .lut_mask = 16'h63CC;
defparam \top|ALU|Add0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y39_N9
dffeas \top|Registers|regis[4][19] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[19]~33_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][19] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y38_N27
dffeas \top|Registers|regis[2][19] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[19]~33_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][19] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N26
cycloneive_lcell_comb \top|MUXReg2|out[19]~23 (
// Equation(s):
// \top|MUXReg2|out[19]~23_combout  = (\top|Registers|regis[4][19]~q  & ((\ROM|ROM~14_combout ) # ((\top|Registers|regis[2][19]~q  & \top|Registers|Mux63~0_combout )))) # (!\top|Registers|regis[4][19]~q  & (((\top|Registers|regis[2][19]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\top|Registers|regis[4][19]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[2][19]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[19]~23 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y38_N19
dffeas \top|Registers|regis[1][19] (
	.clk(\CLK~input_o ),
	.d(\top|MUXRam|out[19]~33_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][19] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N28
cycloneive_lcell_comb \top|MUXReg2|out[19]~24 (
// Equation(s):
// \top|MUXReg2|out[19]~24_combout  = (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout  & (\top|Registers|regis[3][19]~q )) # (!\ROM|ROM~23_combout  & ((\top|Registers|regis[1][19]~q ))))) # (!\ROM|ROM~22_combout  & (((\top|Registers|regis[1][19]~q ))))

	.dataa(\ROM|ROM~22_combout ),
	.datab(\top|Registers|regis[3][19]~q ),
	.datac(\ROM|ROM~23_combout ),
	.datad(\top|Registers|regis[1][19]~q ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[19]~24 .lut_mask = 16'hDF80;
defparam \top|MUXReg2|out[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N8
cycloneive_lcell_comb \top|MUXReg2|out[19]~25 (
// Equation(s):
// \top|MUXReg2|out[19]~25_combout  = (\ROM|ROM~33_combout  & (((!\ROM|ROM~14_combout  & \top|MUXReg2|out[19]~24_combout )))) # (!\ROM|ROM~33_combout  & (\top|MUXReg2|out[19]~23_combout ))

	.dataa(\top|MUXReg2|out[19]~23_combout ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\ROM|ROM~33_combout ),
	.datad(\top|MUXReg2|out[19]~24_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[19]~25_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[19]~25 .lut_mask = 16'h3A0A;
defparam \top|MUXReg2|out[19]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N6
cycloneive_lcell_comb \top|MUXReg2|out[19]~26 (
// Equation(s):
// \top|MUXReg2|out[19]~26_combout  = (\top|ImmGen|Mux20~0_combout  & (((\top|MUXReg2|out[19]~25_combout  & \top|MUXReg2|out[11]~5_combout )) # (!\top|conrtol|WideOr2~0_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (((\top|MUXReg2|out[19]~25_combout  & 
// \top|MUXReg2|out[11]~5_combout ))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|conrtol|WideOr2~0_combout ),
	.datac(\top|MUXReg2|out[19]~25_combout ),
	.datad(\top|MUXReg2|out[11]~5_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[19]~26_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[19]~26 .lut_mask = 16'hF222;
defparam \top|MUXReg2|out[19]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y41_N7
dffeas \top|Registers|regis[2][21] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[21]~31_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][21] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N6
cycloneive_lcell_comb \top|MUXReg2|out[21]~54 (
// Equation(s):
// \top|MUXReg2|out[21]~54_combout  = (\top|Registers|regis[4][21]~q  & ((\ROM|ROM~14_combout ) # ((\top|Registers|regis[2][21]~q  & \top|Registers|Mux63~0_combout )))) # (!\top|Registers|regis[4][21]~q  & (((\top|Registers|regis[2][21]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\top|Registers|regis[4][21]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[2][21]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[21]~54_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[21]~54 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[21]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N19
dffeas \top|Registers|regis[1][21] (
	.clk(\CLK~input_o ),
	.d(\top|MUXRam|out[21]~31_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][21] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N12
cycloneive_lcell_comb \top|Registers|regis[3][21]~feeder (
// Equation(s):
// \top|Registers|regis[3][21]~feeder_combout  = \top|MUXRam|out[21]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[21]~31_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[3][21]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y39_N13
dffeas \top|Registers|regis[3][21] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][21] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N8
cycloneive_lcell_comb \top|MUXReg2|out[21]~55 (
// Equation(s):
// \top|MUXReg2|out[21]~55_combout  = (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout  & ((\top|Registers|regis[3][21]~q ))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][21]~q )))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][21]~q ))

	.dataa(\ROM|ROM~22_combout ),
	.datab(\top|Registers|regis[1][21]~q ),
	.datac(\top|Registers|regis[3][21]~q ),
	.datad(\ROM|ROM~23_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[21]~55_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[21]~55 .lut_mask = 16'hE4CC;
defparam \top|MUXReg2|out[21]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N2
cycloneive_lcell_comb \top|MUXReg2|out[21]~56 (
// Equation(s):
// \top|MUXReg2|out[21]~56_combout  = (\ROM|ROM~33_combout  & (((\top|MUXReg2|out[21]~55_combout  & !\ROM|ROM~14_combout )))) # (!\ROM|ROM~33_combout  & (\top|MUXReg2|out[21]~54_combout ))

	.dataa(\top|MUXReg2|out[21]~54_combout ),
	.datab(\top|MUXReg2|out[21]~55_combout ),
	.datac(\ROM|ROM~14_combout ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[21]~56_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[21]~56 .lut_mask = 16'h0CAA;
defparam \top|MUXReg2|out[21]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N0
cycloneive_lcell_comb \top|MUXReg2|out[21]~57 (
// Equation(s):
// \top|MUXReg2|out[21]~57_combout  = (\top|MUXReg2|out[11]~5_combout  & ((\top|MUXReg2|out[21]~56_combout ) # ((!\top|conrtol|WideOr2~0_combout  & \top|ImmGen|Mux20~0_combout )))) # (!\top|MUXReg2|out[11]~5_combout  & (!\top|conrtol|WideOr2~0_combout  & 
// (\top|ImmGen|Mux20~0_combout )))

	.dataa(\top|MUXReg2|out[11]~5_combout ),
	.datab(\top|conrtol|WideOr2~0_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|MUXReg2|out[21]~56_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[21]~57_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[21]~57 .lut_mask = 16'hBA30;
defparam \top|MUXReg2|out[21]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N30
cycloneive_lcell_comb \top|MUXRam|out[21]~29 (
// Equation(s):
// \top|MUXRam|out[21]~29_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|MUXReg2|out[21]~57_combout  & !\top|conrtol|Decoder0~0_combout )) # (!\top|ALUControl|Mux2~0_combout  & ((\top|conrtol|Decoder0~0_combout )))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|MUXReg2|out[21]~57_combout ),
	.datac(gnd),
	.datad(\top|conrtol|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[21]~29 .lut_mask = 16'h5588;
defparam \top|MUXRam|out[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N10
cycloneive_lcell_comb \top|ALU|Add0~147 (
// Equation(s):
// \top|ALU|Add0~147_combout  = \top|MUXReg2|out[21]~57_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\top|MUXReg2|out[21]~57_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~147_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~147 .lut_mask = 16'h783C;
defparam \top|ALU|Add0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N26
cycloneive_lcell_comb \top|ALU|Add0~105 (
// Equation(s):
// \top|ALU|Add0~105_combout  = (\top|MUXReg1|out[20]~22_combout  & ((\top|ALU|Add0~148_combout  & (\top|ALU|Add0~104  & VCC)) # (!\top|ALU|Add0~148_combout  & (!\top|ALU|Add0~104 )))) # (!\top|MUXReg1|out[20]~22_combout  & ((\top|ALU|Add0~148_combout  & 
// (!\top|ALU|Add0~104 )) # (!\top|ALU|Add0~148_combout  & ((\top|ALU|Add0~104 ) # (GND)))))
// \top|ALU|Add0~106  = CARRY((\top|MUXReg1|out[20]~22_combout  & (!\top|ALU|Add0~148_combout  & !\top|ALU|Add0~104 )) # (!\top|MUXReg1|out[20]~22_combout  & ((!\top|ALU|Add0~104 ) # (!\top|ALU|Add0~148_combout ))))

	.dataa(\top|MUXReg1|out[20]~22_combout ),
	.datab(\top|ALU|Add0~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~104 ),
	.combout(\top|ALU|Add0~105_combout ),
	.cout(\top|ALU|Add0~106 ));
// synopsys translate_off
defparam \top|ALU|Add0~105 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N28
cycloneive_lcell_comb \top|ALU|Add0~107 (
// Equation(s):
// \top|ALU|Add0~107_combout  = ((\top|MUXReg1|out[21]~18_combout  $ (\top|ALU|Add0~147_combout  $ (!\top|ALU|Add0~106 )))) # (GND)
// \top|ALU|Add0~108  = CARRY((\top|MUXReg1|out[21]~18_combout  & ((\top|ALU|Add0~147_combout ) # (!\top|ALU|Add0~106 ))) # (!\top|MUXReg1|out[21]~18_combout  & (\top|ALU|Add0~147_combout  & !\top|ALU|Add0~106 )))

	.dataa(\top|MUXReg1|out[21]~18_combout ),
	.datab(\top|ALU|Add0~147_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~106 ),
	.combout(\top|ALU|Add0~107_combout ),
	.cout(\top|ALU|Add0~108 ));
// synopsys translate_off
defparam \top|ALU|Add0~107 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N6
cycloneive_lcell_comb \top|ALU|ShiftRight0~63 (
// Equation(s):
// \top|ALU|ShiftRight0~63_combout  = (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[30]~4_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[29]~6_combout ))))

	.dataa(\top|MUXReg1|out[29]~6_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[30]~4_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~63 .lut_mask = 16'h0E02;
defparam \top|ALU|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N24
cycloneive_lcell_comb \top|ALU|ShiftRight0~89 (
// Equation(s):
// \top|ALU|ShiftRight0~89_combout  = (\top|ALU|ShiftRight0~63_combout ) # ((!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg2|out[1]~8_combout  & \top|MUXReg1|out[31]~2_combout )))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|MUXReg1|out[31]~2_combout ),
	.datad(\top|ALU|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~89 .lut_mask = 16'hFF40;
defparam \top|ALU|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N2
cycloneive_lcell_comb \top|ALU|ShiftRight0~62 (
// Equation(s):
// \top|ALU|ShiftRight0~62_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[28]~8_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[27]~26_combout )))))

	.dataa(\top|MUXReg1|out[28]~8_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[27]~26_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~62 .lut_mask = 16'hB080;
defparam \top|ALU|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N12
cycloneive_lcell_comb \top|ALU|ShiftRight0~51 (
// Equation(s):
// \top|ALU|ShiftRight0~51_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[24]~16_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[23]~10_combout ))))) # (!\top|MUXReg2|out[1]~8_combout  & 
// (((\top|MUXReg2|out[0]~7_combout ))))

	.dataa(\top|MUXReg1|out[24]~16_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|MUXReg2|out[0]~7_combout ),
	.datad(\top|MUXReg1|out[23]~10_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~51 .lut_mask = 16'hBCB0;
defparam \top|ALU|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N30
cycloneive_lcell_comb \top|ALU|ShiftRight0~52 (
// Equation(s):
// \top|ALU|ShiftRight0~52_combout  = (\top|MUXReg2|out[1]~8_combout  & (((\top|ALU|ShiftRight0~51_combout )))) # (!\top|MUXReg2|out[1]~8_combout  & ((\top|ALU|ShiftRight0~51_combout  & (\top|MUXReg1|out[22]~12_combout )) # (!\top|ALU|ShiftRight0~51_combout  
// & ((\top|MUXReg1|out[21]~18_combout )))))

	.dataa(\top|MUXReg1|out[22]~12_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|MUXReg1|out[21]~18_combout ),
	.datad(\top|ALU|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~52 .lut_mask = 16'hEE30;
defparam \top|ALU|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N24
cycloneive_lcell_comb \top|ALU|ShiftRight0~61 (
// Equation(s):
// \top|ALU|ShiftRight0~61_combout  = (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[26]~28_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[25]~14_combout ))))

	.dataa(\top|MUXReg1|out[25]~14_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[26]~28_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~61 .lut_mask = 16'h0E02;
defparam \top|ALU|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N10
cycloneive_lcell_comb \top|ALU|ShiftRight0~88 (
// Equation(s):
// \top|ALU|ShiftRight0~88_combout  = (\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~62_combout ) # ((\top|ALU|ShiftRight0~61_combout )))) # (!\top|MUXReg2|out[2]~6_combout  & (((\top|ALU|ShiftRight0~52_combout ))))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(\top|ALU|ShiftRight0~62_combout ),
	.datac(\top|ALU|ShiftRight0~52_combout ),
	.datad(\top|ALU|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~88 .lut_mask = 16'hFAD8;
defparam \top|ALU|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N16
cycloneive_lcell_comb \top|ALU|ShiftRight0~113 (
// Equation(s):
// \top|ALU|ShiftRight0~113_combout  = (\top|MUXReg2|out[3]~12_combout  & (!\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~89_combout ))) # (!\top|MUXReg2|out[3]~12_combout  & (((\top|ALU|ShiftRight0~88_combout ))))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(\top|ALU|ShiftRight0~89_combout ),
	.datac(\top|MUXReg2|out[3]~12_combout ),
	.datad(\top|ALU|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~113_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~113 .lut_mask = 16'h4F40;
defparam \top|ALU|ShiftRight0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N28
cycloneive_lcell_comb \top|MUXRam|out[21]~30 (
// Equation(s):
// \top|MUXRam|out[21]~30_combout  = (\top|ALUControl|Mux0~0_combout  & (((\top|ALU|Mux21~1_combout  & \top|ALU|ShiftRight0~113_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (\top|ALU|Add0~107_combout ))

	.dataa(\top|ALU|Add0~107_combout ),
	.datab(\top|ALU|Mux21~1_combout ),
	.datac(\top|ALUControl|Mux0~0_combout ),
	.datad(\top|ALU|ShiftRight0~113_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[21]~30_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[21]~30 .lut_mask = 16'hCA0A;
defparam \top|MUXRam|out[21]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N18
cycloneive_lcell_comb \top|MUXRam|out[21]~31 (
// Equation(s):
// \top|MUXRam|out[21]~31_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|ALUControl|Mux0~0_combout  & (\top|MUXRam|out[21]~29_combout ))) # (!\top|ALUControl|Mux2~0_combout  & (((!\top|MUXRam|out[21]~29_combout  & \top|MUXRam|out[21]~30_combout ))))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|ALUControl|Mux0~0_combout ),
	.datac(\top|MUXRam|out[21]~29_combout ),
	.datad(\top|MUXRam|out[21]~30_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[21]~31_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[21]~31 .lut_mask = 16'h8580;
defparam \top|MUXRam|out[21]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N26
cycloneive_lcell_comb \top|Registers|regis[4][21]~feeder (
// Equation(s):
// \top|Registers|regis[4][21]~feeder_combout  = \top|MUXRam|out[21]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[21]~31_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[4][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][21]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[4][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N27
dffeas \top|Registers|regis[4][21] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][21] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N30
cycloneive_lcell_comb \top|MUXReg1|out[21]~17 (
// Equation(s):
// \top|MUXReg1|out[21]~17_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\ROM|ROM~34_combout  & (\top|Registers|regis[4][21]~q )) # (!\ROM|ROM~34_combout  & ((\top|Registers|regis[3][21]~q )))))

	.dataa(\top|Registers|regis[4][21]~q ),
	.datab(\top|Registers|regis[3][21]~q ),
	.datac(\top|MUXReg1|out[17]~1_combout ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[21]~17 .lut_mask = 16'hA0C0;
defparam \top|MUXReg1|out[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y39_N16
cycloneive_lcell_comb \top|MUXReg1|out[21]~18 (
// Equation(s):
// \top|MUXReg1|out[21]~18_combout  = (\top|MUXReg1|out[21]~17_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[21]~38_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(gnd),
	.datac(\top|MUXReg1|out[21]~17_combout ),
	.datad(\top|Add|Sol[21]~38_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[21]~18_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[21]~18 .lut_mask = 16'hFAF0;
defparam \top|MUXReg1|out[21]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N26
cycloneive_lcell_comb \top|ALU|ShiftRight0~39 (
// Equation(s):
// \top|ALU|ShiftRight0~39_combout  = (!\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[21]~18_combout ))) # (!\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[19]~20_combout ))))

	.dataa(\top|MUXReg1|out[19]~20_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[21]~18_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~39 .lut_mask = 16'h3202;
defparam \top|ALU|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N0
cycloneive_lcell_comb \top|ALU|ShiftRight0~40 (
// Equation(s):
// \top|ALU|ShiftRight0~40_combout  = (\top|MUXReg2|out[2]~6_combout  & (((\top|ALU|ShiftRight0~37_combout )))) # (!\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~38_combout ) # ((\top|ALU|ShiftRight0~39_combout ))))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(\top|ALU|ShiftRight0~38_combout ),
	.datac(\top|ALU|ShiftRight0~39_combout ),
	.datad(\top|ALU|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~40 .lut_mask = 16'hFE54;
defparam \top|ALU|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N14
cycloneive_lcell_comb \top|ALU|Mux12~0 (
// Equation(s):
// \top|ALU|Mux12~0_combout  = (\top|ALU|Mux21~1_combout  & ((\top|MUXReg2|out[3]~12_combout  & ((\top|ALU|ShiftRight0~35_combout ))) # (!\top|MUXReg2|out[3]~12_combout  & (\top|ALU|ShiftRight0~40_combout ))))

	.dataa(\top|ALU|ShiftRight0~40_combout ),
	.datab(\top|ALU|ShiftRight0~35_combout ),
	.datac(\top|MUXReg2|out[3]~12_combout ),
	.datad(\top|ALU|Mux21~1_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux12~0 .lut_mask = 16'hCA00;
defparam \top|ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N26
cycloneive_lcell_comb \top|ALU|Add0~149 (
// Equation(s):
// \top|ALU|Add0~149_combout  = \top|MUXReg2|out[19]~26_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\top|MUXReg2|out[19]~26_combout ),
	.datac(\ROM|ROM~31_combout ),
	.datad(\ROM|ROM~18_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~149_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~149 .lut_mask = 16'h63CC;
defparam \top|ALU|Add0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N28
cycloneive_lcell_comb \top|ALU|ShiftRight0~8 (
// Equation(s):
// \top|ALU|ShiftRight0~8_combout  = (\top|MUXReg2|out[0]~7_combout  & (((\top|MUXReg1|out[25]~14_combout )) # (!\top|MUXReg2|out[1]~8_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[24]~16_combout )))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|MUXReg1|out[24]~16_combout ),
	.datad(\top|MUXReg1|out[25]~14_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~8 .lut_mask = 16'hEA62;
defparam \top|ALU|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N6
cycloneive_lcell_comb \top|ALU|ShiftRight0~9 (
// Equation(s):
// \top|ALU|ShiftRight0~9_combout  = (\top|MUXReg2|out[1]~8_combout  & (((\top|ALU|ShiftRight0~8_combout )))) # (!\top|MUXReg2|out[1]~8_combout  & ((\top|ALU|ShiftRight0~8_combout  & ((\top|MUXReg1|out[23]~10_combout ))) # (!\top|ALU|ShiftRight0~8_combout  & 
// (\top|MUXReg1|out[22]~12_combout ))))

	.dataa(\top|MUXReg1|out[22]~12_combout ),
	.datab(\top|MUXReg1|out[23]~10_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|ALU|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~9 .lut_mask = 16'hFC0A;
defparam \top|ALU|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N26
cycloneive_lcell_comb \top|ALU|ShiftRight0~10 (
// Equation(s):
// \top|ALU|ShiftRight0~10_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[21]~18_combout ))) # (!\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[19]~20_combout ))

	.dataa(\top|MUXReg1|out[19]~20_combout ),
	.datab(gnd),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[21]~18_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~10 .lut_mask = 16'hFA0A;
defparam \top|ALU|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N12
cycloneive_lcell_comb \top|ALU|ShiftRight0~11 (
// Equation(s):
// \top|ALU|ShiftRight0~11_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[20]~22_combout ))) # (!\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[18]~24_combout ))

	.dataa(\top|MUXReg1|out[18]~24_combout ),
	.datab(gnd),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[20]~22_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~11 .lut_mask = 16'hFA0A;
defparam \top|ALU|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N2
cycloneive_lcell_comb \top|ALU|ShiftRight0~12 (
// Equation(s):
// \top|ALU|ShiftRight0~12_combout  = (\top|MUXReg2|out[0]~7_combout  & (\top|ALU|ShiftRight0~10_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|ALU|ShiftRight0~11_combout )))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|ALU|ShiftRight0~10_combout ),
	.datad(\top|ALU|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~12 .lut_mask = 16'hF3C0;
defparam \top|ALU|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N22
cycloneive_lcell_comb \top|ALU|ShiftRight0~13 (
// Equation(s):
// \top|ALU|ShiftRight0~13_combout  = (\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~9_combout )) # (!\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~12_combout )))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[2]~6_combout ),
	.datac(\top|ALU|ShiftRight0~9_combout ),
	.datad(\top|ALU|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~13 .lut_mask = 16'hF3C0;
defparam \top|ALU|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N14
cycloneive_lcell_comb \top|ALU|Mux13~0 (
// Equation(s):
// \top|ALU|Mux13~0_combout  = (\top|ALU|Mux21~1_combout  & ((\top|MUXReg2|out[3]~12_combout  & ((\top|ALU|ShiftRight0~114_combout ))) # (!\top|MUXReg2|out[3]~12_combout  & (\top|ALU|ShiftRight0~13_combout ))))

	.dataa(\top|ALU|Mux21~1_combout ),
	.datab(\top|ALU|ShiftRight0~13_combout ),
	.datac(\top|MUXReg2|out[3]~12_combout ),
	.datad(\top|ALU|ShiftRight0~114_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux13~0 .lut_mask = 16'hA808;
defparam \top|ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y40_N19
dffeas \top|Registers|regis[2][18] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[18]~38_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][18] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N18
cycloneive_lcell_comb \top|MUXReg2|out[18]~27 (
// Equation(s):
// \top|MUXReg2|out[18]~27_combout  = (\top|Registers|regis[4][18]~q  & ((\ROM|ROM~14_combout ) # ((\top|Registers|regis[2][18]~q  & \top|Registers|Mux63~0_combout )))) # (!\top|Registers|regis[4][18]~q  & (((\top|Registers|regis[2][18]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\top|Registers|regis[4][18]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[2][18]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[18]~27_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[18]~27 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[18]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y41_N25
dffeas \top|Registers|regis[1][18] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[18]~38_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][18] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y36_N5
dffeas \top|Registers|regis[3][18] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[18]~38_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][18] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N24
cycloneive_lcell_comb \top|MUXReg2|out[18]~28 (
// Equation(s):
// \top|MUXReg2|out[18]~28_combout  = (\ROM|ROM~23_combout  & ((\ROM|ROM~22_combout  & ((\top|Registers|regis[3][18]~q ))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][18]~q )))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][18]~q ))

	.dataa(\ROM|ROM~23_combout ),
	.datab(\top|Registers|regis[1][18]~q ),
	.datac(\top|Registers|regis[3][18]~q ),
	.datad(\ROM|ROM~22_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[18]~28_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[18]~28 .lut_mask = 16'hE4CC;
defparam \top|MUXReg2|out[18]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N4
cycloneive_lcell_comb \top|MUXReg2|out[18]~29 (
// Equation(s):
// \top|MUXReg2|out[18]~29_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & ((\top|MUXReg2|out[18]~28_combout )))) # (!\ROM|ROM~33_combout  & (((\top|MUXReg2|out[18]~27_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\ROM|ROM~33_combout ),
	.datac(\top|MUXReg2|out[18]~27_combout ),
	.datad(\top|MUXReg2|out[18]~28_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[18]~29 .lut_mask = 16'h7430;
defparam \top|MUXReg2|out[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N22
cycloneive_lcell_comb \top|MUXReg2|out[18]~30 (
// Equation(s):
// \top|MUXReg2|out[18]~30_combout  = (\top|ImmGen|Mux20~0_combout  & (((\top|MUXReg2|out[18]~29_combout  & \top|MUXReg2|out[11]~5_combout )) # (!\top|conrtol|WideOr2~0_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (((\top|MUXReg2|out[18]~29_combout  & 
// \top|MUXReg2|out[11]~5_combout ))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|conrtol|WideOr2~0_combout ),
	.datac(\top|MUXReg2|out[18]~29_combout ),
	.datad(\top|MUXReg2|out[11]~5_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[18]~30 .lut_mask = 16'hF222;
defparam \top|MUXReg2|out[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N14
cycloneive_lcell_comb \top|ALU|Add0~150 (
// Equation(s):
// \top|ALU|Add0~150_combout  = \top|MUXReg2|out[18]~30_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~18_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\top|MUXReg2|out[18]~30_combout ),
	.datad(\ROM|ROM~20_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~150_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~150 .lut_mask = 16'h5AD2;
defparam \top|ALU|Add0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N20
cycloneive_lcell_comb \top|MUXReg2|out[11]~14 (
// Equation(s):
// \top|MUXReg2|out[11]~14_combout  = (\ROM|ROM~31_combout  & ((\ROM|ROM~20_combout  & ((!\top|Registers|Mux59~0_combout ))) # (!\ROM|ROM~20_combout  & (\ROM|ROM~18_combout )))) # (!\ROM|ROM~31_combout  & (((\ROM|ROM~18_combout  & 
// !\top|Registers|Mux59~0_combout ))))

	.dataa(\ROM|ROM~31_combout ),
	.datab(\ROM|ROM~20_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|Registers|Mux59~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[11]~14 .lut_mask = 16'h20F8;
defparam \top|MUXReg2|out[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y37_N11
dffeas \top|Registers|regis[3][17] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[17]~53_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][17] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N16
cycloneive_lcell_comb \top|MUXReg1|out[17]~50 (
// Equation(s):
// \top|MUXReg1|out[17]~50_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\ROM|ROM~34_combout  & ((\top|Registers|regis[4][17]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][17]~q ))))

	.dataa(\top|Registers|regis[3][17]~q ),
	.datab(\top|Registers|regis[4][17]~q ),
	.datac(\top|MUXReg1|out[17]~1_combout ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[17]~50_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[17]~50 .lut_mask = 16'hC0A0;
defparam \top|MUXReg1|out[17]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N2
cycloneive_lcell_comb \top|MUXReg1|out[17]~51 (
// Equation(s):
// \top|MUXReg1|out[17]~51_combout  = (\top|MUXReg1|out[17]~50_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[17]~30_combout ))

	.dataa(gnd),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|Add|Sol[17]~30_combout ),
	.datad(\top|MUXReg1|out[17]~50_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[17]~51 .lut_mask = 16'hFFC0;
defparam \top|MUXReg1|out[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y40_N21
dffeas \top|Registers|regis[1][16] (
	.clk(\CLK~input_o ),
	.d(\top|MUXRam|out[16]~59_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][16] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y40_N3
dffeas \top|Registers|regis[3][16] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[16]~59_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][16] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N22
cycloneive_lcell_comb \top|MUXReg2|out[16]~16 (
// Equation(s):
// \top|MUXReg2|out[16]~16_combout  = (\ROM|ROM~23_combout  & ((\ROM|ROM~22_combout  & ((\top|Registers|regis[3][16]~q ))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][16]~q )))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][16]~q ))

	.dataa(\ROM|ROM~23_combout ),
	.datab(\top|Registers|regis[1][16]~q ),
	.datac(\top|Registers|regis[3][16]~q ),
	.datad(\ROM|ROM~22_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[16]~16 .lut_mask = 16'hE4CC;
defparam \top|MUXReg2|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y40_N1
dffeas \top|Registers|regis[2][16] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[16]~59_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][16] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N0
cycloneive_lcell_comb \top|MUXReg2|out[16]~15 (
// Equation(s):
// \top|MUXReg2|out[16]~15_combout  = (\top|Registers|Mux63~0_combout  & ((\top|Registers|regis[2][16]~q ) # ((\ROM|ROM~14_combout  & \top|Registers|regis[4][16]~q )))) # (!\top|Registers|Mux63~0_combout  & (\ROM|ROM~14_combout  & 
// ((\top|Registers|regis[4][16]~q ))))

	.dataa(\top|Registers|Mux63~0_combout ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[2][16]~q ),
	.datad(\top|Registers|regis[4][16]~q ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[16]~15 .lut_mask = 16'hECA0;
defparam \top|MUXReg2|out[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N14
cycloneive_lcell_comb \top|MUXReg2|out[16]~17 (
// Equation(s):
// \top|MUXReg2|out[16]~17_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & (\top|MUXReg2|out[16]~16_combout ))) # (!\ROM|ROM~33_combout  & (((\top|MUXReg2|out[16]~15_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\ROM|ROM~33_combout ),
	.datac(\top|MUXReg2|out[16]~16_combout ),
	.datad(\top|MUXReg2|out[16]~15_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[16]~17 .lut_mask = 16'h7340;
defparam \top|MUXReg2|out[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N4
cycloneive_lcell_comb \top|MUXReg2|out[16]~18 (
// Equation(s):
// \top|MUXReg2|out[16]~18_combout  = (\top|MUXReg2|out[11]~14_combout  & ((\top|conrtol|WideOr2~0_combout  & ((\top|MUXReg2|out[16]~17_combout ))) # (!\top|conrtol|WideOr2~0_combout  & (\ROM|ROM~35_combout ))))

	.dataa(\ROM|ROM~35_combout ),
	.datab(\top|conrtol|WideOr2~0_combout ),
	.datac(\top|MUXReg2|out[16]~17_combout ),
	.datad(\top|MUXReg2|out[11]~14_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[16]~18 .lut_mask = 16'hE200;
defparam \top|MUXReg2|out[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N20
cycloneive_lcell_comb \top|ALU|Add0~152 (
// Equation(s):
// \top|ALU|Add0~152_combout  = \top|MUXReg2|out[16]~18_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|MUXReg2|out[16]~18_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~152_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~152 .lut_mask = 16'h4FB0;
defparam \top|ALU|Add0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N30
cycloneive_lcell_comb \top|Registers|regis[4][15]~feeder (
// Equation(s):
// \top|Registers|regis[4][15]~feeder_combout  = \top|MUXRam|out[15]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[15]~57_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[4][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][15]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[4][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N31
dffeas \top|Registers|regis[4][15] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][15] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y41_N23
dffeas \top|Registers|regis[2][15] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[15]~57_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][15] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N22
cycloneive_lcell_comb \top|Registers|Mux48~0 (
// Equation(s):
// \top|Registers|Mux48~0_combout  = (\ROM|ROM~14_combout  & ((\top|Registers|regis[4][15]~q ) # ((\top|Registers|regis[2][15]~q  & \top|Registers|Mux63~0_combout )))) # (!\ROM|ROM~14_combout  & (((\top|Registers|regis[2][15]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|Registers|regis[4][15]~q ),
	.datac(\top|Registers|regis[2][15]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux48~0 .lut_mask = 16'hF888;
defparam \top|Registers|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y40_N27
dffeas \top|Registers|regis[1][15] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[15]~57_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][15] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N20
cycloneive_lcell_comb \top|Registers|Mux48~1 (
// Equation(s):
// \top|Registers|Mux48~1_combout  = (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout  & (\top|Registers|regis[3][15]~q )) # (!\ROM|ROM~23_combout  & ((\top|Registers|regis[1][15]~q ))))) # (!\ROM|ROM~22_combout  & (((\top|Registers|regis[1][15]~q ))))

	.dataa(\top|Registers|regis[3][15]~q ),
	.datab(\top|Registers|regis[1][15]~q ),
	.datac(\ROM|ROM~22_combout ),
	.datad(\ROM|ROM~23_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux48~1 .lut_mask = 16'hACCC;
defparam \top|Registers|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N4
cycloneive_lcell_comb \top|Registers|Mux48~2 (
// Equation(s):
// \top|Registers|Mux48~2_combout  = (\ROM|ROM~33_combout  & (((!\ROM|ROM~14_combout  & \top|Registers|Mux48~1_combout )))) # (!\ROM|ROM~33_combout  & (\top|Registers|Mux48~0_combout ))

	.dataa(\top|Registers|Mux48~0_combout ),
	.datab(\ROM|ROM~33_combout ),
	.datac(\ROM|ROM~14_combout ),
	.datad(\top|Registers|Mux48~1_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux48~2 .lut_mask = 16'h2E22;
defparam \top|Registers|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N16
cycloneive_lcell_comb \top|MUXReg2|out[15]~36 (
// Equation(s):
// \top|MUXReg2|out[15]~36_combout  = (\top|MUXReg2|out[11]~14_combout  & ((\top|conrtol|WideOr2~0_combout  & ((\top|Registers|Mux48~2_combout ))) # (!\top|conrtol|WideOr2~0_combout  & (\ROM|ROM~35_combout ))))

	.dataa(\top|MUXReg2|out[11]~14_combout ),
	.datab(\ROM|ROM~35_combout ),
	.datac(\top|Registers|Mux48~2_combout ),
	.datad(\top|conrtol|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[15]~36 .lut_mask = 16'hA088;
defparam \top|MUXReg2|out[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N20
cycloneive_lcell_comb \top|ALU|Add0~153 (
// Equation(s):
// \top|ALU|Add0~153_combout  = \top|MUXReg2|out[15]~36_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~18_combout ),
	.datab(\top|MUXReg2|out[15]~36_combout ),
	.datac(\ROM|ROM~20_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~153_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~153 .lut_mask = 16'h6C66;
defparam \top|ALU|Add0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N6
cycloneive_lcell_comb \top|ALU|Add0~154 (
// Equation(s):
// \top|ALU|Add0~154_combout  = \top|MUXReg2|out[14]~31_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|MUXReg2|out[14]~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~154_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~154 .lut_mask = 16'h4FB0;
defparam \top|ALU|Add0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N12
cycloneive_lcell_comb \top|MUXReg1|out[14]~70 (
// Equation(s):
// \top|MUXReg1|out[14]~70_combout  = (\top|MUXReg1|out[14]~57_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[14]~24_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(gnd),
	.datac(\top|Add|Sol[14]~24_combout ),
	.datad(\top|MUXReg1|out[14]~57_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[14]~70 .lut_mask = 16'hFFA0;
defparam \top|MUXReg1|out[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \DIN_SW[13]~input (
	.i(DIN_SW[13]),
	.ibar(gnd),
	.o(\DIN_SW[13]~input_o ));
// synopsys translate_off
defparam \DIN_SW[13]~input .bus_hold = "false";
defparam \DIN_SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N6
cycloneive_lcell_comb \top|MUXRam|out[13]~65 (
// Equation(s):
// \top|MUXRam|out[13]~65_combout  = (\top|conrtol|WideOr2~0_combout  & (\top|Registers|Mux50~2_combout )) # (!\top|conrtol|WideOr2~0_combout  & ((\ROM|ROM~35_combout )))

	.dataa(gnd),
	.datab(\top|Registers|Mux50~2_combout ),
	.datac(\top|conrtol|WideOr2~0_combout ),
	.datad(\ROM|ROM~35_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[13]~65_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[13]~65 .lut_mask = 16'hCFC0;
defparam \top|MUXRam|out[13]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N15
dffeas \top|Registers|regis[3][13] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[13]~67_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][13] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N16
cycloneive_lcell_comb \top|Registers|regis[4][13]~feeder (
// Equation(s):
// \top|Registers|regis[4][13]~feeder_combout  = \top|MUXRam|out[13]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[13]~67_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][13]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y38_N17
dffeas \top|Registers|regis[4][13] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][13] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N10
cycloneive_lcell_comb \top|MUXReg1|out[13]~61 (
// Equation(s):
// \top|MUXReg1|out[13]~61_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\ROM|ROM~34_combout  & ((\top|Registers|regis[4][13]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][13]~q ))))

	.dataa(\top|Registers|regis[3][13]~q ),
	.datab(\top|Registers|regis[4][13]~q ),
	.datac(\ROM|ROM~34_combout ),
	.datad(\top|MUXReg1|out[17]~1_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[13]~61_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[13]~61 .lut_mask = 16'hCA00;
defparam \top|MUXReg1|out[13]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y37_N12
cycloneive_lcell_comb \top|MUXReg1|out[13]~60 (
// Equation(s):
// \top|MUXReg1|out[13]~60_combout  = (\ROM|ROM~27_combout  & (\ROM|ROM~17_combout  & (\top|Add|Sol[13]~22_combout  & \ROM|ROM~31_combout )))

	.dataa(\ROM|ROM~27_combout ),
	.datab(\ROM|ROM~17_combout ),
	.datac(\top|Add|Sol[13]~22_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[13]~60_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[13]~60 .lut_mask = 16'h8000;
defparam \top|MUXReg1|out[13]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N24
cycloneive_lcell_comb \top|ALU|ShiftRight0~56 (
// Equation(s):
// \top|ALU|ShiftRight0~56_combout  = (\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[15]~53_combout )) # (!\top|MUXReg2|out[1]~8_combout  & (((\top|MUXReg1|out[13]~61_combout ) # (\top|MUXReg1|out[13]~60_combout ))))

	.dataa(\top|MUXReg1|out[15]~53_combout ),
	.datab(\top|MUXReg1|out[13]~61_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[13]~60_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~56 .lut_mask = 16'hAFAC;
defparam \top|ALU|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N2
cycloneive_lcell_comb \top|ALU|ShiftRight0~23 (
// Equation(s):
// \top|ALU|ShiftRight0~23_combout  = (\top|MUXReg2|out[1]~8_combout  & (((\top|MUXReg1|out[16]~55_combout )))) # (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[14]~56_combout ) # ((\top|MUXReg1|out[14]~57_combout ))))

	.dataa(\top|MUXReg1|out[14]~56_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|MUXReg1|out[16]~55_combout ),
	.datad(\top|MUXReg1|out[14]~57_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~23 .lut_mask = 16'hF3E2;
defparam \top|ALU|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N22
cycloneive_lcell_comb \top|ALU|ShiftRight0~57 (
// Equation(s):
// \top|ALU|ShiftRight0~57_combout  = (\top|MUXReg2|out[0]~7_combout  & ((\top|ALU|ShiftRight0~23_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|ALU|ShiftRight0~56_combout ))

	.dataa(gnd),
	.datab(\top|ALU|ShiftRight0~56_combout ),
	.datac(\top|MUXReg2|out[0]~7_combout ),
	.datad(\top|ALU|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~57 .lut_mask = 16'hFC0C;
defparam \top|ALU|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N8
cycloneive_lcell_comb \top|ALU|ShiftRight0~53 (
// Equation(s):
// \top|ALU|ShiftRight0~53_combout  = (\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[19]~20_combout )) # (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[17]~51_combout )))

	.dataa(\top|MUXReg1|out[19]~20_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(gnd),
	.datad(\top|MUXReg1|out[17]~51_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~53 .lut_mask = 16'hBB88;
defparam \top|ALU|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N18
cycloneive_lcell_comb \top|ALU|ShiftRight0~54 (
// Equation(s):
// \top|ALU|ShiftRight0~54_combout  = (\top|MUXReg2|out[0]~7_combout  & ((\top|ALU|ShiftRight0~11_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|ALU|ShiftRight0~53_combout ))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~53_combout ),
	.datad(\top|ALU|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~54 .lut_mask = 16'hFA50;
defparam \top|ALU|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N14
cycloneive_lcell_comb \top|ALU|ShiftRight0~87 (
// Equation(s):
// \top|ALU|ShiftRight0~87_combout  = (\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~54_combout ))) # (!\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~57_combout ))

	.dataa(\top|ALU|ShiftRight0~57_combout ),
	.datab(gnd),
	.datac(\top|MUXReg2|out[2]~6_combout ),
	.datad(\top|ALU|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~87 .lut_mask = 16'hFA0A;
defparam \top|ALU|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N14
cycloneive_lcell_comb \top|ALU|Mux21~2 (
// Equation(s):
// \top|ALU|Mux21~2_combout  = (\top|conrtol|WideOr0~0_combout  & (\ROM|ROM~18_combout  & ((\top|MUXReg2|out[3]~12_combout ) # (!\top|ALU|Mux21~1_combout ))))

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(\top|conrtol|WideOr0~0_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|ALU|Mux21~1_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux21~2 .lut_mask = 16'h80C0;
defparam \top|ALU|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N30
cycloneive_lcell_comb \top|MUXReg1|out[13]~71 (
// Equation(s):
// \top|MUXReg1|out[13]~71_combout  = (\top|MUXReg1|out[13]~61_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[13]~22_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(gnd),
	.datac(\top|Add|Sol[13]~22_combout ),
	.datad(\top|MUXReg1|out[13]~61_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[13]~71_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[13]~71 .lut_mask = 16'hFFA0;
defparam \top|MUXReg1|out[13]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \DIN_SW[12]~input (
	.i(DIN_SW[12]),
	.ibar(gnd),
	.o(\DIN_SW[12]~input_o ));
// synopsys translate_off
defparam \DIN_SW[12]~input .bus_hold = "false";
defparam \DIN_SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N18
cycloneive_lcell_comb \top|ALU|ShiftRight0~68 (
// Equation(s):
// \top|ALU|ShiftRight0~68_combout  = (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[21]~18_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[20]~22_combout )))))

	.dataa(\top|MUXReg1|out[21]~18_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|MUXReg1|out[20]~22_combout ),
	.datad(\top|MUXReg2|out[1]~8_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~68 .lut_mask = 16'h00B8;
defparam \top|ALU|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N28
cycloneive_lcell_comb \top|ALU|ShiftRight0~69 (
// Equation(s):
// \top|ALU|ShiftRight0~69_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[23]~10_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[22]~12_combout )))))

	.dataa(\top|MUXReg2|out[1]~8_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|MUXReg1|out[23]~10_combout ),
	.datad(\top|MUXReg1|out[22]~12_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~69 .lut_mask = 16'hA280;
defparam \top|ALU|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N8
cycloneive_lcell_comb \top|ALU|ShiftRight0~84 (
// Equation(s):
// \top|ALU|ShiftRight0~84_combout  = (\top|ALU|ShiftRight0~68_combout ) # (\top|ALU|ShiftRight0~69_combout )

	.dataa(gnd),
	.datab(\top|ALU|ShiftRight0~68_combout ),
	.datac(gnd),
	.datad(\top|ALU|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~84 .lut_mask = 16'hFFCC;
defparam \top|ALU|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N24
cycloneive_lcell_comb \top|ALU|ShiftRight0~78 (
// Equation(s):
// \top|ALU|ShiftRight0~78_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[27]~26_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[26]~28_combout ))))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|MUXReg1|out[26]~28_combout ),
	.datad(\top|MUXReg1|out[27]~26_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~78 .lut_mask = 16'hC840;
defparam \top|ALU|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N10
cycloneive_lcell_comb \top|ALU|ShiftRight0~85 (
// Equation(s):
// \top|ALU|ShiftRight0~85_combout  = (\top|MUXReg2|out[2]~6_combout  & (((\top|ALU|ShiftRight0~77_combout ) # (\top|ALU|ShiftRight0~78_combout )))) # (!\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~84_combout ))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(\top|ALU|ShiftRight0~84_combout ),
	.datac(\top|ALU|ShiftRight0~77_combout ),
	.datad(\top|ALU|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~85 .lut_mask = 16'hEEE4;
defparam \top|ALU|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N12
cycloneive_lcell_comb \top|ALU|ShiftRight0~71 (
// Equation(s):
// \top|ALU|ShiftRight0~71_combout  = (\top|MUXReg2|out[0]~7_combout  & ((\top|ALU|ShiftRight0~56_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|ALU|ShiftRight0~48_combout ))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~48_combout ),
	.datad(\top|ALU|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~71 .lut_mask = 16'hFA50;
defparam \top|ALU|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N6
cycloneive_lcell_comb \top|ALU|ShiftRight0~46 (
// Equation(s):
// \top|ALU|ShiftRight0~46_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[18]~24_combout ))) # (!\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[16]~55_combout ))

	.dataa(gnd),
	.datab(\top|MUXReg1|out[16]~55_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[18]~24_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~46 .lut_mask = 16'hFC0C;
defparam \top|ALU|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N16
cycloneive_lcell_comb \top|ALU|ShiftRight0~67 (
// Equation(s):
// \top|ALU|ShiftRight0~67_combout  = (\top|MUXReg2|out[0]~7_combout  & ((\top|ALU|ShiftRight0~53_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|ALU|ShiftRight0~46_combout ))

	.dataa(\top|ALU|ShiftRight0~46_combout ),
	.datab(gnd),
	.datac(\top|MUXReg2|out[0]~7_combout ),
	.datad(\top|ALU|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~67 .lut_mask = 16'hFA0A;
defparam \top|ALU|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N26
cycloneive_lcell_comb \top|ALU|ShiftRight0~81 (
// Equation(s):
// \top|ALU|ShiftRight0~81_combout  = (\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~67_combout ))) # (!\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~71_combout ))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~71_combout ),
	.datad(\top|ALU|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~81 .lut_mask = 16'hFA50;
defparam \top|ALU|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y40_N27
dffeas \top|Registers|regis[3][12] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[12]~69_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][12] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N26
cycloneive_lcell_comb \top|MUXReg1|out[12]~62 (
// Equation(s):
// \top|MUXReg1|out[12]~62_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\ROM|ROM~34_combout  & (\top|Registers|regis[4][12]~q )) # (!\ROM|ROM~34_combout  & ((\top|Registers|regis[3][12]~q )))))

	.dataa(\top|Registers|regis[4][12]~q ),
	.datab(\ROM|ROM~34_combout ),
	.datac(\top|Registers|regis[3][12]~q ),
	.datad(\top|MUXReg1|out[17]~1_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[12]~62 .lut_mask = 16'hB800;
defparam \top|MUXReg1|out[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N4
cycloneive_lcell_comb \top|MUXReg1|out[12]~63 (
// Equation(s):
// \top|MUXReg1|out[12]~63_combout  = (\top|MUXReg1|out[12]~62_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[12]~20_combout ))

	.dataa(gnd),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|MUXReg1|out[12]~62_combout ),
	.datad(\top|Add|Sol[12]~20_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[12]~63 .lut_mask = 16'hFCF0;
defparam \top|MUXReg1|out[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \DIN_SW[11]~input (
	.i(DIN_SW[11]),
	.ibar(gnd),
	.o(\DIN_SW[11]~input_o ));
// synopsys translate_off
defparam \DIN_SW[11]~input .bus_hold = "false";
defparam \DIN_SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N12
cycloneive_lcell_comb \top|MUXReg2|out[11]~90 (
// Equation(s):
// \top|MUXReg2|out[11]~90_combout  = (\ROM|ROM~33_combout  & ((\ROM|ROM~31_combout  & ((!\ROM|ROM~20_combout ))) # (!\ROM|ROM~31_combout  & (!\ROM|ROM~18_combout ))))

	.dataa(\ROM|ROM~18_combout ),
	.datab(\ROM|ROM~20_combout ),
	.datac(\ROM|ROM~33_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[11]~90_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[11]~90 .lut_mask = 16'h3050;
defparam \top|MUXReg2|out[11]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N30
cycloneive_lcell_comb \top|MUXReg2|out[11]~92 (
// Equation(s):
// \top|MUXReg2|out[11]~92_combout  = (\top|Registers|Mux52~2_combout  & ((\ROM|ROM~31_combout  & (\ROM|ROM~20_combout )) # (!\ROM|ROM~31_combout  & ((\ROM|ROM~18_combout )))))

	.dataa(\ROM|ROM~31_combout ),
	.datab(\top|Registers|Mux52~2_combout ),
	.datac(\ROM|ROM~20_combout ),
	.datad(\ROM|ROM~18_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[11]~92_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[11]~92 .lut_mask = 16'hC480;
defparam \top|MUXReg2|out[11]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N20
cycloneive_lcell_comb \top|MUXRam|out[11]~62 (
// Equation(s):
// \top|MUXRam|out[11]~62_combout  = (\top|MUXReg2|out[11]~14_combout  & (\top|ALU|Mux28~5_combout  & ((\top|MUXReg2|out[11]~90_combout ) # (\top|MUXReg2|out[11]~92_combout ))))

	.dataa(\top|MUXReg2|out[11]~90_combout ),
	.datab(\top|MUXReg2|out[11]~14_combout ),
	.datac(\top|MUXReg2|out[11]~92_combout ),
	.datad(\top|ALU|Mux28~5_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[11]~62 .lut_mask = 16'hC800;
defparam \top|MUXRam|out[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N22
cycloneive_lcell_comb \top|Registers|regis[4][11]~feeder (
// Equation(s):
// \top|Registers|regis[4][11]~feeder_combout  = \top|MUXRam|out[11]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[11]~64_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][11]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N23
dffeas \top|Registers|regis[4][11] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][11] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N18
cycloneive_lcell_comb \top|MUXReg1|out[11]~58 (
// Equation(s):
// \top|MUXReg1|out[11]~58_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\ROM|ROM~34_combout  & (\top|Registers|regis[4][11]~q )) # (!\ROM|ROM~34_combout  & ((\top|Registers|regis[3][11]~q )))))

	.dataa(\top|Registers|regis[4][11]~q ),
	.datab(\ROM|ROM~34_combout ),
	.datac(\top|Registers|regis[3][11]~q ),
	.datad(\top|MUXReg1|out[17]~1_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[11]~58 .lut_mask = 16'hB800;
defparam \top|MUXReg1|out[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N16
cycloneive_lcell_comb \top|MUXReg1|out[11]~59 (
// Equation(s):
// \top|MUXReg1|out[11]~59_combout  = (\top|MUXReg1|out[11]~58_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[11]~18_combout ))

	.dataa(gnd),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|Add|Sol[11]~18_combout ),
	.datad(\top|MUXReg1|out[11]~58_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[11]~59 .lut_mask = 16'hFFC0;
defparam \top|MUXReg1|out[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \DIN_SW[10]~input (
	.i(DIN_SW[10]),
	.ibar(gnd),
	.o(\DIN_SW[10]~input_o ));
// synopsys translate_off
defparam \DIN_SW[10]~input .bus_hold = "false";
defparam \DIN_SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N8
cycloneive_lcell_comb \top|Registers|regis[4][10]~feeder (
// Equation(s):
// \top|Registers|regis[4][10]~feeder_combout  = \top|MUXRam|out[10]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[10]~71_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][10]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N9
dffeas \top|Registers|regis[4][10] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][10] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N28
cycloneive_lcell_comb \top|MUXReg1|out[10]~64 (
// Equation(s):
// \top|MUXReg1|out[10]~64_combout  = (\ROM|ROM~34_combout  & (\top|Registers|regis[4][10]~q )) # (!\ROM|ROM~34_combout  & ((\top|Registers|regis[3][10]~q )))

	.dataa(\top|Registers|regis[4][10]~q ),
	.datab(gnd),
	.datac(\top|Registers|regis[3][10]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[10]~64 .lut_mask = 16'hAAF0;
defparam \top|MUXReg1|out[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N10
cycloneive_lcell_comb \top|MUXReg1|out[10]~65 (
// Equation(s):
// \top|MUXReg1|out[10]~65_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[10]~16_combout ) # ((\top|MUXReg1|out[17]~1_combout  & \top|MUXReg1|out[10]~64_combout )))) # (!\top|ImmGen|Mux20~0_combout  & (\top|MUXReg1|out[17]~1_combout  & 
// ((\top|MUXReg1|out[10]~64_combout ))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|MUXReg1|out[17]~1_combout ),
	.datac(\top|Add|Sol[10]~16_combout ),
	.datad(\top|MUXReg1|out[10]~64_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[10]~65 .lut_mask = 16'hECA0;
defparam \top|MUXReg1|out[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N12
cycloneive_lcell_comb \top|ALU|ShiftRight0~26 (
// Equation(s):
// \top|ALU|ShiftRight0~26_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[12]~63_combout ))) # (!\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[10]~65_combout ))

	.dataa(\top|MUXReg1|out[10]~65_combout ),
	.datab(gnd),
	.datac(\top|MUXReg1|out[12]~63_combout ),
	.datad(\top|MUXReg2|out[1]~8_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~26 .lut_mask = 16'hF0AA;
defparam \top|ALU|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N6
cycloneive_lcell_comb \top|ALU|ShiftRight0~25 (
// Equation(s):
// \top|ALU|ShiftRight0~25_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[13]~61_combout ) # ((\top|MUXReg1|out[13]~60_combout )))) # (!\top|MUXReg2|out[1]~8_combout  & (((\top|MUXReg1|out[11]~59_combout ))))

	.dataa(\top|MUXReg1|out[13]~61_combout ),
	.datab(\top|MUXReg1|out[13]~60_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[11]~59_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~25 .lut_mask = 16'hEFE0;
defparam \top|ALU|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N16
cycloneive_lcell_comb \top|ALU|ShiftRight0~27 (
// Equation(s):
// \top|ALU|ShiftRight0~27_combout  = (\top|MUXReg2|out[0]~7_combout  & ((\top|ALU|ShiftRight0~25_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|ALU|ShiftRight0~26_combout ))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~26_combout ),
	.datad(\top|ALU|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~27 .lut_mask = 16'hFA50;
defparam \top|ALU|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N30
cycloneive_lcell_comb \top|ALU|ShiftRight0~28 (
// Equation(s):
// \top|ALU|ShiftRight0~28_combout  = (\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~24_combout )) # (!\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~27_combout )))

	.dataa(gnd),
	.datab(\top|ALU|ShiftRight0~24_combout ),
	.datac(\top|MUXReg2|out[2]~6_combout ),
	.datad(\top|ALU|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~28 .lut_mask = 16'hCFC0;
defparam \top|ALU|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N4
cycloneive_lcell_comb \top|ALU|Mux21~3 (
// Equation(s):
// \top|ALU|Mux21~3_combout  = (\top|ALUControl|Mux0~0_combout  & (!\top|ALU|Mux21~1_combout  & ((!\top|ALU|Mux21~2_combout ) # (!\top|ALU|ShiftLeft0~8_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (((!\top|ALU|Mux21~2_combout )) # 
// (!\top|ALU|ShiftLeft0~8_combout )))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALU|ShiftLeft0~8_combout ),
	.datac(\top|ALU|Mux21~2_combout ),
	.datad(\top|ALU|Mux21~1_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux21~3 .lut_mask = 16'h153F;
defparam \top|ALU|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N0
cycloneive_lcell_comb \top|ALU|ShiftRight0~55 (
// Equation(s):
// \top|ALU|ShiftRight0~55_combout  = (\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~52_combout )) # (!\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~54_combout )))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~52_combout ),
	.datad(\top|ALU|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~55 .lut_mask = 16'hF5A0;
defparam \top|ALU|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y40_N1
dffeas \top|Registers|regis[3][9] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[9]~50_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][9] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N14
cycloneive_lcell_comb \top|MUXReg1|out[9]~41 (
// Equation(s):
// \top|MUXReg1|out[9]~41_combout  = (\ROM|ROM~34_combout  & ((\top|Registers|regis[4][9]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][9]~q ))

	.dataa(gnd),
	.datab(\top|Registers|regis[3][9]~q ),
	.datac(\top|Registers|regis[4][9]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[9]~41 .lut_mask = 16'hF0CC;
defparam \top|MUXReg1|out[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N28
cycloneive_lcell_comb \top|MUXReg1|out[9]~42 (
// Equation(s):
// \top|MUXReg1|out[9]~42_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[9]~14_combout ) # ((\top|MUXReg1|out[17]~1_combout  & \top|MUXReg1|out[9]~41_combout )))) # (!\top|ImmGen|Mux20~0_combout  & (\top|MUXReg1|out[17]~1_combout  & 
// (\top|MUXReg1|out[9]~41_combout )))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|MUXReg1|out[17]~1_combout ),
	.datac(\top|MUXReg1|out[9]~41_combout ),
	.datad(\top|Add|Sol[9]~14_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[9]~42 .lut_mask = 16'hEAC0;
defparam \top|MUXReg1|out[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N20
cycloneive_lcell_comb \top|ALU|ShiftRight0~58 (
// Equation(s):
// \top|ALU|ShiftRight0~58_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[11]~59_combout ))) # (!\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[9]~42_combout ))

	.dataa(gnd),
	.datab(\top|MUXReg1|out[9]~42_combout ),
	.datac(\top|MUXReg1|out[11]~59_combout ),
	.datad(\top|MUXReg2|out[1]~8_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~58 .lut_mask = 16'hF0CC;
defparam \top|ALU|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N28
cycloneive_lcell_comb \top|ALU|ShiftRight0~59 (
// Equation(s):
// \top|ALU|ShiftRight0~59_combout  = (\top|MUXReg2|out[0]~7_combout  & (\top|ALU|ShiftRight0~26_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|ALU|ShiftRight0~58_combout )))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|ALU|ShiftRight0~26_combout ),
	.datad(\top|ALU|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~59 .lut_mask = 16'hF3C0;
defparam \top|ALU|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N14
cycloneive_lcell_comb \top|ALU|ShiftRight0~60 (
// Equation(s):
// \top|ALU|ShiftRight0~60_combout  = (\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~57_combout )) # (!\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~59_combout )))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(\top|ALU|ShiftRight0~57_combout ),
	.datac(gnd),
	.datad(\top|ALU|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~60 .lut_mask = 16'hDD88;
defparam \top|ALU|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \DIN_SW[8]~input (
	.i(DIN_SW[8]),
	.ibar(gnd),
	.o(\DIN_SW[8]~input_o ));
// synopsys translate_off
defparam \DIN_SW[8]~input .bus_hold = "false";
defparam \DIN_SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N14
cycloneive_lcell_comb \top|ALU|ShiftRight0~74 (
// Equation(s):
// \top|ALU|ShiftRight0~74_combout  = (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[29]~6_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[28]~8_combout ))))

	.dataa(\top|MUXReg1|out[28]~8_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[29]~6_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~74 .lut_mask = 16'h0E02;
defparam \top|ALU|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N24
cycloneive_lcell_comb \top|ALU|ShiftRight0~75 (
// Equation(s):
// \top|ALU|ShiftRight0~75_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout ) # (\top|MUXReg1|out[30]~4_combout )))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(gnd),
	.datac(\top|MUXReg1|out[30]~4_combout ),
	.datad(\top|MUXReg2|out[1]~8_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~75 .lut_mask = 16'hFA00;
defparam \top|ALU|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N12
cycloneive_lcell_comb \top|ALU|ShiftRight0~76 (
// Equation(s):
// \top|ALU|ShiftRight0~76_combout  = (\top|ALU|ShiftRight0~74_combout ) # ((\top|ALU|ShiftRight0~75_combout  & ((\top|MUXReg1|out[31]~2_combout ) # (!\top|MUXReg2|out[0]~7_combout ))))

	.dataa(\top|MUXReg1|out[31]~2_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|ALU|ShiftRight0~74_combout ),
	.datad(\top|ALU|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~76 .lut_mask = 16'hFBF0;
defparam \top|ALU|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N10
cycloneive_lcell_comb \top|ALU|ShiftRight0~80 (
// Equation(s):
// \top|ALU|ShiftRight0~80_combout  = (!\top|MUXReg2|out[3]~12_combout  & ((\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~76_combout ))) # (!\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~79_combout ))))

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(\top|MUXReg2|out[2]~6_combout ),
	.datac(\top|ALU|ShiftRight0~79_combout ),
	.datad(\top|ALU|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~80 .lut_mask = 16'h5410;
defparam \top|ALU|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y40_N25
dffeas \top|Registers|regis[3][8] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[8]~48_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][8] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N24
cycloneive_lcell_comb \top|MUXReg1|out[8]~36 (
// Equation(s):
// \top|MUXReg1|out[8]~36_combout  = (\ROM|ROM~34_combout  & (\top|Registers|regis[4][8]~q )) # (!\ROM|ROM~34_combout  & ((\top|Registers|regis[3][8]~q )))

	.dataa(\top|Registers|regis[4][8]~q ),
	.datab(gnd),
	.datac(\top|Registers|regis[3][8]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[8]~36 .lut_mask = 16'hAAF0;
defparam \top|MUXReg1|out[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N22
cycloneive_lcell_comb \top|MUXReg1|out[8]~37 (
// Equation(s):
// \top|MUXReg1|out[8]~37_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[8]~12_combout ) # ((\top|MUXReg1|out[17]~1_combout  & \top|MUXReg1|out[8]~36_combout )))) # (!\top|ImmGen|Mux20~0_combout  & (\top|MUXReg1|out[17]~1_combout  & 
// ((\top|MUXReg1|out[8]~36_combout ))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|MUXReg1|out[17]~1_combout ),
	.datac(\top|Add|Sol[8]~12_combout ),
	.datad(\top|MUXReg1|out[8]~36_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[8]~37_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[8]~37 .lut_mask = 16'hECA0;
defparam \top|MUXReg1|out[8]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N24
cycloneive_lcell_comb \top|ALU|Add0~133 (
// Equation(s):
// \top|ALU|Add0~133_combout  = \top|MUXReg2|out[7]~74_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|MUXReg2|out[7]~74_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~133_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~133 .lut_mask = 16'h4FB0;
defparam \top|ALU|Add0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N26
cycloneive_lcell_comb \top|Registers|regis[3][7]~feeder (
// Equation(s):
// \top|Registers|regis[3][7]~feeder_combout  = \top|MUXRam|out[7]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[7]~51_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[3][7]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N27
dffeas \top|Registers|regis[3][7] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][7] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y39_N23
dffeas \top|Registers|regis[7][7] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[7]~51_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[7][7] .is_wysiwyg = "true";
defparam \top|Registers|regis[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N22
cycloneive_lcell_comb \top|MUXReg1|out[7]~44 (
// Equation(s):
// \top|MUXReg1|out[7]~44_combout  = (\ROM|ROM~34_combout  & ((\top|Registers|regis[7][7]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][7]~q ))

	.dataa(\top|Registers|regis[3][7]~q ),
	.datab(gnd),
	.datac(\top|Registers|regis[7][7]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[7]~44 .lut_mask = 16'hF0AA;
defparam \top|MUXReg1|out[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y39_N17
dffeas \top|Registers|regis[4][7] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[7]~51_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][7] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N16
cycloneive_lcell_comb \top|MUXReg1|out[7]~43 (
// Equation(s):
// \top|MUXReg1|out[7]~43_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[7]~10_combout ) # ((\top|Registers|regis[4][7]~q  & \top|MUXReg1|out[4]~29_combout )))) # (!\top|ImmGen|Mux20~0_combout  & (((\top|Registers|regis[4][7]~q  & 
// \top|MUXReg1|out[4]~29_combout ))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|Add|Sol[7]~10_combout ),
	.datac(\top|Registers|regis[4][7]~q ),
	.datad(\top|MUXReg1|out[4]~29_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[7]~43 .lut_mask = 16'hF888;
defparam \top|MUXReg1|out[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N6
cycloneive_lcell_comb \top|MUXReg1|out[7]~45 (
// Equation(s):
// \top|MUXReg1|out[7]~45_combout  = (\top|MUXReg1|out[7]~43_combout ) # ((\ROM|ROM~35_combout  & (!\ROM|ROM~18_combout  & \top|MUXReg1|out[7]~44_combout )))

	.dataa(\ROM|ROM~35_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\top|MUXReg1|out[7]~44_combout ),
	.datad(\top|MUXReg1|out[7]~43_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[7]~45 .lut_mask = 16'hFF20;
defparam \top|MUXReg1|out[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N30
cycloneive_lcell_comb \top|ALU|Add0~76 (
// Equation(s):
// \top|ALU|Add0~76_combout  = (\top|ALU|Add0~134_combout  & ((\top|MUXReg1|out[6]~40_combout  & (\top|ALU|Add0~75  & VCC)) # (!\top|MUXReg1|out[6]~40_combout  & (!\top|ALU|Add0~75 )))) # (!\top|ALU|Add0~134_combout  & ((\top|MUXReg1|out[6]~40_combout  & 
// (!\top|ALU|Add0~75 )) # (!\top|MUXReg1|out[6]~40_combout  & ((\top|ALU|Add0~75 ) # (GND)))))
// \top|ALU|Add0~77  = CARRY((\top|ALU|Add0~134_combout  & (!\top|MUXReg1|out[6]~40_combout  & !\top|ALU|Add0~75 )) # (!\top|ALU|Add0~134_combout  & ((!\top|ALU|Add0~75 ) # (!\top|MUXReg1|out[6]~40_combout ))))

	.dataa(\top|ALU|Add0~134_combout ),
	.datab(\top|MUXReg1|out[6]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~75 ),
	.combout(\top|ALU|Add0~76_combout ),
	.cout(\top|ALU|Add0~77 ));
// synopsys translate_off
defparam \top|ALU|Add0~76 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N0
cycloneive_lcell_comb \top|ALU|Add0~78 (
// Equation(s):
// \top|ALU|Add0~78_combout  = ((\top|ALU|Add0~133_combout  $ (\top|MUXReg1|out[7]~45_combout  $ (!\top|ALU|Add0~77 )))) # (GND)
// \top|ALU|Add0~79  = CARRY((\top|ALU|Add0~133_combout  & ((\top|MUXReg1|out[7]~45_combout ) # (!\top|ALU|Add0~77 ))) # (!\top|ALU|Add0~133_combout  & (\top|MUXReg1|out[7]~45_combout  & !\top|ALU|Add0~77 )))

	.dataa(\top|ALU|Add0~133_combout ),
	.datab(\top|MUXReg1|out[7]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~77 ),
	.combout(\top|ALU|Add0~78_combout ),
	.cout(\top|ALU|Add0~79 ));
// synopsys translate_off
defparam \top|ALU|Add0~78 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N2
cycloneive_lcell_comb \top|ALU|Add0~80 (
// Equation(s):
// \top|ALU|Add0~80_combout  = (\top|ALU|Add0~132_combout  & ((\top|MUXReg1|out[8]~37_combout  & (\top|ALU|Add0~79  & VCC)) # (!\top|MUXReg1|out[8]~37_combout  & (!\top|ALU|Add0~79 )))) # (!\top|ALU|Add0~132_combout  & ((\top|MUXReg1|out[8]~37_combout  & 
// (!\top|ALU|Add0~79 )) # (!\top|MUXReg1|out[8]~37_combout  & ((\top|ALU|Add0~79 ) # (GND)))))
// \top|ALU|Add0~81  = CARRY((\top|ALU|Add0~132_combout  & (!\top|MUXReg1|out[8]~37_combout  & !\top|ALU|Add0~79 )) # (!\top|ALU|Add0~132_combout  & ((!\top|ALU|Add0~79 ) # (!\top|MUXReg1|out[8]~37_combout ))))

	.dataa(\top|ALU|Add0~132_combout ),
	.datab(\top|MUXReg1|out[8]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~79 ),
	.combout(\top|ALU|Add0~80_combout ),
	.cout(\top|ALU|Add0~81 ));
// synopsys translate_off
defparam \top|ALU|Add0~80 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N12
cycloneive_lcell_comb \top|ALU|Mux23~1 (
// Equation(s):
// \top|ALU|Mux23~1_combout  = (\top|ALU|Mux21~2_combout  & (\top|ALU|ShiftRight0~80_combout  & (\top|ALU|Mux21~3_combout ))) # (!\top|ALU|Mux21~2_combout  & (((\top|ALU|Add0~80_combout ) # (!\top|ALU|Mux21~3_combout ))))

	.dataa(\top|ALU|Mux21~2_combout ),
	.datab(\top|ALU|ShiftRight0~80_combout ),
	.datac(\top|ALU|Mux21~3_combout ),
	.datad(\top|ALU|Add0~80_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux23~1 .lut_mask = 16'hD585;
defparam \top|ALU|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N6
cycloneive_lcell_comb \top|ALU|ShiftRight0~43 (
// Equation(s):
// \top|ALU|ShiftRight0~43_combout  = (\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[10]~65_combout )) # (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[8]~37_combout )))

	.dataa(\top|MUXReg1|out[10]~65_combout ),
	.datab(gnd),
	.datac(\top|MUXReg1|out[8]~37_combout ),
	.datad(\top|MUXReg2|out[1]~8_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~43 .lut_mask = 16'hAAF0;
defparam \top|ALU|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N30
cycloneive_lcell_comb \top|ALU|ShiftRight0~72 (
// Equation(s):
// \top|ALU|ShiftRight0~72_combout  = (\top|MUXReg2|out[0]~7_combout  & ((\top|ALU|ShiftRight0~58_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|ALU|ShiftRight0~43_combout ))

	.dataa(\top|ALU|ShiftRight0~43_combout ),
	.datab(gnd),
	.datac(\top|MUXReg2|out[0]~7_combout ),
	.datad(\top|ALU|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~72 .lut_mask = 16'hFA0A;
defparam \top|ALU|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N16
cycloneive_lcell_comb \top|ALU|ShiftRight0~73 (
// Equation(s):
// \top|ALU|ShiftRight0~73_combout  = (\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~71_combout ))) # (!\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~72_combout ))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[2]~6_combout ),
	.datac(\top|ALU|ShiftRight0~72_combout ),
	.datad(\top|ALU|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~73 .lut_mask = 16'hFC30;
defparam \top|ALU|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N14
cycloneive_lcell_comb \top|ALU|ShiftRight0~70 (
// Equation(s):
// \top|ALU|ShiftRight0~70_combout  = (\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~69_combout ) # ((\top|ALU|ShiftRight0~68_combout )))) # (!\top|MUXReg2|out[2]~6_combout  & (((\top|ALU|ShiftRight0~67_combout ))))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(\top|ALU|ShiftRight0~69_combout ),
	.datac(\top|ALU|ShiftRight0~68_combout ),
	.datad(\top|ALU|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~70 .lut_mask = 16'hFDA8;
defparam \top|ALU|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N18
cycloneive_lcell_comb \top|ALU|Mux23~2 (
// Equation(s):
// \top|ALU|Mux23~2_combout  = (\top|ALU|Mux23~1_combout  & ((\top|ALU|Mux21~0_combout ) # ((\top|ALU|ShiftRight0~73_combout )))) # (!\top|ALU|Mux23~1_combout  & (!\top|ALU|Mux21~0_combout  & ((\top|ALU|ShiftRight0~70_combout ))))

	.dataa(\top|ALU|Mux23~1_combout ),
	.datab(\top|ALU|Mux21~0_combout ),
	.datac(\top|ALU|ShiftRight0~73_combout ),
	.datad(\top|ALU|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux23~2 .lut_mask = 16'hB9A8;
defparam \top|ALU|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N8
cycloneive_lcell_comb \top|ALU|Mux23~3 (
// Equation(s):
// \top|ALU|Mux23~3_combout  = (\top|ALU|Mux23~0_combout  & ((\top|ALU|Mux28~5_combout ) # ((!\top|ALUControl|Mux2~0_combout  & \top|ALU|Mux23~2_combout )))) # (!\top|ALU|Mux23~0_combout  & (((!\top|ALUControl|Mux2~0_combout  & \top|ALU|Mux23~2_combout ))))

	.dataa(\top|ALU|Mux23~0_combout ),
	.datab(\top|ALU|Mux28~5_combout ),
	.datac(\top|ALUControl|Mux2~0_combout ),
	.datad(\top|ALU|Mux23~2_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux23~3 .lut_mask = 16'h8F88;
defparam \top|ALU|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N2
cycloneive_lcell_comb \top|MUXRam|out[8]~48 (
// Equation(s):
// \top|MUXRam|out[8]~48_combout  = (\top|conrtol|Decoder0~0_combout  & (\mem_ctrl|Equal0~3_combout  & (\DIN_SW[8]~input_o ))) # (!\top|conrtol|Decoder0~0_combout  & (((\top|ALU|Mux23~3_combout ))))

	.dataa(\mem_ctrl|Equal0~3_combout ),
	.datab(\DIN_SW[8]~input_o ),
	.datac(\top|conrtol|Decoder0~0_combout ),
	.datad(\top|ALU|Mux23~3_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[8]~48 .lut_mask = 16'h8F80;
defparam \top|MUXRam|out[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N16
cycloneive_lcell_comb \top|Registers|regis[4][8]~feeder (
// Equation(s):
// \top|Registers|regis[4][8]~feeder_combout  = \top|MUXRam|out[8]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[8]~48_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][8]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N17
dffeas \top|Registers|regis[4][8] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][8] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y40_N27
dffeas \top|Registers|regis[2][8] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[8]~48_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][8] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N26
cycloneive_lcell_comb \top|Registers|Mux55~0 (
// Equation(s):
// \top|Registers|Mux55~0_combout  = (\top|Registers|regis[4][8]~q  & ((\ROM|ROM~14_combout ) # ((\top|Registers|regis[2][8]~q  & \top|Registers|Mux63~0_combout )))) # (!\top|Registers|regis[4][8]~q  & (((\top|Registers|regis[2][8]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\top|Registers|regis[4][8]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[2][8]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux55~0 .lut_mask = 16'hF888;
defparam \top|Registers|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y38_N3
dffeas \top|Registers|regis[1][8] (
	.clk(\CLK~input_o ),
	.d(\top|MUXRam|out[8]~48_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][8] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N28
cycloneive_lcell_comb \top|Registers|Mux55~1 (
// Equation(s):
// \top|Registers|Mux55~1_combout  = (\ROM|ROM~23_combout  & ((\ROM|ROM~22_combout  & ((\top|Registers|regis[3][8]~q ))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][8]~q )))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][8]~q ))

	.dataa(\top|Registers|regis[1][8]~q ),
	.datab(\top|Registers|regis[3][8]~q ),
	.datac(\ROM|ROM~23_combout ),
	.datad(\ROM|ROM~22_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux55~1 .lut_mask = 16'hCAAA;
defparam \top|Registers|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N2
cycloneive_lcell_comb \top|Registers|Mux55~2 (
// Equation(s):
// \top|Registers|Mux55~2_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & ((\top|Registers|Mux55~1_combout )))) # (!\ROM|ROM~33_combout  & (((\top|Registers|Mux55~0_combout ))))

	.dataa(\ROM|ROM~33_combout ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|Mux55~0_combout ),
	.datad(\top|Registers|Mux55~1_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux55~2 .lut_mask = 16'h7250;
defparam \top|Registers|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N16
cycloneive_lcell_comb \top|ALU|Mux23~0 (
// Equation(s):
// \top|ALU|Mux23~0_combout  = (!\top|MUXReg2|out[4]~11_combout  & ((\top|MUXReg2|out[4]~35_combout ) # ((\top|conrtol|WideOr2~0_combout  & \top|Registers|Mux55~2_combout ))))

	.dataa(\top|conrtol|WideOr2~0_combout ),
	.datab(\top|Registers|Mux55~2_combout ),
	.datac(\top|MUXReg2|out[4]~11_combout ),
	.datad(\top|MUXReg2|out[4]~35_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux23~0 .lut_mask = 16'h0F08;
defparam \top|ALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N4
cycloneive_lcell_comb \top|ALU|Add0~132 (
// Equation(s):
// \top|ALU|Add0~132_combout  = \top|ALU|Mux23~0_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|ALU|Mux23~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~132_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~132 .lut_mask = 16'h4FB0;
defparam \top|ALU|Add0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N4
cycloneive_lcell_comb \top|ALU|Add0~82 (
// Equation(s):
// \top|ALU|Add0~82_combout  = ((\top|ALU|Add0~131_combout  $ (\top|MUXReg1|out[9]~42_combout  $ (!\top|ALU|Add0~81 )))) # (GND)
// \top|ALU|Add0~83  = CARRY((\top|ALU|Add0~131_combout  & ((\top|MUXReg1|out[9]~42_combout ) # (!\top|ALU|Add0~81 ))) # (!\top|ALU|Add0~131_combout  & (\top|MUXReg1|out[9]~42_combout  & !\top|ALU|Add0~81 )))

	.dataa(\top|ALU|Add0~131_combout ),
	.datab(\top|MUXReg1|out[9]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~81 ),
	.combout(\top|ALU|Add0~82_combout ),
	.cout(\top|ALU|Add0~83 ));
// synopsys translate_off
defparam \top|ALU|Add0~82 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N0
cycloneive_lcell_comb \top|ALU|ShiftRight0~64 (
// Equation(s):
// \top|ALU|ShiftRight0~64_combout  = (\top|ALU|ShiftRight0~63_combout ) # ((!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg2|out[1]~8_combout  & \top|MUXReg1|out[31]~2_combout )))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|MUXReg1|out[31]~2_combout ),
	.datad(\top|ALU|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~64 .lut_mask = 16'hFF40;
defparam \top|ALU|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N20
cycloneive_lcell_comb \top|ALU|ShiftRight0~65 (
// Equation(s):
// \top|ALU|ShiftRight0~65_combout  = (\top|MUXReg2|out[2]~6_combout  & (((\top|ALU|ShiftRight0~64_combout )))) # (!\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~62_combout ) # ((\top|ALU|ShiftRight0~61_combout ))))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(\top|ALU|ShiftRight0~62_combout ),
	.datac(\top|ALU|ShiftRight0~64_combout ),
	.datad(\top|ALU|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~65 .lut_mask = 16'hF5E4;
defparam \top|ALU|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N10
cycloneive_lcell_comb \top|ALU|ShiftRight0~66 (
// Equation(s):
// \top|ALU|ShiftRight0~66_combout  = (!\top|MUXReg2|out[3]~12_combout  & \top|ALU|ShiftRight0~65_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|MUXReg2|out[3]~12_combout ),
	.datad(\top|ALU|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~66 .lut_mask = 16'h0F00;
defparam \top|ALU|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N6
cycloneive_lcell_comb \top|ALU|Mux22~1 (
// Equation(s):
// \top|ALU|Mux22~1_combout  = (\top|ALU|Mux21~2_combout  & (((\top|ALU|Mux21~3_combout  & \top|ALU|ShiftRight0~66_combout )))) # (!\top|ALU|Mux21~2_combout  & ((\top|ALU|Add0~82_combout ) # ((!\top|ALU|Mux21~3_combout ))))

	.dataa(\top|ALU|Add0~82_combout ),
	.datab(\top|ALU|Mux21~2_combout ),
	.datac(\top|ALU|Mux21~3_combout ),
	.datad(\top|ALU|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux22~1 .lut_mask = 16'hE323;
defparam \top|ALU|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N16
cycloneive_lcell_comb \top|ALU|Mux22~2 (
// Equation(s):
// \top|ALU|Mux22~2_combout  = (\top|ALU|Mux21~0_combout  & (((\top|ALU|Mux22~1_combout )))) # (!\top|ALU|Mux21~0_combout  & ((\top|ALU|Mux22~1_combout  & ((\top|ALU|ShiftRight0~60_combout ))) # (!\top|ALU|Mux22~1_combout  & (\top|ALU|ShiftRight0~55_combout 
// ))))

	.dataa(\top|ALU|ShiftRight0~55_combout ),
	.datab(\top|ALU|Mux21~0_combout ),
	.datac(\top|ALU|ShiftRight0~60_combout ),
	.datad(\top|ALU|Mux22~1_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux22~2 .lut_mask = 16'hFC22;
defparam \top|ALU|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N30
cycloneive_lcell_comb \top|ALU|Mux22~3 (
// Equation(s):
// \top|ALU|Mux22~3_combout  = (\top|ALU|Mux22~0_combout  & ((\top|ALU|Mux28~5_combout ) # ((!\top|ALUControl|Mux2~0_combout  & \top|ALU|Mux22~2_combout )))) # (!\top|ALU|Mux22~0_combout  & (((!\top|ALUControl|Mux2~0_combout  & \top|ALU|Mux22~2_combout ))))

	.dataa(\top|ALU|Mux22~0_combout ),
	.datab(\top|ALU|Mux28~5_combout ),
	.datac(\top|ALUControl|Mux2~0_combout ),
	.datad(\top|ALU|Mux22~2_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux22~3 .lut_mask = 16'h8F88;
defparam \top|ALU|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \DIN_SW[9]~input (
	.i(DIN_SW[9]),
	.ibar(gnd),
	.o(\DIN_SW[9]~input_o ));
// synopsys translate_off
defparam \DIN_SW[9]~input .bus_hold = "false";
defparam \DIN_SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N8
cycloneive_lcell_comb \top|MUXRam|out[9]~50 (
// Equation(s):
// \top|MUXRam|out[9]~50_combout  = (\top|conrtol|Decoder0~0_combout  & (((\mem_ctrl|Equal0~3_combout  & \DIN_SW[9]~input_o )))) # (!\top|conrtol|Decoder0~0_combout  & (\top|ALU|Mux22~3_combout ))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\mem_ctrl|Equal0~3_combout ),
	.datad(\DIN_SW[9]~input_o ),
	.cin(gnd),
	.combout(\top|MUXRam|out[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[9]~50 .lut_mask = 16'hE444;
defparam \top|MUXRam|out[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N2
cycloneive_lcell_comb \top|Registers|regis[4][9]~feeder (
// Equation(s):
// \top|Registers|regis[4][9]~feeder_combout  = \top|MUXRam|out[9]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[9]~50_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][9]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N3
dffeas \top|Registers|regis[4][9] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][9] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y40_N23
dffeas \top|Registers|regis[2][9] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[9]~50_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][9] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N22
cycloneive_lcell_comb \top|Registers|Mux54~0 (
// Equation(s):
// \top|Registers|Mux54~0_combout  = (\ROM|ROM~14_combout  & ((\top|Registers|regis[4][9]~q ) # ((\top|Registers|regis[2][9]~q  & \top|Registers|Mux63~0_combout )))) # (!\ROM|ROM~14_combout  & (((\top|Registers|regis[2][9]~q  & \top|Registers|Mux63~0_combout 
// ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|Registers|regis[4][9]~q ),
	.datac(\top|Registers|regis[2][9]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux54~0 .lut_mask = 16'hF888;
defparam \top|Registers|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N10
cycloneive_lcell_comb \top|Registers|regis[1][9]~feeder (
// Equation(s):
// \top|Registers|regis[1][9]~feeder_combout  = \top|MUXRam|out[9]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|MUXRam|out[9]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|Registers|regis[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[1][9]~feeder .lut_mask = 16'hF0F0;
defparam \top|Registers|regis[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y40_N11
dffeas \top|Registers|regis[1][9] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][9] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N28
cycloneive_lcell_comb \top|Registers|Mux54~1 (
// Equation(s):
// \top|Registers|Mux54~1_combout  = (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout  & (\top|Registers|regis[3][9]~q )) # (!\ROM|ROM~23_combout  & ((\top|Registers|regis[1][9]~q ))))) # (!\ROM|ROM~22_combout  & (((\top|Registers|regis[1][9]~q ))))

	.dataa(\top|Registers|regis[3][9]~q ),
	.datab(\top|Registers|regis[1][9]~q ),
	.datac(\ROM|ROM~22_combout ),
	.datad(\ROM|ROM~23_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux54~1 .lut_mask = 16'hACCC;
defparam \top|Registers|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N2
cycloneive_lcell_comb \top|Registers|Mux54~2 (
// Equation(s):
// \top|Registers|Mux54~2_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & ((\top|Registers|Mux54~1_combout )))) # (!\ROM|ROM~33_combout  & (((\top|Registers|Mux54~0_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\ROM|ROM~33_combout ),
	.datac(\top|Registers|Mux54~0_combout ),
	.datad(\top|Registers|Mux54~1_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux54~2 .lut_mask = 16'h7430;
defparam \top|Registers|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N24
cycloneive_lcell_comb \top|ALU|Mux22~0 (
// Equation(s):
// \top|ALU|Mux22~0_combout  = (!\top|MUXReg2|out[4]~11_combout  & ((\top|MUXReg2|out[4]~35_combout ) # ((\top|conrtol|WideOr2~0_combout  & \top|Registers|Mux54~2_combout ))))

	.dataa(\top|MUXReg2|out[4]~11_combout ),
	.datab(\top|conrtol|WideOr2~0_combout ),
	.datac(\top|MUXReg2|out[4]~35_combout ),
	.datad(\top|Registers|Mux54~2_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux22~0 .lut_mask = 16'h5450;
defparam \top|ALU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N2
cycloneive_lcell_comb \top|ALU|Add0~131 (
// Equation(s):
// \top|ALU|Add0~131_combout  = \top|ALU|Mux22~0_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~31_combout ),
	.datab(\top|ALU|Mux22~0_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\ROM|ROM~20_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~131 .lut_mask = 16'h3C9C;
defparam \top|ALU|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N6
cycloneive_lcell_comb \top|ALU|Add0~85 (
// Equation(s):
// \top|ALU|Add0~85_combout  = (\top|ALU|Add0~158_combout  & ((\top|MUXReg1|out[10]~65_combout  & (\top|ALU|Add0~83  & VCC)) # (!\top|MUXReg1|out[10]~65_combout  & (!\top|ALU|Add0~83 )))) # (!\top|ALU|Add0~158_combout  & ((\top|MUXReg1|out[10]~65_combout  & 
// (!\top|ALU|Add0~83 )) # (!\top|MUXReg1|out[10]~65_combout  & ((\top|ALU|Add0~83 ) # (GND)))))
// \top|ALU|Add0~86  = CARRY((\top|ALU|Add0~158_combout  & (!\top|MUXReg1|out[10]~65_combout  & !\top|ALU|Add0~83 )) # (!\top|ALU|Add0~158_combout  & ((!\top|ALU|Add0~83 ) # (!\top|MUXReg1|out[10]~65_combout ))))

	.dataa(\top|ALU|Add0~158_combout ),
	.datab(\top|MUXReg1|out[10]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~83 ),
	.combout(\top|ALU|Add0~85_combout ),
	.cout(\top|ALU|Add0~86 ));
// synopsys translate_off
defparam \top|ALU|Add0~85 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N18
cycloneive_lcell_comb \top|ALU|ShiftRight0~116 (
// Equation(s):
// \top|ALU|ShiftRight0~116_combout  = (!\top|MUXReg2|out[3]~12_combout  & \top|ALU|ShiftRight0~114_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|MUXReg2|out[3]~12_combout ),
	.datad(\top|ALU|ShiftRight0~114_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~116_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~116 .lut_mask = 16'h0F00;
defparam \top|ALU|ShiftRight0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N28
cycloneive_lcell_comb \top|ALU|Mux21~4 (
// Equation(s):
// \top|ALU|Mux21~4_combout  = (\top|ALU|Mux21~2_combout  & (\top|ALU|Mux21~3_combout  & ((\top|ALU|ShiftRight0~116_combout )))) # (!\top|ALU|Mux21~2_combout  & (((\top|ALU|Add0~85_combout )) # (!\top|ALU|Mux21~3_combout )))

	.dataa(\top|ALU|Mux21~2_combout ),
	.datab(\top|ALU|Mux21~3_combout ),
	.datac(\top|ALU|Add0~85_combout ),
	.datad(\top|ALU|ShiftRight0~116_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux21~4 .lut_mask = 16'hD951;
defparam \top|ALU|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N6
cycloneive_lcell_comb \top|ALU|Mux21~5 (
// Equation(s):
// \top|ALU|Mux21~5_combout  = (\top|ALU|Mux21~0_combout  & (((\top|ALU|Mux21~4_combout )))) # (!\top|ALU|Mux21~0_combout  & ((\top|ALU|Mux21~4_combout  & (\top|ALU|ShiftRight0~28_combout )) # (!\top|ALU|Mux21~4_combout  & ((\top|ALU|ShiftRight0~13_combout 
// )))))

	.dataa(\top|ALU|ShiftRight0~28_combout ),
	.datab(\top|ALU|ShiftRight0~13_combout ),
	.datac(\top|ALU|Mux21~0_combout ),
	.datad(\top|ALU|Mux21~4_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux21~5 .lut_mask = 16'hFA0C;
defparam \top|ALU|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N4
cycloneive_lcell_comb \top|MUXRam|out[10]~70 (
// Equation(s):
// \top|MUXRam|out[10]~70_combout  = (\top|ALU|Mux28~5_combout  & ((\top|MUXReg2|out[10]~34_combout ) # ((!\top|ALUControl|Mux2~0_combout  & \top|ALU|Mux21~5_combout )))) # (!\top|ALU|Mux28~5_combout  & (!\top|ALUControl|Mux2~0_combout  & 
// ((\top|ALU|Mux21~5_combout ))))

	.dataa(\top|ALU|Mux28~5_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|MUXReg2|out[10]~34_combout ),
	.datad(\top|ALU|Mux21~5_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[10]~70_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[10]~70 .lut_mask = 16'hB3A0;
defparam \top|MUXRam|out[10]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N14
cycloneive_lcell_comb \top|MUXRam|out[10]~71 (
// Equation(s):
// \top|MUXRam|out[10]~71_combout  = (\top|conrtol|Decoder0~0_combout  & (\DIN_SW[10]~input_o  & ((\mem_ctrl|Equal0~3_combout )))) # (!\top|conrtol|Decoder0~0_combout  & (((\top|MUXRam|out[10]~70_combout ))))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\DIN_SW[10]~input_o ),
	.datac(\top|MUXRam|out[10]~70_combout ),
	.datad(\mem_ctrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[10]~71_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[10]~71 .lut_mask = 16'hD850;
defparam \top|MUXRam|out[10]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N29
dffeas \top|Registers|regis[3][10] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[10]~71_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][10] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y40_N1
dffeas \top|Registers|regis[1][10] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[10]~71_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][10] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N4
cycloneive_lcell_comb \top|Registers|Mux53~1 (
// Equation(s):
// \top|Registers|Mux53~1_combout  = (\ROM|ROM~23_combout  & ((\ROM|ROM~22_combout  & (\top|Registers|regis[3][10]~q )) # (!\ROM|ROM~22_combout  & ((\top|Registers|regis[1][10]~q ))))) # (!\ROM|ROM~23_combout  & (((\top|Registers|regis[1][10]~q ))))

	.dataa(\ROM|ROM~23_combout ),
	.datab(\top|Registers|regis[3][10]~q ),
	.datac(\top|Registers|regis[1][10]~q ),
	.datad(\ROM|ROM~22_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux53~1 .lut_mask = 16'hD8F0;
defparam \top|Registers|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y40_N13
dffeas \top|Registers|regis[2][10] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[10]~71_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][10] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N12
cycloneive_lcell_comb \top|Registers|Mux53~0 (
// Equation(s):
// \top|Registers|Mux53~0_combout  = (\top|Registers|Mux63~0_combout  & ((\top|Registers|regis[2][10]~q ) # ((\top|Registers|regis[4][10]~q  & \ROM|ROM~14_combout )))) # (!\top|Registers|Mux63~0_combout  & (\top|Registers|regis[4][10]~q  & 
// ((\ROM|ROM~14_combout ))))

	.dataa(\top|Registers|Mux63~0_combout ),
	.datab(\top|Registers|regis[4][10]~q ),
	.datac(\top|Registers|regis[2][10]~q ),
	.datad(\ROM|ROM~14_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux53~0 .lut_mask = 16'hECA0;
defparam \top|Registers|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N10
cycloneive_lcell_comb \top|Registers|Mux53~2 (
// Equation(s):
// \top|Registers|Mux53~2_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & (\top|Registers|Mux53~1_combout ))) # (!\ROM|ROM~33_combout  & (((\top|Registers|Mux53~0_combout ))))

	.dataa(\ROM|ROM~33_combout ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|Mux53~1_combout ),
	.datad(\top|Registers|Mux53~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux53~2 .lut_mask = 16'h7520;
defparam \top|Registers|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N8
cycloneive_lcell_comb \top|MUXReg2|out[10]~34 (
// Equation(s):
// \top|MUXReg2|out[10]~34_combout  = (\top|conrtol|WideOr2~0_combout  & (((\top|MUXReg2|out[11]~5_combout  & \top|Registers|Mux53~2_combout )))) # (!\top|conrtol|WideOr2~0_combout  & ((\top|ImmGen|Mux20~0_combout ) # ((\top|MUXReg2|out[11]~5_combout  & 
// \top|Registers|Mux53~2_combout ))))

	.dataa(\top|conrtol|WideOr2~0_combout ),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|MUXReg2|out[11]~5_combout ),
	.datad(\top|Registers|Mux53~2_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[10]~34 .lut_mask = 16'hF444;
defparam \top|MUXReg2|out[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N22
cycloneive_lcell_comb \top|ALU|Add0~158 (
// Equation(s):
// \top|ALU|Add0~158_combout  = \top|MUXReg2|out[10]~34_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\top|MUXReg2|out[10]~34_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~158_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~158 .lut_mask = 16'h783C;
defparam \top|ALU|Add0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N8
cycloneive_lcell_comb \top|ALU|Add0~87 (
// Equation(s):
// \top|ALU|Add0~87_combout  = ((\top|ALU|Add0~157_combout  $ (\top|MUXReg1|out[11]~59_combout  $ (!\top|ALU|Add0~86 )))) # (GND)
// \top|ALU|Add0~88  = CARRY((\top|ALU|Add0~157_combout  & ((\top|MUXReg1|out[11]~59_combout ) # (!\top|ALU|Add0~86 ))) # (!\top|ALU|Add0~157_combout  & (\top|MUXReg1|out[11]~59_combout  & !\top|ALU|Add0~86 )))

	.dataa(\top|ALU|Add0~157_combout ),
	.datab(\top|MUXReg1|out[11]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~86 ),
	.combout(\top|ALU|Add0~87_combout ),
	.cout(\top|ALU|Add0~88 ));
// synopsys translate_off
defparam \top|ALU|Add0~87 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N10
cycloneive_lcell_comb \top|ALU|ShiftRight0~115 (
// Equation(s):
// \top|ALU|ShiftRight0~115_combout  = (!\top|MUXReg2|out[3]~12_combout  & \top|ALU|ShiftRight0~35_combout )

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|ALU|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~115_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~115 .lut_mask = 16'h5500;
defparam \top|ALU|ShiftRight0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N30
cycloneive_lcell_comb \top|ALU|Mux20~0 (
// Equation(s):
// \top|ALU|Mux20~0_combout  = (\top|ALU|Mux21~2_combout  & (((\top|ALU|Mux21~3_combout  & \top|ALU|ShiftRight0~115_combout )))) # (!\top|ALU|Mux21~2_combout  & ((\top|ALU|Add0~87_combout ) # ((!\top|ALU|Mux21~3_combout ))))

	.dataa(\top|ALU|Mux21~2_combout ),
	.datab(\top|ALU|Add0~87_combout ),
	.datac(\top|ALU|Mux21~3_combout ),
	.datad(\top|ALU|ShiftRight0~115_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux20~0 .lut_mask = 16'hE545;
defparam \top|ALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N0
cycloneive_lcell_comb \top|ALU|ShiftRight0~47 (
// Equation(s):
// \top|ALU|ShiftRight0~47_combout  = (\top|MUXReg2|out[0]~7_combout  & ((\top|ALU|ShiftRight0~46_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|ALU|ShiftRight0~22_combout ))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~22_combout ),
	.datad(\top|ALU|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~47 .lut_mask = 16'hFA50;
defparam \top|ALU|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N16
cycloneive_lcell_comb \top|ALU|ShiftRight0~50 (
// Equation(s):
// \top|ALU|ShiftRight0~50_combout  = (\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~47_combout ))) # (!\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~49_combout ))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~49_combout ),
	.datad(\top|ALU|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~50 .lut_mask = 16'hFA50;
defparam \top|ALU|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N12
cycloneive_lcell_comb \top|ALU|Mux20~1 (
// Equation(s):
// \top|ALU|Mux20~1_combout  = (\top|ALU|Mux21~0_combout  & (((\top|ALU|Mux20~0_combout )))) # (!\top|ALU|Mux21~0_combout  & ((\top|ALU|Mux20~0_combout  & ((\top|ALU|ShiftRight0~50_combout ))) # (!\top|ALU|Mux20~0_combout  & (\top|ALU|ShiftRight0~40_combout 
// ))))

	.dataa(\top|ALU|Mux21~0_combout ),
	.datab(\top|ALU|ShiftRight0~40_combout ),
	.datac(\top|ALU|Mux20~0_combout ),
	.datad(\top|ALU|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux20~1 .lut_mask = 16'hF4A4;
defparam \top|ALU|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N6
cycloneive_lcell_comb \top|MUXRam|out[11]~63 (
// Equation(s):
// \top|MUXRam|out[11]~63_combout  = (!\top|conrtol|Decoder0~0_combout  & ((\top|MUXRam|out[11]~62_combout ) # ((!\top|ALUControl|Mux2~0_combout  & \top|ALU|Mux20~1_combout ))))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\top|MUXRam|out[11]~62_combout ),
	.datac(\top|ALUControl|Mux2~0_combout ),
	.datad(\top|ALU|Mux20~1_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[11]~63 .lut_mask = 16'h4544;
defparam \top|MUXRam|out[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N28
cycloneive_lcell_comb \top|MUXRam|out[11]~64 (
// Equation(s):
// \top|MUXRam|out[11]~64_combout  = (\top|MUXRam|out[11]~63_combout ) # ((\top|conrtol|Decoder0~0_combout  & (\DIN_SW[11]~input_o  & \mem_ctrl|Equal0~3_combout )))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\DIN_SW[11]~input_o ),
	.datac(\mem_ctrl|Equal0~3_combout ),
	.datad(\top|MUXRam|out[11]~63_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[11]~64 .lut_mask = 16'hFF80;
defparam \top|MUXRam|out[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y40_N19
dffeas \top|Registers|regis[3][11] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[11]~64_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][11] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N14
cycloneive_lcell_comb \top|Registers|regis[1][11]~feeder (
// Equation(s):
// \top|Registers|regis[1][11]~feeder_combout  = \top|MUXRam|out[11]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[11]~64_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[1][11]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y40_N15
dffeas \top|Registers|regis[1][11] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][11] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N22
cycloneive_lcell_comb \top|Registers|Mux52~1 (
// Equation(s):
// \top|Registers|Mux52~1_combout  = (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout  & (\top|Registers|regis[3][11]~q )) # (!\ROM|ROM~23_combout  & ((\top|Registers|regis[1][11]~q ))))) # (!\ROM|ROM~22_combout  & (((\top|Registers|regis[1][11]~q ))))

	.dataa(\ROM|ROM~22_combout ),
	.datab(\top|Registers|regis[3][11]~q ),
	.datac(\ROM|ROM~23_combout ),
	.datad(\top|Registers|regis[1][11]~q ),
	.cin(gnd),
	.combout(\top|Registers|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux52~1 .lut_mask = 16'hDF80;
defparam \top|Registers|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y40_N1
dffeas \top|Registers|regis[2][11] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[11]~64_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][11] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N0
cycloneive_lcell_comb \top|Registers|Mux52~0 (
// Equation(s):
// \top|Registers|Mux52~0_combout  = (\top|Registers|Mux63~0_combout  & ((\top|Registers|regis[2][11]~q ) # ((\top|Registers|regis[4][11]~q  & \ROM|ROM~14_combout )))) # (!\top|Registers|Mux63~0_combout  & (\top|Registers|regis[4][11]~q  & 
// ((\ROM|ROM~14_combout ))))

	.dataa(\top|Registers|Mux63~0_combout ),
	.datab(\top|Registers|regis[4][11]~q ),
	.datac(\top|Registers|regis[2][11]~q ),
	.datad(\ROM|ROM~14_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux52~0 .lut_mask = 16'hECA0;
defparam \top|Registers|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N4
cycloneive_lcell_comb \top|Registers|Mux52~2 (
// Equation(s):
// \top|Registers|Mux52~2_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & (\top|Registers|Mux52~1_combout ))) # (!\ROM|ROM~33_combout  & (((\top|Registers|Mux52~0_combout ))))

	.dataa(\ROM|ROM~33_combout ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|Mux52~1_combout ),
	.datad(\top|Registers|Mux52~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux52~2 .lut_mask = 16'h7520;
defparam \top|Registers|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N6
cycloneive_lcell_comb \top|MUXReg2|out[11]~33 (
// Equation(s):
// \top|MUXReg2|out[11]~33_combout  = (\top|MUXReg2|out[11]~14_combout  & ((\top|conrtol|WideOr2~0_combout  & ((\top|Registers|Mux52~2_combout ))) # (!\top|conrtol|WideOr2~0_combout  & (\ROM|ROM~33_combout ))))

	.dataa(\top|conrtol|WideOr2~0_combout ),
	.datab(\ROM|ROM~33_combout ),
	.datac(\top|Registers|Mux52~2_combout ),
	.datad(\top|MUXReg2|out[11]~14_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[11]~33 .lut_mask = 16'hE400;
defparam \top|MUXReg2|out[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N24
cycloneive_lcell_comb \top|ALU|Add0~157 (
// Equation(s):
// \top|ALU|Add0~157_combout  = \top|MUXReg2|out[11]~33_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\top|MUXReg2|out[11]~33_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\ROM|ROM~20_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~157_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~157 .lut_mask = 16'h6A66;
defparam \top|ALU|Add0~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N10
cycloneive_lcell_comb \top|ALU|Add0~89 (
// Equation(s):
// \top|ALU|Add0~89_combout  = (\top|ALU|Add0~156_combout  & ((\top|MUXReg1|out[12]~63_combout  & (\top|ALU|Add0~88  & VCC)) # (!\top|MUXReg1|out[12]~63_combout  & (!\top|ALU|Add0~88 )))) # (!\top|ALU|Add0~156_combout  & ((\top|MUXReg1|out[12]~63_combout  & 
// (!\top|ALU|Add0~88 )) # (!\top|MUXReg1|out[12]~63_combout  & ((\top|ALU|Add0~88 ) # (GND)))))
// \top|ALU|Add0~90  = CARRY((\top|ALU|Add0~156_combout  & (!\top|MUXReg1|out[12]~63_combout  & !\top|ALU|Add0~88 )) # (!\top|ALU|Add0~156_combout  & ((!\top|ALU|Add0~88 ) # (!\top|MUXReg1|out[12]~63_combout ))))

	.dataa(\top|ALU|Add0~156_combout ),
	.datab(\top|MUXReg1|out[12]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~88 ),
	.combout(\top|ALU|Add0~89_combout ),
	.cout(\top|ALU|Add0~90 ));
// synopsys translate_off
defparam \top|ALU|Add0~89 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N28
cycloneive_lcell_comb \top|ALU|ShiftRight0~118 (
// Equation(s):
// \top|ALU|ShiftRight0~118_combout  = (!\top|MUXReg2|out[2]~4_combout  & (!\top|MUXReg2|out[3]~12_combout  & ((!\top|MUXReg2|out[11]~5_combout ) # (!\top|Registers|Mux61~2_combout ))))

	.dataa(\top|Registers|Mux61~2_combout ),
	.datab(\top|MUXReg2|out[11]~5_combout ),
	.datac(\top|MUXReg2|out[2]~4_combout ),
	.datad(\top|MUXReg2|out[3]~12_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~118_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~118 .lut_mask = 16'h0007;
defparam \top|ALU|ShiftRight0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N2
cycloneive_lcell_comb \top|ALU|ShiftRight0~97 (
// Equation(s):
// \top|ALU|ShiftRight0~97_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[31]~2_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[30]~4_combout ))))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|MUXReg1|out[30]~4_combout ),
	.datad(\top|MUXReg1|out[31]~2_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~97 .lut_mask = 16'hC840;
defparam \top|ALU|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N16
cycloneive_lcell_comb \top|ALU|ShiftRight0~111 (
// Equation(s):
// \top|ALU|ShiftRight0~111_combout  = (\top|ALU|ShiftRight0~118_combout  & ((\top|ALU|ShiftRight0~97_combout ) # (\top|ALU|ShiftRight0~74_combout )))

	.dataa(\top|ALU|ShiftRight0~118_combout ),
	.datab(\top|ALU|ShiftRight0~97_combout ),
	.datac(gnd),
	.datad(\top|ALU|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~111_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~111 .lut_mask = 16'hAA88;
defparam \top|ALU|ShiftRight0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N22
cycloneive_lcell_comb \top|ALU|Mux19~0 (
// Equation(s):
// \top|ALU|Mux19~0_combout  = (\top|ALU|Mux21~2_combout  & (((\top|ALU|Mux21~3_combout  & \top|ALU|ShiftRight0~111_combout )))) # (!\top|ALU|Mux21~2_combout  & ((\top|ALU|Add0~89_combout ) # ((!\top|ALU|Mux21~3_combout ))))

	.dataa(\top|ALU|Mux21~2_combout ),
	.datab(\top|ALU|Add0~89_combout ),
	.datac(\top|ALU|Mux21~3_combout ),
	.datad(\top|ALU|ShiftRight0~111_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux19~0 .lut_mask = 16'hE545;
defparam \top|ALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N20
cycloneive_lcell_comb \top|ALU|Mux19~1 (
// Equation(s):
// \top|ALU|Mux19~1_combout  = (\top|ALU|Mux19~0_combout  & (((\top|ALU|ShiftRight0~81_combout ) # (\top|ALU|Mux21~0_combout )))) # (!\top|ALU|Mux19~0_combout  & (\top|ALU|ShiftRight0~85_combout  & ((!\top|ALU|Mux21~0_combout ))))

	.dataa(\top|ALU|ShiftRight0~85_combout ),
	.datab(\top|ALU|ShiftRight0~81_combout ),
	.datac(\top|ALU|Mux19~0_combout ),
	.datad(\top|ALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux19~1 .lut_mask = 16'hF0CA;
defparam \top|ALU|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N2
cycloneive_lcell_comb \top|MUXRam|out[12]~68 (
// Equation(s):
// \top|MUXRam|out[12]~68_combout  = (\top|MUXReg2|out[12]~41_combout  & ((\top|ALU|Mux28~5_combout ) # ((!\top|ALUControl|Mux2~0_combout  & \top|ALU|Mux19~1_combout )))) # (!\top|MUXReg2|out[12]~41_combout  & (((!\top|ALUControl|Mux2~0_combout  & 
// \top|ALU|Mux19~1_combout ))))

	.dataa(\top|MUXReg2|out[12]~41_combout ),
	.datab(\top|ALU|Mux28~5_combout ),
	.datac(\top|ALUControl|Mux2~0_combout ),
	.datad(\top|ALU|Mux19~1_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[12]~68_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[12]~68 .lut_mask = 16'h8F88;
defparam \top|MUXRam|out[12]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N22
cycloneive_lcell_comb \top|MUXRam|out[12]~69 (
// Equation(s):
// \top|MUXRam|out[12]~69_combout  = (\top|conrtol|Decoder0~0_combout  & (\DIN_SW[12]~input_o  & (\mem_ctrl|Equal0~3_combout ))) # (!\top|conrtol|Decoder0~0_combout  & (((\top|MUXRam|out[12]~68_combout ))))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\DIN_SW[12]~input_o ),
	.datac(\mem_ctrl|Equal0~3_combout ),
	.datad(\top|MUXRam|out[12]~68_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[12]~69 .lut_mask = 16'hD580;
defparam \top|MUXRam|out[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N20
cycloneive_lcell_comb \top|Registers|regis[4][12]~feeder (
// Equation(s):
// \top|Registers|regis[4][12]~feeder_combout  = \top|MUXRam|out[12]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[12]~69_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][12]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N21
dffeas \top|Registers|regis[4][12] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][12] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y40_N11
dffeas \top|Registers|regis[2][12] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[12]~69_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][12] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N10
cycloneive_lcell_comb \top|Registers|Mux51~0 (
// Equation(s):
// \top|Registers|Mux51~0_combout  = (\ROM|ROM~14_combout  & ((\top|Registers|regis[4][12]~q ) # ((\top|Registers|regis[2][12]~q  & \top|Registers|Mux63~0_combout )))) # (!\ROM|ROM~14_combout  & (((\top|Registers|regis[2][12]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|Registers|regis[4][12]~q ),
	.datac(\top|Registers|regis[2][12]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux51~0 .lut_mask = 16'hF888;
defparam \top|Registers|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N16
cycloneive_lcell_comb \top|Registers|regis[1][12]~feeder (
// Equation(s):
// \top|Registers|regis[1][12]~feeder_combout  = \top|MUXRam|out[12]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|MUXRam|out[12]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|Registers|regis[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[1][12]~feeder .lut_mask = 16'hF0F0;
defparam \top|Registers|regis[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y40_N17
dffeas \top|Registers|regis[1][12] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][12] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N16
cycloneive_lcell_comb \top|Registers|Mux51~1 (
// Equation(s):
// \top|Registers|Mux51~1_combout  = (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout  & ((\top|Registers|regis[3][12]~q ))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][12]~q )))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][12]~q ))

	.dataa(\top|Registers|regis[1][12]~q ),
	.datab(\top|Registers|regis[3][12]~q ),
	.datac(\ROM|ROM~22_combout ),
	.datad(\ROM|ROM~23_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux51~1 .lut_mask = 16'hCAAA;
defparam \top|Registers|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N0
cycloneive_lcell_comb \top|Registers|Mux51~2 (
// Equation(s):
// \top|Registers|Mux51~2_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & ((\top|Registers|Mux51~1_combout )))) # (!\ROM|ROM~33_combout  & (((\top|Registers|Mux51~0_combout ))))

	.dataa(\ROM|ROM~33_combout ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|Mux51~0_combout ),
	.datad(\top|Registers|Mux51~1_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux51~2 .lut_mask = 16'h7250;
defparam \top|Registers|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N6
cycloneive_lcell_comb \top|MUXReg2|out[12]~41 (
// Equation(s):
// \top|MUXReg2|out[12]~41_combout  = (\top|ImmGen|Mux20~0_combout  & (((\top|MUXReg2|out[11]~5_combout  & \top|Registers|Mux51~2_combout )) # (!\top|conrtol|WideOr2~0_combout ))) # (!\top|ImmGen|Mux20~0_combout  & (((\top|MUXReg2|out[11]~5_combout  & 
// \top|Registers|Mux51~2_combout ))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|conrtol|WideOr2~0_combout ),
	.datac(\top|MUXReg2|out[11]~5_combout ),
	.datad(\top|Registers|Mux51~2_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[12]~41 .lut_mask = 16'hF222;
defparam \top|MUXReg2|out[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N26
cycloneive_lcell_comb \top|ALU|Add0~156 (
// Equation(s):
// \top|ALU|Add0~156_combout  = \top|MUXReg2|out[12]~41_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\top|MUXReg2|out[12]~41_combout ),
	.datab(\ROM|ROM~20_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~156_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~156 .lut_mask = 16'h6A5A;
defparam \top|ALU|Add0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N12
cycloneive_lcell_comb \top|ALU|Add0~91 (
// Equation(s):
// \top|ALU|Add0~91_combout  = ((\top|ALU|Add0~155_combout  $ (\top|MUXReg1|out[13]~71_combout  $ (!\top|ALU|Add0~90 )))) # (GND)
// \top|ALU|Add0~92  = CARRY((\top|ALU|Add0~155_combout  & ((\top|MUXReg1|out[13]~71_combout ) # (!\top|ALU|Add0~90 ))) # (!\top|ALU|Add0~155_combout  & (\top|MUXReg1|out[13]~71_combout  & !\top|ALU|Add0~90 )))

	.dataa(\top|ALU|Add0~155_combout ),
	.datab(\top|MUXReg1|out[13]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~90 ),
	.combout(\top|ALU|Add0~91_combout ),
	.cout(\top|ALU|Add0~92 ));
// synopsys translate_off
defparam \top|ALU|Add0~91 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N14
cycloneive_lcell_comb \top|ALU|Mux2~0 (
// Equation(s):
// \top|ALU|Mux2~0_combout  = (\top|ALU|ShiftRight0~118_combout  & \top|ALU|ShiftRight0~89_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~118_combout ),
	.datad(\top|ALU|ShiftRight0~89_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux2~0 .lut_mask = 16'hF000;
defparam \top|ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N2
cycloneive_lcell_comb \top|ALU|Mux18~0 (
// Equation(s):
// \top|ALU|Mux18~0_combout  = (\top|ALU|Mux21~2_combout  & (((\top|ALU|Mux21~3_combout  & \top|ALU|Mux2~0_combout )))) # (!\top|ALU|Mux21~2_combout  & ((\top|ALU|Add0~91_combout ) # ((!\top|ALU|Mux21~3_combout ))))

	.dataa(\top|ALU|Mux21~2_combout ),
	.datab(\top|ALU|Add0~91_combout ),
	.datac(\top|ALU|Mux21~3_combout ),
	.datad(\top|ALU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux18~0 .lut_mask = 16'hE545;
defparam \top|ALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N20
cycloneive_lcell_comb \top|ALU|Mux18~1 (
// Equation(s):
// \top|ALU|Mux18~1_combout  = (\top|ALU|Mux18~0_combout  & ((\top|ALU|ShiftRight0~87_combout ) # ((\top|ALU|Mux21~0_combout )))) # (!\top|ALU|Mux18~0_combout  & (((!\top|ALU|Mux21~0_combout  & \top|ALU|ShiftRight0~88_combout ))))

	.dataa(\top|ALU|ShiftRight0~87_combout ),
	.datab(\top|ALU|Mux18~0_combout ),
	.datac(\top|ALU|Mux21~0_combout ),
	.datad(\top|ALU|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux18~1 .lut_mask = 16'hCBC8;
defparam \top|ALU|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N18
cycloneive_lcell_comb \top|MUXRam|out[13]~66 (
// Equation(s):
// \top|MUXRam|out[13]~66_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|MUXRam|out[13]~65_combout  & (\top|MUXRam|out[11]~55_combout ))) # (!\top|ALUControl|Mux2~0_combout  & ((\top|ALU|Mux18~1_combout ) # ((\top|MUXRam|out[13]~65_combout  & 
// \top|MUXRam|out[11]~55_combout ))))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|MUXRam|out[13]~65_combout ),
	.datac(\top|MUXRam|out[11]~55_combout ),
	.datad(\top|ALU|Mux18~1_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[13]~66 .lut_mask = 16'hD5C0;
defparam \top|MUXRam|out[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N24
cycloneive_lcell_comb \top|MUXRam|out[13]~67 (
// Equation(s):
// \top|MUXRam|out[13]~67_combout  = (\top|conrtol|Decoder0~0_combout  & (\DIN_SW[13]~input_o  & (\mem_ctrl|Equal0~3_combout ))) # (!\top|conrtol|Decoder0~0_combout  & (((\top|MUXRam|out[13]~66_combout ))))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\DIN_SW[13]~input_o ),
	.datac(\mem_ctrl|Equal0~3_combout ),
	.datad(\top|MUXRam|out[13]~66_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[13]~67 .lut_mask = 16'hD580;
defparam \top|MUXRam|out[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y40_N0
cycloneive_lcell_comb \top|Registers|regis[1][13]~feeder (
// Equation(s):
// \top|Registers|regis[1][13]~feeder_combout  = \top|MUXRam|out[13]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[13]~67_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[1][13]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y40_N1
dffeas \top|Registers|regis[1][13] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][13] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N14
cycloneive_lcell_comb \top|Registers|Mux50~1 (
// Equation(s):
// \top|Registers|Mux50~1_combout  = (\ROM|ROM~23_combout  & ((\ROM|ROM~22_combout  & ((\top|Registers|regis[3][13]~q ))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][13]~q )))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][13]~q ))

	.dataa(\ROM|ROM~23_combout ),
	.datab(\top|Registers|regis[1][13]~q ),
	.datac(\top|Registers|regis[3][13]~q ),
	.datad(\ROM|ROM~22_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux50~1 .lut_mask = 16'hE4CC;
defparam \top|Registers|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y41_N9
dffeas \top|Registers|regis[2][13] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[13]~67_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][13] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N8
cycloneive_lcell_comb \top|Registers|Mux50~0 (
// Equation(s):
// \top|Registers|Mux50~0_combout  = (\ROM|ROM~14_combout  & ((\top|Registers|regis[4][13]~q ) # ((\top|Registers|regis[2][13]~q  & \top|Registers|Mux63~0_combout )))) # (!\ROM|ROM~14_combout  & (((\top|Registers|regis[2][13]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|Registers|regis[4][13]~q ),
	.datac(\top|Registers|regis[2][13]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux50~0 .lut_mask = 16'hF888;
defparam \top|Registers|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N30
cycloneive_lcell_comb \top|Registers|Mux50~2 (
// Equation(s):
// \top|Registers|Mux50~2_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & (\top|Registers|Mux50~1_combout ))) # (!\ROM|ROM~33_combout  & (((\top|Registers|Mux50~0_combout ))))

	.dataa(\ROM|ROM~33_combout ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|Mux50~1_combout ),
	.datad(\top|Registers|Mux50~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux50~2 .lut_mask = 16'h7520;
defparam \top|Registers|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N18
cycloneive_lcell_comb \top|MUXReg2|out[13]~32 (
// Equation(s):
// \top|MUXReg2|out[13]~32_combout  = (\top|MUXReg2|out[11]~14_combout  & ((\top|conrtol|WideOr2~0_combout  & ((\top|Registers|Mux50~2_combout ))) # (!\top|conrtol|WideOr2~0_combout  & (\ROM|ROM~35_combout ))))

	.dataa(\top|conrtol|WideOr2~0_combout ),
	.datab(\ROM|ROM~35_combout ),
	.datac(\top|Registers|Mux50~2_combout ),
	.datad(\top|MUXReg2|out[11]~14_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[13]~32 .lut_mask = 16'hE400;
defparam \top|MUXReg2|out[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N2
cycloneive_lcell_comb \top|ALU|Add0~155 (
// Equation(s):
// \top|ALU|Add0~155_combout  = \top|MUXReg2|out[13]~32_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\top|MUXReg2|out[13]~32_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(\ROM|ROM~20_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~155_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~155 .lut_mask = 16'h6A66;
defparam \top|ALU|Add0~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N14
cycloneive_lcell_comb \top|ALU|Add0~93 (
// Equation(s):
// \top|ALU|Add0~93_combout  = (\top|ALU|Add0~154_combout  & ((\top|MUXReg1|out[14]~70_combout  & (\top|ALU|Add0~92  & VCC)) # (!\top|MUXReg1|out[14]~70_combout  & (!\top|ALU|Add0~92 )))) # (!\top|ALU|Add0~154_combout  & ((\top|MUXReg1|out[14]~70_combout  & 
// (!\top|ALU|Add0~92 )) # (!\top|MUXReg1|out[14]~70_combout  & ((\top|ALU|Add0~92 ) # (GND)))))
// \top|ALU|Add0~94  = CARRY((\top|ALU|Add0~154_combout  & (!\top|MUXReg1|out[14]~70_combout  & !\top|ALU|Add0~92 )) # (!\top|ALU|Add0~154_combout  & ((!\top|ALU|Add0~92 ) # (!\top|MUXReg1|out[14]~70_combout ))))

	.dataa(\top|ALU|Add0~154_combout ),
	.datab(\top|MUXReg1|out[14]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~92 ),
	.combout(\top|ALU|Add0~93_combout ),
	.cout(\top|ALU|Add0~94 ));
// synopsys translate_off
defparam \top|ALU|Add0~93 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N16
cycloneive_lcell_comb \top|ALU|Add0~95 (
// Equation(s):
// \top|ALU|Add0~95_combout  = ((\top|ALU|Add0~153_combout  $ (\top|MUXReg1|out[15]~53_combout  $ (!\top|ALU|Add0~94 )))) # (GND)
// \top|ALU|Add0~96  = CARRY((\top|ALU|Add0~153_combout  & ((\top|MUXReg1|out[15]~53_combout ) # (!\top|ALU|Add0~94 ))) # (!\top|ALU|Add0~153_combout  & (\top|MUXReg1|out[15]~53_combout  & !\top|ALU|Add0~94 )))

	.dataa(\top|ALU|Add0~153_combout ),
	.datab(\top|MUXReg1|out[15]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~94 ),
	.combout(\top|ALU|Add0~95_combout ),
	.cout(\top|ALU|Add0~96 ));
// synopsys translate_off
defparam \top|ALU|Add0~95 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N18
cycloneive_lcell_comb \top|ALU|Add0~97 (
// Equation(s):
// \top|ALU|Add0~97_combout  = (\top|MUXReg1|out[16]~55_combout  & ((\top|ALU|Add0~152_combout  & (\top|ALU|Add0~96  & VCC)) # (!\top|ALU|Add0~152_combout  & (!\top|ALU|Add0~96 )))) # (!\top|MUXReg1|out[16]~55_combout  & ((\top|ALU|Add0~152_combout  & 
// (!\top|ALU|Add0~96 )) # (!\top|ALU|Add0~152_combout  & ((\top|ALU|Add0~96 ) # (GND)))))
// \top|ALU|Add0~98  = CARRY((\top|MUXReg1|out[16]~55_combout  & (!\top|ALU|Add0~152_combout  & !\top|ALU|Add0~96 )) # (!\top|MUXReg1|out[16]~55_combout  & ((!\top|ALU|Add0~96 ) # (!\top|ALU|Add0~152_combout ))))

	.dataa(\top|MUXReg1|out[16]~55_combout ),
	.datab(\top|ALU|Add0~152_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~96 ),
	.combout(\top|ALU|Add0~97_combout ),
	.cout(\top|ALU|Add0~98 ));
// synopsys translate_off
defparam \top|ALU|Add0~97 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N16
cycloneive_lcell_comb \top|ALU|Mux15~0 (
// Equation(s):
// \top|ALU|Mux15~0_combout  = (\top|ALU|Mux21~1_combout  & ((\top|MUXReg2|out[3]~12_combout  & ((\top|ALU|ShiftRight0~98_combout ))) # (!\top|MUXReg2|out[3]~12_combout  & (\top|ALU|ShiftRight0~70_combout ))))

	.dataa(\top|ALU|Mux21~1_combout ),
	.datab(\top|MUXReg2|out[3]~12_combout ),
	.datac(\top|ALU|ShiftRight0~70_combout ),
	.datad(\top|ALU|ShiftRight0~98_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux15~0 .lut_mask = 16'hA820;
defparam \top|ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N2
cycloneive_lcell_comb \top|MUXRam|out[16]~58 (
// Equation(s):
// \top|MUXRam|out[16]~58_combout  = (\top|ALUControl|Mux0~0_combout  & ((\top|ALUControl|Mux2~0_combout ) # ((\top|ALU|Mux15~0_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (!\top|ALUControl|Mux2~0_combout  & (\top|ALU|Add0~97_combout )))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|ALU|Add0~97_combout ),
	.datad(\top|ALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[16]~58_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[16]~58 .lut_mask = 16'hBA98;
defparam \top|MUXRam|out[16]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N20
cycloneive_lcell_comb \top|MUXRam|out[16]~59 (
// Equation(s):
// \top|MUXRam|out[16]~59_combout  = (!\top|conrtol|Decoder0~0_combout  & (\top|MUXRam|out[16]~58_combout  & ((\top|MUXReg2|out[16]~18_combout ) # (!\top|ALUControl|Mux2~0_combout ))))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|MUXReg2|out[16]~18_combout ),
	.datad(\top|MUXRam|out[16]~58_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[16]~59_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[16]~59 .lut_mask = 16'h5100;
defparam \top|MUXRam|out[16]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N24
cycloneive_lcell_comb \top|Registers|regis[4][16]~feeder (
// Equation(s):
// \top|Registers|regis[4][16]~feeder_combout  = \top|MUXRam|out[16]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[16]~59_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[4][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][16]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[4][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N25
dffeas \top|Registers|regis[4][16] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][16] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N2
cycloneive_lcell_comb \top|MUXReg1|out[16]~54 (
// Equation(s):
// \top|MUXReg1|out[16]~54_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\ROM|ROM~34_combout  & (\top|Registers|regis[4][16]~q )) # (!\ROM|ROM~34_combout  & ((\top|Registers|regis[3][16]~q )))))

	.dataa(\top|Registers|regis[4][16]~q ),
	.datab(\ROM|ROM~34_combout ),
	.datac(\top|Registers|regis[3][16]~q ),
	.datad(\top|MUXReg1|out[17]~1_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[16]~54 .lut_mask = 16'hB800;
defparam \top|MUXReg1|out[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y40_N8
cycloneive_lcell_comb \top|MUXReg1|out[16]~55 (
// Equation(s):
// \top|MUXReg1|out[16]~55_combout  = (\top|MUXReg1|out[16]~54_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[16]~28_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(gnd),
	.datac(\top|Add|Sol[16]~28_combout ),
	.datad(\top|MUXReg1|out[16]~54_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[16]~55_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[16]~55 .lut_mask = 16'hFFA0;
defparam \top|MUXReg1|out[16]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N20
cycloneive_lcell_comb \top|ALU|Add0~99 (
// Equation(s):
// \top|ALU|Add0~99_combout  = ((\top|ALU|Add0~151_combout  $ (\top|MUXReg1|out[17]~51_combout  $ (!\top|ALU|Add0~98 )))) # (GND)
// \top|ALU|Add0~100  = CARRY((\top|ALU|Add0~151_combout  & ((\top|MUXReg1|out[17]~51_combout ) # (!\top|ALU|Add0~98 ))) # (!\top|ALU|Add0~151_combout  & (\top|MUXReg1|out[17]~51_combout  & !\top|ALU|Add0~98 )))

	.dataa(\top|ALU|Add0~151_combout ),
	.datab(\top|MUXReg1|out[17]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~98 ),
	.combout(\top|ALU|Add0~99_combout ),
	.cout(\top|ALU|Add0~100 ));
// synopsys translate_off
defparam \top|ALU|Add0~99 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N20
cycloneive_lcell_comb \top|ALU|Mux14~0 (
// Equation(s):
// \top|ALU|Mux14~0_combout  = (\top|ALU|Mux21~1_combout  & ((\top|MUXReg2|out[3]~12_combout  & (\top|ALU|ShiftRight0~65_combout )) # (!\top|MUXReg2|out[3]~12_combout  & ((\top|ALU|ShiftRight0~55_combout )))))

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(\top|ALU|ShiftRight0~65_combout ),
	.datac(\top|ALU|ShiftRight0~55_combout ),
	.datad(\top|ALU|Mux21~1_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux14~0 .lut_mask = 16'hD800;
defparam \top|ALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N6
cycloneive_lcell_comb \top|MUXRam|out[17]~52 (
// Equation(s):
// \top|MUXRam|out[17]~52_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|ALUControl|Mux0~0_combout )) # (!\top|ALUControl|Mux2~0_combout  & ((\top|ALUControl|Mux0~0_combout  & ((\top|ALU|Mux14~0_combout ))) # (!\top|ALUControl|Mux0~0_combout  & 
// (\top|ALU|Add0~99_combout ))))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|ALUControl|Mux0~0_combout ),
	.datac(\top|ALU|Add0~99_combout ),
	.datad(\top|ALU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[17]~52 .lut_mask = 16'hDC98;
defparam \top|MUXRam|out[17]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N8
cycloneive_lcell_comb \top|MUXRam|out[17]~53 (
// Equation(s):
// \top|MUXRam|out[17]~53_combout  = (!\top|conrtol|Decoder0~0_combout  & (\top|MUXRam|out[17]~52_combout  & ((\top|MUXReg2|out[17]~40_combout ) # (!\top|ALUControl|Mux2~0_combout ))))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|MUXReg2|out[17]~40_combout ),
	.datac(\top|conrtol|Decoder0~0_combout ),
	.datad(\top|MUXRam|out[17]~52_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[17]~53 .lut_mask = 16'h0D00;
defparam \top|MUXRam|out[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N20
cycloneive_lcell_comb \top|Registers|regis[4][17]~feeder (
// Equation(s):
// \top|Registers|regis[4][17]~feeder_combout  = \top|MUXRam|out[17]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|MUXRam|out[17]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|Registers|regis[4][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][17]~feeder .lut_mask = 16'hF0F0;
defparam \top|Registers|regis[4][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N21
dffeas \top|Registers|regis[4][17] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][17] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y40_N13
dffeas \top|Registers|regis[2][17] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[17]~53_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][17] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N12
cycloneive_lcell_comb \top|MUXReg2|out[17]~37 (
// Equation(s):
// \top|MUXReg2|out[17]~37_combout  = (\top|Registers|regis[4][17]~q  & ((\ROM|ROM~14_combout ) # ((\top|Registers|regis[2][17]~q  & \top|Registers|Mux63~0_combout )))) # (!\top|Registers|regis[4][17]~q  & (((\top|Registers|regis[2][17]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\top|Registers|regis[4][17]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[2][17]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[17]~37 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y38_N9
dffeas \top|Registers|regis[1][17] (
	.clk(\CLK~input_o ),
	.d(\top|MUXRam|out[17]~53_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][17] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N26
cycloneive_lcell_comb \top|MUXReg2|out[17]~38 (
// Equation(s):
// \top|MUXReg2|out[17]~38_combout  = (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout  & (\top|Registers|regis[3][17]~q )) # (!\ROM|ROM~23_combout  & ((\top|Registers|regis[1][17]~q ))))) # (!\ROM|ROM~22_combout  & (((\top|Registers|regis[1][17]~q ))))

	.dataa(\top|Registers|regis[3][17]~q ),
	.datab(\top|Registers|regis[1][17]~q ),
	.datac(\ROM|ROM~22_combout ),
	.datad(\ROM|ROM~23_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[17]~38 .lut_mask = 16'hACCC;
defparam \top|MUXReg2|out[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N24
cycloneive_lcell_comb \top|MUXReg2|out[17]~39 (
// Equation(s):
// \top|MUXReg2|out[17]~39_combout  = (\ROM|ROM~33_combout  & (((!\ROM|ROM~14_combout  & \top|MUXReg2|out[17]~38_combout )))) # (!\ROM|ROM~33_combout  & (\top|MUXReg2|out[17]~37_combout ))

	.dataa(\top|MUXReg2|out[17]~37_combout ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|MUXReg2|out[17]~38_combout ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[17]~39 .lut_mask = 16'h30AA;
defparam \top|MUXReg2|out[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N30
cycloneive_lcell_comb \top|MUXReg2|out[17]~40 (
// Equation(s):
// \top|MUXReg2|out[17]~40_combout  = (\top|MUXReg2|out[11]~14_combout  & ((\top|conrtol|WideOr2~0_combout  & ((\top|MUXReg2|out[17]~39_combout ))) # (!\top|conrtol|WideOr2~0_combout  & (\ROM|ROM~34_combout ))))

	.dataa(\ROM|ROM~34_combout ),
	.datab(\top|conrtol|WideOr2~0_combout ),
	.datac(\top|MUXReg2|out[11]~14_combout ),
	.datad(\top|MUXReg2|out[17]~39_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[17]~40_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[17]~40 .lut_mask = 16'hE020;
defparam \top|MUXReg2|out[17]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N20
cycloneive_lcell_comb \top|ALU|Add0~151 (
// Equation(s):
// \top|ALU|Add0~151_combout  = \top|MUXReg2|out[17]~40_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~18_combout ),
	.datab(\ROM|ROM~20_combout ),
	.datac(\top|MUXReg2|out[17]~40_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~151_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~151 .lut_mask = 16'h785A;
defparam \top|ALU|Add0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N22
cycloneive_lcell_comb \top|ALU|Add0~101 (
// Equation(s):
// \top|ALU|Add0~101_combout  = (\top|MUXReg1|out[18]~24_combout  & ((\top|ALU|Add0~150_combout  & (\top|ALU|Add0~100  & VCC)) # (!\top|ALU|Add0~150_combout  & (!\top|ALU|Add0~100 )))) # (!\top|MUXReg1|out[18]~24_combout  & ((\top|ALU|Add0~150_combout  & 
// (!\top|ALU|Add0~100 )) # (!\top|ALU|Add0~150_combout  & ((\top|ALU|Add0~100 ) # (GND)))))
// \top|ALU|Add0~102  = CARRY((\top|MUXReg1|out[18]~24_combout  & (!\top|ALU|Add0~150_combout  & !\top|ALU|Add0~100 )) # (!\top|MUXReg1|out[18]~24_combout  & ((!\top|ALU|Add0~100 ) # (!\top|ALU|Add0~150_combout ))))

	.dataa(\top|MUXReg1|out[18]~24_combout ),
	.datab(\top|ALU|Add0~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~100 ),
	.combout(\top|ALU|Add0~101_combout ),
	.cout(\top|ALU|Add0~102 ));
// synopsys translate_off
defparam \top|ALU|Add0~101 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N12
cycloneive_lcell_comb \top|MUXRam|out[18]~37 (
// Equation(s):
// \top|MUXRam|out[18]~37_combout  = (\top|ALUControl|Mux0~0_combout  & ((\top|ALUControl|Mux2~0_combout ) # ((\top|ALU|Mux13~0_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (!\top|ALUControl|Mux2~0_combout  & ((\top|ALU|Add0~101_combout ))))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|ALU|Mux13~0_combout ),
	.datad(\top|ALU|Add0~101_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[18]~37 .lut_mask = 16'hB9A8;
defparam \top|MUXRam|out[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N26
cycloneive_lcell_comb \top|MUXRam|out[18]~38 (
// Equation(s):
// \top|MUXRam|out[18]~38_combout  = (\top|MUXRam|out[18]~37_combout  & (!\top|conrtol|Decoder0~0_combout  & ((\top|MUXReg2|out[18]~30_combout ) # (!\top|ALUControl|Mux2~0_combout ))))

	.dataa(\top|MUXRam|out[18]~37_combout ),
	.datab(\top|MUXReg2|out[18]~30_combout ),
	.datac(\top|ALUControl|Mux2~0_combout ),
	.datad(\top|conrtol|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[18]~38 .lut_mask = 16'h008A;
defparam \top|MUXRam|out[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y36_N9
dffeas \top|Registers|regis[4][18] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[18]~38_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][18] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N4
cycloneive_lcell_comb \top|MUXReg1|out[18]~23 (
// Equation(s):
// \top|MUXReg1|out[18]~23_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\ROM|ROM~34_combout  & (\top|Registers|regis[4][18]~q )) # (!\ROM|ROM~34_combout  & ((\top|Registers|regis[3][18]~q )))))

	.dataa(\ROM|ROM~34_combout ),
	.datab(\top|Registers|regis[4][18]~q ),
	.datac(\top|Registers|regis[3][18]~q ),
	.datad(\top|MUXReg1|out[17]~1_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[18]~23_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[18]~23 .lut_mask = 16'hD800;
defparam \top|MUXReg1|out[18]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N22
cycloneive_lcell_comb \top|MUXReg1|out[18]~24 (
// Equation(s):
// \top|MUXReg1|out[18]~24_combout  = (\top|MUXReg1|out[18]~23_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[18]~32_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(gnd),
	.datac(\top|MUXReg1|out[18]~23_combout ),
	.datad(\top|Add|Sol[18]~32_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[18]~24 .lut_mask = 16'hFAF0;
defparam \top|MUXReg1|out[18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N24
cycloneive_lcell_comb \top|ALU|Add0~103 (
// Equation(s):
// \top|ALU|Add0~103_combout  = ((\top|MUXReg1|out[19]~20_combout  $ (\top|ALU|Add0~149_combout  $ (!\top|ALU|Add0~102 )))) # (GND)
// \top|ALU|Add0~104  = CARRY((\top|MUXReg1|out[19]~20_combout  & ((\top|ALU|Add0~149_combout ) # (!\top|ALU|Add0~102 ))) # (!\top|MUXReg1|out[19]~20_combout  & (\top|ALU|Add0~149_combout  & !\top|ALU|Add0~102 )))

	.dataa(\top|MUXReg1|out[19]~20_combout ),
	.datab(\top|ALU|Add0~149_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~102 ),
	.combout(\top|ALU|Add0~103_combout ),
	.cout(\top|ALU|Add0~104 ));
// synopsys translate_off
defparam \top|ALU|Add0~103 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N24
cycloneive_lcell_comb \top|MUXRam|out[19]~32 (
// Equation(s):
// \top|MUXRam|out[19]~32_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|ALUControl|Mux0~0_combout )) # (!\top|ALUControl|Mux2~0_combout  & ((\top|ALUControl|Mux0~0_combout  & (\top|ALU|Mux12~0_combout )) # (!\top|ALUControl|Mux0~0_combout  & 
// ((\top|ALU|Add0~103_combout )))))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|ALUControl|Mux0~0_combout ),
	.datac(\top|ALU|Mux12~0_combout ),
	.datad(\top|ALU|Add0~103_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[19]~32_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[19]~32 .lut_mask = 16'hD9C8;
defparam \top|MUXRam|out[19]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N18
cycloneive_lcell_comb \top|MUXRam|out[19]~33 (
// Equation(s):
// \top|MUXRam|out[19]~33_combout  = (!\top|conrtol|Decoder0~0_combout  & (\top|MUXRam|out[19]~32_combout  & ((\top|MUXReg2|out[19]~26_combout ) # (!\top|ALUControl|Mux2~0_combout ))))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|MUXReg2|out[19]~26_combout ),
	.datac(\top|conrtol|Decoder0~0_combout ),
	.datad(\top|MUXRam|out[19]~32_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[19]~33 .lut_mask = 16'h0D00;
defparam \top|MUXRam|out[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N7
dffeas \top|Registers|regis[3][19] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[19]~33_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][19] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N4
cycloneive_lcell_comb \top|MUXReg1|out[19]~19 (
// Equation(s):
// \top|MUXReg1|out[19]~19_combout  = (\ROM|ROM~34_combout  & ((\top|Registers|regis[4][19]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][19]~q ))

	.dataa(\top|Registers|regis[3][19]~q ),
	.datab(gnd),
	.datac(\ROM|ROM~34_combout ),
	.datad(\top|Registers|regis[4][19]~q ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[19]~19 .lut_mask = 16'hFA0A;
defparam \top|MUXReg1|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N30
cycloneive_lcell_comb \top|MUXReg1|out[19]~20 (
// Equation(s):
// \top|MUXReg1|out[19]~20_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\top|MUXReg1|out[19]~19_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[19]~34_combout )))) # (!\top|MUXReg1|out[17]~1_combout  & (((\top|ImmGen|Mux20~0_combout  & 
// \top|Add|Sol[19]~34_combout ))))

	.dataa(\top|MUXReg1|out[17]~1_combout ),
	.datab(\top|MUXReg1|out[19]~19_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|Add|Sol[19]~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[19]~20 .lut_mask = 16'hF888;
defparam \top|MUXReg1|out[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N0
cycloneive_lcell_comb \top|ALU|ShiftRight0~86 (
// Equation(s):
// \top|ALU|ShiftRight0~86_combout  = (\top|MUXReg2|out[3]~12_combout  & (\top|ALU|ShiftRight0~76_combout  & (!\top|MUXReg2|out[2]~6_combout ))) # (!\top|MUXReg2|out[3]~12_combout  & (((\top|ALU|ShiftRight0~85_combout ))))

	.dataa(\top|ALU|ShiftRight0~76_combout ),
	.datab(\top|MUXReg2|out[3]~12_combout ),
	.datac(\top|MUXReg2|out[2]~6_combout ),
	.datad(\top|ALU|ShiftRight0~85_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~86 .lut_mask = 16'h3B08;
defparam \top|ALU|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N24
cycloneive_lcell_comb \top|MUXRam|out[20]~35 (
// Equation(s):
// \top|MUXRam|out[20]~35_combout  = (\top|ALUControl|Mux0~0_combout  & (\top|ALU|Mux21~1_combout  & ((\top|ALU|ShiftRight0~86_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (((\top|ALU|Add0~105_combout ))))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALU|Mux21~1_combout ),
	.datac(\top|ALU|Add0~105_combout ),
	.datad(\top|ALU|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[20]~35_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[20]~35 .lut_mask = 16'hD850;
defparam \top|MUXRam|out[20]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N30
cycloneive_lcell_comb \top|MUXRam|out[20]~36 (
// Equation(s):
// \top|MUXRam|out[20]~36_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|ALUControl|Mux0~0_combout  & (\top|MUXRam|out[20]~34_combout ))) # (!\top|ALUControl|Mux2~0_combout  & (((!\top|MUXRam|out[20]~34_combout  & \top|MUXRam|out[20]~35_combout ))))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|MUXRam|out[20]~34_combout ),
	.datad(\top|MUXRam|out[20]~35_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[20]~36_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[20]~36 .lut_mask = 16'h8380;
defparam \top|MUXRam|out[20]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y37_N21
dffeas \top|Registers|regis[4][20] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[20]~36_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][20] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N6
cycloneive_lcell_comb \top|MUXReg1|out[20]~21 (
// Equation(s):
// \top|MUXReg1|out[20]~21_combout  = (\ROM|ROM~34_combout  & (\top|Registers|regis[4][20]~q )) # (!\ROM|ROM~34_combout  & ((\top|Registers|regis[3][20]~q )))

	.dataa(gnd),
	.datab(\top|Registers|regis[4][20]~q ),
	.datac(\top|Registers|regis[3][20]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[20]~21 .lut_mask = 16'hCCF0;
defparam \top|MUXReg1|out[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N12
cycloneive_lcell_comb \top|MUXReg1|out[20]~22 (
// Equation(s):
// \top|MUXReg1|out[20]~22_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\top|MUXReg1|out[20]~21_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[20]~36_combout )))) # (!\top|MUXReg1|out[17]~1_combout  & (\top|ImmGen|Mux20~0_combout  & 
// (\top|Add|Sol[20]~36_combout )))

	.dataa(\top|MUXReg1|out[17]~1_combout ),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|Add|Sol[20]~36_combout ),
	.datad(\top|MUXReg1|out[20]~21_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[20]~22 .lut_mask = 16'hEAC0;
defparam \top|MUXReg1|out[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N8
cycloneive_lcell_comb \top|ALU|ShiftRight0~38 (
// Equation(s):
// \top|ALU|ShiftRight0~38_combout  = (\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[22]~12_combout )) # (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[20]~22_combout )))))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|MUXReg1|out[22]~12_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[20]~22_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~38 .lut_mask = 16'h8A80;
defparam \top|ALU|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N18
cycloneive_lcell_comb \top|ALU|ShiftRight0~95 (
// Equation(s):
// \top|ALU|ShiftRight0~95_combout  = (\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~38_combout ) # ((\top|ALU|ShiftRight0~39_combout )))) # (!\top|MUXReg2|out[2]~6_combout  & (((\top|ALU|ShiftRight0~47_combout ))))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(\top|ALU|ShiftRight0~38_combout ),
	.datac(\top|ALU|ShiftRight0~39_combout ),
	.datad(\top|ALU|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~95 .lut_mask = 16'hFDA8;
defparam \top|ALU|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N10
cycloneive_lcell_comb \top|ALU|ShiftRight0~29 (
// Equation(s):
// \top|ALU|ShiftRight0~29_combout  = (\top|MUXReg1|out[31]~0_combout  & ((\top|MUXReg1|out[17]~1_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[31]~58_combout )))) # (!\top|MUXReg1|out[31]~0_combout  & (((\top|ImmGen|Mux20~0_combout  & 
// \top|Add|Sol[31]~58_combout ))))

	.dataa(\top|MUXReg1|out[31]~0_combout ),
	.datab(\top|MUXReg1|out[17]~1_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|Add|Sol[31]~58_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~29 .lut_mask = 16'hF888;
defparam \top|ALU|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N26
cycloneive_lcell_comb \top|ALU|ShiftRight0~119 (
// Equation(s):
// \top|ALU|ShiftRight0~119_combout  = (!\top|MUXReg2|out[0]~7_combout  & (!\top|MUXReg2|out[1]~8_combout  & (\top|ALU|ShiftRight0~118_combout  & \top|ALU|ShiftRight0~29_combout )))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|ALU|ShiftRight0~118_combout ),
	.datad(\top|ALU|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~119_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~119 .lut_mask = 16'h1000;
defparam \top|ALU|ShiftRight0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N18
cycloneive_lcell_comb \top|ALU|Mux16~0 (
// Equation(s):
// \top|ALU|Mux16~0_combout  = (\top|ALU|Mux21~3_combout  & ((\top|ALU|Mux21~2_combout  & (\top|ALU|ShiftRight0~119_combout )) # (!\top|ALU|Mux21~2_combout  & ((\top|ALU|Add0~95_combout ))))) # (!\top|ALU|Mux21~3_combout  & (((!\top|ALU|Mux21~2_combout ))))

	.dataa(\top|ALU|ShiftRight0~119_combout ),
	.datab(\top|ALU|Mux21~3_combout ),
	.datac(\top|ALU|Add0~95_combout ),
	.datad(\top|ALU|Mux21~2_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux16~0 .lut_mask = 16'h88F3;
defparam \top|ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N4
cycloneive_lcell_comb \top|ALU|Mux16~1 (
// Equation(s):
// \top|ALU|Mux16~1_combout  = (\top|ALU|Mux21~0_combout  & (((\top|ALU|Mux16~0_combout )))) # (!\top|ALU|Mux21~0_combout  & ((\top|ALU|Mux16~0_combout  & ((\top|ALU|ShiftRight0~95_combout ))) # (!\top|ALU|Mux16~0_combout  & (\top|ALU|ShiftRight0~96_combout 
// ))))

	.dataa(\top|ALU|ShiftRight0~96_combout ),
	.datab(\top|ALU|Mux21~0_combout ),
	.datac(\top|ALU|ShiftRight0~95_combout ),
	.datad(\top|ALU|Mux16~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux16~1 .lut_mask = 16'hFC22;
defparam \top|ALU|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N8
cycloneive_lcell_comb \top|MUXRam|out[15]~54 (
// Equation(s):
// \top|MUXRam|out[15]~54_combout  = (\top|conrtol|WideOr2~0_combout  & (\top|Registers|Mux48~2_combout )) # (!\top|conrtol|WideOr2~0_combout  & ((\ROM|ROM~35_combout )))

	.dataa(\top|conrtol|WideOr2~0_combout ),
	.datab(\top|Registers|Mux48~2_combout ),
	.datac(gnd),
	.datad(\ROM|ROM~35_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[15]~54_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[15]~54 .lut_mask = 16'hDD88;
defparam \top|MUXRam|out[15]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N8
cycloneive_lcell_comb \top|MUXRam|out[15]~56 (
// Equation(s):
// \top|MUXRam|out[15]~56_combout  = (\top|MUXRam|out[11]~55_combout  & ((\top|MUXRam|out[15]~54_combout ) # ((!\top|ALUControl|Mux2~0_combout  & \top|ALU|Mux16~1_combout )))) # (!\top|MUXRam|out[11]~55_combout  & (!\top|ALUControl|Mux2~0_combout  & 
// (\top|ALU|Mux16~1_combout )))

	.dataa(\top|MUXRam|out[11]~55_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|ALU|Mux16~1_combout ),
	.datad(\top|MUXRam|out[15]~54_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[15]~56_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[15]~56 .lut_mask = 16'hBA30;
defparam \top|MUXRam|out[15]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N22
cycloneive_lcell_comb \top|MUXRam|out[15]~57 (
// Equation(s):
// \top|MUXRam|out[15]~57_combout  = (\top|conrtol|Decoder0~0_combout  & (\DIN_SW[15]~input_o  & ((\mem_ctrl|Equal0~3_combout )))) # (!\top|conrtol|Decoder0~0_combout  & (((\top|MUXRam|out[15]~56_combout ))))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\DIN_SW[15]~input_o ),
	.datac(\top|MUXRam|out[15]~56_combout ),
	.datad(\mem_ctrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[15]~57_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[15]~57 .lut_mask = 16'hD850;
defparam \top|MUXRam|out[15]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N19
dffeas \top|Registers|regis[3][15] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[15]~57_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][15] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N28
cycloneive_lcell_comb \top|MUXReg1|out[15]~52 (
// Equation(s):
// \top|MUXReg1|out[15]~52_combout  = (\ROM|ROM~34_combout  & ((\top|Registers|regis[4][15]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][15]~q ))

	.dataa(gnd),
	.datab(\top|Registers|regis[3][15]~q ),
	.datac(\ROM|ROM~34_combout ),
	.datad(\top|Registers|regis[4][15]~q ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[15]~52_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[15]~52 .lut_mask = 16'hFC0C;
defparam \top|MUXReg1|out[15]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N10
cycloneive_lcell_comb \top|MUXReg1|out[15]~53 (
// Equation(s):
// \top|MUXReg1|out[15]~53_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[15]~26_combout ) # ((\top|MUXReg1|out[17]~1_combout  & \top|MUXReg1|out[15]~52_combout )))) # (!\top|ImmGen|Mux20~0_combout  & (\top|MUXReg1|out[17]~1_combout  & 
// ((\top|MUXReg1|out[15]~52_combout ))))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|MUXReg1|out[17]~1_combout ),
	.datac(\top|Add|Sol[15]~26_combout ),
	.datad(\top|MUXReg1|out[15]~52_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[15]~53 .lut_mask = 16'hECA0;
defparam \top|MUXReg1|out[15]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N4
cycloneive_lcell_comb \top|ALU|ShiftRight0~22 (
// Equation(s):
// \top|ALU|ShiftRight0~22_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[17]~51_combout ))) # (!\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[15]~53_combout ))

	.dataa(\top|MUXReg1|out[15]~53_combout ),
	.datab(gnd),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[17]~51_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~22 .lut_mask = 16'hFA0A;
defparam \top|ALU|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N28
cycloneive_lcell_comb \top|ALU|ShiftRight0~24 (
// Equation(s):
// \top|ALU|ShiftRight0~24_combout  = (\top|MUXReg2|out[0]~7_combout  & (\top|ALU|ShiftRight0~22_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|ALU|ShiftRight0~23_combout )))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~22_combout ),
	.datad(\top|ALU|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~24 .lut_mask = 16'hF5A0;
defparam \top|ALU|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N8
cycloneive_lcell_comb \top|ALU|ShiftRight0~92 (
// Equation(s):
// \top|ALU|ShiftRight0~92_combout  = (\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~12_combout ))) # (!\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~24_combout ))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[2]~6_combout ),
	.datac(\top|ALU|ShiftRight0~24_combout ),
	.datad(\top|ALU|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~92 .lut_mask = 16'hFC30;
defparam \top|ALU|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N10
cycloneive_lcell_comb \top|ALU|ShiftRight0~93 (
// Equation(s):
// \top|ALU|ShiftRight0~93_combout  = (\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~7_combout ) # ((\top|ALU|ShiftRight0~14_combout )))) # (!\top|MUXReg2|out[2]~6_combout  & (((\top|ALU|ShiftRight0~9_combout ))))

	.dataa(\top|ALU|ShiftRight0~7_combout ),
	.datab(\top|MUXReg2|out[2]~6_combout ),
	.datac(\top|ALU|ShiftRight0~14_combout ),
	.datad(\top|ALU|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~93 .lut_mask = 16'hFBC8;
defparam \top|ALU|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N4
cycloneive_lcell_comb \top|ALU|ShiftRight0~110 (
// Equation(s):
// \top|ALU|ShiftRight0~110_combout  = (\top|ALU|ShiftRight0~118_combout  & \top|ALU|ShiftRight0~6_combout )

	.dataa(\top|ALU|ShiftRight0~118_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|ALU|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~110_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~110 .lut_mask = 16'hAA00;
defparam \top|ALU|ShiftRight0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N26
cycloneive_lcell_comb \top|ALU|Mux17~0 (
// Equation(s):
// \top|ALU|Mux17~0_combout  = (\top|ALU|Mux21~3_combout  & ((\top|ALU|Mux21~2_combout  & ((\top|ALU|ShiftRight0~110_combout ))) # (!\top|ALU|Mux21~2_combout  & (\top|ALU|Add0~93_combout )))) # (!\top|ALU|Mux21~3_combout  & (((!\top|ALU|Mux21~2_combout ))))

	.dataa(\top|ALU|Add0~93_combout ),
	.datab(\top|ALU|Mux21~3_combout ),
	.datac(\top|ALU|ShiftRight0~110_combout ),
	.datad(\top|ALU|Mux21~2_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux17~0 .lut_mask = 16'hC0BB;
defparam \top|ALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N0
cycloneive_lcell_comb \top|ALU|Mux17~1 (
// Equation(s):
// \top|ALU|Mux17~1_combout  = (\top|ALU|Mux17~0_combout  & ((\top|ALU|ShiftRight0~92_combout ) # ((\top|ALU|Mux21~0_combout )))) # (!\top|ALU|Mux17~0_combout  & (((\top|ALU|ShiftRight0~93_combout  & !\top|ALU|Mux21~0_combout ))))

	.dataa(\top|ALU|ShiftRight0~92_combout ),
	.datab(\top|ALU|ShiftRight0~93_combout ),
	.datac(\top|ALU|Mux17~0_combout ),
	.datad(\top|ALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux17~1 .lut_mask = 16'hF0AC;
defparam \top|ALU|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N24
cycloneive_lcell_comb \top|MUXRam|out[14]~60 (
// Equation(s):
// \top|MUXRam|out[14]~60_combout  = (\top|ALU|Mux28~5_combout  & ((\top|MUXReg2|out[14]~31_combout ) # ((!\top|ALUControl|Mux2~0_combout  & \top|ALU|Mux17~1_combout )))) # (!\top|ALU|Mux28~5_combout  & (!\top|ALUControl|Mux2~0_combout  & 
// ((\top|ALU|Mux17~1_combout ))))

	.dataa(\top|ALU|Mux28~5_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|MUXReg2|out[14]~31_combout ),
	.datad(\top|ALU|Mux17~1_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[14]~60_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[14]~60 .lut_mask = 16'hB3A0;
defparam \top|MUXRam|out[14]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \DIN_SW[14]~input (
	.i(DIN_SW[14]),
	.ibar(gnd),
	.o(\DIN_SW[14]~input_o ));
// synopsys translate_off
defparam \DIN_SW[14]~input .bus_hold = "false";
defparam \DIN_SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N30
cycloneive_lcell_comb \top|MUXRam|out[14]~61 (
// Equation(s):
// \top|MUXRam|out[14]~61_combout  = (\top|conrtol|Decoder0~0_combout  & (((\DIN_SW[14]~input_o  & \mem_ctrl|Equal0~3_combout )))) # (!\top|conrtol|Decoder0~0_combout  & (\top|MUXRam|out[14]~60_combout ))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\top|MUXRam|out[14]~60_combout ),
	.datac(\DIN_SW[14]~input_o ),
	.datad(\mem_ctrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[14]~61_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[14]~61 .lut_mask = 16'hE444;
defparam \top|MUXRam|out[14]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N13
dffeas \top|Registers|regis[3][14] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[14]~61_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][14] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y38_N18
cycloneive_lcell_comb \top|MUXReg1|out[14]~57 (
// Equation(s):
// \top|MUXReg1|out[14]~57_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\ROM|ROM~34_combout  & ((\top|Registers|regis[4][14]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][14]~q ))))

	.dataa(\top|Registers|regis[3][14]~q ),
	.datab(\ROM|ROM~34_combout ),
	.datac(\top|Registers|regis[4][14]~q ),
	.datad(\top|MUXReg1|out[17]~1_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[14]~57_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[14]~57 .lut_mask = 16'hE200;
defparam \top|MUXReg1|out[14]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N26
cycloneive_lcell_comb \top|ALU|ShiftRight0~48 (
// Equation(s):
// \top|ALU|ShiftRight0~48_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[14]~56_combout ) # ((\top|MUXReg1|out[14]~57_combout )))) # (!\top|MUXReg2|out[1]~8_combout  & (((\top|MUXReg1|out[12]~63_combout ))))

	.dataa(\top|MUXReg1|out[14]~56_combout ),
	.datab(\top|MUXReg1|out[14]~57_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[12]~63_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~48 .lut_mask = 16'hEFE0;
defparam \top|ALU|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y36_N20
cycloneive_lcell_comb \top|ALU|ShiftRight0~49 (
// Equation(s):
// \top|ALU|ShiftRight0~49_combout  = (\top|MUXReg2|out[0]~7_combout  & (\top|ALU|ShiftRight0~48_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|ALU|ShiftRight0~25_combout )))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~48_combout ),
	.datad(\top|ALU|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~49 .lut_mask = 16'hF5A0;
defparam \top|ALU|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N16
cycloneive_lcell_comb \top|ALU|ShiftRight0~19 (
// Equation(s):
// \top|ALU|ShiftRight0~19_combout  = (\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[9]~42_combout )) # (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[7]~45_combout )))

	.dataa(\top|MUXReg2|out[1]~8_combout ),
	.datab(\top|MUXReg1|out[9]~42_combout ),
	.datac(gnd),
	.datad(\top|MUXReg1|out[7]~45_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~19 .lut_mask = 16'hDD88;
defparam \top|ALU|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N20
cycloneive_lcell_comb \top|ALU|ShiftRight0~44 (
// Equation(s):
// \top|ALU|ShiftRight0~44_combout  = (\top|MUXReg2|out[0]~7_combout  & ((\top|ALU|ShiftRight0~43_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|ALU|ShiftRight0~19_combout ))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|ALU|ShiftRight0~19_combout ),
	.datac(gnd),
	.datad(\top|ALU|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~44 .lut_mask = 16'hEE44;
defparam \top|ALU|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N4
cycloneive_lcell_comb \top|ALU|Mux24~1 (
// Equation(s):
// \top|ALU|Mux24~1_combout  = (\top|ALU|Mux27~4_combout  & (\top|ALU|Mux27~5_combout )) # (!\top|ALU|Mux27~4_combout  & ((\top|ALU|Mux27~5_combout  & (\top|ALU|ShiftRight0~49_combout )) # (!\top|ALU|Mux27~5_combout  & ((\top|ALU|ShiftRight0~44_combout )))))

	.dataa(\top|ALU|Mux27~4_combout ),
	.datab(\top|ALU|Mux27~5_combout ),
	.datac(\top|ALU|ShiftRight0~49_combout ),
	.datad(\top|ALU|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux24~1 .lut_mask = 16'hD9C8;
defparam \top|ALU|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N30
cycloneive_lcell_comb \top|ALU|Mux24~2 (
// Equation(s):
// \top|ALU|Mux24~2_combout  = (\top|ALU|Mux27~4_combout  & ((\top|ALU|Mux24~1_combout  & (\top|ALU|Mux24~0_combout )) # (!\top|ALU|Mux24~1_combout  & ((\top|ALU|ShiftRight0~95_combout ))))) # (!\top|ALU|Mux27~4_combout  & (((\top|ALU|Mux24~1_combout ))))

	.dataa(\top|ALU|Mux27~4_combout ),
	.datab(\top|ALU|Mux24~0_combout ),
	.datac(\top|ALU|Mux24~1_combout ),
	.datad(\top|ALU|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux24~2 .lut_mask = 16'hDAD0;
defparam \top|ALU|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N24
cycloneive_lcell_comb \top|ALU|Mux24~3 (
// Equation(s):
// \top|ALU|Mux24~3_combout  = (\top|ALUControl|Mux0~0_combout  & (!\top|ALU|ShiftLeft0~8_combout  & (\top|ALU|Mux24~2_combout ))) # (!\top|ALUControl|Mux0~0_combout  & (((\top|ALU|Add0~78_combout ))))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALU|ShiftLeft0~8_combout ),
	.datac(\top|ALU|Mux24~2_combout ),
	.datad(\top|ALU|Add0~78_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux24~3 .lut_mask = 16'h7520;
defparam \top|ALU|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N10
cycloneive_lcell_comb \top|ALU|Mux24~4 (
// Equation(s):
// \top|ALU|Mux24~4_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|ALUControl|Mux0~0_combout  & (\top|MUXReg2|out[7]~74_combout ))) # (!\top|ALUControl|Mux2~0_combout  & (((\top|ALU|Mux24~3_combout ))))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|ALUControl|Mux0~0_combout ),
	.datac(\top|MUXReg2|out[7]~74_combout ),
	.datad(\top|ALU|Mux24~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux24~4 .lut_mask = 16'hD580;
defparam \top|ALU|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y38_N14
cycloneive_lcell_comb \top|MUXRam|out[7]~51 (
// Equation(s):
// \top|MUXRam|out[7]~51_combout  = (\top|conrtol|Decoder0~0_combout  & (\DIN_SW[7]~input_o  & (\mem_ctrl|Equal0~3_combout ))) # (!\top|conrtol|Decoder0~0_combout  & (((\top|ALU|Mux24~4_combout ))))

	.dataa(\DIN_SW[7]~input_o ),
	.datab(\top|conrtol|Decoder0~0_combout ),
	.datac(\mem_ctrl|Equal0~3_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[7]~51 .lut_mask = 16'hB380;
defparam \top|MUXRam|out[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y38_N22
cycloneive_lcell_comb \top|Registers|regis[5][7]~feeder (
// Equation(s):
// \top|Registers|regis[5][7]~feeder_combout  = \top|MUXRam|out[7]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|MUXRam|out[7]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|Registers|regis[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[5][7]~feeder .lut_mask = 16'hF0F0;
defparam \top|Registers|regis[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y38_N23
dffeas \top|Registers|regis[5][7] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[5][7] .is_wysiwyg = "true";
defparam \top|Registers|regis[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N24
cycloneive_lcell_comb \top|Registers|Mux56~1 (
// Equation(s):
// \top|Registers|Mux56~1_combout  = (\ROM|ROM~33_combout  & ((\top|Registers|regis[5][7]~q ) # ((!\ROM|ROM~14_combout )))) # (!\ROM|ROM~33_combout  & (((\ROM|ROM~14_combout  & \top|Registers|regis[4][7]~q ))))

	.dataa(\top|Registers|regis[5][7]~q ),
	.datab(\ROM|ROM~33_combout ),
	.datac(\ROM|ROM~14_combout ),
	.datad(\top|Registers|regis[4][7]~q ),
	.cin(gnd),
	.combout(\top|Registers|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux56~1 .lut_mask = 16'hBC8C;
defparam \top|Registers|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y41_N7
dffeas \top|Registers|regis[2][7] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[7]~51_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][7] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y41_N15
dffeas \top|Registers|regis[1][7] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[7]~51_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][7] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N14
cycloneive_lcell_comb \top|Registers|Mux56~0 (
// Equation(s):
// \top|Registers|Mux56~0_combout  = (\ROM|ROM~33_combout  & ((\ROM|ROM~29_combout  & (\top|Registers|regis[3][7]~q )) # (!\ROM|ROM~29_combout  & ((\top|Registers|regis[1][7]~q ))))) # (!\ROM|ROM~33_combout  & (((\ROM|ROM~29_combout ))))

	.dataa(\ROM|ROM~33_combout ),
	.datab(\top|Registers|regis[3][7]~q ),
	.datac(\top|Registers|regis[1][7]~q ),
	.datad(\ROM|ROM~29_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux56~0 .lut_mask = 16'hDDA0;
defparam \top|Registers|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N6
cycloneive_lcell_comb \top|Registers|Mux56~2 (
// Equation(s):
// \top|Registers|Mux56~2_combout  = (\ROM|ROM~14_combout  & (\top|Registers|Mux56~1_combout )) # (!\ROM|ROM~14_combout  & (\top|Registers|Mux56~0_combout  & ((\top|Registers|Mux56~1_combout ) # (\top|Registers|regis[2][7]~q ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|Registers|Mux56~1_combout ),
	.datac(\top|Registers|regis[2][7]~q ),
	.datad(\top|Registers|Mux56~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux56~2 .lut_mask = 16'hDC88;
defparam \top|Registers|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N14
cycloneive_lcell_comb \top|MUXReg2|out[7]~74 (
// Equation(s):
// \top|MUXReg2|out[7]~74_combout  = (!\top|MUXReg2|out[4]~11_combout  & ((\top|MUXReg2|out[4]~35_combout ) # ((\top|conrtol|WideOr2~0_combout  & \top|Registers|Mux56~2_combout ))))

	.dataa(\top|MUXReg2|out[4]~35_combout ),
	.datab(\top|MUXReg2|out[4]~11_combout ),
	.datac(\top|conrtol|WideOr2~0_combout ),
	.datad(\top|Registers|Mux56~2_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[7]~74 .lut_mask = 16'h3222;
defparam \top|MUXReg2|out[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N28
cycloneive_lcell_comb \top|ALU|ShiftLeft0~6 (
// Equation(s):
// \top|ALU|ShiftLeft0~6_combout  = (\top|MUXReg2|out[31]~79_combout ) # ((\top|MUXReg2|out[5]~88_combout ) # ((\top|MUXReg2|out[30]~83_combout ) # (\top|MUXReg2|out[29]~87_combout )))

	.dataa(\top|MUXReg2|out[31]~79_combout ),
	.datab(\top|MUXReg2|out[5]~88_combout ),
	.datac(\top|MUXReg2|out[30]~83_combout ),
	.datad(\top|MUXReg2|out[29]~87_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftLeft0~6 .lut_mask = 16'hFFFE;
defparam \top|ALU|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N30
cycloneive_lcell_comb \top|ALU|ShiftLeft0~7 (
// Equation(s):
// \top|ALU|ShiftLeft0~7_combout  = (\top|MUXReg2|out[6]~75_combout ) # ((\top|MUXReg2|out[7]~74_combout ) # (\top|ALU|ShiftLeft0~6_combout ))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[6]~75_combout ),
	.datac(\top|MUXReg2|out[7]~74_combout ),
	.datad(\top|ALU|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftLeft0~7 .lut_mask = 16'hFFFC;
defparam \top|ALU|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y38_N14
cycloneive_lcell_comb \top|ALU|ShiftLeft0~0 (
// Equation(s):
// \top|ALU|ShiftLeft0~0_combout  = (\top|MUXReg2|out[19]~26_combout ) # ((\top|MUXReg2|out[20]~22_combout ) # ((\top|MUXReg2|out[18]~30_combout ) # (\top|MUXReg2|out[14]~31_combout )))

	.dataa(\top|MUXReg2|out[19]~26_combout ),
	.datab(\top|MUXReg2|out[20]~22_combout ),
	.datac(\top|MUXReg2|out[18]~30_combout ),
	.datad(\top|MUXReg2|out[14]~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftLeft0~0 .lut_mask = 16'hFFFE;
defparam \top|ALU|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N22
cycloneive_lcell_comb \top|ALU|ShiftLeft0~2 (
// Equation(s):
// \top|ALU|ShiftLeft0~2_combout  = (\top|MUXReg2|out[12]~41_combout ) # ((\top|ALU|Mux22~0_combout ) # ((\top|MUXReg2|out[17]~40_combout ) # (\top|MUXReg2|out[15]~36_combout )))

	.dataa(\top|MUXReg2|out[12]~41_combout ),
	.datab(\top|ALU|Mux22~0_combout ),
	.datac(\top|MUXReg2|out[17]~40_combout ),
	.datad(\top|MUXReg2|out[15]~36_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftLeft0~2 .lut_mask = 16'hFFFE;
defparam \top|ALU|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y40_N14
cycloneive_lcell_comb \top|ALU|ShiftLeft0~1 (
// Equation(s):
// \top|ALU|ShiftLeft0~1_combout  = (\top|MUXReg2|out[11]~33_combout ) # ((\top|MUXReg2|out[13]~32_combout ) # ((\top|MUXReg2|out[10]~34_combout ) # (\top|ALU|Mux23~0_combout )))

	.dataa(\top|MUXReg2|out[11]~33_combout ),
	.datab(\top|MUXReg2|out[13]~32_combout ),
	.datac(\top|MUXReg2|out[10]~34_combout ),
	.datad(\top|ALU|Mux23~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftLeft0~1 .lut_mask = 16'hFFFE;
defparam \top|ALU|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N12
cycloneive_lcell_comb \top|ALU|ShiftLeft0~3 (
// Equation(s):
// \top|ALU|ShiftLeft0~3_combout  = (\top|MUXReg2|out[16]~18_combout ) # ((\top|ALU|ShiftLeft0~0_combout ) # ((\top|ALU|ShiftLeft0~2_combout ) # (\top|ALU|ShiftLeft0~1_combout )))

	.dataa(\top|MUXReg2|out[16]~18_combout ),
	.datab(\top|ALU|ShiftLeft0~0_combout ),
	.datac(\top|ALU|ShiftLeft0~2_combout ),
	.datad(\top|ALU|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftLeft0~3 .lut_mask = 16'hFFFE;
defparam \top|ALU|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N6
cycloneive_lcell_comb \top|ALU|ShiftLeft0~5 (
// Equation(s):
// \top|ALU|ShiftLeft0~5_combout  = (\top|MUXReg2|out[26]~69_combout ) # ((\top|MUXReg2|out[28]~61_combout ) # ((\top|MUXReg2|out[27]~65_combout ) # (\top|MUXReg2|out[25]~73_combout )))

	.dataa(\top|MUXReg2|out[26]~69_combout ),
	.datab(\top|MUXReg2|out[28]~61_combout ),
	.datac(\top|MUXReg2|out[27]~65_combout ),
	.datad(\top|MUXReg2|out[25]~73_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftLeft0~5 .lut_mask = 16'hFFFE;
defparam \top|ALU|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N30
cycloneive_lcell_comb \top|ALU|ShiftLeft0~9 (
// Equation(s):
// \top|ALU|ShiftLeft0~9_combout  = (\top|ALU|ShiftLeft0~5_combout ) # (\top|ALU|ShiftLeft0~4_combout )

	.dataa(gnd),
	.datab(\top|ALU|ShiftLeft0~5_combout ),
	.datac(\top|ALU|ShiftLeft0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|ALU|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftLeft0~9 .lut_mask = 16'hFCFC;
defparam \top|ALU|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N28
cycloneive_lcell_comb \top|ALU|Mux21~1 (
// Equation(s):
// \top|ALU|Mux21~1_combout  = (!\top|ALU|ShiftLeft0~7_combout  & (!\top|MUXReg2|out[4]~89_combout  & (!\top|ALU|ShiftLeft0~3_combout  & !\top|ALU|ShiftLeft0~9_combout )))

	.dataa(\top|ALU|ShiftLeft0~7_combout ),
	.datab(\top|MUXReg2|out[4]~89_combout ),
	.datac(\top|ALU|ShiftLeft0~3_combout ),
	.datad(\top|ALU|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux21~1 .lut_mask = 16'h0001;
defparam \top|ALU|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N26
cycloneive_lcell_comb \top|MUXRam|out[27]~40 (
// Equation(s):
// \top|MUXRam|out[27]~40_combout  = (!\top|MUXReg2|out[3]~12_combout  & (\top|ALU|ShiftRight0~35_combout  & \top|ALU|Mux21~1_combout ))

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(\top|ALU|ShiftRight0~35_combout ),
	.datac(gnd),
	.datad(\top|ALU|Mux21~1_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[27]~40_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[27]~40 .lut_mask = 16'h4400;
defparam \top|MUXRam|out[27]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N8
cycloneive_lcell_comb \top|ALU|Add0~119 (
// Equation(s):
// \top|ALU|Add0~119_combout  = ((\top|ALU|Add0~141_combout  $ (\top|MUXReg1|out[27]~26_combout  $ (!\top|ALU|Add0~118 )))) # (GND)
// \top|ALU|Add0~120  = CARRY((\top|ALU|Add0~141_combout  & ((\top|MUXReg1|out[27]~26_combout ) # (!\top|ALU|Add0~118 ))) # (!\top|ALU|Add0~141_combout  & (\top|MUXReg1|out[27]~26_combout  & !\top|ALU|Add0~118 )))

	.dataa(\top|ALU|Add0~141_combout ),
	.datab(\top|MUXReg1|out[27]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~118 ),
	.combout(\top|ALU|Add0~119_combout ),
	.cout(\top|ALU|Add0~120 ));
// synopsys translate_off
defparam \top|ALU|Add0~119 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N6
cycloneive_lcell_comb \top|MUXRam|out[27]~41 (
// Equation(s):
// \top|MUXRam|out[27]~41_combout  = (\top|ALUControl|Mux0~0_combout  & ((\top|ALUControl|Mux2~0_combout ) # ((\top|MUXRam|out[27]~40_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (!\top|ALUControl|Mux2~0_combout  & ((\top|ALU|Add0~119_combout ))))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|MUXRam|out[27]~40_combout ),
	.datad(\top|ALU|Add0~119_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[27]~41_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[27]~41 .lut_mask = 16'hB9A8;
defparam \top|MUXRam|out[27]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N18
cycloneive_lcell_comb \top|MUXRam|out[27]~42 (
// Equation(s):
// \top|MUXRam|out[27]~42_combout  = (!\top|conrtol|Decoder0~0_combout  & (\top|MUXRam|out[27]~41_combout  & ((\top|MUXReg2|out[27]~65_combout ) # (!\top|ALUControl|Mux2~0_combout ))))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|MUXReg2|out[27]~65_combout ),
	.datad(\top|MUXRam|out[27]~41_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[27]~42_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[27]~42 .lut_mask = 16'h5100;
defparam \top|MUXRam|out[27]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N27
dffeas \top|Registers|regis[3][27] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[27]~42_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][27] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y40_N19
dffeas \top|Registers|regis[1][27] (
	.clk(\CLK~input_o ),
	.d(\top|MUXRam|out[27]~42_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][27] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N20
cycloneive_lcell_comb \top|MUXReg2|out[27]~63 (
// Equation(s):
// \top|MUXReg2|out[27]~63_combout  = (\ROM|ROM~23_combout  & ((\ROM|ROM~22_combout  & (\top|Registers|regis[3][27]~q )) # (!\ROM|ROM~22_combout  & ((\top|Registers|regis[1][27]~q ))))) # (!\ROM|ROM~23_combout  & (((\top|Registers|regis[1][27]~q ))))

	.dataa(\ROM|ROM~23_combout ),
	.datab(\ROM|ROM~22_combout ),
	.datac(\top|Registers|regis[3][27]~q ),
	.datad(\top|Registers|regis[1][27]~q ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[27]~63_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[27]~63 .lut_mask = 16'hF780;
defparam \top|MUXReg2|out[27]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y41_N11
dffeas \top|Registers|regis[2][27] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[27]~42_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][27] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N10
cycloneive_lcell_comb \top|MUXReg2|out[27]~62 (
// Equation(s):
// \top|MUXReg2|out[27]~62_combout  = (\ROM|ROM~14_combout  & ((\top|Registers|regis[4][27]~q ) # ((\top|Registers|regis[2][27]~q  & \top|Registers|Mux63~0_combout )))) # (!\ROM|ROM~14_combout  & (((\top|Registers|regis[2][27]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|Registers|regis[4][27]~q ),
	.datac(\top|Registers|regis[2][27]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[27]~62_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[27]~62 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[27]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N30
cycloneive_lcell_comb \top|MUXReg2|out[27]~64 (
// Equation(s):
// \top|MUXReg2|out[27]~64_combout  = (\ROM|ROM~33_combout  & (\top|MUXReg2|out[27]~63_combout  & (!\ROM|ROM~14_combout ))) # (!\ROM|ROM~33_combout  & (((\top|MUXReg2|out[27]~62_combout ))))

	.dataa(\ROM|ROM~33_combout ),
	.datab(\top|MUXReg2|out[27]~63_combout ),
	.datac(\ROM|ROM~14_combout ),
	.datad(\top|MUXReg2|out[27]~62_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[27]~64_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[27]~64 .lut_mask = 16'h5D08;
defparam \top|MUXReg2|out[27]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N8
cycloneive_lcell_comb \top|MUXReg2|out[27]~65 (
// Equation(s):
// \top|MUXReg2|out[27]~65_combout  = (\top|conrtol|WideOr2~0_combout  & (((\top|MUXReg2|out[27]~64_combout  & \top|MUXReg2|out[11]~5_combout )))) # (!\top|conrtol|WideOr2~0_combout  & ((\top|ImmGen|Mux20~0_combout ) # ((\top|MUXReg2|out[27]~64_combout  & 
// \top|MUXReg2|out[11]~5_combout ))))

	.dataa(\top|conrtol|WideOr2~0_combout ),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|MUXReg2|out[27]~64_combout ),
	.datad(\top|MUXReg2|out[11]~5_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[27]~65_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[27]~65 .lut_mask = 16'hF444;
defparam \top|MUXReg2|out[27]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N8
cycloneive_lcell_comb \top|ALU|Add0~141 (
// Equation(s):
// \top|ALU|Add0~141_combout  = \top|MUXReg2|out[27]~65_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\top|MUXReg2|out[27]~65_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~141_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~141 .lut_mask = 16'h6C3C;
defparam \top|ALU|Add0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N10
cycloneive_lcell_comb \top|ALU|Add0~121 (
// Equation(s):
// \top|ALU|Add0~121_combout  = (\top|MUXReg1|out[28]~8_combout  & ((\top|ALU|Add0~140_combout  & (\top|ALU|Add0~120  & VCC)) # (!\top|ALU|Add0~140_combout  & (!\top|ALU|Add0~120 )))) # (!\top|MUXReg1|out[28]~8_combout  & ((\top|ALU|Add0~140_combout  & 
// (!\top|ALU|Add0~120 )) # (!\top|ALU|Add0~140_combout  & ((\top|ALU|Add0~120 ) # (GND)))))
// \top|ALU|Add0~122  = CARRY((\top|MUXReg1|out[28]~8_combout  & (!\top|ALU|Add0~140_combout  & !\top|ALU|Add0~120 )) # (!\top|MUXReg1|out[28]~8_combout  & ((!\top|ALU|Add0~120 ) # (!\top|ALU|Add0~140_combout ))))

	.dataa(\top|MUXReg1|out[28]~8_combout ),
	.datab(\top|ALU|Add0~140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~120 ),
	.combout(\top|ALU|Add0~121_combout ),
	.cout(\top|ALU|Add0~122 ));
// synopsys translate_off
defparam \top|ALU|Add0~121 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~121 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N10
cycloneive_lcell_comb \top|MUXRam|out[28]~15 (
// Equation(s):
// \top|MUXRam|out[28]~15_combout  = (\top|ALUControl|Mux0~0_combout  & (((\top|ALU|ShiftRight0~111_combout  & \top|ALU|Mux21~1_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (\top|ALU|Add0~121_combout ))

	.dataa(\top|ALU|Add0~121_combout ),
	.datab(\top|ALU|ShiftRight0~111_combout ),
	.datac(\top|ALUControl|Mux0~0_combout ),
	.datad(\top|ALU|Mux21~1_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[28]~15_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[28]~15 .lut_mask = 16'hCA0A;
defparam \top|MUXRam|out[28]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N8
cycloneive_lcell_comb \top|MUXRam|out[28]~16 (
// Equation(s):
// \top|MUXRam|out[28]~16_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|MUXRam|out[28]~14_combout  & (\top|ALUControl|Mux0~0_combout ))) # (!\top|ALUControl|Mux2~0_combout  & (!\top|MUXRam|out[28]~14_combout  & ((\top|MUXRam|out[28]~15_combout ))))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|MUXRam|out[28]~14_combout ),
	.datac(\top|ALUControl|Mux0~0_combout ),
	.datad(\top|MUXRam|out[28]~15_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[28]~16_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[28]~16 .lut_mask = 16'h9180;
defparam \top|MUXRam|out[28]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y37_N7
dffeas \top|Registers|regis[4][28] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[28]~16_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][28] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N28
cycloneive_lcell_comb \top|MUXReg1|out[28]~7 (
// Equation(s):
// \top|MUXReg1|out[28]~7_combout  = (\ROM|ROM~34_combout  & (\top|Registers|regis[4][28]~q )) # (!\ROM|ROM~34_combout  & ((\top|Registers|regis[3][28]~q )))

	.dataa(gnd),
	.datab(\top|Registers|regis[4][28]~q ),
	.datac(\top|Registers|regis[3][28]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[28]~7 .lut_mask = 16'hCCF0;
defparam \top|MUXReg1|out[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N30
cycloneive_lcell_comb \top|MUXReg1|out[28]~8 (
// Equation(s):
// \top|MUXReg1|out[28]~8_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\top|MUXReg1|out[28]~7_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[28]~52_combout )))) # (!\top|MUXReg1|out[17]~1_combout  & (((\top|ImmGen|Mux20~0_combout  & 
// \top|Add|Sol[28]~52_combout ))))

	.dataa(\top|MUXReg1|out[17]~1_combout ),
	.datab(\top|MUXReg1|out[28]~7_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|Add|Sol[28]~52_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[28]~8_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[28]~8 .lut_mask = 16'hF888;
defparam \top|MUXReg1|out[28]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N12
cycloneive_lcell_comb \top|ALU|Add0~123 (
// Equation(s):
// \top|ALU|Add0~123_combout  = ((\top|MUXReg1|out[29]~6_combout  $ (\top|ALU|Add0~139_combout  $ (!\top|ALU|Add0~122 )))) # (GND)
// \top|ALU|Add0~124  = CARRY((\top|MUXReg1|out[29]~6_combout  & ((\top|ALU|Add0~139_combout ) # (!\top|ALU|Add0~122 ))) # (!\top|MUXReg1|out[29]~6_combout  & (\top|ALU|Add0~139_combout  & !\top|ALU|Add0~122 )))

	.dataa(\top|MUXReg1|out[29]~6_combout ),
	.datab(\top|ALU|Add0~139_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~122 ),
	.combout(\top|ALU|Add0~123_combout ),
	.cout(\top|ALU|Add0~124 ));
// synopsys translate_off
defparam \top|ALU|Add0~123 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N2
cycloneive_lcell_comb \top|MUXRam|out[29]~12 (
// Equation(s):
// \top|MUXRam|out[29]~12_combout  = (\top|ALUControl|Mux0~0_combout  & (((\top|ALU|Mux2~0_combout  & \top|ALU|Mux21~1_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (\top|ALU|Add0~123_combout ))

	.dataa(\top|ALU|Add0~123_combout ),
	.datab(\top|ALU|Mux2~0_combout ),
	.datac(\top|ALUControl|Mux0~0_combout ),
	.datad(\top|ALU|Mux21~1_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[29]~12_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[29]~12 .lut_mask = 16'hCA0A;
defparam \top|MUXRam|out[29]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N20
cycloneive_lcell_comb \top|MUXRam|out[29]~13 (
// Equation(s):
// \top|MUXRam|out[29]~13_combout  = (\top|MUXRam|out[29]~11_combout  & (\top|ALUControl|Mux0~0_combout  & (\top|ALUControl|Mux2~0_combout ))) # (!\top|MUXRam|out[29]~11_combout  & (((!\top|ALUControl|Mux2~0_combout  & \top|MUXRam|out[29]~12_combout ))))

	.dataa(\top|MUXRam|out[29]~11_combout ),
	.datab(\top|ALUControl|Mux0~0_combout ),
	.datac(\top|ALUControl|Mux2~0_combout ),
	.datad(\top|MUXRam|out[29]~12_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[29]~13_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[29]~13 .lut_mask = 16'h8580;
defparam \top|MUXRam|out[29]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y37_N1
dffeas \top|Registers|regis[4][29] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[29]~13_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][29] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N0
cycloneive_lcell_comb \top|MUXReg1|out[29]~5 (
// Equation(s):
// \top|MUXReg1|out[29]~5_combout  = (\ROM|ROM~34_combout  & (\top|Registers|regis[4][29]~q )) # (!\ROM|ROM~34_combout  & ((\top|Registers|regis[3][29]~q )))

	.dataa(\ROM|ROM~34_combout ),
	.datab(gnd),
	.datac(\top|Registers|regis[4][29]~q ),
	.datad(\top|Registers|regis[3][29]~q ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[29]~5 .lut_mask = 16'hF5A0;
defparam \top|MUXReg1|out[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N10
cycloneive_lcell_comb \top|MUXReg1|out[29]~6 (
// Equation(s):
// \top|MUXReg1|out[29]~6_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\top|MUXReg1|out[29]~5_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[29]~54_combout )))) # (!\top|MUXReg1|out[17]~1_combout  & (((\top|ImmGen|Mux20~0_combout  & 
// \top|Add|Sol[29]~54_combout ))))

	.dataa(\top|MUXReg1|out[17]~1_combout ),
	.datab(\top|MUXReg1|out[29]~5_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|Add|Sol[29]~54_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[29]~6 .lut_mask = 16'hF888;
defparam \top|MUXReg1|out[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N14
cycloneive_lcell_comb \top|ALU|Add0~125 (
// Equation(s):
// \top|ALU|Add0~125_combout  = (\top|MUXReg1|out[30]~4_combout  & ((\top|ALU|Add0~138_combout  & (\top|ALU|Add0~124  & VCC)) # (!\top|ALU|Add0~138_combout  & (!\top|ALU|Add0~124 )))) # (!\top|MUXReg1|out[30]~4_combout  & ((\top|ALU|Add0~138_combout  & 
// (!\top|ALU|Add0~124 )) # (!\top|ALU|Add0~138_combout  & ((\top|ALU|Add0~124 ) # (GND)))))
// \top|ALU|Add0~126  = CARRY((\top|MUXReg1|out[30]~4_combout  & (!\top|ALU|Add0~138_combout  & !\top|ALU|Add0~124 )) # (!\top|MUXReg1|out[30]~4_combout  & ((!\top|ALU|Add0~124 ) # (!\top|ALU|Add0~138_combout ))))

	.dataa(\top|MUXReg1|out[30]~4_combout ),
	.datab(\top|ALU|Add0~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~124 ),
	.combout(\top|ALU|Add0~125_combout ),
	.cout(\top|ALU|Add0~126 ));
// synopsys translate_off
defparam \top|ALU|Add0~125 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~125 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N12
cycloneive_lcell_comb \top|MUXRam|out[30]~6 (
// Equation(s):
// \top|MUXRam|out[30]~6_combout  = (\top|ALUControl|Mux0~0_combout  & (((\top|ALU|ShiftRight0~110_combout  & \top|ALU|Mux21~1_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (\top|ALU|Add0~125_combout ))

	.dataa(\top|ALU|Add0~125_combout ),
	.datab(\top|ALUControl|Mux0~0_combout ),
	.datac(\top|ALU|ShiftRight0~110_combout ),
	.datad(\top|ALU|Mux21~1_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[30]~6 .lut_mask = 16'hE222;
defparam \top|MUXRam|out[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N12
cycloneive_lcell_comb \top|MUXRam|out[30]~7 (
// Equation(s):
// \top|MUXRam|out[30]~7_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|MUXRam|out[30]~5_combout  & (\top|ALUControl|Mux0~0_combout ))) # (!\top|ALUControl|Mux2~0_combout  & (!\top|MUXRam|out[30]~5_combout  & ((\top|MUXRam|out[30]~6_combout ))))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|MUXRam|out[30]~5_combout ),
	.datac(\top|ALUControl|Mux0~0_combout ),
	.datad(\top|MUXRam|out[30]~6_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[30]~7 .lut_mask = 16'h9180;
defparam \top|MUXRam|out[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y41_N19
dffeas \top|Registers|regis[3][30] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[30]~7_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][30] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N12
cycloneive_lcell_comb \top|MUXReg1|out[30]~3 (
// Equation(s):
// \top|MUXReg1|out[30]~3_combout  = (\ROM|ROM~34_combout  & ((\top|Registers|regis[4][30]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][30]~q ))

	.dataa(\ROM|ROM~34_combout ),
	.datab(gnd),
	.datac(\top|Registers|regis[3][30]~q ),
	.datad(\top|Registers|regis[4][30]~q ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[30]~3 .lut_mask = 16'hFA50;
defparam \top|MUXReg1|out[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N18
cycloneive_lcell_comb \top|ALU|ShiftRight0~32 (
// Equation(s):
// \top|ALU|ShiftRight0~32_combout  = (\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[30]~3_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[29]~5_combout )))

	.dataa(gnd),
	.datab(\top|MUXReg1|out[30]~3_combout ),
	.datac(\top|MUXReg2|out[0]~7_combout ),
	.datad(\top|MUXReg1|out[29]~5_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~32 .lut_mask = 16'hCFC0;
defparam \top|ALU|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N20
cycloneive_lcell_comb \top|ALU|ShiftRight0~33 (
// Equation(s):
// \top|ALU|ShiftRight0~33_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|MUXReg2|out[0]~7_combout  & ((\top|Add|Sol[30]~56_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|Add|Sol[29]~54_combout ))))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|Add|Sol[29]~54_combout ),
	.datad(\top|Add|Sol[30]~56_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~33 .lut_mask = 16'hC840;
defparam \top|ALU|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y37_N10
cycloneive_lcell_comb \top|ALU|ShiftRight0~34 (
// Equation(s):
// \top|ALU|ShiftRight0~34_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|ALU|ShiftRight0~33_combout ) # ((\top|MUXReg1|out[17]~1_combout  & \top|ALU|ShiftRight0~32_combout ))))

	.dataa(\top|MUXReg1|out[17]~1_combout ),
	.datab(\top|ALU|ShiftRight0~32_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|ALU|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~34 .lut_mask = 16'hF080;
defparam \top|ALU|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N22
cycloneive_lcell_comb \top|ALU|ShiftRight0~35 (
// Equation(s):
// \top|ALU|ShiftRight0~35_combout  = (\top|MUXReg2|out[2]~6_combout  & (((\top|ALU|ShiftRight0~30_combout )))) # (!\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~34_combout ) # ((\top|ALU|ShiftRight0~31_combout ))))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(\top|ALU|ShiftRight0~34_combout ),
	.datac(\top|ALU|ShiftRight0~30_combout ),
	.datad(\top|ALU|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~35 .lut_mask = 16'hF5E4;
defparam \top|ALU|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y35_N6
cycloneive_lcell_comb \top|ALU|ShiftRight0~41 (
// Equation(s):
// \top|ALU|ShiftRight0~41_combout  = (\top|MUXReg2|out[3]~12_combout  & (\top|ALU|ShiftRight0~35_combout )) # (!\top|MUXReg2|out[3]~12_combout  & ((\top|ALU|ShiftRight0~40_combout )))

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~35_combout ),
	.datad(\top|ALU|ShiftRight0~40_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~41 .lut_mask = 16'hF5A0;
defparam \top|ALU|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N22
cycloneive_lcell_comb \top|ALU|ShiftRight0~42 (
// Equation(s):
// \top|ALU|ShiftRight0~42_combout  = (\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[6]~40_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[5]~32_combout ))

	.dataa(\top|MUXReg1|out[5]~32_combout ),
	.datab(gnd),
	.datac(\top|MUXReg2|out[0]~7_combout ),
	.datad(\top|MUXReg1|out[6]~40_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~42 .lut_mask = 16'hFA0A;
defparam \top|ALU|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N8
cycloneive_lcell_comb \top|ALU|Mux28~0 (
// Equation(s):
// \top|ALU|Mux28~0_combout  = (\top|MUXReg2|out[3]~12_combout ) # ((\top|MUXReg2|out[1]~8_combout  & !\top|MUXReg2|out[2]~6_combout ))

	.dataa(\top|MUXReg2|out[1]~8_combout ),
	.datab(\top|MUXReg2|out[3]~12_combout ),
	.datac(gnd),
	.datad(\top|MUXReg2|out[2]~6_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux28~0 .lut_mask = 16'hCCEE;
defparam \top|ALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N8
cycloneive_lcell_comb \top|ALU|ShiftRight0~45 (
// Equation(s):
// \top|ALU|ShiftRight0~45_combout  = (\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[4]~35_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[3]~47_combout ))

	.dataa(\top|MUXReg1|out[3]~47_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(gnd),
	.datad(\top|MUXReg1|out[4]~35_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~45 .lut_mask = 16'hEE22;
defparam \top|ALU|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N28
cycloneive_lcell_comb \top|ALU|Mux28~7 (
// Equation(s):
// \top|ALU|Mux28~7_combout  = (\top|ALU|ShiftRight0~118_combout  & (\top|ALU|ShiftRight0~45_combout  & (!\top|ALU|Mux28~0_combout ))) # (!\top|ALU|ShiftRight0~118_combout  & (((\top|ALU|Mux28~0_combout ) # (\top|ALU|ShiftRight0~44_combout ))))

	.dataa(\top|ALU|ShiftRight0~45_combout ),
	.datab(\top|ALU|ShiftRight0~118_combout ),
	.datac(\top|ALU|Mux28~0_combout ),
	.datad(\top|ALU|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux28~7 .lut_mask = 16'h3B38;
defparam \top|ALU|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N6
cycloneive_lcell_comb \top|ALU|Mux28~8 (
// Equation(s):
// \top|ALU|Mux28~8_combout  = (\top|ALU|Mux28~0_combout  & ((\top|ALU|Mux28~7_combout  & ((\top|ALU|ShiftRight0~50_combout ))) # (!\top|ALU|Mux28~7_combout  & (\top|ALU|ShiftRight0~42_combout )))) # (!\top|ALU|Mux28~0_combout  & (((\top|ALU|Mux28~7_combout 
// ))))

	.dataa(\top|ALU|ShiftRight0~42_combout ),
	.datab(\top|ALU|Mux28~0_combout ),
	.datac(\top|ALU|ShiftRight0~50_combout ),
	.datad(\top|ALU|Mux28~7_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux28~8 .lut_mask = 16'hF388;
defparam \top|ALU|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N20
cycloneive_lcell_comb \top|ALU|Mux28~10 (
// Equation(s):
// \top|ALU|Mux28~10_combout  = (\top|ALU|Mux28~1_combout  & ((\top|ALU|Mux28~9_combout  & ((\top|ALU|Mux28~8_combout ))) # (!\top|ALU|Mux28~9_combout  & (\top|ALU|ShiftRight0~41_combout )))) # (!\top|ALU|Mux28~1_combout  & (\top|ALU|Mux28~9_combout ))

	.dataa(\top|ALU|Mux28~1_combout ),
	.datab(\top|ALU|Mux28~9_combout ),
	.datac(\top|ALU|ShiftRight0~41_combout ),
	.datad(\top|ALU|Mux28~8_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux28~10 .lut_mask = 16'hEC64;
defparam \top|ALU|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N10
cycloneive_lcell_comb \top|ALU|Mux28~11 (
// Equation(s):
// \top|ALU|Mux28~11_combout  = (\top|ALU|Mux28~5_combout  & ((\top|MUXReg2|out[3]~10_combout ) # ((\top|MUXReg2|out[3]~9_combout )))) # (!\top|ALU|Mux28~5_combout  & (((\top|ALU|Mux28~10_combout ))))

	.dataa(\top|MUXReg2|out[3]~10_combout ),
	.datab(\top|MUXReg2|out[3]~9_combout ),
	.datac(\top|ALU|Mux28~5_combout ),
	.datad(\top|ALU|Mux28~10_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux28~11 .lut_mask = 16'hEFE0;
defparam \top|ALU|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N0
cycloneive_lcell_comb \top|MUXRam|out[3]~1 (
// Equation(s):
// \top|MUXRam|out[3]~1_combout  = (\top|ALU|Mux28~11_combout  & ((\top|ALU|Mux28~12_combout ) # (\top|ALU|Mux28~6_combout )))

	.dataa(gnd),
	.datab(\top|ALU|Mux28~12_combout ),
	.datac(\top|ALU|Mux28~6_combout ),
	.datad(\top|ALU|Mux28~11_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[3]~1 .lut_mask = 16'hFC00;
defparam \top|MUXRam|out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \DIN_SW[3]~input (
	.i(DIN_SW[3]),
	.ibar(gnd),
	.o(\DIN_SW[3]~input_o ));
// synopsys translate_off
defparam \DIN_SW[3]~input .bus_hold = "false";
defparam \DIN_SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N22
cycloneive_lcell_comb \top|MUXRam|out[3]~39 (
// Equation(s):
// \top|MUXRam|out[3]~39_combout  = (\top|conrtol|Decoder0~0_combout  & (((\DIN_SW[3]~input_o  & \mem_ctrl|Equal0~3_combout )))) # (!\top|conrtol|Decoder0~0_combout  & (\top|MUXRam|out[3]~1_combout ))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\DIN_SW[3]~input_o ),
	.datac(\top|conrtol|Decoder0~0_combout ),
	.datad(\mem_ctrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[3]~39 .lut_mask = 16'hCA0A;
defparam \top|MUXRam|out[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N8
cycloneive_lcell_comb \top|Registers|regis[3][3]~feeder (
// Equation(s):
// \top|Registers|regis[3][3]~feeder_combout  = \top|MUXRam|out[3]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|MUXRam|out[3]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|Registers|regis[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[3][3]~feeder .lut_mask = 16'hF0F0;
defparam \top|Registers|regis[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y39_N9
dffeas \top|Registers|regis[3][3] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][3] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y39_N17
dffeas \top|Registers|regis[2][3] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[3]~39_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][3] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N10
cycloneive_lcell_comb \top|Registers|Mux60~0 (
// Equation(s):
// \top|Registers|Mux60~0_combout  = (\top|Registers|Mux63~0_combout  & ((\ROM|ROM~33_combout  & (\top|Registers|regis[3][3]~q )) # (!\ROM|ROM~33_combout  & ((\top|Registers|regis[2][3]~q )))))

	.dataa(\top|Registers|regis[3][3]~q ),
	.datab(\ROM|ROM~33_combout ),
	.datac(\top|Registers|regis[2][3]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux60~0 .lut_mask = 16'hB800;
defparam \top|Registers|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N0
cycloneive_lcell_comb \top|Registers|Mux60~1 (
// Equation(s):
// \top|Registers|Mux60~1_combout  = (!\top|PC_a|aux [2] & (\ROM|ROM~17_combout  & (\top|Registers|regis[4][3]~q  & !\ROM|ROM~33_combout )))

	.dataa(\top|PC_a|aux [2]),
	.datab(\ROM|ROM~17_combout ),
	.datac(\top|Registers|regis[4][3]~q ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux60~1 .lut_mask = 16'h0040;
defparam \top|Registers|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y38_N27
dffeas \top|Registers|regis[1][3] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[3]~39_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][3] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N0
cycloneive_lcell_comb \top|Registers|Mux60~2 (
// Equation(s):
// \top|Registers|Mux60~2_combout  = (\top|Registers|regis[1][3]~q  & (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & !\ROM|ROM~29_combout )))

	.dataa(\top|Registers|regis[1][3]~q ),
	.datab(\ROM|ROM~33_combout ),
	.datac(\ROM|ROM~14_combout ),
	.datad(\ROM|ROM~29_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux60~2 .lut_mask = 16'h0008;
defparam \top|Registers|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N22
cycloneive_lcell_comb \top|MUXReg2|out[3]~9 (
// Equation(s):
// \top|MUXReg2|out[3]~9_combout  = (\top|conrtol|WideOr2~0_combout  & ((\top|Registers|Mux60~0_combout ) # ((\top|Registers|Mux60~1_combout ) # (\top|Registers|Mux60~2_combout ))))

	.dataa(\top|Registers|Mux60~0_combout ),
	.datab(\top|Registers|Mux60~1_combout ),
	.datac(\top|conrtol|WideOr2~0_combout ),
	.datad(\top|Registers|Mux60~2_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[3]~9 .lut_mask = 16'hF0E0;
defparam \top|MUXReg2|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N2
cycloneive_lcell_comb \top|MUXReg2|out[3]~12 (
// Equation(s):
// \top|MUXReg2|out[3]~12_combout  = (!\top|MUXReg2|out[3]~91_combout  & (!\top|MUXReg2|out[4]~11_combout  & ((\top|MUXReg2|out[3]~10_combout ) # (\top|MUXReg2|out[3]~9_combout ))))

	.dataa(\top|MUXReg2|out[3]~10_combout ),
	.datab(\top|MUXReg2|out[3]~91_combout ),
	.datac(\top|MUXReg2|out[3]~9_combout ),
	.datad(\top|MUXReg2|out[4]~11_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[3]~12 .lut_mask = 16'h0032;
defparam \top|MUXReg2|out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N12
cycloneive_lcell_comb \top|ALU|Add0~130 (
// Equation(s):
// \top|ALU|Add0~130_combout  = \top|MUXReg2|out[3]~12_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~31_combout ),
	.datab(\top|MUXReg2|out[3]~12_combout ),
	.datac(\ROM|ROM~20_combout ),
	.datad(\ROM|ROM~18_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~130_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~130 .lut_mask = 16'h39CC;
defparam \top|ALU|Add0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N26
cycloneive_lcell_comb \top|ALU|Add0~72 (
// Equation(s):
// \top|ALU|Add0~72_combout  = (\top|MUXReg1|out[4]~35_combout  & ((\top|ALU|Add0~136_combout  & (\top|ALU|Add0~71  & VCC)) # (!\top|ALU|Add0~136_combout  & (!\top|ALU|Add0~71 )))) # (!\top|MUXReg1|out[4]~35_combout  & ((\top|ALU|Add0~136_combout  & 
// (!\top|ALU|Add0~71 )) # (!\top|ALU|Add0~136_combout  & ((\top|ALU|Add0~71 ) # (GND)))))
// \top|ALU|Add0~73  = CARRY((\top|MUXReg1|out[4]~35_combout  & (!\top|ALU|Add0~136_combout  & !\top|ALU|Add0~71 )) # (!\top|MUXReg1|out[4]~35_combout  & ((!\top|ALU|Add0~71 ) # (!\top|ALU|Add0~136_combout ))))

	.dataa(\top|MUXReg1|out[4]~35_combout ),
	.datab(\top|ALU|Add0~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~71 ),
	.combout(\top|ALU|Add0~72_combout ),
	.cout(\top|ALU|Add0~73 ));
// synopsys translate_off
defparam \top|ALU|Add0~72 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N28
cycloneive_lcell_comb \top|ALU|Add0~74 (
// Equation(s):
// \top|ALU|Add0~74_combout  = ((\top|MUXReg1|out[5]~32_combout  $ (\top|ALU|Add0~135_combout  $ (!\top|ALU|Add0~73 )))) # (GND)
// \top|ALU|Add0~75  = CARRY((\top|MUXReg1|out[5]~32_combout  & ((\top|ALU|Add0~135_combout ) # (!\top|ALU|Add0~73 ))) # (!\top|MUXReg1|out[5]~32_combout  & (\top|ALU|Add0~135_combout  & !\top|ALU|Add0~73 )))

	.dataa(\top|MUXReg1|out[5]~32_combout ),
	.datab(\top|ALU|Add0~135_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~73 ),
	.combout(\top|ALU|Add0~74_combout ),
	.cout(\top|ALU|Add0~75 ));
// synopsys translate_off
defparam \top|ALU|Add0~74 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N6
cycloneive_lcell_comb \top|ALU|ShiftRight0~90 (
// Equation(s):
// \top|ALU|ShiftRight0~90_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[8]~37_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[7]~45_combout )))))

	.dataa(\top|MUXReg1|out[8]~37_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[7]~45_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~90 .lut_mask = 16'hB080;
defparam \top|ALU|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N12
cycloneive_lcell_comb \top|ALU|ShiftRight0~91 (
// Equation(s):
// \top|ALU|ShiftRight0~91_combout  = (\top|ALU|ShiftRight0~90_combout ) # ((!\top|MUXReg2|out[1]~8_combout  & \top|ALU|ShiftRight0~42_combout ))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|ALU|ShiftRight0~42_combout ),
	.datad(\top|ALU|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~91 .lut_mask = 16'hFF30;
defparam \top|ALU|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N4
cycloneive_lcell_comb \top|ALU|Mux26~1 (
// Equation(s):
// \top|ALU|Mux26~1_combout  = (\top|ALU|Mux27~4_combout  & (((\top|ALU|Mux27~5_combout )))) # (!\top|ALU|Mux27~4_combout  & ((\top|ALU|Mux27~5_combout  & ((\top|ALU|ShiftRight0~59_combout ))) # (!\top|ALU|Mux27~5_combout  & (\top|ALU|ShiftRight0~91_combout 
// ))))

	.dataa(\top|ALU|Mux27~4_combout ),
	.datab(\top|ALU|ShiftRight0~91_combout ),
	.datac(\top|ALU|Mux27~5_combout ),
	.datad(\top|ALU|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux26~1 .lut_mask = 16'hF4A4;
defparam \top|ALU|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N6
cycloneive_lcell_comb \top|ALU|Mux26~0 (
// Equation(s):
// \top|ALU|Mux26~0_combout  = (\top|MUXReg2|out[3]~12_combout  & (!\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~89_combout )))) # (!\top|MUXReg2|out[3]~12_combout  & (((\top|ALU|ShiftRight0~88_combout ))))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(\top|MUXReg2|out[3]~12_combout ),
	.datac(\top|ALU|ShiftRight0~88_combout ),
	.datad(\top|ALU|ShiftRight0~89_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux26~0 .lut_mask = 16'h7430;
defparam \top|ALU|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N16
cycloneive_lcell_comb \top|ALU|Mux26~2 (
// Equation(s):
// \top|ALU|Mux26~2_combout  = (\top|ALU|Mux27~4_combout  & ((\top|ALU|Mux26~1_combout  & ((\top|ALU|Mux26~0_combout ))) # (!\top|ALU|Mux26~1_combout  & (\top|ALU|ShiftRight0~87_combout )))) # (!\top|ALU|Mux27~4_combout  & (((\top|ALU|Mux26~1_combout ))))

	.dataa(\top|ALU|ShiftRight0~87_combout ),
	.datab(\top|ALU|Mux27~4_combout ),
	.datac(\top|ALU|Mux26~1_combout ),
	.datad(\top|ALU|Mux26~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux26~2 .lut_mask = 16'hF838;
defparam \top|ALU|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N10
cycloneive_lcell_comb \top|ALU|Mux26~3 (
// Equation(s):
// \top|ALU|Mux26~3_combout  = (\top|ALUControl|Mux0~0_combout  & (!\top|ALU|ShiftLeft0~8_combout  & ((\top|ALU|Mux26~2_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (((\top|ALU|Add0~74_combout ))))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALU|ShiftLeft0~8_combout ),
	.datac(\top|ALU|Add0~74_combout ),
	.datad(\top|ALU|Mux26~2_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux26~3 .lut_mask = 16'h7250;
defparam \top|ALU|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N4
cycloneive_lcell_comb \top|ALU|Mux26~4 (
// Equation(s):
// \top|ALU|Mux26~4_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|ALUControl|Mux0~0_combout  & (\top|MUXReg2|out[5]~88_combout ))) # (!\top|ALUControl|Mux2~0_combout  & (((\top|ALU|Mux26~3_combout ))))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|MUXReg2|out[5]~88_combout ),
	.datac(\top|ALUControl|Mux2~0_combout ),
	.datad(\top|ALU|Mux26~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux26~4 .lut_mask = 16'h8F80;
defparam \top|ALU|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \DIN_SW[5]~input (
	.i(DIN_SW[5]),
	.ibar(gnd),
	.o(\DIN_SW[5]~input_o ));
// synopsys translate_off
defparam \DIN_SW[5]~input .bus_hold = "false";
defparam \DIN_SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y38_N0
cycloneive_lcell_comb \top|MUXRam|out[5]~46 (
// Equation(s):
// \top|MUXRam|out[5]~46_combout  = (\top|conrtol|Decoder0~0_combout  & (((\mem_ctrl|Equal0~3_combout  & \DIN_SW[5]~input_o )))) # (!\top|conrtol|Decoder0~0_combout  & (\top|ALU|Mux26~4_combout ))

	.dataa(\top|ALU|Mux26~4_combout ),
	.datab(\top|conrtol|Decoder0~0_combout ),
	.datac(\mem_ctrl|Equal0~3_combout ),
	.datad(\DIN_SW[5]~input_o ),
	.cin(gnd),
	.combout(\top|MUXRam|out[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[5]~46 .lut_mask = 16'hE222;
defparam \top|MUXRam|out[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N30
cycloneive_lcell_comb \top|Registers|regis[3][5]~feeder (
// Equation(s):
// \top|Registers|regis[3][5]~feeder_combout  = \top|MUXRam|out[5]~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[5]~46_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[3][5]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y39_N31
dffeas \top|Registers|regis[3][5] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][5] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y39_N21
dffeas \top|Registers|regis[7][5] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[5]~46_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[7][5] .is_wysiwyg = "true";
defparam \top|Registers|regis[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N20
cycloneive_lcell_comb \top|MUXReg1|out[5]~31 (
// Equation(s):
// \top|MUXReg1|out[5]~31_combout  = (\ROM|ROM~34_combout  & ((\top|Registers|regis[7][5]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][5]~q ))

	.dataa(gnd),
	.datab(\top|Registers|regis[3][5]~q ),
	.datac(\top|Registers|regis[7][5]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[5]~31 .lut_mask = 16'hF0CC;
defparam \top|MUXReg1|out[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N24
cycloneive_lcell_comb \top|MUXReg1|out[5]~30 (
// Equation(s):
// \top|MUXReg1|out[5]~30_combout  = (\top|ImmGen|Mux20~0_combout  & ((\top|Add|Sol[5]~6_combout ) # ((\top|Registers|regis[4][5]~q  & \top|MUXReg1|out[4]~29_combout )))) # (!\top|ImmGen|Mux20~0_combout  & (\top|Registers|regis[4][5]~q  & 
// (\top|MUXReg1|out[4]~29_combout )))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(\top|Registers|regis[4][5]~q ),
	.datac(\top|MUXReg1|out[4]~29_combout ),
	.datad(\top|Add|Sol[5]~6_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[5]~30 .lut_mask = 16'hEAC0;
defparam \top|MUXReg1|out[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N26
cycloneive_lcell_comb \top|MUXReg1|out[5]~32 (
// Equation(s):
// \top|MUXReg1|out[5]~32_combout  = (\top|MUXReg1|out[5]~30_combout ) # ((!\ROM|ROM~18_combout  & (\top|MUXReg1|out[5]~31_combout  & \ROM|ROM~35_combout )))

	.dataa(\ROM|ROM~18_combout ),
	.datab(\top|MUXReg1|out[5]~31_combout ),
	.datac(\ROM|ROM~35_combout ),
	.datad(\top|MUXReg1|out[5]~30_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[5]~32 .lut_mask = 16'hFF40;
defparam \top|MUXReg1|out[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N16
cycloneive_lcell_comb \top|ALU|ShiftRight0~18 (
// Equation(s):
// \top|ALU|ShiftRight0~18_combout  = (!\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg2|out[1]~8_combout  & (\top|MUXReg1|out[8]~37_combout )) # (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg1|out[6]~40_combout )))))

	.dataa(\top|MUXReg1|out[8]~37_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|MUXReg1|out[6]~40_combout ),
	.datad(\top|MUXReg2|out[1]~8_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~18 .lut_mask = 16'h2230;
defparam \top|ALU|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N30
cycloneive_lcell_comb \top|ALU|ShiftRight0~20 (
// Equation(s):
// \top|ALU|ShiftRight0~20_combout  = (\top|ALU|ShiftRight0~18_combout ) # ((\top|MUXReg2|out[0]~7_combout  & \top|ALU|ShiftRight0~19_combout ))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|ALU|ShiftRight0~19_combout ),
	.datac(gnd),
	.datad(\top|ALU|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~20 .lut_mask = 16'hFF88;
defparam \top|ALU|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N22
cycloneive_lcell_comb \top|ALU|Mux25~0 (
// Equation(s):
// \top|ALU|Mux25~0_combout  = (\top|ALU|Mux27~5_combout  & ((\top|ALU|ShiftRight0~27_combout ))) # (!\top|ALU|Mux27~5_combout  & (\top|ALU|ShiftRight0~20_combout ))

	.dataa(\top|ALU|Mux27~5_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~20_combout ),
	.datad(\top|ALU|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux25~0 .lut_mask = 16'hFA50;
defparam \top|ALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N14
cycloneive_lcell_comb \top|ALU|Mux25~1 (
// Equation(s):
// \top|ALU|Mux25~1_combout  = (\top|ALU|Mux27~5_combout  & ((\top|ALU|ShiftRight0~94_combout ))) # (!\top|ALU|Mux27~5_combout  & (\top|ALU|ShiftRight0~92_combout ))

	.dataa(\top|ALU|Mux27~5_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~92_combout ),
	.datad(\top|ALU|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux25~1 .lut_mask = 16'hFA50;
defparam \top|ALU|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N12
cycloneive_lcell_comb \top|ALU|Mux25~2 (
// Equation(s):
// \top|ALU|Mux25~2_combout  = (!\top|ALU|ShiftLeft0~8_combout  & ((\top|ALU|Mux27~4_combout  & ((\top|ALU|Mux25~1_combout ))) # (!\top|ALU|Mux27~4_combout  & (\top|ALU|Mux25~0_combout ))))

	.dataa(\top|ALU|Mux25~0_combout ),
	.datab(\top|ALU|Mux27~4_combout ),
	.datac(\top|ALU|Mux25~1_combout ),
	.datad(\top|ALU|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux25~2 .lut_mask = 16'h00E2;
defparam \top|ALU|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N24
cycloneive_lcell_comb \top|ALU|Mux25~4 (
// Equation(s):
// \top|ALU|Mux25~4_combout  = (\top|ALU|Mux25~3_combout  & ((\top|ALUControl|Mux2~0_combout ) # ((\top|ALU|Mux25~2_combout )))) # (!\top|ALU|Mux25~3_combout  & (!\top|ALUControl|Mux2~0_combout  & (\top|ALU|Add0~76_combout )))

	.dataa(\top|ALU|Mux25~3_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|ALU|Add0~76_combout ),
	.datad(\top|ALU|Mux25~2_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux25~4 .lut_mask = 16'hBA98;
defparam \top|ALU|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N22
cycloneive_lcell_comb \top|ALU|Mux27~10 (
// Equation(s):
// \top|ALU|Mux27~10_combout  = (\top|MUXReg2|out[4]~89_combout  & !\top|ALU|ShiftRight0~86_combout )

	.dataa(\top|MUXReg2|out[4]~89_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|ALU|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux27~10 .lut_mask = 16'h00AA;
defparam \top|ALU|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N4
cycloneive_lcell_comb \top|ALU|ShiftRight0~17 (
// Equation(s):
// \top|ALU|ShiftRight0~17_combout  = (\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[5]~32_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[4]~35_combout ))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(gnd),
	.datac(\top|MUXReg1|out[4]~35_combout ),
	.datad(\top|MUXReg1|out[5]~32_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~17 .lut_mask = 16'hFA50;
defparam \top|ALU|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N0
cycloneive_lcell_comb \top|ALU|ShiftRight0~82 (
// Equation(s):
// \top|ALU|ShiftRight0~82_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[7]~45_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[6]~40_combout ))))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|MUXReg1|out[6]~40_combout ),
	.datad(\top|MUXReg1|out[7]~45_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~82 .lut_mask = 16'hC840;
defparam \top|ALU|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N14
cycloneive_lcell_comb \top|ALU|ShiftRight0~83 (
// Equation(s):
// \top|ALU|ShiftRight0~83_combout  = (\top|ALU|ShiftRight0~82_combout ) # ((!\top|MUXReg2|out[1]~8_combout  & \top|ALU|ShiftRight0~17_combout ))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|ALU|ShiftRight0~17_combout ),
	.datad(\top|ALU|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~83 .lut_mask = 16'hFF30;
defparam \top|ALU|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N24
cycloneive_lcell_comb \top|ALU|Mux27~6 (
// Equation(s):
// \top|ALU|Mux27~6_combout  = (\top|ALU|Mux27~5_combout  & ((\top|ALU|Mux27~4_combout ) # ((\top|ALU|ShiftRight0~72_combout )))) # (!\top|ALU|Mux27~5_combout  & (!\top|ALU|Mux27~4_combout  & ((\top|ALU|ShiftRight0~83_combout ))))

	.dataa(\top|ALU|Mux27~5_combout ),
	.datab(\top|ALU|Mux27~4_combout ),
	.datac(\top|ALU|ShiftRight0~72_combout ),
	.datad(\top|ALU|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux27~6 .lut_mask = 16'hB9A8;
defparam \top|ALU|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N6
cycloneive_lcell_comb \top|ALU|Mux27~7 (
// Equation(s):
// \top|ALU|Mux27~7_combout  = (!\top|ALU|ShiftLeft0~8_combout  & ((\top|ALU|Mux27~6_combout ) # ((\top|ALU|ShiftRight0~81_combout  & \top|ALU|Mux27~4_combout ))))

	.dataa(\top|ALU|ShiftRight0~81_combout ),
	.datab(\top|ALU|Mux27~4_combout ),
	.datac(\top|ALU|ShiftLeft0~8_combout ),
	.datad(\top|ALU|Mux27~6_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux27~7 .lut_mask = 16'h0F08;
defparam \top|ALU|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N2
cycloneive_lcell_comb \top|ALU|Mux27~8 (
// Equation(s):
// \top|ALU|Mux27~8_combout  = (\top|ALUControl|Mux0~0_combout  & (((!\top|ALU|Mux27~10_combout  & \top|ALU|Mux27~7_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (\top|ALU|Add0~72_combout ))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALU|Add0~72_combout ),
	.datac(\top|ALU|Mux27~10_combout ),
	.datad(\top|ALU|Mux27~7_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux27~8 .lut_mask = 16'h4E44;
defparam \top|ALU|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y39_N4
cycloneive_lcell_comb \top|ALU|Mux27~9 (
// Equation(s):
// \top|ALU|Mux27~9_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|MUXReg2|out[4]~89_combout  & (\top|ALUControl|Mux0~0_combout ))) # (!\top|ALUControl|Mux2~0_combout  & (((\top|ALU|Mux27~8_combout ))))

	.dataa(\top|MUXReg2|out[4]~89_combout ),
	.datab(\top|ALUControl|Mux0~0_combout ),
	.datac(\top|ALUControl|Mux2~0_combout ),
	.datad(\top|ALU|Mux27~8_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux27~9 .lut_mask = 16'h8F80;
defparam \top|ALU|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N16
cycloneive_lcell_comb \mem_ctrl|Equal0~0 (
// Equation(s):
// \mem_ctrl|Equal0~0_combout  = (\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout  & (\top|ALU|Mux26~4_combout  & \top|ALU|Mux27~9_combout )))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\mem_ctrl|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_ctrl|Equal0~0 .lut_mask = 16'h8000;
defparam \mem_ctrl|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N14
cycloneive_lcell_comb \mem_ctrl|Equal0~1 (
// Equation(s):
// \mem_ctrl|Equal0~1_combout  = (\mem_ctrl|Equal0~0_combout  & (\top|ALU|Mux22~3_combout  & (\top|ALU|Mux23~3_combout  & \top|MUXRam|out[3]~1_combout )))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\mem_ctrl|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_ctrl|Equal0~1 .lut_mask = 16'h8000;
defparam \mem_ctrl|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N0
cycloneive_lcell_comb \mem_ctrl|Equal0~3 (
// Equation(s):
// \mem_ctrl|Equal0~3_combout  = (!\top|ALU|Mux30~1_combout  & (\top|ALU|Mux31~1_combout  & (\mem_ctrl|Equal0~1_combout  & \top|MUXRam|out[2]~0_combout )))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\mem_ctrl|Equal0~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\mem_ctrl|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_ctrl|Equal0~3 .lut_mask = 16'h4000;
defparam \mem_ctrl|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N0
cycloneive_lcell_comb \top|MUXRam|out[4]~47 (
// Equation(s):
// \top|MUXRam|out[4]~47_combout  = (\top|conrtol|Decoder0~0_combout  & (\DIN_SW[4]~input_o  & (\mem_ctrl|Equal0~3_combout ))) # (!\top|conrtol|Decoder0~0_combout  & (((\top|ALU|Mux27~9_combout ))))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\DIN_SW[4]~input_o ),
	.datac(\mem_ctrl|Equal0~3_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[4]~47 .lut_mask = 16'hD580;
defparam \top|MUXRam|out[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y39_N5
dffeas \top|Registers|regis[4][4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[4]~47_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][4] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N4
cycloneive_lcell_comb \top|Registers|Mux59~1 (
// Equation(s):
// \top|Registers|Mux59~1_combout  = (!\top|PC_a|aux [2] & (\ROM|ROM~17_combout  & (\top|Registers|regis[4][4]~q  & !\ROM|ROM~33_combout )))

	.dataa(\top|PC_a|aux [2]),
	.datab(\ROM|ROM~17_combout ),
	.datac(\top|Registers|regis[4][4]~q ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux59~1 .lut_mask = 16'h0040;
defparam \top|Registers|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N28
cycloneive_lcell_comb \top|Registers|regis[1][4]~feeder (
// Equation(s):
// \top|Registers|regis[1][4]~feeder_combout  = \top|MUXRam|out[4]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[4]~47_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[1][4]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y38_N29
dffeas \top|Registers|regis[1][4] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][4] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y38_N9
dffeas \top|Registers|regis[5][4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[4]~47_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[5][4] .is_wysiwyg = "true";
defparam \top|Registers|regis[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y38_N8
cycloneive_lcell_comb \top|Registers|Mux59~3 (
// Equation(s):
// \top|Registers|Mux59~3_combout  = (\ROM|ROM~14_combout  & (((\top|Registers|regis[5][4]~q )))) # (!\ROM|ROM~14_combout  & (\top|Registers|regis[1][4]~q  & ((!\ROM|ROM~29_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|Registers|regis[1][4]~q ),
	.datac(\top|Registers|regis[5][4]~q ),
	.datad(\ROM|ROM~29_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux59~3 .lut_mask = 16'hA0E4;
defparam \top|Registers|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y39_N11
dffeas \top|Registers|regis[2][4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[4]~47_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][4] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N10
cycloneive_lcell_comb \top|Registers|Mux59~2 (
// Equation(s):
// \top|Registers|Mux59~2_combout  = (\top|Registers|Mux63~0_combout  & ((\ROM|ROM~33_combout  & (\top|Registers|regis[3][4]~q )) # (!\ROM|ROM~33_combout  & ((\top|Registers|regis[2][4]~q )))))

	.dataa(\top|Registers|regis[3][4]~q ),
	.datab(\top|Registers|Mux63~0_combout ),
	.datac(\top|Registers|regis[2][4]~q ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux59~2 .lut_mask = 16'h88C0;
defparam \top|Registers|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N28
cycloneive_lcell_comb \top|Registers|Mux59~4 (
// Equation(s):
// \top|Registers|Mux59~4_combout  = (\top|Registers|Mux59~1_combout ) # ((\top|Registers|Mux59~2_combout ) # ((\ROM|ROM~33_combout  & \top|Registers|Mux59~3_combout )))

	.dataa(\ROM|ROM~33_combout ),
	.datab(\top|Registers|Mux59~1_combout ),
	.datac(\top|Registers|Mux59~3_combout ),
	.datad(\top|Registers|Mux59~2_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux59~4 .lut_mask = 16'hFFEC;
defparam \top|Registers|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N30
cycloneive_lcell_comb \top|ALU|Mux28~2 (
// Equation(s):
// \top|ALU|Mux28~2_combout  = (\ROM|ROM~35_combout ) # ((\top|ALUControl|Mux0~0_combout  & (\top|conrtol|WideOr2~0_combout  & \top|Registers|Mux59~4_combout )))

	.dataa(\ROM|ROM~35_combout ),
	.datab(\top|ALUControl|Mux0~0_combout ),
	.datac(\top|conrtol|WideOr2~0_combout ),
	.datad(\top|Registers|Mux59~4_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux28~2 .lut_mask = 16'hEAAA;
defparam \top|ALU|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N22
cycloneive_lcell_comb \top|ALU|Mux28~3 (
// Equation(s):
// \top|ALU|Mux28~3_combout  = (\top|conrtol|WideOr0~0_combout  & (\top|ALU|Mux28~2_combout  & ((!\top|MUXReg2|out[4]~13_combout ) # (!\top|ALU|Mux28~1_combout ))))

	.dataa(\top|ALU|Mux28~1_combout ),
	.datab(\top|conrtol|WideOr0~0_combout ),
	.datac(\top|ALU|Mux28~2_combout ),
	.datad(\top|MUXReg2|out[4]~13_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux28~3 .lut_mask = 16'h40C0;
defparam \top|ALU|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N26
cycloneive_lcell_comb \top|ALU|res~0 (
// Equation(s):
// \top|ALU|res~0_combout  = (\top|MUXReg1|out[2]~49_combout  & ((\top|MUXReg2|out[2]~4_combout ) # ((\top|Registers|Mux61~2_combout  & \top|MUXReg2|out[11]~5_combout ))))

	.dataa(\top|Registers|Mux61~2_combout ),
	.datab(\top|MUXReg1|out[2]~49_combout ),
	.datac(\top|MUXReg2|out[2]~4_combout ),
	.datad(\top|MUXReg2|out[11]~5_combout ),
	.cin(gnd),
	.combout(\top|ALU|res~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|res~0 .lut_mask = 16'hC8C0;
defparam \top|ALU|res~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N14
cycloneive_lcell_comb \top|ALU|Mux29~2 (
// Equation(s):
// \top|ALU|Mux29~2_combout  = (\top|ALU|Mux28~3_combout  & (((\top|ALU|Mux28~4_combout  & \top|ALU|res~0_combout )))) # (!\top|ALU|Mux28~3_combout  & ((\top|ALU|Add0~68_combout ) # ((!\top|ALU|Mux28~4_combout ))))

	.dataa(\top|ALU|Add0~68_combout ),
	.datab(\top|ALU|Mux28~3_combout ),
	.datac(\top|ALU|Mux28~4_combout ),
	.datad(\top|ALU|res~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux29~2 .lut_mask = 16'hE323;
defparam \top|ALU|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N2
cycloneive_lcell_comb \top|ALU|ShiftRight0~21 (
// Equation(s):
// \top|ALU|ShiftRight0~21_combout  = (\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[3]~47_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[2]~49_combout )))

	.dataa(gnd),
	.datab(\top|MUXReg1|out[3]~47_combout ),
	.datac(\top|MUXReg1|out[2]~49_combout ),
	.datad(\top|MUXReg2|out[0]~7_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~21 .lut_mask = 16'hCCF0;
defparam \top|ALU|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N12
cycloneive_lcell_comb \top|ALU|Mux29~0 (
// Equation(s):
// \top|ALU|Mux29~0_combout  = (\top|ALU|ShiftRight0~118_combout  & (((!\top|ALU|Mux28~0_combout  & \top|ALU|ShiftRight0~21_combout )))) # (!\top|ALU|ShiftRight0~118_combout  & ((\top|ALU|ShiftRight0~20_combout ) # ((\top|ALU|Mux28~0_combout ))))

	.dataa(\top|ALU|ShiftRight0~20_combout ),
	.datab(\top|ALU|ShiftRight0~118_combout ),
	.datac(\top|ALU|Mux28~0_combout ),
	.datad(\top|ALU|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux29~0 .lut_mask = 16'h3E32;
defparam \top|ALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N26
cycloneive_lcell_comb \top|ALU|Mux29~1 (
// Equation(s):
// \top|ALU|Mux29~1_combout  = (\top|ALU|Mux28~0_combout  & ((\top|ALU|Mux29~0_combout  & ((\top|ALU|ShiftRight0~28_combout ))) # (!\top|ALU|Mux29~0_combout  & (\top|ALU|ShiftRight0~17_combout )))) # (!\top|ALU|Mux28~0_combout  & (((\top|ALU|Mux29~0_combout 
// ))))

	.dataa(\top|ALU|ShiftRight0~17_combout ),
	.datab(\top|ALU|Mux28~0_combout ),
	.datac(\top|ALU|ShiftRight0~28_combout ),
	.datad(\top|ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux29~1 .lut_mask = 16'hF388;
defparam \top|ALU|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N14
cycloneive_lcell_comb \top|ALU|ShiftRight0~117 (
// Equation(s):
// \top|ALU|ShiftRight0~117_combout  = (\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~9_combout  & (!\top|MUXReg2|out[3]~12_combout ))) # (!\top|MUXReg2|out[2]~6_combout  & (((\top|MUXReg2|out[3]~12_combout ) # (\top|ALU|ShiftRight0~12_combout ))))

	.dataa(\top|ALU|ShiftRight0~9_combout ),
	.datab(\top|MUXReg2|out[2]~6_combout ),
	.datac(\top|MUXReg2|out[3]~12_combout ),
	.datad(\top|ALU|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~117_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~117 .lut_mask = 16'h3B38;
defparam \top|ALU|ShiftRight0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N24
cycloneive_lcell_comb \top|ALU|ShiftRight0~15 (
// Equation(s):
// \top|ALU|ShiftRight0~15_combout  = (\top|MUXReg2|out[3]~12_combout  & ((\top|MUXReg2|out[2]~6_combout ) # ((\top|ALU|ShiftRight0~14_combout )))) # (!\top|MUXReg2|out[3]~12_combout  & (((\top|ALU|ShiftRight0~13_combout ))))

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(\top|MUXReg2|out[2]~6_combout ),
	.datac(\top|ALU|ShiftRight0~13_combout ),
	.datad(\top|ALU|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~15 .lut_mask = 16'hFAD8;
defparam \top|ALU|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N18
cycloneive_lcell_comb \top|ALU|ShiftRight0~16 (
// Equation(s):
// \top|ALU|ShiftRight0~16_combout  = (\top|ALU|ShiftRight0~117_combout  & (((\top|ALU|ShiftRight0~7_combout ) # (\top|ALU|ShiftRight0~15_combout )))) # (!\top|ALU|ShiftRight0~117_combout  & (\top|ALU|ShiftRight0~6_combout  & 
// ((\top|ALU|ShiftRight0~15_combout ))))

	.dataa(\top|ALU|ShiftRight0~6_combout ),
	.datab(\top|ALU|ShiftRight0~7_combout ),
	.datac(\top|ALU|ShiftRight0~117_combout ),
	.datad(\top|ALU|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~16 .lut_mask = 16'hFAC0;
defparam \top|ALU|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N16
cycloneive_lcell_comb \top|ALU|Mux29~3 (
// Equation(s):
// \top|ALU|Mux29~3_combout  = (\top|ALU|Mux29~2_combout  & (((\top|ALU|Mux29~1_combout )) # (!\top|ALU|Mux28~1_combout ))) # (!\top|ALU|Mux29~2_combout  & (\top|ALU|Mux28~1_combout  & ((\top|ALU|ShiftRight0~16_combout ))))

	.dataa(\top|ALU|Mux29~2_combout ),
	.datab(\top|ALU|Mux28~1_combout ),
	.datac(\top|ALU|Mux29~1_combout ),
	.datad(\top|ALU|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux29~3 .lut_mask = 16'hE6A2;
defparam \top|ALU|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N2
cycloneive_lcell_comb \top|ALU|Mux29~4 (
// Equation(s):
// \top|ALU|Mux29~4_combout  = (\top|ALU|Mux28~5_combout  & (\top|MUXReg2|out[2]~6_combout )) # (!\top|ALU|Mux28~5_combout  & ((\top|ALU|Mux29~3_combout )))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[2]~6_combout ),
	.datac(\top|ALU|Mux28~5_combout ),
	.datad(\top|ALU|Mux29~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux29~4 .lut_mask = 16'hCFC0;
defparam \top|ALU|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y35_N30
cycloneive_lcell_comb \top|MUXRam|out[2]~0 (
// Equation(s):
// \top|MUXRam|out[2]~0_combout  = (\top|ALU|Mux29~4_combout  & ((\top|ALU|Mux28~6_combout ) # ((\top|ALUControl|Mux0~0_combout  & \top|ALU|Mux28~5_combout ))))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALU|Mux28~6_combout ),
	.datac(\top|ALU|Mux28~5_combout ),
	.datad(\top|ALU|Mux29~4_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[2]~0 .lut_mask = 16'hEC00;
defparam \top|MUXRam|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \DIN_SW[2]~input (
	.i(DIN_SW[2]),
	.ibar(gnd),
	.o(\DIN_SW[2]~input_o ));
// synopsys translate_off
defparam \DIN_SW[2]~input .bus_hold = "false";
defparam \DIN_SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N10
cycloneive_lcell_comb \top|MUXRam|out[2]~2 (
// Equation(s):
// \top|MUXRam|out[2]~2_combout  = (\top|conrtol|Decoder0~0_combout  & (((\DIN_SW[2]~input_o  & \mem_ctrl|Equal0~3_combout )))) # (!\top|conrtol|Decoder0~0_combout  & (\top|MUXRam|out[2]~0_combout ))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\DIN_SW[2]~input_o ),
	.datac(\top|conrtol|Decoder0~0_combout ),
	.datad(\mem_ctrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[2]~2 .lut_mask = 16'hCA0A;
defparam \top|MUXRam|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y39_N21
dffeas \top|Registers|regis[4][2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[2]~2_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][2] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y40_N9
dffeas \top|Registers|regis[2][2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[2]~2_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][2] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N8
cycloneive_lcell_comb \top|Registers|Mux61~0 (
// Equation(s):
// \top|Registers|Mux61~0_combout  = (\top|Registers|regis[4][2]~q  & ((\ROM|ROM~14_combout ) # ((\top|Registers|regis[2][2]~q  & \top|Registers|Mux63~0_combout )))) # (!\top|Registers|regis[4][2]~q  & (((\top|Registers|regis[2][2]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\top|Registers|regis[4][2]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[2][2]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux61~0 .lut_mask = 16'hF888;
defparam \top|Registers|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y38_N5
dffeas \top|Registers|regis[1][2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[2]~2_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][2] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N0
cycloneive_lcell_comb \top|Registers|Mux61~1 (
// Equation(s):
// \top|Registers|Mux61~1_combout  = (\ROM|ROM~23_combout  & ((\ROM|ROM~22_combout  & ((\top|Registers|regis[3][2]~q ))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][2]~q )))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][2]~q ))

	.dataa(\ROM|ROM~23_combout ),
	.datab(\top|Registers|regis[1][2]~q ),
	.datac(\top|Registers|regis[3][2]~q ),
	.datad(\ROM|ROM~22_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux61~1 .lut_mask = 16'hE4CC;
defparam \top|Registers|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y40_N30
cycloneive_lcell_comb \top|Registers|Mux61~2 (
// Equation(s):
// \top|Registers|Mux61~2_combout  = (\ROM|ROM~33_combout  & (!\ROM|ROM~14_combout  & ((\top|Registers|Mux61~1_combout )))) # (!\ROM|ROM~33_combout  & (((\top|Registers|Mux61~0_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\ROM|ROM~33_combout ),
	.datac(\top|Registers|Mux61~0_combout ),
	.datad(\top|Registers|Mux61~1_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux61~2 .lut_mask = 16'h7430;
defparam \top|Registers|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N18
cycloneive_lcell_comb \top|MUXReg2|out[2]~6 (
// Equation(s):
// \top|MUXReg2|out[2]~6_combout  = (\top|MUXReg2|out[2]~4_combout ) # ((\top|MUXReg2|out[11]~5_combout  & \top|Registers|Mux61~2_combout ))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[11]~5_combout ),
	.datac(\top|MUXReg2|out[2]~4_combout ),
	.datad(\top|Registers|Mux61~2_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[2]~6 .lut_mask = 16'hFCF0;
defparam \top|MUXReg2|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N0
cycloneive_lcell_comb \top|ALU|ShiftRight0~94 (
// Equation(s):
// \top|ALU|ShiftRight0~94_combout  = (\top|MUXReg2|out[3]~12_combout  & (!\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~6_combout ))) # (!\top|MUXReg2|out[3]~12_combout  & (((\top|ALU|ShiftRight0~93_combout ))))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(\top|MUXReg2|out[3]~12_combout ),
	.datac(\top|ALU|ShiftRight0~6_combout ),
	.datad(\top|ALU|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~94 .lut_mask = 16'h7340;
defparam \top|ALU|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N14
cycloneive_lcell_comb \top|ALU|Add0~146 (
// Equation(s):
// \top|ALU|Add0~146_combout  = \top|MUXReg2|out[22]~53_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~31_combout ),
	.datab(\ROM|ROM~20_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|MUXReg2|out[22]~53_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~146_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~146 .lut_mask = 16'h2FD0;
defparam \top|ALU|Add0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N30
cycloneive_lcell_comb \top|ALU|Add0~109 (
// Equation(s):
// \top|ALU|Add0~109_combout  = (\top|MUXReg1|out[22]~12_combout  & ((\top|ALU|Add0~146_combout  & (\top|ALU|Add0~108  & VCC)) # (!\top|ALU|Add0~146_combout  & (!\top|ALU|Add0~108 )))) # (!\top|MUXReg1|out[22]~12_combout  & ((\top|ALU|Add0~146_combout  & 
// (!\top|ALU|Add0~108 )) # (!\top|ALU|Add0~146_combout  & ((\top|ALU|Add0~108 ) # (GND)))))
// \top|ALU|Add0~110  = CARRY((\top|MUXReg1|out[22]~12_combout  & (!\top|ALU|Add0~146_combout  & !\top|ALU|Add0~108 )) # (!\top|MUXReg1|out[22]~12_combout  & ((!\top|ALU|Add0~108 ) # (!\top|ALU|Add0~146_combout ))))

	.dataa(\top|MUXReg1|out[22]~12_combout ),
	.datab(\top|ALU|Add0~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~108 ),
	.combout(\top|ALU|Add0~109_combout ),
	.cout(\top|ALU|Add0~110 ));
// synopsys translate_off
defparam \top|ALU|Add0~109 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N6
cycloneive_lcell_comb \top|MUXRam|out[22]~21 (
// Equation(s):
// \top|MUXRam|out[22]~21_combout  = (\top|ALUControl|Mux0~0_combout  & (\top|ALU|ShiftRight0~94_combout  & (\top|ALU|Mux21~1_combout ))) # (!\top|ALUControl|Mux0~0_combout  & (((\top|ALU|Add0~109_combout ))))

	.dataa(\top|ALU|ShiftRight0~94_combout ),
	.datab(\top|ALU|Mux21~1_combout ),
	.datac(\top|ALUControl|Mux0~0_combout ),
	.datad(\top|ALU|Add0~109_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[22]~21 .lut_mask = 16'h8F80;
defparam \top|MUXRam|out[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N0
cycloneive_lcell_comb \top|MUXRam|out[22]~22 (
// Equation(s):
// \top|MUXRam|out[22]~22_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|MUXRam|out[22]~20_combout  & (\top|ALUControl|Mux0~0_combout ))) # (!\top|ALUControl|Mux2~0_combout  & (!\top|MUXRam|out[22]~20_combout  & ((\top|MUXRam|out[22]~21_combout ))))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|MUXRam|out[22]~20_combout ),
	.datac(\top|ALUControl|Mux0~0_combout ),
	.datad(\top|MUXRam|out[22]~21_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[22]~22 .lut_mask = 16'h9180;
defparam \top|MUXRam|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N27
dffeas \top|Registers|regis[3][22] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[22]~22_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][22] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N24
cycloneive_lcell_comb \top|MUXReg1|out[22]~11 (
// Equation(s):
// \top|MUXReg1|out[22]~11_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\ROM|ROM~34_combout  & ((\top|Registers|regis[4][22]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][22]~q ))))

	.dataa(\top|Registers|regis[3][22]~q ),
	.datab(\ROM|ROM~34_combout ),
	.datac(\top|MUXReg1|out[17]~1_combout ),
	.datad(\top|Registers|regis[4][22]~q ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[22]~11 .lut_mask = 16'hE020;
defparam \top|MUXReg1|out[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N14
cycloneive_lcell_comb \top|MUXReg1|out[22]~12 (
// Equation(s):
// \top|MUXReg1|out[22]~12_combout  = (\top|MUXReg1|out[22]~11_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[22]~40_combout ))

	.dataa(\top|ImmGen|Mux20~0_combout ),
	.datab(gnd),
	.datac(\top|Add|Sol[22]~40_combout ),
	.datad(\top|MUXReg1|out[22]~11_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[22]~12_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[22]~12 .lut_mask = 16'hFFA0;
defparam \top|MUXReg1|out[22]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N0
cycloneive_lcell_comb \top|ALU|Add0~111 (
// Equation(s):
// \top|ALU|Add0~111_combout  = ((\top|MUXReg1|out[23]~10_combout  $ (\top|ALU|Add0~145_combout  $ (!\top|ALU|Add0~110 )))) # (GND)
// \top|ALU|Add0~112  = CARRY((\top|MUXReg1|out[23]~10_combout  & ((\top|ALU|Add0~145_combout ) # (!\top|ALU|Add0~110 ))) # (!\top|MUXReg1|out[23]~10_combout  & (\top|ALU|Add0~145_combout  & !\top|ALU|Add0~110 )))

	.dataa(\top|MUXReg1|out[23]~10_combout ),
	.datab(\top|ALU|Add0~145_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~110 ),
	.combout(\top|ALU|Add0~111_combout ),
	.cout(\top|ALU|Add0~112 ));
// synopsys translate_off
defparam \top|ALU|Add0~111 .lut_mask = 16'h698E;
defparam \top|ALU|Add0~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N20
cycloneive_lcell_comb \top|ALU|ShiftRight0~112 (
// Equation(s):
// \top|ALU|ShiftRight0~112_combout  = (\top|MUXReg2|out[3]~12_combout  & (((!\top|MUXReg2|out[2]~6_combout  & \top|ALU|ShiftRight0~30_combout )))) # (!\top|MUXReg2|out[3]~12_combout  & (\top|ALU|ShiftRight0~96_combout ))

	.dataa(\top|ALU|ShiftRight0~96_combout ),
	.datab(\top|MUXReg2|out[3]~12_combout ),
	.datac(\top|MUXReg2|out[2]~6_combout ),
	.datad(\top|ALU|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~112_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~112 .lut_mask = 16'h2E22;
defparam \top|ALU|ShiftRight0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N22
cycloneive_lcell_comb \top|MUXRam|out[23]~18 (
// Equation(s):
// \top|MUXRam|out[23]~18_combout  = (\top|ALUControl|Mux0~0_combout  & (((\top|ALU|Mux21~1_combout  & \top|ALU|ShiftRight0~112_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (\top|ALU|Add0~111_combout ))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALU|Add0~111_combout ),
	.datac(\top|ALU|Mux21~1_combout ),
	.datad(\top|ALU|ShiftRight0~112_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[23]~18 .lut_mask = 16'hE444;
defparam \top|MUXRam|out[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y41_N22
cycloneive_lcell_comb \top|MUXRam|out[23]~19 (
// Equation(s):
// \top|MUXRam|out[23]~19_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|ALUControl|Mux0~0_combout  & (\top|MUXRam|out[23]~17_combout ))) # (!\top|ALUControl|Mux2~0_combout  & (((!\top|MUXRam|out[23]~17_combout  & \top|MUXRam|out[23]~18_combout ))))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|ALUControl|Mux0~0_combout ),
	.datac(\top|MUXRam|out[23]~17_combout ),
	.datad(\top|MUXRam|out[23]~18_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[23]~19_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[23]~19 .lut_mask = 16'h8580;
defparam \top|MUXRam|out[23]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y41_N16
cycloneive_lcell_comb \top|Registers|regis[4][23]~feeder (
// Equation(s):
// \top|Registers|regis[4][23]~feeder_combout  = \top|MUXRam|out[23]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[23]~19_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[4][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[4][23]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[4][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y41_N17
dffeas \top|Registers|regis[4][23] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[4][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][23] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N10
cycloneive_lcell_comb \top|MUXReg1|out[23]~9 (
// Equation(s):
// \top|MUXReg1|out[23]~9_combout  = (\ROM|ROM~34_combout  & (\top|Registers|regis[4][23]~q )) # (!\ROM|ROM~34_combout  & ((\top|Registers|regis[3][23]~q )))

	.dataa(\top|Registers|regis[4][23]~q ),
	.datab(gnd),
	.datac(\top|Registers|regis[3][23]~q ),
	.datad(\ROM|ROM~34_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[23]~9 .lut_mask = 16'hAAF0;
defparam \top|MUXReg1|out[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N2
cycloneive_lcell_comb \top|MUXReg1|out[23]~10 (
// Equation(s):
// \top|MUXReg1|out[23]~10_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\top|MUXReg1|out[23]~9_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[23]~42_combout )))) # (!\top|MUXReg1|out[17]~1_combout  & (\top|ImmGen|Mux20~0_combout  & 
// (\top|Add|Sol[23]~42_combout )))

	.dataa(\top|MUXReg1|out[17]~1_combout ),
	.datab(\top|ImmGen|Mux20~0_combout ),
	.datac(\top|Add|Sol[23]~42_combout ),
	.datad(\top|MUXReg1|out[23]~9_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[23]~10 .lut_mask = 16'hEAC0;
defparam \top|MUXReg1|out[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N2
cycloneive_lcell_comb \top|ALU|Add0~113 (
// Equation(s):
// \top|ALU|Add0~113_combout  = (\top|MUXReg1|out[24]~16_combout  & ((\top|ALU|Add0~144_combout  & (\top|ALU|Add0~112  & VCC)) # (!\top|ALU|Add0~144_combout  & (!\top|ALU|Add0~112 )))) # (!\top|MUXReg1|out[24]~16_combout  & ((\top|ALU|Add0~144_combout  & 
// (!\top|ALU|Add0~112 )) # (!\top|ALU|Add0~144_combout  & ((\top|ALU|Add0~112 ) # (GND)))))
// \top|ALU|Add0~114  = CARRY((\top|MUXReg1|out[24]~16_combout  & (!\top|ALU|Add0~144_combout  & !\top|ALU|Add0~112 )) # (!\top|MUXReg1|out[24]~16_combout  & ((!\top|ALU|Add0~112 ) # (!\top|ALU|Add0~144_combout ))))

	.dataa(\top|MUXReg1|out[24]~16_combout ),
	.datab(\top|ALU|Add0~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|Add0~112 ),
	.combout(\top|ALU|Add0~113_combout ),
	.cout(\top|ALU|Add0~114 ));
// synopsys translate_off
defparam \top|ALU|Add0~113 .lut_mask = 16'h9617;
defparam \top|ALU|Add0~113 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y38_N26
cycloneive_lcell_comb \top|MUXRam|out[25]~23 (
// Equation(s):
// \top|MUXRam|out[25]~23_combout  = (!\top|MUXReg2|out[3]~12_combout  & (\top|ALU|ShiftRight0~65_combout  & \top|ALU|Mux21~1_combout ))

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(\top|ALU|ShiftRight0~65_combout ),
	.datac(gnd),
	.datad(\top|ALU|Mux21~1_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[25]~23 .lut_mask = 16'h4400;
defparam \top|MUXRam|out[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N14
cycloneive_lcell_comb \top|MUXRam|out[25]~24 (
// Equation(s):
// \top|MUXRam|out[25]~24_combout  = (\top|ALUControl|Mux0~0_combout  & (((\top|MUXRam|out[25]~23_combout ) # (\top|ALUControl|Mux2~0_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (\top|ALU|Add0~115_combout  & ((!\top|ALUControl|Mux2~0_combout ))))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALU|Add0~115_combout ),
	.datac(\top|MUXRam|out[25]~23_combout ),
	.datad(\top|ALUControl|Mux2~0_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[25]~24 .lut_mask = 16'hAAE4;
defparam \top|MUXRam|out[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y40_N4
cycloneive_lcell_comb \top|MUXRam|out[25]~25 (
// Equation(s):
// \top|MUXRam|out[25]~25_combout  = (!\top|conrtol|Decoder0~0_combout  & (\top|MUXRam|out[25]~24_combout  & ((\top|MUXReg2|out[25]~73_combout ) # (!\top|ALUControl|Mux2~0_combout ))))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\top|MUXReg2|out[25]~73_combout ),
	.datac(\top|MUXRam|out[25]~24_combout ),
	.datad(\top|ALUControl|Mux2~0_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[25]~25 .lut_mask = 16'h4050;
defparam \top|MUXRam|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y36_N17
dffeas \top|Registers|regis[3][25] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[25]~25_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][25] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N2
cycloneive_lcell_comb \top|MUXReg1|out[25]~13 (
// Equation(s):
// \top|MUXReg1|out[25]~13_combout  = (\ROM|ROM~34_combout  & ((\top|Registers|regis[4][25]~q ))) # (!\ROM|ROM~34_combout  & (\top|Registers|regis[3][25]~q ))

	.dataa(gnd),
	.datab(\top|Registers|regis[3][25]~q ),
	.datac(\ROM|ROM~34_combout ),
	.datad(\top|Registers|regis[4][25]~q ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[25]~13_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[25]~13 .lut_mask = 16'hFC0C;
defparam \top|MUXReg1|out[25]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y36_N20
cycloneive_lcell_comb \top|MUXReg1|out[25]~14 (
// Equation(s):
// \top|MUXReg1|out[25]~14_combout  = (\top|MUXReg1|out[17]~1_combout  & ((\top|MUXReg1|out[25]~13_combout ) # ((\top|ImmGen|Mux20~0_combout  & \top|Add|Sol[25]~46_combout )))) # (!\top|MUXReg1|out[17]~1_combout  & (((\top|ImmGen|Mux20~0_combout  & 
// \top|Add|Sol[25]~46_combout ))))

	.dataa(\top|MUXReg1|out[17]~1_combout ),
	.datab(\top|MUXReg1|out[25]~13_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|Add|Sol[25]~46_combout ),
	.cin(gnd),
	.combout(\top|MUXReg1|out[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg1|out[25]~14 .lut_mask = 16'hF888;
defparam \top|MUXReg1|out[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N18
cycloneive_lcell_comb \top|ALU|ShiftRight0~77 (
// Equation(s):
// \top|ALU|ShiftRight0~77_combout  = (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[25]~14_combout )) # (!\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[24]~16_combout )))))

	.dataa(\top|MUXReg2|out[0]~7_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|MUXReg1|out[25]~14_combout ),
	.datad(\top|MUXReg1|out[24]~16_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~77 .lut_mask = 16'h3120;
defparam \top|ALU|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N22
cycloneive_lcell_comb \top|ALU|ShiftRight0~79 (
// Equation(s):
// \top|ALU|ShiftRight0~79_combout  = (\top|ALU|ShiftRight0~77_combout ) # (\top|ALU|ShiftRight0~78_combout )

	.dataa(gnd),
	.datab(\top|ALU|ShiftRight0~77_combout ),
	.datac(gnd),
	.datad(\top|ALU|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~79 .lut_mask = 16'hFFCC;
defparam \top|ALU|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N8
cycloneive_lcell_comb \top|ALU|ShiftRight0~98 (
// Equation(s):
// \top|ALU|ShiftRight0~98_combout  = (\top|MUXReg2|out[2]~6_combout  & (((\top|ALU|ShiftRight0~74_combout ) # (\top|ALU|ShiftRight0~97_combout )))) # (!\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~79_combout ))

	.dataa(\top|ALU|ShiftRight0~79_combout ),
	.datab(\top|ALU|ShiftRight0~74_combout ),
	.datac(\top|MUXReg2|out[2]~6_combout ),
	.datad(\top|ALU|ShiftRight0~97_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~98 .lut_mask = 16'hFACA;
defparam \top|ALU|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N0
cycloneive_lcell_comb \top|MUXRam|out[24]~26 (
// Equation(s):
// \top|MUXRam|out[24]~26_combout  = (\top|ALU|ShiftRight0~98_combout  & (!\top|MUXReg2|out[3]~12_combout  & \top|ALU|Mux21~1_combout ))

	.dataa(\top|ALU|ShiftRight0~98_combout ),
	.datab(\top|MUXReg2|out[3]~12_combout ),
	.datac(gnd),
	.datad(\top|ALU|Mux21~1_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[24]~26 .lut_mask = 16'h2200;
defparam \top|MUXRam|out[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N12
cycloneive_lcell_comb \top|MUXRam|out[24]~27 (
// Equation(s):
// \top|MUXRam|out[24]~27_combout  = (\top|ALUControl|Mux0~0_combout  & ((\top|MUXRam|out[24]~26_combout ) # ((\top|ALUControl|Mux2~0_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (((\top|ALU|Add0~113_combout  & !\top|ALUControl|Mux2~0_combout ))))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|MUXRam|out[24]~26_combout ),
	.datac(\top|ALU|Add0~113_combout ),
	.datad(\top|ALUControl|Mux2~0_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[24]~27 .lut_mask = 16'hAAD8;
defparam \top|MUXRam|out[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y40_N28
cycloneive_lcell_comb \top|MUXRam|out[24]~28 (
// Equation(s):
// \top|MUXRam|out[24]~28_combout  = (!\top|conrtol|Decoder0~0_combout  & (\top|MUXRam|out[24]~27_combout  & ((\top|MUXReg2|out[24]~45_combout ) # (!\top|ALUControl|Mux2~0_combout ))))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|MUXReg2|out[24]~45_combout ),
	.datad(\top|MUXRam|out[24]~27_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[24]~28 .lut_mask = 16'h5100;
defparam \top|MUXRam|out[24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y36_N29
dffeas \top|Registers|regis[3][24] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[24]~28_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[3][24] .is_wysiwyg = "true";
defparam \top|Registers|regis[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y40_N29
dffeas \top|Registers|regis[1][24] (
	.clk(\CLK~input_o ),
	.d(\top|MUXRam|out[24]~28_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][24] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N22
cycloneive_lcell_comb \top|MUXReg2|out[24]~43 (
// Equation(s):
// \top|MUXReg2|out[24]~43_combout  = (\ROM|ROM~22_combout  & ((\ROM|ROM~23_combout  & (\top|Registers|regis[3][24]~q )) # (!\ROM|ROM~23_combout  & ((\top|Registers|regis[1][24]~q ))))) # (!\ROM|ROM~22_combout  & (((\top|Registers|regis[1][24]~q ))))

	.dataa(\ROM|ROM~22_combout ),
	.datab(\top|Registers|regis[3][24]~q ),
	.datac(\top|Registers|regis[1][24]~q ),
	.datad(\ROM|ROM~23_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[24]~43_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[24]~43 .lut_mask = 16'hD8F0;
defparam \top|MUXReg2|out[24]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y41_N25
dffeas \top|Registers|regis[2][24] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[24]~28_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][24] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N24
cycloneive_lcell_comb \top|MUXReg2|out[24]~42 (
// Equation(s):
// \top|MUXReg2|out[24]~42_combout  = (\top|Registers|regis[4][24]~q  & ((\ROM|ROM~14_combout ) # ((\top|Registers|regis[2][24]~q  & \top|Registers|Mux63~0_combout )))) # (!\top|Registers|regis[4][24]~q  & (((\top|Registers|regis[2][24]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\top|Registers|regis[4][24]~q ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[2][24]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[24]~42_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[24]~42 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[24]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N12
cycloneive_lcell_comb \top|MUXReg2|out[24]~44 (
// Equation(s):
// \top|MUXReg2|out[24]~44_combout  = (\ROM|ROM~33_combout  & (\top|MUXReg2|out[24]~43_combout  & ((!\ROM|ROM~14_combout )))) # (!\ROM|ROM~33_combout  & (((\top|MUXReg2|out[24]~42_combout ))))

	.dataa(\top|MUXReg2|out[24]~43_combout ),
	.datab(\top|MUXReg2|out[24]~42_combout ),
	.datac(\ROM|ROM~14_combout ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[24]~44_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[24]~44 .lut_mask = 16'h0ACC;
defparam \top|MUXReg2|out[24]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N10
cycloneive_lcell_comb \top|MUXReg2|out[24]~45 (
// Equation(s):
// \top|MUXReg2|out[24]~45_combout  = (\top|MUXReg2|out[24]~44_combout  & ((\top|MUXReg2|out[11]~5_combout ) # ((!\top|conrtol|WideOr2~0_combout  & \top|ImmGen|Mux20~0_combout )))) # (!\top|MUXReg2|out[24]~44_combout  & (!\top|conrtol|WideOr2~0_combout  & 
// (\top|ImmGen|Mux20~0_combout )))

	.dataa(\top|MUXReg2|out[24]~44_combout ),
	.datab(\top|conrtol|WideOr2~0_combout ),
	.datac(\top|ImmGen|Mux20~0_combout ),
	.datad(\top|MUXReg2|out[11]~5_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[24]~45_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[24]~45 .lut_mask = 16'hBA30;
defparam \top|MUXReg2|out[24]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y41_N26
cycloneive_lcell_comb \top|ALU|ShiftLeft0~4 (
// Equation(s):
// \top|ALU|ShiftLeft0~4_combout  = (\top|MUXReg2|out[24]~45_combout ) # ((\top|MUXReg2|out[21]~57_combout ) # ((\top|MUXReg2|out[22]~53_combout ) # (\top|MUXReg2|out[23]~49_combout )))

	.dataa(\top|MUXReg2|out[24]~45_combout ),
	.datab(\top|MUXReg2|out[21]~57_combout ),
	.datac(\top|MUXReg2|out[22]~53_combout ),
	.datad(\top|MUXReg2|out[23]~49_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftLeft0~4 .lut_mask = 16'hFFFE;
defparam \top|ALU|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N0
cycloneive_lcell_comb \top|ALU|ShiftLeft0~8 (
// Equation(s):
// \top|ALU|ShiftLeft0~8_combout  = (\top|ALU|ShiftLeft0~4_combout ) # ((\top|ALU|ShiftLeft0~5_combout ) # ((\top|ALU|ShiftLeft0~7_combout ) # (\top|ALU|ShiftLeft0~3_combout )))

	.dataa(\top|ALU|ShiftLeft0~4_combout ),
	.datab(\top|ALU|ShiftLeft0~5_combout ),
	.datac(\top|ALU|ShiftLeft0~7_combout ),
	.datad(\top|ALU|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftLeft0~8 .lut_mask = 16'hFFFE;
defparam \top|ALU|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y39_N2
cycloneive_lcell_comb \top|ALU|ShiftRight0~105 (
// Equation(s):
// \top|ALU|ShiftRight0~105_combout  = (!\top|MUXReg2|out[1]~8_combout  & ((\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[2]~49_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[1]~67_combout ))))

	.dataa(\top|MUXReg1|out[1]~67_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(\top|MUXReg2|out[1]~8_combout ),
	.datad(\top|MUXReg1|out[2]~49_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~105 .lut_mask = 16'h0E02;
defparam \top|ALU|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N4
cycloneive_lcell_comb \top|ALU|ShiftRight0~106 (
// Equation(s):
// \top|ALU|ShiftRight0~106_combout  = (\top|ALU|ShiftRight0~105_combout ) # ((\top|MUXReg2|out[1]~8_combout  & \top|ALU|ShiftRight0~45_combout ))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|ALU|ShiftRight0~45_combout ),
	.datad(\top|ALU|ShiftRight0~105_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~106 .lut_mask = 16'hFFC0;
defparam \top|ALU|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N26
cycloneive_lcell_comb \top|ALU|ShiftRight0~107 (
// Equation(s):
// \top|ALU|ShiftRight0~107_combout  = (\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~91_combout ))) # (!\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~106_combout ))

	.dataa(\top|MUXReg2|out[2]~6_combout ),
	.datab(gnd),
	.datac(\top|ALU|ShiftRight0~106_combout ),
	.datad(\top|ALU|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~107 .lut_mask = 16'hFA50;
defparam \top|ALU|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N8
cycloneive_lcell_comb \top|ALU|ShiftRight0~108 (
// Equation(s):
// \top|ALU|ShiftRight0~108_combout  = (\top|MUXReg2|out[3]~12_combout  & (\top|MUXReg2|out[4]~89_combout )) # (!\top|MUXReg2|out[3]~12_combout  & ((\top|MUXReg2|out[4]~89_combout  & ((\top|ALU|ShiftRight0~55_combout ))) # (!\top|MUXReg2|out[4]~89_combout  & 
// (\top|ALU|ShiftRight0~107_combout ))))

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(\top|MUXReg2|out[4]~89_combout ),
	.datac(\top|ALU|ShiftRight0~107_combout ),
	.datad(\top|ALU|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~108 .lut_mask = 16'hDC98;
defparam \top|ALU|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N18
cycloneive_lcell_comb \top|ALU|ShiftRight0~109 (
// Equation(s):
// \top|ALU|ShiftRight0~109_combout  = (\top|MUXReg2|out[3]~12_combout  & ((\top|ALU|ShiftRight0~108_combout  & ((\top|ALU|ShiftRight0~65_combout ))) # (!\top|ALU|ShiftRight0~108_combout  & (\top|ALU|ShiftRight0~60_combout )))) # 
// (!\top|MUXReg2|out[3]~12_combout  & (((\top|ALU|ShiftRight0~108_combout ))))

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(\top|ALU|ShiftRight0~60_combout ),
	.datac(\top|ALU|ShiftRight0~108_combout ),
	.datad(\top|ALU|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~109_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~109 .lut_mask = 16'hF858;
defparam \top|ALU|ShiftRight0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N16
cycloneive_lcell_comb \top|ALU|Mux30~0 (
// Equation(s):
// \top|ALU|Mux30~0_combout  = (\top|ALUControl|Mux2~0_combout  & (\top|MUXReg2|out[1]~8_combout )) # (!\top|ALUControl|Mux2~0_combout  & (((!\top|ALU|ShiftLeft0~8_combout  & \top|ALU|ShiftRight0~109_combout ))))

	.dataa(\top|MUXReg2|out[1]~8_combout ),
	.datab(\top|ALU|ShiftLeft0~8_combout ),
	.datac(\top|ALUControl|Mux2~0_combout ),
	.datad(\top|ALU|ShiftRight0~109_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux30~0 .lut_mask = 16'hA3A0;
defparam \top|ALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y36_N22
cycloneive_lcell_comb \top|ALU|Mux30~1 (
// Equation(s):
// \top|ALU|Mux30~1_combout  = (\top|ALUControl|Mux0~0_combout  & (((\top|ALU|Mux30~0_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (\top|ALU|Add0~66_combout  & (!\top|ALUControl|Mux2~0_combout )))

	.dataa(\top|ALU|Add0~66_combout ),
	.datab(\top|ALUControl|Mux0~0_combout ),
	.datac(\top|ALUControl|Mux2~0_combout ),
	.datad(\top|ALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux30~1 .lut_mask = 16'hCE02;
defparam \top|ALU|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N10
cycloneive_lcell_comb \top|MUXRam|out[1]~10 (
// Equation(s):
// \top|MUXRam|out[1]~10_combout  = (\top|conrtol|Decoder0~0_combout  & (\DIN_SW[1]~input_o  & ((\mem_ctrl|Equal0~3_combout )))) # (!\top|conrtol|Decoder0~0_combout  & (((\top|ALU|Mux30~1_combout ))))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\DIN_SW[1]~input_o ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\mem_ctrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[1]~10 .lut_mask = 16'hD850;
defparam \top|MUXRam|out[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y37_N23
dffeas \top|Registers|regis[1][1] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[1]~10_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][1] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N22
cycloneive_lcell_comb \top|Registers|Mux62~1 (
// Equation(s):
// \top|Registers|Mux62~1_combout  = (!\ROM|ROM~29_combout  & (!\ROM|ROM~14_combout  & (\top|Registers|regis[1][1]~q  & \ROM|ROM~33_combout )))

	.dataa(\ROM|ROM~29_combout ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|Registers|regis[1][1]~q ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux62~1 .lut_mask = 16'h1000;
defparam \top|Registers|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N12
cycloneive_lcell_comb \top|Registers|regis[2][1]~feeder (
// Equation(s):
// \top|Registers|regis[2][1]~feeder_combout  = \top|MUXRam|out[1]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|MUXRam|out[1]~10_combout ),
	.cin(gnd),
	.combout(\top|Registers|regis[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[2][1]~feeder .lut_mask = 16'hFF00;
defparam \top|Registers|regis[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y37_N13
dffeas \top|Registers|regis[2][1] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][1] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y37_N26
cycloneive_lcell_comb \top|Registers|Mux62~2 (
// Equation(s):
// \top|Registers|Mux62~2_combout  = (\ROM|ROM~33_combout  & ((\top|Registers|regis[3][1]~q ))) # (!\ROM|ROM~33_combout  & (\top|Registers|regis[2][1]~q ))

	.dataa(gnd),
	.datab(\top|Registers|regis[2][1]~q ),
	.datac(\top|Registers|regis[3][1]~q ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux62~2 .lut_mask = 16'hF0CC;
defparam \top|Registers|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y39_N8
cycloneive_lcell_comb \top|Registers|Mux62~0 (
// Equation(s):
// \top|Registers|Mux62~0_combout  = (!\top|PC_a|aux [2] & (\ROM|ROM~17_combout  & (\top|Registers|regis[4][1]~q  & !\ROM|ROM~33_combout )))

	.dataa(\top|PC_a|aux [2]),
	.datab(\ROM|ROM~17_combout ),
	.datac(\top|Registers|regis[4][1]~q ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux62~0 .lut_mask = 16'h0040;
defparam \top|Registers|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N12
cycloneive_lcell_comb \top|Registers|Mux62~3 (
// Equation(s):
// \top|Registers|Mux62~3_combout  = (\top|Registers|Mux62~1_combout ) # ((\top|Registers|Mux62~0_combout ) # ((\top|Registers|Mux63~0_combout  & \top|Registers|Mux62~2_combout )))

	.dataa(\top|Registers|Mux62~1_combout ),
	.datab(\top|Registers|Mux63~0_combout ),
	.datac(\top|Registers|Mux62~2_combout ),
	.datad(\top|Registers|Mux62~0_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux62~3 .lut_mask = 16'hFFEA;
defparam \top|Registers|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N30
cycloneive_lcell_comb \top|MUXReg2|out[1]~8 (
// Equation(s):
// \top|MUXReg2|out[1]~8_combout  = (\top|conrtol|WideOr2~0_combout  & (!\top|Registers|Mux59~0_combout  & ((\top|Registers|Mux62~3_combout )))) # (!\top|conrtol|WideOr2~0_combout  & (((\top|ImmGen|Mux29~1_combout ))))

	.dataa(\top|Registers|Mux59~0_combout ),
	.datab(\top|ImmGen|Mux29~1_combout ),
	.datac(\top|conrtol|WideOr2~0_combout ),
	.datad(\top|Registers|Mux62~3_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[1]~8 .lut_mask = 16'h5C0C;
defparam \top|MUXReg2|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y39_N24
cycloneive_lcell_comb \top|ALU|ShiftRight0~30 (
// Equation(s):
// \top|ALU|ShiftRight0~30_combout  = (!\top|MUXReg2|out[1]~8_combout  & (!\top|MUXReg2|out[0]~7_combout  & \top|ALU|ShiftRight0~29_combout ))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|MUXReg2|out[0]~7_combout ),
	.datad(\top|ALU|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~30 .lut_mask = 16'h0300;
defparam \top|ALU|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N8
cycloneive_lcell_comb \top|ALU|Mux0~0 (
// Equation(s):
// \top|ALU|Mux0~0_combout  = (\top|ALU|ShiftRight0~30_combout  & (!\top|MUXReg2|out[2]~6_combout  & (!\top|MUXReg2|out[3]~12_combout  & \top|ALU|Mux21~1_combout )))

	.dataa(\top|ALU|ShiftRight0~30_combout ),
	.datab(\top|MUXReg2|out[2]~6_combout ),
	.datac(\top|MUXReg2|out[3]~12_combout ),
	.datad(\top|ALU|Mux21~1_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux0~0 .lut_mask = 16'h0200;
defparam \top|ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y40_N6
cycloneive_lcell_comb \top|ALU|Add0~137 (
// Equation(s):
// \top|ALU|Add0~137_combout  = \top|MUXReg2|out[31]~79_combout  $ (((\ROM|ROM~18_combout  & ((\ROM|ROM~20_combout ) # (!\ROM|ROM~31_combout )))))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~31_combout ),
	.datac(\ROM|ROM~18_combout ),
	.datad(\top|MUXReg2|out[31]~79_combout ),
	.cin(gnd),
	.combout(\top|ALU|Add0~137_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~137 .lut_mask = 16'h4FB0;
defparam \top|ALU|Add0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N16
cycloneive_lcell_comb \top|ALU|Add0~127 (
// Equation(s):
// \top|ALU|Add0~127_combout  = \top|MUXReg1|out[31]~2_combout  $ (\top|ALU|Add0~126  $ (!\top|ALU|Add0~137_combout ))

	.dataa(\top|MUXReg1|out[31]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\top|ALU|Add0~137_combout ),
	.cin(\top|ALU|Add0~126 ),
	.combout(\top|ALU|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Add0~127 .lut_mask = 16'h5AA5;
defparam \top|ALU|Add0~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y42_N10
cycloneive_lcell_comb \top|MUXRam|out[31]~3 (
// Equation(s):
// \top|MUXRam|out[31]~3_combout  = (\top|ALUControl|Mux0~0_combout  & ((\top|ALUControl|Mux2~0_combout ) # ((\top|ALU|Mux0~0_combout )))) # (!\top|ALUControl|Mux0~0_combout  & (!\top|ALUControl|Mux2~0_combout  & ((\top|ALU|Add0~127_combout ))))

	.dataa(\top|ALUControl|Mux0~0_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|ALU|Mux0~0_combout ),
	.datad(\top|ALU|Add0~127_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[31]~3 .lut_mask = 16'hB9A8;
defparam \top|MUXRam|out[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N30
cycloneive_lcell_comb \top|MUXRam|out[31]~4 (
// Equation(s):
// \top|MUXRam|out[31]~4_combout  = (!\top|conrtol|Decoder0~0_combout  & (\top|MUXRam|out[31]~3_combout  & ((\top|MUXReg2|out[31]~79_combout ) # (!\top|ALUControl|Mux2~0_combout ))))

	.dataa(\top|conrtol|Decoder0~0_combout ),
	.datab(\top|ALUControl|Mux2~0_combout ),
	.datac(\top|MUXReg2|out[31]~79_combout ),
	.datad(\top|MUXRam|out[31]~3_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[31]~4 .lut_mask = 16'h5100;
defparam \top|MUXRam|out[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y39_N15
dffeas \top|Registers|regis[4][31] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[31]~4_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][31] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y41_N27
dffeas \top|Registers|regis[2][31] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[31]~4_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[2][31] .is_wysiwyg = "true";
defparam \top|Registers|regis[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N26
cycloneive_lcell_comb \top|MUXReg2|out[31]~76 (
// Equation(s):
// \top|MUXReg2|out[31]~76_combout  = (\ROM|ROM~14_combout  & ((\top|Registers|regis[4][31]~q ) # ((\top|Registers|regis[2][31]~q  & \top|Registers|Mux63~0_combout )))) # (!\ROM|ROM~14_combout  & (((\top|Registers|regis[2][31]~q  & 
// \top|Registers|Mux63~0_combout ))))

	.dataa(\ROM|ROM~14_combout ),
	.datab(\top|Registers|regis[4][31]~q ),
	.datac(\top|Registers|regis[2][31]~q ),
	.datad(\top|Registers|Mux63~0_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[31]~76 .lut_mask = 16'hF888;
defparam \top|MUXReg2|out[31]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y42_N4
cycloneive_lcell_comb \top|Registers|regis[1][31]~feeder (
// Equation(s):
// \top|Registers|regis[1][31]~feeder_combout  = \top|MUXRam|out[31]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|MUXRam|out[31]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\top|Registers|regis[1][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|regis[1][31]~feeder .lut_mask = 16'hF0F0;
defparam \top|Registers|regis[1][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y42_N5
dffeas \top|Registers|regis[1][31] (
	.clk(\CLK~input_o ),
	.d(\top|Registers|regis[1][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\top|Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[1][31] .is_wysiwyg = "true";
defparam \top|Registers|regis[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y41_N8
cycloneive_lcell_comb \top|MUXReg2|out[31]~77 (
// Equation(s):
// \top|MUXReg2|out[31]~77_combout  = (\ROM|ROM~23_combout  & ((\ROM|ROM~22_combout  & ((\top|Registers|regis[3][31]~q ))) # (!\ROM|ROM~22_combout  & (\top|Registers|regis[1][31]~q )))) # (!\ROM|ROM~23_combout  & (\top|Registers|regis[1][31]~q ))

	.dataa(\ROM|ROM~23_combout ),
	.datab(\top|Registers|regis[1][31]~q ),
	.datac(\top|Registers|regis[3][31]~q ),
	.datad(\ROM|ROM~22_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[31]~77 .lut_mask = 16'hE4CC;
defparam \top|MUXReg2|out[31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N28
cycloneive_lcell_comb \top|MUXReg2|out[31]~78 (
// Equation(s):
// \top|MUXReg2|out[31]~78_combout  = (\ROM|ROM~33_combout  & (((!\ROM|ROM~14_combout  & \top|MUXReg2|out[31]~77_combout )))) # (!\ROM|ROM~33_combout  & (\top|MUXReg2|out[31]~76_combout ))

	.dataa(\top|MUXReg2|out[31]~76_combout ),
	.datab(\ROM|ROM~14_combout ),
	.datac(\top|MUXReg2|out[31]~77_combout ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[31]~78_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[31]~78 .lut_mask = 16'h30AA;
defparam \top|MUXReg2|out[31]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N26
cycloneive_lcell_comb \top|MUXReg2|out[31]~79 (
// Equation(s):
// \top|MUXReg2|out[31]~79_combout  = (\ROM|ROM~18_combout  & (((\top|MUXReg2|out[11]~5_combout  & \top|MUXReg2|out[31]~78_combout )) # (!\top|conrtol|WideOr2~0_combout ))) # (!\ROM|ROM~18_combout  & (((\top|MUXReg2|out[11]~5_combout  & 
// \top|MUXReg2|out[31]~78_combout ))))

	.dataa(\ROM|ROM~18_combout ),
	.datab(\top|conrtol|WideOr2~0_combout ),
	.datac(\top|MUXReg2|out[11]~5_combout ),
	.datad(\top|MUXReg2|out[31]~78_combout ),
	.cin(gnd),
	.combout(\top|MUXReg2|out[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXReg2|out[31]~79 .lut_mask = 16'hF222;
defparam \top|MUXReg2|out[31]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N0
cycloneive_lcell_comb \top|ALU|LessThan0~1 (
// Equation(s):
// \top|ALU|LessThan0~1_cout  = CARRY((!\top|MUXReg1|out[0]~69_combout  & \top|MUXReg2|out[0]~7_combout ))

	.dataa(\top|MUXReg1|out[0]~69_combout ),
	.datab(\top|MUXReg2|out[0]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\top|ALU|LessThan0~1_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~1 .lut_mask = 16'h0044;
defparam \top|ALU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N2
cycloneive_lcell_comb \top|ALU|LessThan0~3 (
// Equation(s):
// \top|ALU|LessThan0~3_cout  = CARRY((\top|MUXReg1|out[1]~67_combout  & ((!\top|ALU|LessThan0~1_cout ) # (!\top|MUXReg2|out[1]~8_combout ))) # (!\top|MUXReg1|out[1]~67_combout  & (!\top|MUXReg2|out[1]~8_combout  & !\top|ALU|LessThan0~1_cout )))

	.dataa(\top|MUXReg1|out[1]~67_combout ),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~1_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~3_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~3 .lut_mask = 16'h002B;
defparam \top|ALU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N4
cycloneive_lcell_comb \top|ALU|LessThan0~5 (
// Equation(s):
// \top|ALU|LessThan0~5_cout  = CARRY((\top|MUXReg1|out[2]~49_combout  & (\top|MUXReg2|out[2]~6_combout  & !\top|ALU|LessThan0~3_cout )) # (!\top|MUXReg1|out[2]~49_combout  & ((\top|MUXReg2|out[2]~6_combout ) # (!\top|ALU|LessThan0~3_cout ))))

	.dataa(\top|MUXReg1|out[2]~49_combout ),
	.datab(\top|MUXReg2|out[2]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~3_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~5_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~5 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N6
cycloneive_lcell_comb \top|ALU|LessThan0~7 (
// Equation(s):
// \top|ALU|LessThan0~7_cout  = CARRY((\top|MUXReg2|out[3]~12_combout  & (\top|MUXReg1|out[3]~47_combout  & !\top|ALU|LessThan0~5_cout )) # (!\top|MUXReg2|out[3]~12_combout  & ((\top|MUXReg1|out[3]~47_combout ) # (!\top|ALU|LessThan0~5_cout ))))

	.dataa(\top|MUXReg2|out[3]~12_combout ),
	.datab(\top|MUXReg1|out[3]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~5_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~7_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~7 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N8
cycloneive_lcell_comb \top|ALU|LessThan0~9 (
// Equation(s):
// \top|ALU|LessThan0~9_cout  = CARRY((\top|MUXReg2|out[4]~89_combout  & ((!\top|ALU|LessThan0~7_cout ) # (!\top|MUXReg1|out[4]~35_combout ))) # (!\top|MUXReg2|out[4]~89_combout  & (!\top|MUXReg1|out[4]~35_combout  & !\top|ALU|LessThan0~7_cout )))

	.dataa(\top|MUXReg2|out[4]~89_combout ),
	.datab(\top|MUXReg1|out[4]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~7_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~9_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~9 .lut_mask = 16'h002B;
defparam \top|ALU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N10
cycloneive_lcell_comb \top|ALU|LessThan0~11 (
// Equation(s):
// \top|ALU|LessThan0~11_cout  = CARRY((\top|MUXReg2|out[5]~88_combout  & (\top|MUXReg1|out[5]~32_combout  & !\top|ALU|LessThan0~9_cout )) # (!\top|MUXReg2|out[5]~88_combout  & ((\top|MUXReg1|out[5]~32_combout ) # (!\top|ALU|LessThan0~9_cout ))))

	.dataa(\top|MUXReg2|out[5]~88_combout ),
	.datab(\top|MUXReg1|out[5]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~9_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~11_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~11 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N12
cycloneive_lcell_comb \top|ALU|LessThan0~13 (
// Equation(s):
// \top|ALU|LessThan0~13_cout  = CARRY((\top|MUXReg1|out[6]~40_combout  & (\top|MUXReg2|out[6]~75_combout  & !\top|ALU|LessThan0~11_cout )) # (!\top|MUXReg1|out[6]~40_combout  & ((\top|MUXReg2|out[6]~75_combout ) # (!\top|ALU|LessThan0~11_cout ))))

	.dataa(\top|MUXReg1|out[6]~40_combout ),
	.datab(\top|MUXReg2|out[6]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~11_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~13_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~13 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N14
cycloneive_lcell_comb \top|ALU|LessThan0~15 (
// Equation(s):
// \top|ALU|LessThan0~15_cout  = CARRY((\top|MUXReg1|out[7]~45_combout  & ((!\top|ALU|LessThan0~13_cout ) # (!\top|MUXReg2|out[7]~74_combout ))) # (!\top|MUXReg1|out[7]~45_combout  & (!\top|MUXReg2|out[7]~74_combout  & !\top|ALU|LessThan0~13_cout )))

	.dataa(\top|MUXReg1|out[7]~45_combout ),
	.datab(\top|MUXReg2|out[7]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~13_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~15_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~15 .lut_mask = 16'h002B;
defparam \top|ALU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N16
cycloneive_lcell_comb \top|ALU|LessThan0~17 (
// Equation(s):
// \top|ALU|LessThan0~17_cout  = CARRY((\top|MUXReg1|out[8]~37_combout  & (\top|ALU|Mux23~0_combout  & !\top|ALU|LessThan0~15_cout )) # (!\top|MUXReg1|out[8]~37_combout  & ((\top|ALU|Mux23~0_combout ) # (!\top|ALU|LessThan0~15_cout ))))

	.dataa(\top|MUXReg1|out[8]~37_combout ),
	.datab(\top|ALU|Mux23~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~15_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~17_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~17 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N18
cycloneive_lcell_comb \top|ALU|LessThan0~19 (
// Equation(s):
// \top|ALU|LessThan0~19_cout  = CARRY((\top|ALU|Mux22~0_combout  & (\top|MUXReg1|out[9]~42_combout  & !\top|ALU|LessThan0~17_cout )) # (!\top|ALU|Mux22~0_combout  & ((\top|MUXReg1|out[9]~42_combout ) # (!\top|ALU|LessThan0~17_cout ))))

	.dataa(\top|ALU|Mux22~0_combout ),
	.datab(\top|MUXReg1|out[9]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~17_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~19_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~19 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N20
cycloneive_lcell_comb \top|ALU|LessThan0~21 (
// Equation(s):
// \top|ALU|LessThan0~21_cout  = CARRY((\top|MUXReg1|out[10]~65_combout  & (\top|MUXReg2|out[10]~34_combout  & !\top|ALU|LessThan0~19_cout )) # (!\top|MUXReg1|out[10]~65_combout  & ((\top|MUXReg2|out[10]~34_combout ) # (!\top|ALU|LessThan0~19_cout ))))

	.dataa(\top|MUXReg1|out[10]~65_combout ),
	.datab(\top|MUXReg2|out[10]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~19_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~21_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~21 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N22
cycloneive_lcell_comb \top|ALU|LessThan0~23 (
// Equation(s):
// \top|ALU|LessThan0~23_cout  = CARRY((\top|MUXReg1|out[11]~59_combout  & ((!\top|ALU|LessThan0~21_cout ) # (!\top|MUXReg2|out[11]~33_combout ))) # (!\top|MUXReg1|out[11]~59_combout  & (!\top|MUXReg2|out[11]~33_combout  & !\top|ALU|LessThan0~21_cout )))

	.dataa(\top|MUXReg1|out[11]~59_combout ),
	.datab(\top|MUXReg2|out[11]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~21_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~23_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~23 .lut_mask = 16'h002B;
defparam \top|ALU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N24
cycloneive_lcell_comb \top|ALU|LessThan0~25 (
// Equation(s):
// \top|ALU|LessThan0~25_cout  = CARRY((\top|MUXReg2|out[12]~41_combout  & ((!\top|ALU|LessThan0~23_cout ) # (!\top|MUXReg1|out[12]~63_combout ))) # (!\top|MUXReg2|out[12]~41_combout  & (!\top|MUXReg1|out[12]~63_combout  & !\top|ALU|LessThan0~23_cout )))

	.dataa(\top|MUXReg2|out[12]~41_combout ),
	.datab(\top|MUXReg1|out[12]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~23_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~25_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~25 .lut_mask = 16'h002B;
defparam \top|ALU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N26
cycloneive_lcell_comb \top|ALU|LessThan0~27 (
// Equation(s):
// \top|ALU|LessThan0~27_cout  = CARRY((\top|MUXReg2|out[13]~32_combout  & (\top|MUXReg1|out[13]~71_combout  & !\top|ALU|LessThan0~25_cout )) # (!\top|MUXReg2|out[13]~32_combout  & ((\top|MUXReg1|out[13]~71_combout ) # (!\top|ALU|LessThan0~25_cout ))))

	.dataa(\top|MUXReg2|out[13]~32_combout ),
	.datab(\top|MUXReg1|out[13]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~25_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~27_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~27 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N28
cycloneive_lcell_comb \top|ALU|LessThan0~29 (
// Equation(s):
// \top|ALU|LessThan0~29_cout  = CARRY((\top|MUXReg2|out[14]~31_combout  & ((!\top|ALU|LessThan0~27_cout ) # (!\top|MUXReg1|out[14]~70_combout ))) # (!\top|MUXReg2|out[14]~31_combout  & (!\top|MUXReg1|out[14]~70_combout  & !\top|ALU|LessThan0~27_cout )))

	.dataa(\top|MUXReg2|out[14]~31_combout ),
	.datab(\top|MUXReg1|out[14]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~27_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~29_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~29 .lut_mask = 16'h002B;
defparam \top|ALU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N30
cycloneive_lcell_comb \top|ALU|LessThan0~31 (
// Equation(s):
// \top|ALU|LessThan0~31_cout  = CARRY((\top|MUXReg1|out[15]~53_combout  & ((!\top|ALU|LessThan0~29_cout ) # (!\top|MUXReg2|out[15]~36_combout ))) # (!\top|MUXReg1|out[15]~53_combout  & (!\top|MUXReg2|out[15]~36_combout  & !\top|ALU|LessThan0~29_cout )))

	.dataa(\top|MUXReg1|out[15]~53_combout ),
	.datab(\top|MUXReg2|out[15]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~29_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~31_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~31 .lut_mask = 16'h002B;
defparam \top|ALU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N0
cycloneive_lcell_comb \top|ALU|LessThan0~33 (
// Equation(s):
// \top|ALU|LessThan0~33_cout  = CARRY((\top|MUXReg2|out[16]~18_combout  & ((!\top|ALU|LessThan0~31_cout ) # (!\top|MUXReg1|out[16]~55_combout ))) # (!\top|MUXReg2|out[16]~18_combout  & (!\top|MUXReg1|out[16]~55_combout  & !\top|ALU|LessThan0~31_cout )))

	.dataa(\top|MUXReg2|out[16]~18_combout ),
	.datab(\top|MUXReg1|out[16]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~31_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~33_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~33 .lut_mask = 16'h002B;
defparam \top|ALU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N2
cycloneive_lcell_comb \top|ALU|LessThan0~35 (
// Equation(s):
// \top|ALU|LessThan0~35_cout  = CARRY((\top|MUXReg2|out[17]~40_combout  & (\top|MUXReg1|out[17]~51_combout  & !\top|ALU|LessThan0~33_cout )) # (!\top|MUXReg2|out[17]~40_combout  & ((\top|MUXReg1|out[17]~51_combout ) # (!\top|ALU|LessThan0~33_cout ))))

	.dataa(\top|MUXReg2|out[17]~40_combout ),
	.datab(\top|MUXReg1|out[17]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~33_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~35_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~35 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N4
cycloneive_lcell_comb \top|ALU|LessThan0~37 (
// Equation(s):
// \top|ALU|LessThan0~37_cout  = CARRY((\top|MUXReg1|out[18]~24_combout  & (\top|MUXReg2|out[18]~30_combout  & !\top|ALU|LessThan0~35_cout )) # (!\top|MUXReg1|out[18]~24_combout  & ((\top|MUXReg2|out[18]~30_combout ) # (!\top|ALU|LessThan0~35_cout ))))

	.dataa(\top|MUXReg1|out[18]~24_combout ),
	.datab(\top|MUXReg2|out[18]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~35_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~37_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~37 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N6
cycloneive_lcell_comb \top|ALU|LessThan0~39 (
// Equation(s):
// \top|ALU|LessThan0~39_cout  = CARRY((\top|MUXReg1|out[19]~20_combout  & ((!\top|ALU|LessThan0~37_cout ) # (!\top|MUXReg2|out[19]~26_combout ))) # (!\top|MUXReg1|out[19]~20_combout  & (!\top|MUXReg2|out[19]~26_combout  & !\top|ALU|LessThan0~37_cout )))

	.dataa(\top|MUXReg1|out[19]~20_combout ),
	.datab(\top|MUXReg2|out[19]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~37_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~39_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~39 .lut_mask = 16'h002B;
defparam \top|ALU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N8
cycloneive_lcell_comb \top|ALU|LessThan0~41 (
// Equation(s):
// \top|ALU|LessThan0~41_cout  = CARRY((\top|MUXReg1|out[20]~22_combout  & (\top|MUXReg2|out[20]~22_combout  & !\top|ALU|LessThan0~39_cout )) # (!\top|MUXReg1|out[20]~22_combout  & ((\top|MUXReg2|out[20]~22_combout ) # (!\top|ALU|LessThan0~39_cout ))))

	.dataa(\top|MUXReg1|out[20]~22_combout ),
	.datab(\top|MUXReg2|out[20]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~39_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~41_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~41 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N10
cycloneive_lcell_comb \top|ALU|LessThan0~43 (
// Equation(s):
// \top|ALU|LessThan0~43_cout  = CARRY((\top|MUXReg2|out[21]~57_combout  & (\top|MUXReg1|out[21]~18_combout  & !\top|ALU|LessThan0~41_cout )) # (!\top|MUXReg2|out[21]~57_combout  & ((\top|MUXReg1|out[21]~18_combout ) # (!\top|ALU|LessThan0~41_cout ))))

	.dataa(\top|MUXReg2|out[21]~57_combout ),
	.datab(\top|MUXReg1|out[21]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~41_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~43_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~43 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N12
cycloneive_lcell_comb \top|ALU|LessThan0~45 (
// Equation(s):
// \top|ALU|LessThan0~45_cout  = CARRY((\top|MUXReg1|out[22]~12_combout  & (\top|MUXReg2|out[22]~53_combout  & !\top|ALU|LessThan0~43_cout )) # (!\top|MUXReg1|out[22]~12_combout  & ((\top|MUXReg2|out[22]~53_combout ) # (!\top|ALU|LessThan0~43_cout ))))

	.dataa(\top|MUXReg1|out[22]~12_combout ),
	.datab(\top|MUXReg2|out[22]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~43_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~45_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~45 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N14
cycloneive_lcell_comb \top|ALU|LessThan0~47 (
// Equation(s):
// \top|ALU|LessThan0~47_cout  = CARRY((\top|MUXReg2|out[23]~49_combout  & (\top|MUXReg1|out[23]~10_combout  & !\top|ALU|LessThan0~45_cout )) # (!\top|MUXReg2|out[23]~49_combout  & ((\top|MUXReg1|out[23]~10_combout ) # (!\top|ALU|LessThan0~45_cout ))))

	.dataa(\top|MUXReg2|out[23]~49_combout ),
	.datab(\top|MUXReg1|out[23]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~45_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~47_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~47 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N16
cycloneive_lcell_comb \top|ALU|LessThan0~49 (
// Equation(s):
// \top|ALU|LessThan0~49_cout  = CARRY((\top|MUXReg1|out[24]~16_combout  & (\top|MUXReg2|out[24]~45_combout  & !\top|ALU|LessThan0~47_cout )) # (!\top|MUXReg1|out[24]~16_combout  & ((\top|MUXReg2|out[24]~45_combout ) # (!\top|ALU|LessThan0~47_cout ))))

	.dataa(\top|MUXReg1|out[24]~16_combout ),
	.datab(\top|MUXReg2|out[24]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~47_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~49_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~49 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N18
cycloneive_lcell_comb \top|ALU|LessThan0~51 (
// Equation(s):
// \top|ALU|LessThan0~51_cout  = CARRY((\top|MUXReg2|out[25]~73_combout  & (\top|MUXReg1|out[25]~14_combout  & !\top|ALU|LessThan0~49_cout )) # (!\top|MUXReg2|out[25]~73_combout  & ((\top|MUXReg1|out[25]~14_combout ) # (!\top|ALU|LessThan0~49_cout ))))

	.dataa(\top|MUXReg2|out[25]~73_combout ),
	.datab(\top|MUXReg1|out[25]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~49_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~51_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~51 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N20
cycloneive_lcell_comb \top|ALU|LessThan0~53 (
// Equation(s):
// \top|ALU|LessThan0~53_cout  = CARRY((\top|MUXReg1|out[26]~28_combout  & (\top|MUXReg2|out[26]~69_combout  & !\top|ALU|LessThan0~51_cout )) # (!\top|MUXReg1|out[26]~28_combout  & ((\top|MUXReg2|out[26]~69_combout ) # (!\top|ALU|LessThan0~51_cout ))))

	.dataa(\top|MUXReg1|out[26]~28_combout ),
	.datab(\top|MUXReg2|out[26]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~51_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~53_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~53 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N22
cycloneive_lcell_comb \top|ALU|LessThan0~55 (
// Equation(s):
// \top|ALU|LessThan0~55_cout  = CARRY((\top|MUXReg1|out[27]~26_combout  & ((!\top|ALU|LessThan0~53_cout ) # (!\top|MUXReg2|out[27]~65_combout ))) # (!\top|MUXReg1|out[27]~26_combout  & (!\top|MUXReg2|out[27]~65_combout  & !\top|ALU|LessThan0~53_cout )))

	.dataa(\top|MUXReg1|out[27]~26_combout ),
	.datab(\top|MUXReg2|out[27]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~53_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~55_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~55 .lut_mask = 16'h002B;
defparam \top|ALU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N24
cycloneive_lcell_comb \top|ALU|LessThan0~57 (
// Equation(s):
// \top|ALU|LessThan0~57_cout  = CARRY((\top|MUXReg1|out[28]~8_combout  & (\top|MUXReg2|out[28]~61_combout  & !\top|ALU|LessThan0~55_cout )) # (!\top|MUXReg1|out[28]~8_combout  & ((\top|MUXReg2|out[28]~61_combout ) # (!\top|ALU|LessThan0~55_cout ))))

	.dataa(\top|MUXReg1|out[28]~8_combout ),
	.datab(\top|MUXReg2|out[28]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~55_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~57_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~57 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N26
cycloneive_lcell_comb \top|ALU|LessThan0~59 (
// Equation(s):
// \top|ALU|LessThan0~59_cout  = CARRY((\top|MUXReg2|out[29]~87_combout  & (\top|MUXReg1|out[29]~6_combout  & !\top|ALU|LessThan0~57_cout )) # (!\top|MUXReg2|out[29]~87_combout  & ((\top|MUXReg1|out[29]~6_combout ) # (!\top|ALU|LessThan0~57_cout ))))

	.dataa(\top|MUXReg2|out[29]~87_combout ),
	.datab(\top|MUXReg1|out[29]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~57_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~59_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~59 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N28
cycloneive_lcell_comb \top|ALU|LessThan0~61 (
// Equation(s):
// \top|ALU|LessThan0~61_cout  = CARRY((\top|MUXReg1|out[30]~4_combout  & (\top|MUXReg2|out[30]~83_combout  & !\top|ALU|LessThan0~59_cout )) # (!\top|MUXReg1|out[30]~4_combout  & ((\top|MUXReg2|out[30]~83_combout ) # (!\top|ALU|LessThan0~59_cout ))))

	.dataa(\top|MUXReg1|out[30]~4_combout ),
	.datab(\top|MUXReg2|out[30]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\top|ALU|LessThan0~59_cout ),
	.combout(),
	.cout(\top|ALU|LessThan0~61_cout ));
// synopsys translate_off
defparam \top|ALU|LessThan0~61 .lut_mask = 16'h004D;
defparam \top|ALU|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y39_N30
cycloneive_lcell_comb \top|ALU|LessThan0~62 (
// Equation(s):
// \top|ALU|LessThan0~62_combout  = (\top|MUXReg2|out[31]~79_combout  & ((\top|ALU|LessThan0~61_cout ) # (!\top|MUXReg1|out[31]~2_combout ))) # (!\top|MUXReg2|out[31]~79_combout  & (\top|ALU|LessThan0~61_cout  & !\top|MUXReg1|out[31]~2_combout ))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[31]~79_combout ),
	.datac(gnd),
	.datad(\top|MUXReg1|out[31]~2_combout ),
	.cin(\top|ALU|LessThan0~61_cout ),
	.combout(\top|ALU|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|LessThan0~62 .lut_mask = 16'hC0FC;
defparam \top|ALU|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N26
cycloneive_lcell_comb \top|ALU|ShiftRight0~99 (
// Equation(s):
// \top|ALU|ShiftRight0~99_combout  = (\top|MUXReg2|out[0]~7_combout  & ((\top|MUXReg1|out[1]~67_combout ))) # (!\top|MUXReg2|out[0]~7_combout  & (\top|MUXReg1|out[0]~69_combout ))

	.dataa(\top|MUXReg1|out[0]~69_combout ),
	.datab(gnd),
	.datac(\top|MUXReg1|out[1]~67_combout ),
	.datad(\top|MUXReg2|out[0]~7_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~99 .lut_mask = 16'hF0AA;
defparam \top|ALU|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N24
cycloneive_lcell_comb \top|ALU|ShiftRight0~100 (
// Equation(s):
// \top|ALU|ShiftRight0~100_combout  = (\top|MUXReg2|out[1]~8_combout  & ((\top|ALU|ShiftRight0~21_combout ))) # (!\top|MUXReg2|out[1]~8_combout  & (\top|ALU|ShiftRight0~99_combout ))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[1]~8_combout ),
	.datac(\top|ALU|ShiftRight0~99_combout ),
	.datad(\top|ALU|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~100 .lut_mask = 16'hFC30;
defparam \top|ALU|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N22
cycloneive_lcell_comb \top|ALU|ShiftRight0~101 (
// Equation(s):
// \top|ALU|ShiftRight0~101_combout  = (\top|MUXReg2|out[2]~6_combout  & (\top|ALU|ShiftRight0~83_combout )) # (!\top|MUXReg2|out[2]~6_combout  & ((\top|ALU|ShiftRight0~100_combout )))

	.dataa(gnd),
	.datab(\top|MUXReg2|out[2]~6_combout ),
	.datac(\top|ALU|ShiftRight0~83_combout ),
	.datad(\top|ALU|ShiftRight0~100_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~101 .lut_mask = 16'hF3C0;
defparam \top|ALU|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N12
cycloneive_lcell_comb \top|ALU|ShiftRight0~102 (
// Equation(s):
// \top|ALU|ShiftRight0~102_combout  = (\top|MUXReg2|out[4]~89_combout  & (\top|MUXReg2|out[3]~12_combout )) # (!\top|MUXReg2|out[4]~89_combout  & ((\top|MUXReg2|out[3]~12_combout  & ((\top|ALU|ShiftRight0~73_combout ))) # (!\top|MUXReg2|out[3]~12_combout  & 
// (\top|ALU|ShiftRight0~101_combout ))))

	.dataa(\top|MUXReg2|out[4]~89_combout ),
	.datab(\top|MUXReg2|out[3]~12_combout ),
	.datac(\top|ALU|ShiftRight0~101_combout ),
	.datad(\top|ALU|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~102 .lut_mask = 16'hDC98;
defparam \top|ALU|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N6
cycloneive_lcell_comb \top|ALU|ShiftRight0~103 (
// Equation(s):
// \top|ALU|ShiftRight0~103_combout  = (!\top|ALU|ShiftLeft0~8_combout  & ((\top|ALU|ShiftRight0~102_combout ) # ((\top|MUXReg2|out[4]~89_combout  & \top|ALU|ShiftRight0~70_combout ))))

	.dataa(\top|MUXReg2|out[4]~89_combout ),
	.datab(\top|ALU|ShiftLeft0~8_combout ),
	.datac(\top|ALU|ShiftRight0~70_combout ),
	.datad(\top|ALU|ShiftRight0~102_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~103 .lut_mask = 16'h3320;
defparam \top|ALU|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N20
cycloneive_lcell_comb \top|ALU|ShiftRight0~104 (
// Equation(s):
// \top|ALU|ShiftRight0~104_combout  = (\top|ALU|ShiftRight0~103_combout  & (((\top|ALU|ShiftRight0~98_combout ) # (!\top|MUXReg2|out[3]~12_combout )) # (!\top|MUXReg2|out[4]~89_combout )))

	.dataa(\top|MUXReg2|out[4]~89_combout ),
	.datab(\top|MUXReg2|out[3]~12_combout ),
	.datac(\top|ALU|ShiftRight0~98_combout ),
	.datad(\top|ALU|ShiftRight0~103_combout ),
	.cin(gnd),
	.combout(\top|ALU|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|ShiftRight0~104 .lut_mask = 16'hF700;
defparam \top|ALU|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N18
cycloneive_lcell_comb \top|ALU|Mux31~0 (
// Equation(s):
// \top|ALU|Mux31~0_combout  = (\top|ALUControl|Mux2~0_combout  & (((\top|ALUControl|Mux0~0_combout )))) # (!\top|ALUControl|Mux2~0_combout  & ((\top|ALUControl|Mux0~0_combout  & ((\top|ALU|ShiftRight0~104_combout ))) # (!\top|ALUControl|Mux0~0_combout  & 
// (\top|ALU|Add0~64_combout ))))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|ALU|Add0~64_combout ),
	.datac(\top|ALUControl|Mux0~0_combout ),
	.datad(\top|ALU|ShiftRight0~104_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux31~0 .lut_mask = 16'hF4A4;
defparam \top|ALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N30
cycloneive_lcell_comb \top|ALU|Mux31~1 (
// Equation(s):
// \top|ALU|Mux31~1_combout  = (\top|ALUControl|Mux2~0_combout  & ((\top|ALU|Mux31~0_combout  & (\top|ALU|Add0~84_combout )) # (!\top|ALU|Mux31~0_combout  & ((\top|ALU|LessThan0~62_combout ))))) # (!\top|ALUControl|Mux2~0_combout  & 
// (((\top|ALU|Mux31~0_combout ))))

	.dataa(\top|ALUControl|Mux2~0_combout ),
	.datab(\top|ALU|Add0~84_combout ),
	.datac(\top|ALU|LessThan0~62_combout ),
	.datad(\top|ALU|Mux31~0_combout ),
	.cin(gnd),
	.combout(\top|ALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|ALU|Mux31~1 .lut_mask = 16'hDDA0;
defparam \top|ALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \DIN_SW[0]~input (
	.i(DIN_SW[0]),
	.ibar(gnd),
	.o(\DIN_SW[0]~input_o ));
// synopsys translate_off
defparam \DIN_SW[0]~input .bus_hold = "false";
defparam \DIN_SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N12
cycloneive_lcell_comb \RAM|RAM~1745 (
// Equation(s):
// \RAM|RAM~1745_combout  = (\top|MUXRam|out[2]~0_combout  & (\top|ALU|Mux31~1_combout  & (\top|ALU|Mux30~1_combout  & !\top|MUXRam|out[3]~1_combout )))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1745_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1745 .lut_mask = 16'h0080;
defparam \RAM|RAM~1745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y38_N26
cycloneive_lcell_comb \top|conrtol|Decoder0~1 (
// Equation(s):
// \top|conrtol|Decoder0~1_combout  = (!\ROM|ROM~20_combout  & (!\ROM|ROM~18_combout  & \ROM|ROM~31_combout ))

	.dataa(\ROM|ROM~20_combout ),
	.datab(\ROM|ROM~18_combout ),
	.datac(gnd),
	.datad(\ROM|ROM~31_combout ),
	.cin(gnd),
	.combout(\top|conrtol|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|conrtol|Decoder0~1 .lut_mask = 16'h1100;
defparam \top|conrtol|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N2
cycloneive_lcell_comb \rtl~1126 (
// Equation(s):
// \rtl~1126_combout  = (\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & \mem_ctrl|Equal0~0_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\mem_ctrl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\rtl~1126_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1126 .lut_mask = 16'h0800;
defparam \rtl~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N16
cycloneive_lcell_comb \RAM|RAM~1989 (
// Equation(s):
// \RAM|RAM~1989_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1126_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1126_combout  & ((\RAM|RAM~759_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~759_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1745_combout ),
	.datac(\RAM|RAM~759_q ),
	.datad(\rtl~1126_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1989_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1989 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N17
dffeas \RAM|RAM~759 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1989_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~759 .is_wysiwyg = "true";
defparam \RAM|RAM~759 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N6
cycloneive_lcell_comb \RAM|RAM~1785 (
// Equation(s):
// \RAM|RAM~1785_combout  = (\top|ALU|Mux31~1_combout  & (\top|MUXRam|out[2]~0_combout  & (\top|ALU|Mux30~1_combout  & \top|MUXRam|out[3]~1_combout )))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1785_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1785 .lut_mask = 16'h8000;
defparam \RAM|RAM~1785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N8
cycloneive_lcell_comb \RAM|RAM~1992 (
// Equation(s):
// \RAM|RAM~1992_combout  = (\rtl~1126_combout  & ((\RAM|RAM~1785_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1785_combout  & ((\RAM|RAM~767_q ))))) # (!\rtl~1126_combout  & (((\RAM|RAM~767_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1126_combout ),
	.datac(\RAM|RAM~767_q ),
	.datad(\RAM|RAM~1785_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1992_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1992 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y34_N9
dffeas \RAM|RAM~767 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1992_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~767 .is_wysiwyg = "true";
defparam \RAM|RAM~767 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N12
cycloneive_lcell_comb \RAM|RAM~1756 (
// Equation(s):
// \RAM|RAM~1756_combout  = (\top|ALU|Mux31~1_combout  & (!\top|MUXRam|out[2]~0_combout  & (\top|ALU|Mux30~1_combout  & !\top|MUXRam|out[3]~1_combout )))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1756_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1756 .lut_mask = 16'h0020;
defparam \RAM|RAM~1756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N12
cycloneive_lcell_comb \RAM|RAM~1991 (
// Equation(s):
// \RAM|RAM~1991_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1126_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1126_combout  & ((\RAM|RAM~755_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~755_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1756_combout ),
	.datac(\RAM|RAM~755_q ),
	.datad(\rtl~1126_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1991_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1991 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y34_N13
dffeas \RAM|RAM~755 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1991_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~755 .is_wysiwyg = "true";
defparam \RAM|RAM~755 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N8
cycloneive_lcell_comb \RAM|RAM~1713 (
// Equation(s):
// \RAM|RAM~1713_combout  = (\top|ALU|Mux30~1_combout  & (\top|ALU|Mux31~1_combout  & (\top|MUXRam|out[3]~1_combout  & !\top|MUXRam|out[2]~0_combout )))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1713_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1713 .lut_mask = 16'h0080;
defparam \RAM|RAM~1713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N22
cycloneive_lcell_comb \RAM|RAM~1990 (
// Equation(s):
// \RAM|RAM~1990_combout  = (\RAM|RAM~1713_combout  & ((\rtl~1126_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1126_combout  & ((\RAM|RAM~763_q ))))) # (!\RAM|RAM~1713_combout  & (((\RAM|RAM~763_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1713_combout ),
	.datac(\RAM|RAM~763_q ),
	.datad(\rtl~1126_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1990_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1990 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y34_N23
dffeas \RAM|RAM~763 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1990_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~763 .is_wysiwyg = "true";
defparam \RAM|RAM~763 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N6
cycloneive_lcell_comb \RAM|RAM~1189 (
// Equation(s):
// \RAM|RAM~1189_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~763_q ))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~755_q ))))

	.dataa(\RAM|RAM~755_q ),
	.datab(\RAM|RAM~763_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1189_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1189 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N22
cycloneive_lcell_comb \RAM|RAM~1190 (
// Equation(s):
// \RAM|RAM~1190_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1189_combout  & ((\RAM|RAM~767_q ))) # (!\RAM|RAM~1189_combout  & (\RAM|RAM~759_q )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1189_combout ))))

	.dataa(\RAM|RAM~759_q ),
	.datab(\RAM|RAM~767_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1189_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1190_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1190 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N6
cycloneive_lcell_comb \RAM|RAM~1711 (
// Equation(s):
// \RAM|RAM~1711_combout  = (!\top|ALU|Mux30~1_combout  & (!\top|ALU|Mux31~1_combout  & (\top|MUXRam|out[3]~1_combout  & !\top|MUXRam|out[2]~0_combout )))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1711_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1711 .lut_mask = 16'h0010;
defparam \RAM|RAM~1711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N6
cycloneive_lcell_comb \RAM|RAM~1985 (
// Equation(s):
// \RAM|RAM~1985_combout  = (\RAM|RAM~1711_combout  & ((\rtl~1126_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1126_combout  & ((\RAM|RAM~760_q ))))) # (!\RAM|RAM~1711_combout  & (((\RAM|RAM~760_q ))))

	.dataa(\RAM|RAM~1711_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~760_q ),
	.datad(\rtl~1126_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1985_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1985 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N7
dffeas \RAM|RAM~760 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1985_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~760 .is_wysiwyg = "true";
defparam \RAM|RAM~760 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N2
cycloneive_lcell_comb \RAM|RAM~1780 (
// Equation(s):
// \RAM|RAM~1780_combout  = (!\top|ALU|Mux31~1_combout  & (!\top|ALU|Mux30~1_combout  & (\top|MUXRam|out[2]~0_combout  & \top|MUXRam|out[3]~1_combout )))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1780_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1780 .lut_mask = 16'h1000;
defparam \RAM|RAM~1780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N28
cycloneive_lcell_comb \RAM|RAM~1988 (
// Equation(s):
// \RAM|RAM~1988_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1126_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1126_combout  & ((\RAM|RAM~764_q ))))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~764_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1780_combout ),
	.datac(\RAM|RAM~764_q ),
	.datad(\rtl~1126_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1988_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1988 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y34_N29
dffeas \RAM|RAM~764 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1988_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~764 .is_wysiwyg = "true";
defparam \RAM|RAM~764 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y30_N26
cycloneive_lcell_comb \RAM|RAM~1740 (
// Equation(s):
// \RAM|RAM~1740_combout  = (!\top|ALU|Mux31~1_combout  & (\top|MUXRam|out[2]~0_combout  & (!\top|MUXRam|out[3]~1_combout  & !\top|ALU|Mux30~1_combout )))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1740_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1740 .lut_mask = 16'h0004;
defparam \RAM|RAM~1740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N18
cycloneive_lcell_comb \RAM|RAM~1986 (
// Equation(s):
// \RAM|RAM~1986_combout  = (\rtl~1126_combout  & ((\RAM|RAM~1740_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1740_combout  & ((\RAM|RAM~756_q ))))) # (!\rtl~1126_combout  & (((\RAM|RAM~756_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1126_combout ),
	.datac(\RAM|RAM~756_q ),
	.datad(\RAM|RAM~1740_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1986_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1986 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y34_N19
dffeas \RAM|RAM~756 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1986_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~756 .is_wysiwyg = "true";
defparam \RAM|RAM~756 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N10
cycloneive_lcell_comb \RAM|RAM~1754 (
// Equation(s):
// \RAM|RAM~1754_combout  = (!\top|MUXRam|out[2]~0_combout  & (!\top|MUXRam|out[3]~1_combout  & (!\top|ALU|Mux31~1_combout  & !\top|ALU|Mux30~1_combout )))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\top|MUXRam|out[3]~1_combout ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1754_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1754 .lut_mask = 16'h0001;
defparam \RAM|RAM~1754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N24
cycloneive_lcell_comb \rtl~1062 (
// Equation(s):
// \rtl~1062_combout  = (!\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux22~3_combout  & \RAM|RAM~1754_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1754_combout ),
	.cin(gnd),
	.combout(\rtl~1062_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1062 .lut_mask = 16'h4000;
defparam \rtl~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N16
cycloneive_lcell_comb \RAM|RAM~1987 (
// Equation(s):
// \RAM|RAM~1987_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1062_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1062_combout  & ((\RAM|RAM~752_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~752_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~752_q ),
	.datad(\rtl~1062_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1987_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1987 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y34_N17
dffeas \RAM|RAM~752 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1987_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~752 .is_wysiwyg = "true";
defparam \RAM|RAM~752 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N22
cycloneive_lcell_comb \RAM|RAM~1186 (
// Equation(s):
// \RAM|RAM~1186_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~756_q ) # ((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (((!\top|MUXRam|out[3]~1_combout  & \RAM|RAM~752_q ))))

	.dataa(\RAM|RAM~756_q ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~752_q ),
	.cin(gnd),
	.combout(\RAM|RAM~1186_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1186 .lut_mask = 16'hCBC8;
defparam \RAM|RAM~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N20
cycloneive_lcell_comb \RAM|RAM~1187 (
// Equation(s):
// \RAM|RAM~1187_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1186_combout  & ((\RAM|RAM~764_q ))) # (!\RAM|RAM~1186_combout  & (\RAM|RAM~760_q )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1186_combout ))))

	.dataa(\RAM|RAM~760_q ),
	.datab(\RAM|RAM~764_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1186_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1187_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1187 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N10
cycloneive_lcell_comb \RAM|RAM~1775 (
// Equation(s):
// \RAM|RAM~1775_combout  = (\top|MUXRam|out[2]~0_combout  & (\top|ALU|Mux31~1_combout  & (!\top|ALU|Mux30~1_combout  & \top|MUXRam|out[3]~1_combout )))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1775_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1775 .lut_mask = 16'h0800;
defparam \RAM|RAM~1775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N4
cycloneive_lcell_comb \RAM|RAM~1984 (
// Equation(s):
// \RAM|RAM~1984_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1126_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1126_combout  & ((\RAM|RAM~765_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~765_q ))))

	.dataa(\RAM|RAM~1775_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~765_q ),
	.datad(\rtl~1126_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1984_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1984 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y34_N5
dffeas \RAM|RAM~765 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1984_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~765 .is_wysiwyg = "true";
defparam \RAM|RAM~765 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N14
cycloneive_lcell_comb \RAM|RAM~1730 (
// Equation(s):
// \RAM|RAM~1730_combout  = (!\top|ALU|Mux30~1_combout  & (\top|ALU|Mux31~1_combout  & (\top|MUXRam|out[2]~0_combout  & !\top|MUXRam|out[3]~1_combout )))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1730_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1730 .lut_mask = 16'h0040;
defparam \RAM|RAM~1730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N12
cycloneive_lcell_comb \RAM|RAM~1981 (
// Equation(s):
// \RAM|RAM~1981_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1126_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1126_combout  & ((\RAM|RAM~757_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~757_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1730_combout ),
	.datac(\RAM|RAM~757_q ),
	.datad(\rtl~1126_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1981_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1981 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N13
dffeas \RAM|RAM~757 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1981_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~757 .is_wysiwyg = "true";
defparam \RAM|RAM~757 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N6
cycloneive_lcell_comb \RAM|RAM~1750 (
// Equation(s):
// \RAM|RAM~1750_combout  = (!\top|ALU|Mux30~1_combout  & (\top|ALU|Mux31~1_combout  & (!\top|MUXRam|out[2]~0_combout  & !\top|MUXRam|out[3]~1_combout )))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1750_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1750 .lut_mask = 16'h0004;
defparam \RAM|RAM~1750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N8
cycloneive_lcell_comb \RAM|RAM~1983 (
// Equation(s):
// \RAM|RAM~1983_combout  = (\RAM|RAM~1750_combout  & ((\rtl~1126_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1126_combout  & ((\RAM|RAM~753_q ))))) # (!\RAM|RAM~1750_combout  & (((\RAM|RAM~753_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1750_combout ),
	.datac(\RAM|RAM~753_q ),
	.datad(\rtl~1126_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1983_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1983 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N9
dffeas \RAM|RAM~753 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1983_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~753 .is_wysiwyg = "true";
defparam \RAM|RAM~753 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N14
cycloneive_lcell_comb \RAM|RAM~1706 (
// Equation(s):
// \RAM|RAM~1706_combout  = (!\top|MUXRam|out[2]~0_combout  & (\top|MUXRam|out[3]~1_combout  & (!\top|ALU|Mux30~1_combout  & \top|ALU|Mux31~1_combout )))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\top|MUXRam|out[3]~1_combout ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1706_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1706 .lut_mask = 16'h0400;
defparam \RAM|RAM~1706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N26
cycloneive_lcell_comb \RAM|RAM~1982 (
// Equation(s):
// \RAM|RAM~1982_combout  = (\rtl~1126_combout  & ((\RAM|RAM~1706_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1706_combout  & ((\RAM|RAM~761_q ))))) # (!\rtl~1126_combout  & (((\RAM|RAM~761_q ))))

	.dataa(\rtl~1126_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~761_q ),
	.datad(\RAM|RAM~1706_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1982_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1982 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N27
dffeas \RAM|RAM~761 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1982_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~761 .is_wysiwyg = "true";
defparam \RAM|RAM~761 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N12
cycloneive_lcell_comb \RAM|RAM~1184 (
// Equation(s):
// \RAM|RAM~1184_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~761_q ))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~753_q ))))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\RAM|RAM~753_q ),
	.datac(\RAM|RAM~761_q ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1184_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1184 .lut_mask = 16'hFA44;
defparam \RAM|RAM~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N6
cycloneive_lcell_comb \RAM|RAM~1185 (
// Equation(s):
// \RAM|RAM~1185_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1184_combout  & (\RAM|RAM~765_q )) # (!\RAM|RAM~1184_combout  & ((\RAM|RAM~757_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1184_combout ))))

	.dataa(\RAM|RAM~765_q ),
	.datab(\RAM|RAM~757_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1184_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1185_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1185 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N22
cycloneive_lcell_comb \RAM|RAM~1188 (
// Equation(s):
// \RAM|RAM~1188_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1185_combout ))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~1187_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1187_combout ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1185_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1188_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1188 .lut_mask = 16'hF4A4;
defparam \RAM|RAM~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y30_N0
cycloneive_lcell_comb \RAM|RAM~1709 (
// Equation(s):
// \RAM|RAM~1709_combout  = (!\top|ALU|Mux31~1_combout  & (!\top|MUXRam|out[2]~0_combout  & (\top|MUXRam|out[3]~1_combout  & \top|ALU|Mux30~1_combout )))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1709_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1709 .lut_mask = 16'h1000;
defparam \RAM|RAM~1709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N14
cycloneive_lcell_comb \RAM|RAM~1977 (
// Equation(s):
// \RAM|RAM~1977_combout  = (\RAM|RAM~1709_combout  & ((\rtl~1126_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1126_combout  & ((\RAM|RAM~762_q ))))) # (!\RAM|RAM~1709_combout  & (((\RAM|RAM~762_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1709_combout ),
	.datac(\RAM|RAM~762_q ),
	.datad(\rtl~1126_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1977_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1977 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N15
dffeas \RAM|RAM~762 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1977_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~762 .is_wysiwyg = "true";
defparam \RAM|RAM~762 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N30
cycloneive_lcell_comb \RAM|RAM~1770 (
// Equation(s):
// \RAM|RAM~1770_combout  = (\top|ALU|Mux30~1_combout  & (\top|MUXRam|out[3]~1_combout  & (!\top|ALU|Mux31~1_combout  & \top|MUXRam|out[2]~0_combout )))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|MUXRam|out[3]~1_combout ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1770_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1770 .lut_mask = 16'h0800;
defparam \RAM|RAM~1770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N20
cycloneive_lcell_comb \RAM|RAM~1980 (
// Equation(s):
// \RAM|RAM~1980_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1126_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1126_combout  & ((\RAM|RAM~766_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~766_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1770_combout ),
	.datac(\RAM|RAM~766_q ),
	.datad(\rtl~1126_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1980_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1980 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y34_N21
dffeas \RAM|RAM~766 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1980_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~766 .is_wysiwyg = "true";
defparam \RAM|RAM~766 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N20
cycloneive_lcell_comb \RAM|RAM~1735 (
// Equation(s):
// \RAM|RAM~1735_combout  = (\top|ALU|Mux30~1_combout  & (!\top|ALU|Mux31~1_combout  & (\top|MUXRam|out[2]~0_combout  & !\top|MUXRam|out[3]~1_combout )))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1735_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1735 .lut_mask = 16'h0020;
defparam \RAM|RAM~1735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N26
cycloneive_lcell_comb \RAM|RAM~1978 (
// Equation(s):
// \RAM|RAM~1978_combout  = (\RAM|RAM~1735_combout  & ((\rtl~1126_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1126_combout  & ((\RAM|RAM~758_q ))))) # (!\RAM|RAM~1735_combout  & (((\RAM|RAM~758_q ))))

	.dataa(\RAM|RAM~1735_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~758_q ),
	.datad(\rtl~1126_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1978_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1978 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y34_N27
dffeas \RAM|RAM~758 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1978_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~758 .is_wysiwyg = "true";
defparam \RAM|RAM~758 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N28
cycloneive_lcell_comb \RAM|RAM~1752 (
// Equation(s):
// \RAM|RAM~1752_combout  = (\top|ALU|Mux30~1_combout  & (!\top|ALU|Mux31~1_combout  & (!\top|MUXRam|out[2]~0_combout  & !\top|MUXRam|out[3]~1_combout )))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1752_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1752 .lut_mask = 16'h0002;
defparam \RAM|RAM~1752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N28
cycloneive_lcell_comb \RAM|RAM~1979 (
// Equation(s):
// \RAM|RAM~1979_combout  = (\RAM|RAM~1752_combout  & ((\rtl~1126_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1126_combout  & ((\RAM|RAM~754_q ))))) # (!\RAM|RAM~1752_combout  & (((\RAM|RAM~754_q ))))

	.dataa(\RAM|RAM~1752_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~754_q ),
	.datad(\rtl~1126_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1979_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1979 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y34_N29
dffeas \RAM|RAM~754 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1979_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~754 .is_wysiwyg = "true";
defparam \RAM|RAM~754 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N10
cycloneive_lcell_comb \RAM|RAM~1182 (
// Equation(s):
// \RAM|RAM~1182_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~758_q ) # ((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~754_q  & !\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~758_q ),
	.datab(\RAM|RAM~754_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1182_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1182 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N14
cycloneive_lcell_comb \RAM|RAM~1183 (
// Equation(s):
// \RAM|RAM~1183_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1182_combout  & ((\RAM|RAM~766_q ))) # (!\RAM|RAM~1182_combout  & (\RAM|RAM~762_q )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1182_combout ))))

	.dataa(\RAM|RAM~762_q ),
	.datab(\RAM|RAM~766_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1182_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1183_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1183 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N8
cycloneive_lcell_comb \RAM|RAM~1191 (
// Equation(s):
// \RAM|RAM~1191_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1188_combout  & (\RAM|RAM~1190_combout )) # (!\RAM|RAM~1188_combout  & ((\RAM|RAM~1183_combout ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1188_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1190_combout ),
	.datac(\RAM|RAM~1188_combout ),
	.datad(\RAM|RAM~1183_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1191_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1191 .lut_mask = 16'hDAD0;
defparam \RAM|RAM~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N0
cycloneive_lcell_comb \RAM|RAM~1943 (
// Equation(s):
// \RAM|RAM~1943_combout  = (\top|ALU|Mux24~4_combout  & (\top|ALU|Mux27~9_combout  & (!\top|ALU|Mux25~4_combout  & \top|ALU|Mux26~4_combout )))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1943_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1943 .lut_mask = 16'h0800;
defparam \RAM|RAM~1943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N10
cycloneive_lcell_comb \rtl~1124 (
// Equation(s):
// \rtl~1124_combout  = (!\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux22~3_combout  & \RAM|RAM~1943_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\rtl~1124_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1124 .lut_mask = 16'h4000;
defparam \rtl~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N8
cycloneive_lcell_comb \RAM|RAM~1951 (
// Equation(s):
// \RAM|RAM~1951_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~702_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~702_q ))))

	.dataa(\RAM|RAM~1770_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~702_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1951_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1951 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y34_N9
dffeas \RAM|RAM~702 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1951_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~702 .is_wysiwyg = "true";
defparam \RAM|RAM~702 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N24
cycloneive_lcell_comb \RAM|RAM~1948 (
// Equation(s):
// \RAM|RAM~1948_combout  = (\RAM|RAM~1709_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~698_q ))))) # (!\RAM|RAM~1709_combout  & (((\RAM|RAM~698_q ))))

	.dataa(\RAM|RAM~1709_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~698_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1948_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1948 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y34_N25
dffeas \RAM|RAM~698 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1948_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~698 .is_wysiwyg = "true";
defparam \RAM|RAM~698 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N30
cycloneive_lcell_comb \RAM|RAM~1949 (
// Equation(s):
// \RAM|RAM~1949_combout  = (\RAM|RAM~1735_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~694_q ))))) # (!\RAM|RAM~1735_combout  & (((\RAM|RAM~694_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1735_combout ),
	.datac(\RAM|RAM~694_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1949_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1949 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y34_N31
dffeas \RAM|RAM~694 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1949_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~694 .is_wysiwyg = "true";
defparam \RAM|RAM~694 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N0
cycloneive_lcell_comb \RAM|RAM~1950 (
// Equation(s):
// \RAM|RAM~1950_combout  = (\RAM|RAM~1752_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~690_q ))))) # (!\RAM|RAM~1752_combout  & (((\RAM|RAM~690_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1752_combout ),
	.datac(\RAM|RAM~690_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1950_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1950 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y34_N1
dffeas \RAM|RAM~690 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1950_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~690 .is_wysiwyg = "true";
defparam \RAM|RAM~690 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N18
cycloneive_lcell_comb \RAM|RAM~1163 (
// Equation(s):
// \RAM|RAM~1163_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~694_q )) # (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~690_q )))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\RAM|RAM~694_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~690_q ),
	.cin(gnd),
	.combout(\RAM|RAM~1163_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1163 .lut_mask = 16'hE5E0;
defparam \RAM|RAM~1163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N6
cycloneive_lcell_comb \RAM|RAM~1164 (
// Equation(s):
// \RAM|RAM~1164_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1163_combout  & (\RAM|RAM~702_q )) # (!\RAM|RAM~1163_combout  & ((\RAM|RAM~698_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1163_combout ))))

	.dataa(\RAM|RAM~702_q ),
	.datab(\RAM|RAM~698_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1163_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1164_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1164 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N12
cycloneive_lcell_comb \RAM|RAM~1955 (
// Equation(s):
// \RAM|RAM~1955_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~700_q ))))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~700_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1780_combout ),
	.datac(\RAM|RAM~700_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1955_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1955 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y34_N13
dffeas \RAM|RAM~700 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1955_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~700 .is_wysiwyg = "true";
defparam \RAM|RAM~700 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N4
cycloneive_lcell_comb \RAM|RAM~1952 (
// Equation(s):
// \RAM|RAM~1952_combout  = (\RAM|RAM~1711_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~696_q ))))) # (!\RAM|RAM~1711_combout  & (((\RAM|RAM~696_q ))))

	.dataa(\RAM|RAM~1711_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~696_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1952_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1952 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y34_N5
dffeas \RAM|RAM~696 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1952_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~696 .is_wysiwyg = "true";
defparam \RAM|RAM~696 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N26
cycloneive_lcell_comb \RAM|RAM~1953 (
// Equation(s):
// \RAM|RAM~1953_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~692_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~692_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1740_combout ),
	.datac(\RAM|RAM~692_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1953_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1953 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y34_N27
dffeas \RAM|RAM~692 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1953_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~692 .is_wysiwyg = "true";
defparam \RAM|RAM~692 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N20
cycloneive_lcell_comb \RAM|RAM~1954 (
// Equation(s):
// \RAM|RAM~1954_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1062_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1062_combout  & ((\RAM|RAM~688_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~688_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~688_q ),
	.datad(\rtl~1062_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1954_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1954 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y34_N21
dffeas \RAM|RAM~688 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1954_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~688 .is_wysiwyg = "true";
defparam \RAM|RAM~688 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N2
cycloneive_lcell_comb \RAM|RAM~1165 (
// Equation(s):
// \RAM|RAM~1165_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~692_q )) # (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~688_q )))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\RAM|RAM~692_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~688_q ),
	.cin(gnd),
	.combout(\RAM|RAM~1165_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1165 .lut_mask = 16'hE5E0;
defparam \RAM|RAM~1165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N14
cycloneive_lcell_comb \RAM|RAM~1166 (
// Equation(s):
// \RAM|RAM~1166_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1165_combout  & (\RAM|RAM~700_q )) # (!\RAM|RAM~1165_combout  & ((\RAM|RAM~696_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1165_combout ))))

	.dataa(\RAM|RAM~700_q ),
	.datab(\RAM|RAM~696_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1165_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1166_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1166 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N2
cycloneive_lcell_comb \RAM|RAM~1167 (
// Equation(s):
// \RAM|RAM~1167_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1164_combout ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((!\top|ALU|Mux31~1_combout  & \RAM|RAM~1166_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1164_combout ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1166_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1167_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1167 .lut_mask = 16'hADA8;
defparam \RAM|RAM~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N6
cycloneive_lcell_comb \RAM|RAM~1947 (
// Equation(s):
// \RAM|RAM~1947_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~701_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~701_q ))))

	.dataa(\RAM|RAM~1775_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~701_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1947_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1947 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y30_N7
dffeas \RAM|RAM~701 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1947_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~701 .is_wysiwyg = "true";
defparam \RAM|RAM~701 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N18
cycloneive_lcell_comb \RAM|RAM~1944 (
// Equation(s):
// \RAM|RAM~1944_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~693_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~693_q ))))

	.dataa(\RAM|RAM~1730_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~693_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1944_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1944 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y30_N19
dffeas \RAM|RAM~693 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1944_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~693 .is_wysiwyg = "true";
defparam \RAM|RAM~693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N26
cycloneive_lcell_comb \RAM|RAM~1946 (
// Equation(s):
// \RAM|RAM~1946_combout  = (\RAM|RAM~1750_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~689_q ))))) # (!\RAM|RAM~1750_combout  & (((\RAM|RAM~689_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1750_combout ),
	.datac(\RAM|RAM~689_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1946_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1946 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y30_N27
dffeas \RAM|RAM~689 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1946_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~689 .is_wysiwyg = "true";
defparam \RAM|RAM~689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N28
cycloneive_lcell_comb \RAM|RAM~1945 (
// Equation(s):
// \RAM|RAM~1945_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~697_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~697_q ))))

	.dataa(\RAM|RAM~1706_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~697_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1945_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1945 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y30_N29
dffeas \RAM|RAM~697 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1945_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~697 .is_wysiwyg = "true";
defparam \RAM|RAM~697 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N20
cycloneive_lcell_comb \RAM|RAM~1161 (
// Equation(s):
// \RAM|RAM~1161_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~697_q ))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~689_q ))))

	.dataa(\RAM|RAM~689_q ),
	.datab(\RAM|RAM~697_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1161_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1161 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N8
cycloneive_lcell_comb \RAM|RAM~1162 (
// Equation(s):
// \RAM|RAM~1162_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1161_combout  & (\RAM|RAM~701_q )) # (!\RAM|RAM~1161_combout  & ((\RAM|RAM~693_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1161_combout ))))

	.dataa(\RAM|RAM~701_q ),
	.datab(\RAM|RAM~693_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1161_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1162_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1162 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N0
cycloneive_lcell_comb \RAM|RAM~1959 (
// Equation(s):
// \RAM|RAM~1959_combout  = (\RAM|RAM~1785_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~703_q ))))) # (!\RAM|RAM~1785_combout  & (((\RAM|RAM~703_q ))))

	.dataa(\RAM|RAM~1785_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~703_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1959_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1959 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y30_N1
dffeas \RAM|RAM~703 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1959_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~703 .is_wysiwyg = "true";
defparam \RAM|RAM~703 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N2
cycloneive_lcell_comb \RAM|RAM~1956 (
// Equation(s):
// \RAM|RAM~1956_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~695_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~695_q ))))

	.dataa(\RAM|RAM~1745_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~695_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1956_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1956 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y30_N3
dffeas \RAM|RAM~695 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1956_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~695 .is_wysiwyg = "true";
defparam \RAM|RAM~695 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N12
cycloneive_lcell_comb \RAM|RAM~1958 (
// Equation(s):
// \RAM|RAM~1958_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1124_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1124_combout  & ((\RAM|RAM~691_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~691_q ))))

	.dataa(\RAM|RAM~1756_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~691_q ),
	.datad(\rtl~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1958_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1958 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y30_N13
dffeas \RAM|RAM~691 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1958_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~691 .is_wysiwyg = "true";
defparam \RAM|RAM~691 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N2
cycloneive_lcell_comb \RAM|RAM~1957 (
// Equation(s):
// \RAM|RAM~1957_combout  = (\rtl~1124_combout  & ((\RAM|RAM~1713_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1713_combout  & ((\RAM|RAM~699_q ))))) # (!\rtl~1124_combout  & (((\RAM|RAM~699_q ))))

	.dataa(\rtl~1124_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~699_q ),
	.datad(\RAM|RAM~1713_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1957_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1957 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y30_N3
dffeas \RAM|RAM~699 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1957_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~699 .is_wysiwyg = "true";
defparam \RAM|RAM~699 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N10
cycloneive_lcell_comb \RAM|RAM~1168 (
// Equation(s):
// \RAM|RAM~1168_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~699_q ))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~691_q ))))

	.dataa(\RAM|RAM~691_q ),
	.datab(\RAM|RAM~699_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1168_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1168 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N16
cycloneive_lcell_comb \RAM|RAM~1169 (
// Equation(s):
// \RAM|RAM~1169_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1168_combout  & (\RAM|RAM~703_q )) # (!\RAM|RAM~1168_combout  & ((\RAM|RAM~695_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1168_combout ))))

	.dataa(\RAM|RAM~703_q ),
	.datab(\RAM|RAM~695_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1168_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1169_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1169 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N4
cycloneive_lcell_comb \RAM|RAM~1170 (
// Equation(s):
// \RAM|RAM~1170_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1167_combout  & ((\RAM|RAM~1169_combout ))) # (!\RAM|RAM~1167_combout  & (\RAM|RAM~1162_combout )))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~1167_combout ))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\RAM|RAM~1167_combout ),
	.datac(\RAM|RAM~1162_combout ),
	.datad(\RAM|RAM~1169_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1170_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1170 .lut_mask = 16'hEC64;
defparam \RAM|RAM~1170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N26
cycloneive_lcell_comb \RAM|RAM~1960 (
// Equation(s):
// \RAM|RAM~1960_combout  = (!\top|ALU|Mux24~4_combout  & (\top|ALU|Mux27~9_combout  & (!\top|ALU|Mux25~4_combout  & \top|ALU|Mux26~4_combout )))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1960_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1960 .lut_mask = 16'h0400;
defparam \RAM|RAM~1960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N6
cycloneive_lcell_comb \rtl~1125 (
// Equation(s):
// \rtl~1125_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & (\top|ALU|Mux22~3_combout  & \RAM|RAM~1960_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux23~3_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1960_combout ),
	.cin(gnd),
	.combout(\rtl~1125_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1125 .lut_mask = 16'h2000;
defparam \rtl~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N14
cycloneive_lcell_comb \RAM|RAM~1965 (
// Equation(s):
// \RAM|RAM~1965_combout  = (\RAM|RAM~1709_combout  & ((\rtl~1125_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1125_combout  & ((\RAM|RAM~570_q ))))) # (!\RAM|RAM~1709_combout  & (((\RAM|RAM~570_q ))))

	.dataa(\RAM|RAM~1709_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~570_q ),
	.datad(\rtl~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1965_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1965 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N15
dffeas \RAM|RAM~570 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1965_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~570 .is_wysiwyg = "true";
defparam \RAM|RAM~570 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N0
cycloneive_lcell_comb \RAM|RAM~1968 (
// Equation(s):
// \RAM|RAM~1968_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1125_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1125_combout  & ((\RAM|RAM~574_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~574_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1770_combout ),
	.datac(\RAM|RAM~574_q ),
	.datad(\rtl~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1968_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1968 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N1
dffeas \RAM|RAM~574 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1968_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~574 .is_wysiwyg = "true";
defparam \RAM|RAM~574 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N12
cycloneive_lcell_comb \RAM|RAM~1966 (
// Equation(s):
// \RAM|RAM~1966_combout  = (\RAM|RAM~1735_combout  & ((\rtl~1125_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1125_combout  & ((\RAM|RAM~566_q ))))) # (!\RAM|RAM~1735_combout  & (((\RAM|RAM~566_q ))))

	.dataa(\RAM|RAM~1735_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~566_q ),
	.datad(\rtl~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1966_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1966 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N13
dffeas \RAM|RAM~566 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1966_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~566 .is_wysiwyg = "true";
defparam \RAM|RAM~566 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N22
cycloneive_lcell_comb \RAM|RAM~1967 (
// Equation(s):
// \RAM|RAM~1967_combout  = (\rtl~1125_combout  & ((\RAM|RAM~1752_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1752_combout  & ((\RAM|RAM~562_q ))))) # (!\rtl~1125_combout  & (((\RAM|RAM~562_q ))))

	.dataa(\rtl~1125_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~562_q ),
	.datad(\RAM|RAM~1752_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1967_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1967 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N23
dffeas \RAM|RAM~562 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1967_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~562 .is_wysiwyg = "true";
defparam \RAM|RAM~562 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N10
cycloneive_lcell_comb \RAM|RAM~1173 (
// Equation(s):
// \RAM|RAM~1173_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~566_q ) # ((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~562_q  & !\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~566_q ),
	.datab(\RAM|RAM~562_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1173_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1173 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N24
cycloneive_lcell_comb \RAM|RAM~1174 (
// Equation(s):
// \RAM|RAM~1174_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1173_combout  & ((\RAM|RAM~574_q ))) # (!\RAM|RAM~1173_combout  & (\RAM|RAM~570_q )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1173_combout ))))

	.dataa(\RAM|RAM~570_q ),
	.datab(\top|MUXRam|out[3]~1_combout ),
	.datac(\RAM|RAM~574_q ),
	.datad(\RAM|RAM~1173_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1174_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1174 .lut_mask = 16'hF388;
defparam \RAM|RAM~1174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N22
cycloneive_lcell_comb \RAM|RAM~1969 (
// Equation(s):
// \RAM|RAM~1969_combout  = (\RAM|RAM~1711_combout  & ((\rtl~1125_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1125_combout  & ((\RAM|RAM~568_q ))))) # (!\RAM|RAM~1711_combout  & (((\RAM|RAM~568_q ))))

	.dataa(\RAM|RAM~1711_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~568_q ),
	.datad(\rtl~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1969_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1969 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y34_N23
dffeas \RAM|RAM~568 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1969_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~568 .is_wysiwyg = "true";
defparam \RAM|RAM~568 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N20
cycloneive_lcell_comb \RAM|RAM~1972 (
// Equation(s):
// \RAM|RAM~1972_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1125_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1125_combout  & ((\RAM|RAM~572_q ))))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~572_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1780_combout ),
	.datac(\RAM|RAM~572_q ),
	.datad(\rtl~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1972_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1972 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y34_N21
dffeas \RAM|RAM~572 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1972_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~572 .is_wysiwyg = "true";
defparam \RAM|RAM~572 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N20
cycloneive_lcell_comb \RAM|RAM~1971 (
// Equation(s):
// \RAM|RAM~1971_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1062_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1062_combout  & ((\RAM|RAM~560_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~560_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~560_q ),
	.datad(\rtl~1062_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1971_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1971 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N21
dffeas \RAM|RAM~560 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1971_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~560 .is_wysiwyg = "true";
defparam \RAM|RAM~560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N8
cycloneive_lcell_comb \RAM|RAM~1970 (
// Equation(s):
// \RAM|RAM~1970_combout  = (\rtl~1125_combout  & ((\RAM|RAM~1740_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1740_combout  & ((\RAM|RAM~564_q ))))) # (!\rtl~1125_combout  & (((\RAM|RAM~564_q ))))

	.dataa(\rtl~1125_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~564_q ),
	.datad(\RAM|RAM~1740_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1970_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1970 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y34_N9
dffeas \RAM|RAM~564 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1970_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~564 .is_wysiwyg = "true";
defparam \RAM|RAM~564 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N30
cycloneive_lcell_comb \RAM|RAM~1175 (
// Equation(s):
// \RAM|RAM~1175_combout  = (\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~564_q ) # (\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~560_q  & ((!\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~560_q ),
	.datab(\RAM|RAM~564_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1175_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1175 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N26
cycloneive_lcell_comb \RAM|RAM~1176 (
// Equation(s):
// \RAM|RAM~1176_combout  = (\RAM|RAM~1175_combout  & (((\RAM|RAM~572_q ) # (!\top|MUXRam|out[3]~1_combout )))) # (!\RAM|RAM~1175_combout  & (\RAM|RAM~568_q  & ((\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~568_q ),
	.datab(\RAM|RAM~572_q ),
	.datac(\RAM|RAM~1175_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1176_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1176 .lut_mask = 16'hCAF0;
defparam \RAM|RAM~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N30
cycloneive_lcell_comb \RAM|RAM~1177 (
// Equation(s):
// \RAM|RAM~1177_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1174_combout ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((!\top|ALU|Mux31~1_combout  & \RAM|RAM~1176_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1174_combout ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1176_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1177_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1177 .lut_mask = 16'hADA8;
defparam \RAM|RAM~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N24
cycloneive_lcell_comb \RAM|RAM~1964 (
// Equation(s):
// \RAM|RAM~1964_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1125_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1125_combout  & ((\RAM|RAM~573_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~573_q ))))

	.dataa(\RAM|RAM~1775_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~573_q ),
	.datad(\rtl~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1964_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1964 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y34_N25
dffeas \RAM|RAM~573 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1964_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~573 .is_wysiwyg = "true";
defparam \RAM|RAM~573 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N4
cycloneive_lcell_comb \RAM|RAM~1961 (
// Equation(s):
// \RAM|RAM~1961_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1125_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1125_combout  & ((\RAM|RAM~565_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~565_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1730_combout ),
	.datac(\RAM|RAM~565_q ),
	.datad(\rtl~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1961_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1961 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N5
dffeas \RAM|RAM~565 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1961_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~565 .is_wysiwyg = "true";
defparam \RAM|RAM~565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N10
cycloneive_lcell_comb \RAM|RAM~1962 (
// Equation(s):
// \RAM|RAM~1962_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1125_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1125_combout  & ((\RAM|RAM~569_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~569_q ))))

	.dataa(\RAM|RAM~1706_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~569_q ),
	.datad(\rtl~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1962_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1962 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N11
dffeas \RAM|RAM~569 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1962_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~569 .is_wysiwyg = "true";
defparam \RAM|RAM~569 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N8
cycloneive_lcell_comb \RAM|RAM~1963 (
// Equation(s):
// \RAM|RAM~1963_combout  = (\RAM|RAM~1750_combout  & ((\rtl~1125_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1125_combout  & ((\RAM|RAM~561_q ))))) # (!\RAM|RAM~1750_combout  & (((\RAM|RAM~561_q ))))

	.dataa(\RAM|RAM~1750_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~561_q ),
	.datad(\rtl~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1963_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1963 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N9
dffeas \RAM|RAM~561 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1963_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~561 .is_wysiwyg = "true";
defparam \RAM|RAM~561 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N2
cycloneive_lcell_comb \RAM|RAM~1171 (
// Equation(s):
// \RAM|RAM~1171_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~569_q ) # ((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~561_q  & !\top|MUXRam|out[2]~0_combout ))))

	.dataa(\RAM|RAM~569_q ),
	.datab(\RAM|RAM~561_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1171_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1171 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N16
cycloneive_lcell_comb \RAM|RAM~1172 (
// Equation(s):
// \RAM|RAM~1172_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1171_combout  & (\RAM|RAM~573_q )) # (!\RAM|RAM~1171_combout  & ((\RAM|RAM~565_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1171_combout ))))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\RAM|RAM~573_q ),
	.datac(\RAM|RAM~565_q ),
	.datad(\RAM|RAM~1171_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1172_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1172 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N18
cycloneive_lcell_comb \RAM|RAM~1973 (
// Equation(s):
// \RAM|RAM~1973_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1125_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1125_combout  & ((\RAM|RAM~567_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~567_q ))))

	.dataa(\RAM|RAM~1745_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~567_q ),
	.datad(\rtl~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1973_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1973 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N19
dffeas \RAM|RAM~567 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1973_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~567 .is_wysiwyg = "true";
defparam \RAM|RAM~567 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N30
cycloneive_lcell_comb \RAM|RAM~1976 (
// Equation(s):
// \RAM|RAM~1976_combout  = (\RAM|RAM~1785_combout  & ((\rtl~1125_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1125_combout  & ((\RAM|RAM~575_q ))))) # (!\RAM|RAM~1785_combout  & (((\RAM|RAM~575_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1785_combout ),
	.datac(\RAM|RAM~575_q ),
	.datad(\rtl~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1976_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1976 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N31
dffeas \RAM|RAM~575 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1976_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~575 .is_wysiwyg = "true";
defparam \RAM|RAM~575 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N26
cycloneive_lcell_comb \RAM|RAM~1975 (
// Equation(s):
// \RAM|RAM~1975_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1125_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1125_combout  & ((\RAM|RAM~563_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~563_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1756_combout ),
	.datac(\RAM|RAM~563_q ),
	.datad(\rtl~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1975_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1975 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N27
dffeas \RAM|RAM~563 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1975_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~563 .is_wysiwyg = "true";
defparam \RAM|RAM~563 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N28
cycloneive_lcell_comb \RAM|RAM~1974 (
// Equation(s):
// \RAM|RAM~1974_combout  = (\RAM|RAM~1713_combout  & ((\rtl~1125_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1125_combout  & ((\RAM|RAM~571_q ))))) # (!\RAM|RAM~1713_combout  & (((\RAM|RAM~571_q ))))

	.dataa(\RAM|RAM~1713_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~571_q ),
	.datad(\rtl~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1974_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1974 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y37_N29
dffeas \RAM|RAM~571 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1974_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~571 .is_wysiwyg = "true";
defparam \RAM|RAM~571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N20
cycloneive_lcell_comb \RAM|RAM~1178 (
// Equation(s):
// \RAM|RAM~1178_combout  = (\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~571_q ) # (\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~563_q  & ((!\top|MUXRam|out[2]~0_combout ))))

	.dataa(\RAM|RAM~563_q ),
	.datab(\RAM|RAM~571_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1178_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1178 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N24
cycloneive_lcell_comb \RAM|RAM~1179 (
// Equation(s):
// \RAM|RAM~1179_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1178_combout  & ((\RAM|RAM~575_q ))) # (!\RAM|RAM~1178_combout  & (\RAM|RAM~567_q )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1178_combout ))))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\RAM|RAM~567_q ),
	.datac(\RAM|RAM~575_q ),
	.datad(\RAM|RAM~1178_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1179_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1179 .lut_mask = 16'hF588;
defparam \RAM|RAM~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N16
cycloneive_lcell_comb \RAM|RAM~1180 (
// Equation(s):
// \RAM|RAM~1180_combout  = (\RAM|RAM~1177_combout  & (((\RAM|RAM~1179_combout )) # (!\top|ALU|Mux31~1_combout ))) # (!\RAM|RAM~1177_combout  & (\top|ALU|Mux31~1_combout  & (\RAM|RAM~1172_combout )))

	.dataa(\RAM|RAM~1177_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1172_combout ),
	.datad(\RAM|RAM~1179_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1180_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1180 .lut_mask = 16'hEA62;
defparam \RAM|RAM~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N26
cycloneive_lcell_comb \RAM|RAM~1181 (
// Equation(s):
// \RAM|RAM~1181_combout  = (\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout )) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~1170_combout )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1180_combout )))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1170_combout ),
	.datad(\RAM|RAM~1180_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1181_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1181 .lut_mask = 16'hD9C8;
defparam \RAM|RAM~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N10
cycloneive_lcell_comb \RAM|RAM~1926 (
// Equation(s):
// \RAM|RAM~1926_combout  = (!\top|ALU|Mux24~4_combout  & (\top|ALU|Mux27~9_combout  & (\top|ALU|Mux25~4_combout  & \top|ALU|Mux26~4_combout )))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1926_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1926 .lut_mask = 16'h4000;
defparam \RAM|RAM~1926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N6
cycloneive_lcell_comb \rtl~1123 (
// Equation(s):
// \rtl~1123_combout  = (\RAM|RAM~1926_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & \top|ALU|Mux22~3_combout )))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1123_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1123 .lut_mask = 16'h0800;
defparam \rtl~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N16
cycloneive_lcell_comb \RAM|RAM~1927 (
// Equation(s):
// \RAM|RAM~1927_combout  = (\rtl~1123_combout  & ((\RAM|RAM~1709_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1709_combout  & ((\RAM|RAM~634_q ))))) # (!\rtl~1123_combout  & (((\RAM|RAM~634_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1123_combout ),
	.datac(\RAM|RAM~634_q ),
	.datad(\RAM|RAM~1709_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1927_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1927 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y30_N17
dffeas \RAM|RAM~634 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1927_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~634 .is_wysiwyg = "true";
defparam \RAM|RAM~634 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N0
cycloneive_lcell_comb \RAM|RAM~1930 (
// Equation(s):
// \RAM|RAM~1930_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1123_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1123_combout  & ((\RAM|RAM~638_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~638_q ))))

	.dataa(\RAM|RAM~1770_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~638_q ),
	.datad(\rtl~1123_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1930_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1930 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N1
dffeas \RAM|RAM~638 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1930_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~638 .is_wysiwyg = "true";
defparam \RAM|RAM~638 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N26
cycloneive_lcell_comb \RAM|RAM~1929 (
// Equation(s):
// \RAM|RAM~1929_combout  = (\RAM|RAM~1752_combout  & ((\rtl~1123_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1123_combout  & ((\RAM|RAM~626_q ))))) # (!\RAM|RAM~1752_combout  & (((\RAM|RAM~626_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1752_combout ),
	.datac(\RAM|RAM~626_q ),
	.datad(\rtl~1123_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1929_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1929 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N27
dffeas \RAM|RAM~626 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1929_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~626 .is_wysiwyg = "true";
defparam \RAM|RAM~626 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N4
cycloneive_lcell_comb \RAM|RAM~1928 (
// Equation(s):
// \RAM|RAM~1928_combout  = (\RAM|RAM~1735_combout  & ((\rtl~1123_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1123_combout  & ((\RAM|RAM~630_q ))))) # (!\RAM|RAM~1735_combout  & (((\RAM|RAM~630_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1735_combout ),
	.datac(\RAM|RAM~630_q ),
	.datad(\rtl~1123_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1928_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1928 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y30_N5
dffeas \RAM|RAM~630 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1928_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~630 .is_wysiwyg = "true";
defparam \RAM|RAM~630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N0
cycloneive_lcell_comb \RAM|RAM~1151 (
// Equation(s):
// \RAM|RAM~1151_combout  = (\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~630_q ) # (\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~626_q  & ((!\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~626_q ),
	.datab(\RAM|RAM~630_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1151_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1151 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N18
cycloneive_lcell_comb \RAM|RAM~1152 (
// Equation(s):
// \RAM|RAM~1152_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1151_combout  & ((\RAM|RAM~638_q ))) # (!\RAM|RAM~1151_combout  & (\RAM|RAM~634_q )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1151_combout ))))

	.dataa(\RAM|RAM~634_q ),
	.datab(\top|MUXRam|out[3]~1_combout ),
	.datac(\RAM|RAM~638_q ),
	.datad(\RAM|RAM~1151_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1152_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1152 .lut_mask = 16'hF388;
defparam \RAM|RAM~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N26
cycloneive_lcell_comb \RAM|RAM~1942 (
// Equation(s):
// \RAM|RAM~1942_combout  = (\RAM|RAM~1785_combout  & ((\rtl~1123_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1123_combout  & ((\RAM|RAM~639_q ))))) # (!\RAM|RAM~1785_combout  & (((\RAM|RAM~639_q ))))

	.dataa(\RAM|RAM~1785_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~639_q ),
	.datad(\rtl~1123_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1942_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1942 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y30_N27
dffeas \RAM|RAM~639 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1942_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~639 .is_wysiwyg = "true";
defparam \RAM|RAM~639 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N18
cycloneive_lcell_comb \RAM|RAM~1939 (
// Equation(s):
// \RAM|RAM~1939_combout  = (\rtl~1123_combout  & ((\RAM|RAM~1745_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1745_combout  & ((\RAM|RAM~631_q ))))) # (!\rtl~1123_combout  & (((\RAM|RAM~631_q ))))

	.dataa(\rtl~1123_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~631_q ),
	.datad(\RAM|RAM~1745_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1939_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1939 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y30_N19
dffeas \RAM|RAM~631 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1939_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~631 .is_wysiwyg = "true";
defparam \RAM|RAM~631 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N22
cycloneive_lcell_comb \RAM|RAM~1941 (
// Equation(s):
// \RAM|RAM~1941_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1123_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1123_combout  & ((\RAM|RAM~627_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~627_q ))))

	.dataa(\RAM|RAM~1756_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~627_q ),
	.datad(\rtl~1123_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1941_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1941 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y30_N23
dffeas \RAM|RAM~627 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1941_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~627 .is_wysiwyg = "true";
defparam \RAM|RAM~627 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N28
cycloneive_lcell_comb \RAM|RAM~1940 (
// Equation(s):
// \RAM|RAM~1940_combout  = (\RAM|RAM~1713_combout  & ((\rtl~1123_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1123_combout  & ((\RAM|RAM~635_q ))))) # (!\RAM|RAM~1713_combout  & (((\RAM|RAM~635_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1713_combout ),
	.datac(\RAM|RAM~635_q ),
	.datad(\rtl~1123_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1940_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1940 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y30_N29
dffeas \RAM|RAM~635 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1940_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~635 .is_wysiwyg = "true";
defparam \RAM|RAM~635 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N20
cycloneive_lcell_comb \RAM|RAM~1158 (
// Equation(s):
// \RAM|RAM~1158_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~635_q ))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~627_q ))))

	.dataa(\RAM|RAM~627_q ),
	.datab(\RAM|RAM~635_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1158_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1158 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N24
cycloneive_lcell_comb \RAM|RAM~1159 (
// Equation(s):
// \RAM|RAM~1159_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1158_combout  & (\RAM|RAM~639_q )) # (!\RAM|RAM~1158_combout  & ((\RAM|RAM~631_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1158_combout ))))

	.dataa(\RAM|RAM~639_q ),
	.datab(\RAM|RAM~631_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1158_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1159_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1159 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N16
cycloneive_lcell_comb \RAM|RAM~1934 (
// Equation(s):
// \RAM|RAM~1934_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1123_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1123_combout  & ((\RAM|RAM~637_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~637_q ))))

	.dataa(\RAM|RAM~1775_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~637_q ),
	.datad(\rtl~1123_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1934_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1934 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y30_N17
dffeas \RAM|RAM~637 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1934_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~637 .is_wysiwyg = "true";
defparam \RAM|RAM~637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N4
cycloneive_lcell_comb \RAM|RAM~1931 (
// Equation(s):
// \RAM|RAM~1931_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1123_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1123_combout  & ((\RAM|RAM~629_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~629_q ))))

	.dataa(\RAM|RAM~1730_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~629_q ),
	.datad(\rtl~1123_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1931_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1931 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y30_N5
dffeas \RAM|RAM~629 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1931_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~629 .is_wysiwyg = "true";
defparam \RAM|RAM~629 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N6
cycloneive_lcell_comb \RAM|RAM~1932 (
// Equation(s):
// \RAM|RAM~1932_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1123_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1123_combout  & ((\RAM|RAM~633_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~633_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\RAM|RAM~633_q ),
	.datad(\rtl~1123_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1932_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1932 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y30_N7
dffeas \RAM|RAM~633 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1932_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~633 .is_wysiwyg = "true";
defparam \RAM|RAM~633 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N12
cycloneive_lcell_comb \RAM|RAM~1933 (
// Equation(s):
// \RAM|RAM~1933_combout  = (\RAM|RAM~1750_combout  & ((\rtl~1123_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1123_combout  & ((\RAM|RAM~625_q ))))) # (!\RAM|RAM~1750_combout  & (((\RAM|RAM~625_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1750_combout ),
	.datac(\RAM|RAM~625_q ),
	.datad(\rtl~1123_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1933_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1933 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y30_N13
dffeas \RAM|RAM~625 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1933_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~625 .is_wysiwyg = "true";
defparam \RAM|RAM~625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N18
cycloneive_lcell_comb \RAM|RAM~1153 (
// Equation(s):
// \RAM|RAM~1153_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~633_q )) # (!\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~625_q )))))

	.dataa(\RAM|RAM~633_q ),
	.datab(\RAM|RAM~625_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1153_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1153 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N28
cycloneive_lcell_comb \RAM|RAM~1154 (
// Equation(s):
// \RAM|RAM~1154_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1153_combout  & (\RAM|RAM~637_q )) # (!\RAM|RAM~1153_combout  & ((\RAM|RAM~629_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1153_combout ))))

	.dataa(\RAM|RAM~637_q ),
	.datab(\RAM|RAM~629_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1153_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1154_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1154 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N14
cycloneive_lcell_comb \RAM|RAM~1938 (
// Equation(s):
// \RAM|RAM~1938_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1123_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1123_combout  & ((\RAM|RAM~636_q ))))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~636_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1780_combout ),
	.datac(\RAM|RAM~636_q ),
	.datad(\rtl~1123_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1938_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1938 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y30_N15
dffeas \RAM|RAM~636 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1938_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~636 .is_wysiwyg = "true";
defparam \RAM|RAM~636 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N0
cycloneive_lcell_comb \RAM|RAM~1935 (
// Equation(s):
// \RAM|RAM~1935_combout  = (\RAM|RAM~1711_combout  & ((\rtl~1123_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1123_combout  & ((\RAM|RAM~632_q ))))) # (!\RAM|RAM~1711_combout  & (((\RAM|RAM~632_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1711_combout ),
	.datac(\RAM|RAM~632_q ),
	.datad(\rtl~1123_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1935_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1935 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y30_N1
dffeas \RAM|RAM~632 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1935_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~632 .is_wysiwyg = "true";
defparam \RAM|RAM~632 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N14
cycloneive_lcell_comb \RAM|RAM~1937 (
// Equation(s):
// \RAM|RAM~1937_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1062_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1062_combout  & ((\RAM|RAM~624_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~624_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~624_q ),
	.datad(\rtl~1062_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1937_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1937 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y30_N15
dffeas \RAM|RAM~624 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1937_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~624 .is_wysiwyg = "true";
defparam \RAM|RAM~624 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N14
cycloneive_lcell_comb \RAM|RAM~1936 (
// Equation(s):
// \RAM|RAM~1936_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1123_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1123_combout  & ((\RAM|RAM~628_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~628_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1740_combout ),
	.datac(\RAM|RAM~628_q ),
	.datad(\rtl~1123_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1936_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1936 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y30_N15
dffeas \RAM|RAM~628 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1936_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~628 .is_wysiwyg = "true";
defparam \RAM|RAM~628 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N16
cycloneive_lcell_comb \RAM|RAM~1155 (
// Equation(s):
// \RAM|RAM~1155_combout  = (\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~628_q ) # (\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~624_q  & ((!\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~624_q ),
	.datab(\RAM|RAM~628_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1155_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1155 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N22
cycloneive_lcell_comb \RAM|RAM~1156 (
// Equation(s):
// \RAM|RAM~1156_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1155_combout  & (\RAM|RAM~636_q )) # (!\RAM|RAM~1155_combout  & ((\RAM|RAM~632_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1155_combout ))))

	.dataa(\RAM|RAM~636_q ),
	.datab(\RAM|RAM~632_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1155_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1156_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1156 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N24
cycloneive_lcell_comb \RAM|RAM~1157 (
// Equation(s):
// \RAM|RAM~1157_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~1154_combout )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1156_combout )))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1154_combout ),
	.datac(\RAM|RAM~1156_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1157_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1157 .lut_mask = 16'hEE50;
defparam \RAM|RAM~1157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N28
cycloneive_lcell_comb \RAM|RAM~1160 (
// Equation(s):
// \RAM|RAM~1160_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1157_combout  & ((\RAM|RAM~1159_combout ))) # (!\RAM|RAM~1157_combout  & (\RAM|RAM~1152_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1157_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1152_combout ),
	.datac(\RAM|RAM~1159_combout ),
	.datad(\RAM|RAM~1157_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1160_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1160 .lut_mask = 16'hF588;
defparam \RAM|RAM~1160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N14
cycloneive_lcell_comb \RAM|RAM~1192 (
// Equation(s):
// \RAM|RAM~1192_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1181_combout  & (\RAM|RAM~1191_combout )) # (!\RAM|RAM~1181_combout  & ((\RAM|RAM~1160_combout ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1181_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\RAM|RAM~1191_combout ),
	.datac(\RAM|RAM~1181_combout ),
	.datad(\RAM|RAM~1160_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1192_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1192 .lut_mask = 16'hDAD0;
defparam \RAM|RAM~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N30
cycloneive_lcell_comb \RAM|RAM~1725 (
// Equation(s):
// \RAM|RAM~1725_combout  = (\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout  & (\top|ALU|Mux26~4_combout  & !\top|ALU|Mux27~9_combout )))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1725_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1725 .lut_mask = 16'h0080;
defparam \RAM|RAM~1725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N30
cycloneive_lcell_comb \rtl~1114 (
// Equation(s):
// \rtl~1114_combout  = (\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & \RAM|RAM~1725_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1725_combout ),
	.cin(gnd),
	.combout(\rtl~1114_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1114 .lut_mask = 16'h0800;
defparam \rtl~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N30
cycloneive_lcell_comb \RAM|RAM~1774 (
// Equation(s):
// \RAM|RAM~1774_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1114_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1114_combout  & ((\RAM|RAM~750_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~750_q ))))

	.dataa(\RAM|RAM~1770_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~750_q ),
	.datad(\rtl~1114_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1774_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1774 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N31
dffeas \RAM|RAM~750 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1774_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~750 .is_wysiwyg = "true";
defparam \RAM|RAM~750 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y29_N16
cycloneive_lcell_comb \RAM|RAM~1715 (
// Equation(s):
// \RAM|RAM~1715_combout  = (!\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout  & (!\top|ALU|Mux27~9_combout  & \top|ALU|Mux26~4_combout )))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1715_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1715 .lut_mask = 16'h0400;
defparam \RAM|RAM~1715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N18
cycloneive_lcell_comb \rtl~1112 (
// Equation(s):
// \rtl~1112_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & (\top|ALU|Mux22~3_combout  & \RAM|RAM~1715_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux23~3_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1715_combout ),
	.cin(gnd),
	.combout(\rtl~1112_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1112 .lut_mask = 16'h2000;
defparam \rtl~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N18
cycloneive_lcell_comb \RAM|RAM~1771 (
// Equation(s):
// \RAM|RAM~1771_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~686_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~686_q ))))

	.dataa(\RAM|RAM~1770_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~686_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1771_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1771 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N19
dffeas \RAM|RAM~686 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1771_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~686 .is_wysiwyg = "true";
defparam \RAM|RAM~686 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N18
cycloneive_lcell_comb \RAM|RAM~1720 (
// Equation(s):
// \RAM|RAM~1720_combout  = (!\top|ALU|Mux24~4_combout  & (!\top|ALU|Mux27~9_combout  & (!\top|ALU|Mux25~4_combout  & \top|ALU|Mux26~4_combout )))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1720_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1720 .lut_mask = 16'h0100;
defparam \RAM|RAM~1720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N4
cycloneive_lcell_comb \rtl~1113 (
// Equation(s):
// \rtl~1113_combout  = (!\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux22~3_combout  & \RAM|RAM~1720_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1720_combout ),
	.cin(gnd),
	.combout(\rtl~1113_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1113 .lut_mask = 16'h4000;
defparam \rtl~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N6
cycloneive_lcell_comb \RAM|RAM~1773 (
// Equation(s):
// \RAM|RAM~1773_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1113_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1113_combout  & ((\RAM|RAM~558_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~558_q ))))

	.dataa(\RAM|RAM~1770_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~558_q ),
	.datad(\rtl~1113_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1773_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1773 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N7
dffeas \RAM|RAM~558 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1773_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~558 .is_wysiwyg = "true";
defparam \RAM|RAM~558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y29_N10
cycloneive_lcell_comb \RAM|RAM~1707 (
// Equation(s):
// \RAM|RAM~1707_combout  = (\top|ALU|Mux25~4_combout  & (!\top|ALU|Mux24~4_combout  & (!\top|ALU|Mux27~9_combout  & \top|ALU|Mux26~4_combout )))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1707_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1707 .lut_mask = 16'h0200;
defparam \RAM|RAM~1707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N30
cycloneive_lcell_comb \rtl~1111 (
// Equation(s):
// \rtl~1111_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & (\RAM|RAM~1707_combout  & \top|ALU|Mux22~3_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux23~3_combout ),
	.datac(\RAM|RAM~1707_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1111_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1111 .lut_mask = 16'h2000;
defparam \rtl~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N8
cycloneive_lcell_comb \RAM|RAM~1772 (
// Equation(s):
// \RAM|RAM~1772_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1111_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1111_combout  & ((\RAM|RAM~622_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~622_q ))))

	.dataa(\RAM|RAM~1770_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~622_q ),
	.datad(\rtl~1111_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1772_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1772 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N9
dffeas \RAM|RAM~622 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1772_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~622 .is_wysiwyg = "true";
defparam \RAM|RAM~622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N28
cycloneive_lcell_comb \RAM|RAM~1055 (
// Equation(s):
// \RAM|RAM~1055_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & ((\RAM|RAM~622_q ))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~558_q ))))

	.dataa(\RAM|RAM~558_q ),
	.datab(\RAM|RAM~622_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1055_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1055 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N20
cycloneive_lcell_comb \RAM|RAM~1056 (
// Equation(s):
// \RAM|RAM~1056_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1055_combout  & (\RAM|RAM~750_q )) # (!\RAM|RAM~1055_combout  & ((\RAM|RAM~686_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1055_combout ))))

	.dataa(\RAM|RAM~750_q ),
	.datab(\RAM|RAM~686_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1055_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1056_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1056 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N10
cycloneive_lcell_comb \RAM|RAM~1782 (
// Equation(s):
// \RAM|RAM~1782_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1111_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1111_combout  & (\RAM|RAM~620_q )))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~620_q ))))

	.dataa(\RAM|RAM~1780_combout ),
	.datab(\rtl~1111_combout ),
	.datac(\RAM|RAM~620_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1782_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1782 .lut_mask = 16'hF870;
defparam \RAM|RAM~1782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y29_N11
dffeas \RAM|RAM~620 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1782_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~620 .is_wysiwyg = "true";
defparam \RAM|RAM~620 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y36_N18
cycloneive_lcell_comb \RAM|RAM~1783 (
// Equation(s):
// \RAM|RAM~1783_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1113_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1113_combout  & ((\RAM|RAM~556_q ))))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~556_q ))))

	.dataa(\RAM|RAM~1780_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~556_q ),
	.datad(\rtl~1113_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1783_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1783 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y36_N19
dffeas \RAM|RAM~556 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1783_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~556 .is_wysiwyg = "true";
defparam \RAM|RAM~556 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N10
cycloneive_lcell_comb \RAM|RAM~1059 (
// Equation(s):
// \RAM|RAM~1059_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~620_q ) # ((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~556_q  & !\top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~620_q ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~556_q ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1059_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1059 .lut_mask = 16'hCCB8;
defparam \RAM|RAM~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N16
cycloneive_lcell_comb \RAM|RAM~1784 (
// Equation(s):
// \RAM|RAM~1784_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1114_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1114_combout  & (\RAM|RAM~748_q )))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~748_q ))))

	.dataa(\RAM|RAM~1780_combout ),
	.datab(\rtl~1114_combout ),
	.datac(\RAM|RAM~748_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1784_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1784 .lut_mask = 16'hF870;
defparam \RAM|RAM~1784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y29_N17
dffeas \RAM|RAM~748 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1784_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~748 .is_wysiwyg = "true";
defparam \RAM|RAM~748 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N0
cycloneive_lcell_comb \RAM|RAM~1781 (
// Equation(s):
// \RAM|RAM~1781_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~684_q ))))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~684_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1780_combout ),
	.datac(\RAM|RAM~684_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1781_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1781 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y37_N1
dffeas \RAM|RAM~684 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1781_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~684 .is_wysiwyg = "true";
defparam \RAM|RAM~684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N8
cycloneive_lcell_comb \RAM|RAM~1060 (
// Equation(s):
// \RAM|RAM~1060_combout  = (\RAM|RAM~1059_combout  & ((\RAM|RAM~748_q ) # ((!\top|ALU|Mux24~4_combout )))) # (!\RAM|RAM~1059_combout  & (((\RAM|RAM~684_q  & \top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~1059_combout ),
	.datab(\RAM|RAM~748_q ),
	.datac(\RAM|RAM~684_q ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1060_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1060 .lut_mask = 16'hD8AA;
defparam \RAM|RAM~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N12
cycloneive_lcell_comb \RAM|RAM~1779 (
// Equation(s):
// \RAM|RAM~1779_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1114_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1114_combout  & ((\RAM|RAM~749_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~749_q ))))

	.dataa(\RAM|RAM~1775_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~749_q ),
	.datad(\rtl~1114_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1779_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1779 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y32_N13
dffeas \RAM|RAM~749 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1779_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~749 .is_wysiwyg = "true";
defparam \RAM|RAM~749 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N4
cycloneive_lcell_comb \RAM|RAM~1776 (
// Equation(s):
// \RAM|RAM~1776_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1111_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1111_combout  & ((\RAM|RAM~621_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~621_q ))))

	.dataa(\RAM|RAM~1775_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~621_q ),
	.datad(\rtl~1111_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1776_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1776 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y32_N5
dffeas \RAM|RAM~621 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1776_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~621 .is_wysiwyg = "true";
defparam \RAM|RAM~621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N30
cycloneive_lcell_comb \RAM|RAM~1777 (
// Equation(s):
// \RAM|RAM~1777_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~685_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~685_q ))))

	.dataa(\RAM|RAM~1775_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~685_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1777_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1777 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y32_N31
dffeas \RAM|RAM~685 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1777_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~685 .is_wysiwyg = "true";
defparam \RAM|RAM~685 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N0
cycloneive_lcell_comb \RAM|RAM~1778 (
// Equation(s):
// \RAM|RAM~1778_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1113_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1113_combout  & ((\RAM|RAM~557_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~557_q ))))

	.dataa(\RAM|RAM~1775_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~557_q ),
	.datad(\rtl~1113_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1778_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1778 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y32_N1
dffeas \RAM|RAM~557 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1778_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~557 .is_wysiwyg = "true";
defparam \RAM|RAM~557 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N18
cycloneive_lcell_comb \RAM|RAM~1057 (
// Equation(s):
// \RAM|RAM~1057_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~685_q ) # ((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~557_q  & !\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~685_q ),
	.datab(\RAM|RAM~557_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1057_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1057 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N14
cycloneive_lcell_comb \RAM|RAM~1058 (
// Equation(s):
// \RAM|RAM~1058_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1057_combout  & (\RAM|RAM~749_q )) # (!\RAM|RAM~1057_combout  & ((\RAM|RAM~621_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1057_combout ))))

	.dataa(\RAM|RAM~749_q ),
	.datab(\RAM|RAM~621_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1057_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1058_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1058 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N14
cycloneive_lcell_comb \RAM|RAM~1061 (
// Equation(s):
// \RAM|RAM~1061_combout  = (\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout ) # ((\RAM|RAM~1058_combout )))) # (!\top|ALU|Mux31~1_combout  & (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~1060_combout )))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\RAM|RAM~1060_combout ),
	.datad(\RAM|RAM~1058_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1061_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1061 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N30
cycloneive_lcell_comb \RAM|RAM~1789 (
// Equation(s):
// \RAM|RAM~1789_combout  = (\rtl~1114_combout  & ((\RAM|RAM~1785_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1785_combout  & ((\RAM|RAM~751_q ))))) # (!\rtl~1114_combout  & (((\RAM|RAM~751_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1114_combout ),
	.datac(\RAM|RAM~751_q ),
	.datad(\RAM|RAM~1785_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1789_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1789 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y29_N31
dffeas \RAM|RAM~751 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1789_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~751 .is_wysiwyg = "true";
defparam \RAM|RAM~751 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N14
cycloneive_lcell_comb \RAM|RAM~1786 (
// Equation(s):
// \RAM|RAM~1786_combout  = (\rtl~1111_combout  & ((\RAM|RAM~1785_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1785_combout  & ((\RAM|RAM~623_q ))))) # (!\rtl~1111_combout  & (((\RAM|RAM~623_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1111_combout ),
	.datac(\RAM|RAM~623_q ),
	.datad(\RAM|RAM~1785_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1786_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1786 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y29_N15
dffeas \RAM|RAM~623 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1786_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~623 .is_wysiwyg = "true";
defparam \RAM|RAM~623 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N26
cycloneive_lcell_comb \RAM|RAM~1788 (
// Equation(s):
// \RAM|RAM~1788_combout  = (\rtl~1113_combout  & ((\RAM|RAM~1785_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1785_combout  & ((\RAM|RAM~559_q ))))) # (!\rtl~1113_combout  & (((\RAM|RAM~559_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1113_combout ),
	.datac(\RAM|RAM~559_q ),
	.datad(\RAM|RAM~1785_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1788_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1788 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y29_N27
dffeas \RAM|RAM~559 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1788_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~559 .is_wysiwyg = "true";
defparam \RAM|RAM~559 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N8
cycloneive_lcell_comb \RAM|RAM~1787 (
// Equation(s):
// \RAM|RAM~1787_combout  = (\RAM|RAM~1785_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~687_q ))))) # (!\RAM|RAM~1785_combout  & (((\RAM|RAM~687_q ))))

	.dataa(\RAM|RAM~1785_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~687_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1787_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1787 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y29_N9
dffeas \RAM|RAM~687 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1787_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~687 .is_wysiwyg = "true";
defparam \RAM|RAM~687 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N20
cycloneive_lcell_comb \RAM|RAM~1062 (
// Equation(s):
// \RAM|RAM~1062_combout  = (\top|ALU|Mux24~4_combout  & (((\RAM|RAM~687_q ) # (\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~559_q  & ((!\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~559_q ),
	.datab(\RAM|RAM~687_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1062_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1062 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N24
cycloneive_lcell_comb \RAM|RAM~1063 (
// Equation(s):
// \RAM|RAM~1063_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1062_combout  & (\RAM|RAM~751_q )) # (!\RAM|RAM~1062_combout  & ((\RAM|RAM~623_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1062_combout ))))

	.dataa(\RAM|RAM~751_q ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~623_q ),
	.datad(\RAM|RAM~1062_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1063_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1063 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N20
cycloneive_lcell_comb \RAM|RAM~1064 (
// Equation(s):
// \RAM|RAM~1064_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1061_combout  & ((\RAM|RAM~1063_combout ))) # (!\RAM|RAM~1061_combout  & (\RAM|RAM~1056_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1061_combout ))))

	.dataa(\RAM|RAM~1056_combout ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\RAM|RAM~1061_combout ),
	.datad(\RAM|RAM~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1064_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1064 .lut_mask = 16'hF838;
defparam \RAM|RAM~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N12
cycloneive_lcell_comb \RAM|RAM~1731 (
// Equation(s):
// \RAM|RAM~1731_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~677_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~677_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1730_combout ),
	.datac(\RAM|RAM~677_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1731_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1731 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y29_N13
dffeas \RAM|RAM~677 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1731_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~677 .is_wysiwyg = "true";
defparam \RAM|RAM~677 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N28
cycloneive_lcell_comb \RAM|RAM~1734 (
// Equation(s):
// \RAM|RAM~1734_combout  = (\rtl~1114_combout  & ((\RAM|RAM~1730_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1730_combout  & ((\RAM|RAM~741_q ))))) # (!\rtl~1114_combout  & (((\RAM|RAM~741_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1114_combout ),
	.datac(\RAM|RAM~741_q ),
	.datad(\RAM|RAM~1730_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1734_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1734 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y29_N29
dffeas \RAM|RAM~741 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1734_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~741 .is_wysiwyg = "true";
defparam \RAM|RAM~741 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N4
cycloneive_lcell_comb \RAM|RAM~1733 (
// Equation(s):
// \RAM|RAM~1733_combout  = (\rtl~1113_combout  & ((\RAM|RAM~1730_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1730_combout  & ((\RAM|RAM~549_q ))))) # (!\rtl~1113_combout  & (((\RAM|RAM~549_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1113_combout ),
	.datac(\RAM|RAM~549_q ),
	.datad(\RAM|RAM~1730_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1733_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1733 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y29_N5
dffeas \RAM|RAM~549 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1733_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~549 .is_wysiwyg = "true";
defparam \RAM|RAM~549 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N18
cycloneive_lcell_comb \RAM|RAM~1732 (
// Equation(s):
// \RAM|RAM~1732_combout  = (\rtl~1111_combout  & ((\RAM|RAM~1730_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1730_combout  & ((\RAM|RAM~613_q ))))) # (!\rtl~1111_combout  & (((\RAM|RAM~613_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1111_combout ),
	.datac(\RAM|RAM~613_q ),
	.datad(\RAM|RAM~1730_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1732_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1732 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y29_N19
dffeas \RAM|RAM~613 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1732_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~613 .is_wysiwyg = "true";
defparam \RAM|RAM~613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N6
cycloneive_lcell_comb \RAM|RAM~1034 (
// Equation(s):
// \RAM|RAM~1034_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & ((\RAM|RAM~613_q ))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~549_q ))))

	.dataa(\RAM|RAM~549_q ),
	.datab(\RAM|RAM~613_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1034_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1034 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N2
cycloneive_lcell_comb \RAM|RAM~1035 (
// Equation(s):
// \RAM|RAM~1035_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1034_combout  & ((\RAM|RAM~741_q ))) # (!\RAM|RAM~1034_combout  & (\RAM|RAM~677_q )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1034_combout ))))

	.dataa(\RAM|RAM~677_q ),
	.datab(\RAM|RAM~741_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1034_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1035_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1035 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N12
cycloneive_lcell_comb \RAM|RAM~1749 (
// Equation(s):
// \RAM|RAM~1749_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1114_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1114_combout  & ((\RAM|RAM~743_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~743_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1745_combout ),
	.datac(\RAM|RAM~743_q ),
	.datad(\rtl~1114_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1749_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1749 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N13
dffeas \RAM|RAM~743 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1749_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~743 .is_wysiwyg = "true";
defparam \RAM|RAM~743 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N24
cycloneive_lcell_comb \RAM|RAM~1746 (
// Equation(s):
// \RAM|RAM~1746_combout  = (\rtl~1112_combout  & ((\RAM|RAM~1745_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1745_combout  & (\RAM|RAM~679_q )))) # (!\rtl~1112_combout  & (((\RAM|RAM~679_q ))))

	.dataa(\rtl~1112_combout ),
	.datab(\RAM|RAM~1745_combout ),
	.datac(\RAM|RAM~679_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1746_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1746 .lut_mask = 16'hF870;
defparam \RAM|RAM~1746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N25
dffeas \RAM|RAM~679 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1746_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~679 .is_wysiwyg = "true";
defparam \RAM|RAM~679 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N22
cycloneive_lcell_comb \RAM|RAM~1747 (
// Equation(s):
// \RAM|RAM~1747_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1111_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1111_combout  & ((\RAM|RAM~615_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~615_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1745_combout ),
	.datac(\RAM|RAM~615_q ),
	.datad(\rtl~1111_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1747_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1747 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N23
dffeas \RAM|RAM~615 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1747_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~615 .is_wysiwyg = "true";
defparam \RAM|RAM~615 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N4
cycloneive_lcell_comb \RAM|RAM~1748 (
// Equation(s):
// \RAM|RAM~1748_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1113_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1113_combout  & ((\RAM|RAM~551_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~551_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1745_combout ),
	.datac(\RAM|RAM~551_q ),
	.datad(\rtl~1113_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1748_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1748 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N5
dffeas \RAM|RAM~551 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1748_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~551 .is_wysiwyg = "true";
defparam \RAM|RAM~551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N10
cycloneive_lcell_comb \RAM|RAM~1041 (
// Equation(s):
// \RAM|RAM~1041_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & (\RAM|RAM~615_q )) # (!\top|ALU|Mux25~4_combout  & ((\RAM|RAM~551_q )))))

	.dataa(\RAM|RAM~615_q ),
	.datab(\RAM|RAM~551_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1041_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1041 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N2
cycloneive_lcell_comb \RAM|RAM~1042 (
// Equation(s):
// \RAM|RAM~1042_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1041_combout  & (\RAM|RAM~743_q )) # (!\RAM|RAM~1041_combout  & ((\RAM|RAM~679_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1041_combout ))))

	.dataa(\RAM|RAM~743_q ),
	.datab(\RAM|RAM~679_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1041_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1042_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1042 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y30_N14
cycloneive_lcell_comb \RAM|RAM~1744 (
// Equation(s):
// \RAM|RAM~1744_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1114_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1114_combout  & ((\RAM|RAM~740_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~740_q ))))

	.dataa(\RAM|RAM~1740_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~740_q ),
	.datad(\rtl~1114_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1744_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1744 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y30_N15
dffeas \RAM|RAM~740 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1744_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~740 .is_wysiwyg = "true";
defparam \RAM|RAM~740 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N28
cycloneive_lcell_comb \RAM|RAM~1741 (
// Equation(s):
// \RAM|RAM~1741_combout  = (\rtl~1111_combout  & ((\RAM|RAM~1740_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1740_combout  & ((\RAM|RAM~612_q ))))) # (!\rtl~1111_combout  & (((\RAM|RAM~612_q ))))

	.dataa(\rtl~1111_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~612_q ),
	.datad(\RAM|RAM~1740_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1741_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1741 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y30_N29
dffeas \RAM|RAM~612 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1741_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~612 .is_wysiwyg = "true";
defparam \RAM|RAM~612 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N22
cycloneive_lcell_comb \RAM|RAM~1742 (
// Equation(s):
// \RAM|RAM~1742_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~676_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~676_q ))))

	.dataa(\RAM|RAM~1740_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~676_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1742_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1742 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y30_N23
dffeas \RAM|RAM~676 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1742_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~676 .is_wysiwyg = "true";
defparam \RAM|RAM~676 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y30_N24
cycloneive_lcell_comb \RAM|RAM~1743 (
// Equation(s):
// \RAM|RAM~1743_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1113_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1113_combout  & ((\RAM|RAM~548_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~548_q ))))

	.dataa(\RAM|RAM~1740_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~548_q ),
	.datad(\rtl~1113_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1743_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1743 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y30_N25
dffeas \RAM|RAM~548 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1743_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~548 .is_wysiwyg = "true";
defparam \RAM|RAM~548 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N0
cycloneive_lcell_comb \RAM|RAM~1038 (
// Equation(s):
// \RAM|RAM~1038_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~676_q )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~548_q )))))

	.dataa(\RAM|RAM~676_q ),
	.datab(\RAM|RAM~548_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1038_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1038 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N2
cycloneive_lcell_comb \RAM|RAM~1039 (
// Equation(s):
// \RAM|RAM~1039_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1038_combout  & (\RAM|RAM~740_q )) # (!\RAM|RAM~1038_combout  & ((\RAM|RAM~612_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1038_combout ))))

	.dataa(\RAM|RAM~740_q ),
	.datab(\RAM|RAM~612_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1038_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1039_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1039 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N16
cycloneive_lcell_comb \RAM|RAM~1736 (
// Equation(s):
// \RAM|RAM~1736_combout  = (\rtl~1111_combout  & ((\RAM|RAM~1735_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1735_combout  & ((\RAM|RAM~614_q ))))) # (!\rtl~1111_combout  & (((\RAM|RAM~614_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1111_combout ),
	.datac(\RAM|RAM~614_q ),
	.datad(\RAM|RAM~1735_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1736_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1736 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y30_N17
dffeas \RAM|RAM~614 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1736_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~614 .is_wysiwyg = "true";
defparam \RAM|RAM~614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N8
cycloneive_lcell_comb \RAM|RAM~1739 (
// Equation(s):
// \RAM|RAM~1739_combout  = (\rtl~1114_combout  & ((\RAM|RAM~1735_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1735_combout  & ((\RAM|RAM~742_q ))))) # (!\rtl~1114_combout  & (((\RAM|RAM~742_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1114_combout ),
	.datac(\RAM|RAM~742_q ),
	.datad(\RAM|RAM~1735_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1739_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1739 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y30_N9
dffeas \RAM|RAM~742 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1739_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~742 .is_wysiwyg = "true";
defparam \RAM|RAM~742 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N12
cycloneive_lcell_comb \RAM|RAM~1738 (
// Equation(s):
// \RAM|RAM~1738_combout  = (\rtl~1113_combout  & ((\RAM|RAM~1735_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1735_combout  & ((\RAM|RAM~550_q ))))) # (!\rtl~1113_combout  & (((\RAM|RAM~550_q ))))

	.dataa(\rtl~1113_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~550_q ),
	.datad(\RAM|RAM~1735_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1738_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1738 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y30_N13
dffeas \RAM|RAM~550 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1738_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~550 .is_wysiwyg = "true";
defparam \RAM|RAM~550 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N14
cycloneive_lcell_comb \RAM|RAM~1737 (
// Equation(s):
// \RAM|RAM~1737_combout  = (\RAM|RAM~1735_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~678_q ))))) # (!\RAM|RAM~1735_combout  & (((\RAM|RAM~678_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1735_combout ),
	.datac(\RAM|RAM~678_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1737_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1737 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y30_N15
dffeas \RAM|RAM~678 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1737_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~678 .is_wysiwyg = "true";
defparam \RAM|RAM~678 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N10
cycloneive_lcell_comb \RAM|RAM~1036 (
// Equation(s):
// \RAM|RAM~1036_combout  = (\top|ALU|Mux24~4_combout  & (((\RAM|RAM~678_q ) # (\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~550_q  & ((!\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~550_q ),
	.datab(\RAM|RAM~678_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1036_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1036 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y30_N30
cycloneive_lcell_comb \RAM|RAM~1037 (
// Equation(s):
// \RAM|RAM~1037_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1036_combout  & ((\RAM|RAM~742_q ))) # (!\RAM|RAM~1036_combout  & (\RAM|RAM~614_q )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1036_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\RAM|RAM~614_q ),
	.datac(\RAM|RAM~742_q ),
	.datad(\RAM|RAM~1036_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1037_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1037 .lut_mask = 16'hF588;
defparam \RAM|RAM~1037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N12
cycloneive_lcell_comb \RAM|RAM~1040 (
// Equation(s):
// \RAM|RAM~1040_combout  = (\top|ALU|Mux31~1_combout  & (\top|ALU|Mux30~1_combout )) # (!\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1037_combout ))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~1039_combout ))))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\RAM|RAM~1039_combout ),
	.datad(\RAM|RAM~1037_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1040_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1040 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N30
cycloneive_lcell_comb \RAM|RAM~1043 (
// Equation(s):
// \RAM|RAM~1043_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1040_combout  & ((\RAM|RAM~1042_combout ))) # (!\RAM|RAM~1040_combout  & (\RAM|RAM~1035_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1040_combout ))))

	.dataa(\RAM|RAM~1035_combout ),
	.datab(\RAM|RAM~1042_combout ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1040_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1043_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1043 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N8
cycloneive_lcell_comb \RAM|RAM~1751 (
// Equation(s):
// \RAM|RAM~1751_combout  = (\RAM|RAM~1750_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~673_q ))))) # (!\RAM|RAM~1750_combout  & (((\RAM|RAM~673_q ))))

	.dataa(\RAM|RAM~1750_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~673_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1751_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1751 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y33_N9
dffeas \RAM|RAM~673 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1751_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~673 .is_wysiwyg = "true";
defparam \RAM|RAM~673 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N4
cycloneive_lcell_comb \RAM|RAM~1757 (
// Equation(s):
// \RAM|RAM~1757_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~675_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~675_q ))))

	.dataa(\RAM|RAM~1756_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~675_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1757_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1757 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y33_N5
dffeas \RAM|RAM~675 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1757_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~675 .is_wysiwyg = "true";
defparam \RAM|RAM~675 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N22
cycloneive_lcell_comb \RAM|RAM~1753 (
// Equation(s):
// \RAM|RAM~1753_combout  = (\RAM|RAM~1752_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~674_q ))))) # (!\RAM|RAM~1752_combout  & (((\RAM|RAM~674_q ))))

	.dataa(\RAM|RAM~1752_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~674_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1753_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1753 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y33_N23
dffeas \RAM|RAM~674 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1753_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~674 .is_wysiwyg = "true";
defparam \RAM|RAM~674 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N20
cycloneive_lcell_comb \RAM|RAM~1755 (
// Equation(s):
// \RAM|RAM~1755_combout  = (\RAM|RAM~1754_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~672_q ))))) # (!\RAM|RAM~1754_combout  & (((\RAM|RAM~672_q ))))

	.dataa(\RAM|RAM~1754_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~672_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1755_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1755 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y33_N21
dffeas \RAM|RAM~672 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1755_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~672 .is_wysiwyg = "true";
defparam \RAM|RAM~672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N18
cycloneive_lcell_comb \RAM|RAM~1044 (
// Equation(s):
// \RAM|RAM~1044_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~674_q ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~672_q  & !\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~674_q ),
	.datab(\RAM|RAM~672_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1044_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1044 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N10
cycloneive_lcell_comb \RAM|RAM~1045 (
// Equation(s):
// \RAM|RAM~1045_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1044_combout  & ((\RAM|RAM~675_q ))) # (!\RAM|RAM~1044_combout  & (\RAM|RAM~673_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1044_combout ))))

	.dataa(\RAM|RAM~673_q ),
	.datab(\RAM|RAM~675_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1044_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1045_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1045 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N12
cycloneive_lcell_comb \RAM|RAM~1766 (
// Equation(s):
// \RAM|RAM~1766_combout  = (\rtl~1114_combout  & ((\RAM|RAM~1752_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1752_combout  & ((\RAM|RAM~738_q ))))) # (!\rtl~1114_combout  & (((\RAM|RAM~738_q ))))

	.dataa(\rtl~1114_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~738_q ),
	.datad(\RAM|RAM~1752_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1766_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1766 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y33_N13
dffeas \RAM|RAM~738 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1766_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~738 .is_wysiwyg = "true";
defparam \RAM|RAM~738 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N24
cycloneive_lcell_comb \RAM|RAM~1769 (
// Equation(s):
// \RAM|RAM~1769_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1114_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1114_combout  & ((\RAM|RAM~739_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~739_q ))))

	.dataa(\RAM|RAM~1756_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~739_q ),
	.datad(\rtl~1114_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1769_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1769 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y33_N25
dffeas \RAM|RAM~739 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1769_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~739 .is_wysiwyg = "true";
defparam \RAM|RAM~739 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N30
cycloneive_lcell_comb \RAM|RAM~1767 (
// Equation(s):
// \RAM|RAM~1767_combout  = (\rtl~1114_combout  & ((\RAM|RAM~1750_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1750_combout  & ((\RAM|RAM~737_q ))))) # (!\rtl~1114_combout  & (((\RAM|RAM~737_q ))))

	.dataa(\rtl~1114_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~737_q ),
	.datad(\RAM|RAM~1750_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1767_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1767 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y33_N31
dffeas \RAM|RAM~737 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1767_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~737 .is_wysiwyg = "true";
defparam \RAM|RAM~737 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N0
cycloneive_lcell_comb \RAM|RAM~1768 (
// Equation(s):
// \RAM|RAM~1768_combout  = (\RAM|RAM~1754_combout  & ((\rtl~1114_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1114_combout  & ((\RAM|RAM~736_q ))))) # (!\RAM|RAM~1754_combout  & (((\RAM|RAM~736_q ))))

	.dataa(\RAM|RAM~1754_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~736_q ),
	.datad(\rtl~1114_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1768_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1768 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y33_N1
dffeas \RAM|RAM~736 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1768_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~736 .is_wysiwyg = "true";
defparam \RAM|RAM~736 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N2
cycloneive_lcell_comb \RAM|RAM~1051 (
// Equation(s):
// \RAM|RAM~1051_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~737_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~736_q )))))

	.dataa(\RAM|RAM~737_q ),
	.datab(\RAM|RAM~736_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1051_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1051 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N6
cycloneive_lcell_comb \RAM|RAM~1052 (
// Equation(s):
// \RAM|RAM~1052_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1051_combout  & ((\RAM|RAM~739_q ))) # (!\RAM|RAM~1051_combout  & (\RAM|RAM~738_q )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1051_combout ))))

	.dataa(\RAM|RAM~738_q ),
	.datab(\RAM|RAM~739_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1051_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1052_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1052 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N24
cycloneive_lcell_comb \RAM|RAM~1765 (
// Equation(s):
// \RAM|RAM~1765_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1113_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1113_combout  & ((\RAM|RAM~547_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~547_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1756_combout ),
	.datac(\RAM|RAM~547_q ),
	.datad(\rtl~1113_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1765_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1765 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y34_N25
dffeas \RAM|RAM~547 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1765_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~547 .is_wysiwyg = "true";
defparam \RAM|RAM~547 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N28
cycloneive_lcell_comb \RAM|RAM~1762 (
// Equation(s):
// \RAM|RAM~1762_combout  = (\rtl~1113_combout  & ((\RAM|RAM~1750_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1750_combout  & ((\RAM|RAM~545_q ))))) # (!\rtl~1113_combout  & (((\RAM|RAM~545_q ))))

	.dataa(\rtl~1113_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~545_q ),
	.datad(\RAM|RAM~1750_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1762_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1762 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N29
dffeas \RAM|RAM~545 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1762_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~545 .is_wysiwyg = "true";
defparam \RAM|RAM~545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N12
cycloneive_lcell_comb \RAM|RAM~1764 (
// Equation(s):
// \RAM|RAM~1764_combout  = (\RAM|RAM~1754_combout  & ((\rtl~1113_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1113_combout  & ((\RAM|RAM~544_q ))))) # (!\RAM|RAM~1754_combout  & (((\RAM|RAM~544_q ))))

	.dataa(\RAM|RAM~1754_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~544_q ),
	.datad(\rtl~1113_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1764_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1764 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y30_N13
dffeas \RAM|RAM~544 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1764_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~544 .is_wysiwyg = "true";
defparam \RAM|RAM~544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N14
cycloneive_lcell_comb \RAM|RAM~1763 (
// Equation(s):
// \RAM|RAM~1763_combout  = (\rtl~1113_combout  & ((\RAM|RAM~1752_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1752_combout  & ((\RAM|RAM~546_q ))))) # (!\rtl~1113_combout  & (((\RAM|RAM~546_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1113_combout ),
	.datac(\RAM|RAM~546_q ),
	.datad(\RAM|RAM~1752_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1763_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1763 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y33_N15
dffeas \RAM|RAM~546 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1763_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~546 .is_wysiwyg = "true";
defparam \RAM|RAM~546 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N16
cycloneive_lcell_comb \RAM|RAM~1048 (
// Equation(s):
// \RAM|RAM~1048_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout ) # (\RAM|RAM~546_q )))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~544_q  & (!\top|ALU|Mux31~1_combout )))

	.dataa(\RAM|RAM~544_q ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~546_q ),
	.cin(gnd),
	.combout(\RAM|RAM~1048_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1048 .lut_mask = 16'hCEC2;
defparam \RAM|RAM~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N26
cycloneive_lcell_comb \RAM|RAM~1049 (
// Equation(s):
// \RAM|RAM~1049_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1048_combout  & (\RAM|RAM~547_q )) # (!\RAM|RAM~1048_combout  & ((\RAM|RAM~545_q ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1048_combout ))))

	.dataa(\RAM|RAM~547_q ),
	.datab(\RAM|RAM~545_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1048_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1049_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1049 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N28
cycloneive_lcell_comb \RAM|RAM~1761 (
// Equation(s):
// \RAM|RAM~1761_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1111_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1111_combout  & ((\RAM|RAM~611_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~611_q ))))

	.dataa(\RAM|RAM~1756_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~611_q ),
	.datad(\rtl~1111_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1761_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1761 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y33_N29
dffeas \RAM|RAM~611 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1761_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~611 .is_wysiwyg = "true";
defparam \RAM|RAM~611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y33_N16
cycloneive_lcell_comb \RAM|RAM~1758 (
// Equation(s):
// \RAM|RAM~1758_combout  = (\RAM|RAM~1752_combout  & ((\rtl~1111_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1111_combout  & ((\RAM|RAM~610_q ))))) # (!\RAM|RAM~1752_combout  & (((\RAM|RAM~610_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1752_combout ),
	.datac(\RAM|RAM~610_q ),
	.datad(\rtl~1111_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1758_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1758 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y33_N17
dffeas \RAM|RAM~610 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1758_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~610 .is_wysiwyg = "true";
defparam \RAM|RAM~610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y29_N0
cycloneive_lcell_comb \RAM|RAM~1760 (
// Equation(s):
// \RAM|RAM~1760_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1062_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1062_combout  & ((\RAM|RAM~608_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~608_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~608_q ),
	.datad(\rtl~1062_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1760_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1760 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y29_N1
dffeas \RAM|RAM~608 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1760_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~608 .is_wysiwyg = "true";
defparam \RAM|RAM~608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N16
cycloneive_lcell_comb \RAM|RAM~1759 (
// Equation(s):
// \RAM|RAM~1759_combout  = (\rtl~1111_combout  & ((\RAM|RAM~1750_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1750_combout  & ((\RAM|RAM~609_q ))))) # (!\rtl~1111_combout  & (((\RAM|RAM~609_q ))))

	.dataa(\rtl~1111_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~609_q ),
	.datad(\RAM|RAM~1750_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1759_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1759 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y30_N17
dffeas \RAM|RAM~609 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1759_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~609 .is_wysiwyg = "true";
defparam \RAM|RAM~609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N0
cycloneive_lcell_comb \RAM|RAM~1046 (
// Equation(s):
// \RAM|RAM~1046_combout  = (\top|ALU|Mux31~1_combout  & (((\RAM|RAM~609_q ) # (\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~608_q  & ((!\top|ALU|Mux30~1_combout ))))

	.dataa(\RAM|RAM~608_q ),
	.datab(\RAM|RAM~609_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1046_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1046 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N2
cycloneive_lcell_comb \RAM|RAM~1047 (
// Equation(s):
// \RAM|RAM~1047_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1046_combout  & (\RAM|RAM~611_q )) # (!\RAM|RAM~1046_combout  & ((\RAM|RAM~610_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1046_combout ))))

	.dataa(\RAM|RAM~611_q ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\RAM|RAM~610_q ),
	.datad(\RAM|RAM~1046_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1047_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1047 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N24
cycloneive_lcell_comb \RAM|RAM~1050 (
// Equation(s):
// \RAM|RAM~1050_combout  = (\top|ALU|Mux24~4_combout  & (\top|ALU|Mux25~4_combout )) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1047_combout ))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~1049_combout ))))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~1049_combout ),
	.datad(\RAM|RAM~1047_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1050_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1050 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N18
cycloneive_lcell_comb \RAM|RAM~1053 (
// Equation(s):
// \RAM|RAM~1053_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1050_combout  & ((\RAM|RAM~1052_combout ))) # (!\RAM|RAM~1050_combout  & (\RAM|RAM~1045_combout )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1050_combout ))))

	.dataa(\RAM|RAM~1045_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1052_combout ),
	.datad(\RAM|RAM~1050_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1053_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1053 .lut_mask = 16'hF388;
defparam \RAM|RAM~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N4
cycloneive_lcell_comb \RAM|RAM~1054 (
// Equation(s):
// \RAM|RAM~1054_combout  = (\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout ) # ((\RAM|RAM~1043_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (!\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1053_combout ))))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\top|MUXRam|out[3]~1_combout ),
	.datac(\RAM|RAM~1043_combout ),
	.datad(\RAM|RAM~1053_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1054_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1054 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N22
cycloneive_lcell_comb \RAM|RAM~1729 (
// Equation(s):
// \RAM|RAM~1729_combout  = (\RAM|RAM~1713_combout  & ((\rtl~1114_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1114_combout  & ((\RAM|RAM~747_q ))))) # (!\RAM|RAM~1713_combout  & (((\RAM|RAM~747_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1713_combout ),
	.datac(\RAM|RAM~747_q ),
	.datad(\rtl~1114_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1729_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1729 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y33_N23
dffeas \RAM|RAM~747 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1729_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~747 .is_wysiwyg = "true";
defparam \RAM|RAM~747 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N18
cycloneive_lcell_comb \RAM|RAM~1726 (
// Equation(s):
// \RAM|RAM~1726_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1114_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1114_combout  & ((\RAM|RAM~745_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~745_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\RAM|RAM~745_q ),
	.datad(\rtl~1114_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1726_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1726 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y33_N19
dffeas \RAM|RAM~745 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1726_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~745 .is_wysiwyg = "true";
defparam \RAM|RAM~745 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N12
cycloneive_lcell_comb \RAM|RAM~1727 (
// Equation(s):
// \RAM|RAM~1727_combout  = (\RAM|RAM~1709_combout  & ((\rtl~1114_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1114_combout  & ((\RAM|RAM~746_q ))))) # (!\RAM|RAM~1709_combout  & (((\RAM|RAM~746_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1709_combout ),
	.datac(\RAM|RAM~746_q ),
	.datad(\rtl~1114_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1727_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1727 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y33_N13
dffeas \RAM|RAM~746 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1727_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~746 .is_wysiwyg = "true";
defparam \RAM|RAM~746 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N2
cycloneive_lcell_comb \RAM|RAM~1728 (
// Equation(s):
// \RAM|RAM~1728_combout  = (\RAM|RAM~1711_combout  & ((\rtl~1114_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1114_combout  & ((\RAM|RAM~744_q ))))) # (!\RAM|RAM~1711_combout  & (((\RAM|RAM~744_q ))))

	.dataa(\RAM|RAM~1711_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~744_q ),
	.datad(\rtl~1114_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1728_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1728 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y33_N3
dffeas \RAM|RAM~744 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1728_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~744 .is_wysiwyg = "true";
defparam \RAM|RAM~744 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N24
cycloneive_lcell_comb \RAM|RAM~1031 (
// Equation(s):
// \RAM|RAM~1031_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~746_q ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~744_q  & !\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~746_q ),
	.datab(\RAM|RAM~744_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1031_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1031 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N28
cycloneive_lcell_comb \RAM|RAM~1032 (
// Equation(s):
// \RAM|RAM~1032_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1031_combout  & (\RAM|RAM~747_q )) # (!\RAM|RAM~1031_combout  & ((\RAM|RAM~745_q ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1031_combout ))))

	.dataa(\RAM|RAM~747_q ),
	.datab(\RAM|RAM~745_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1031_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1032_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1032 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N0
cycloneive_lcell_comb \RAM|RAM~1708 (
// Equation(s):
// \RAM|RAM~1708_combout  = (\rtl~1111_combout  & ((\RAM|RAM~1706_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1706_combout  & (\RAM|RAM~617_q )))) # (!\rtl~1111_combout  & (((\RAM|RAM~617_q ))))

	.dataa(\rtl~1111_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\RAM|RAM~617_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1708_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1708 .lut_mask = 16'hF870;
defparam \RAM|RAM~1708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y33_N1
dffeas \RAM|RAM~617 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1708_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~617 .is_wysiwyg = "true";
defparam \RAM|RAM~617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N16
cycloneive_lcell_comb \RAM|RAM~1714 (
// Equation(s):
// \RAM|RAM~1714_combout  = (\rtl~1111_combout  & ((\RAM|RAM~1713_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1713_combout  & (\RAM|RAM~619_q )))) # (!\rtl~1111_combout  & (((\RAM|RAM~619_q ))))

	.dataa(\rtl~1111_combout ),
	.datab(\RAM|RAM~1713_combout ),
	.datac(\RAM|RAM~619_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1714_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1714 .lut_mask = 16'hF870;
defparam \RAM|RAM~1714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y33_N17
dffeas \RAM|RAM~619 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1714_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~619 .is_wysiwyg = "true";
defparam \RAM|RAM~619 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N10
cycloneive_lcell_comb \RAM|RAM~1710 (
// Equation(s):
// \RAM|RAM~1710_combout  = (\rtl~1111_combout  & ((\RAM|RAM~1709_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1709_combout  & (\RAM|RAM~618_q )))) # (!\rtl~1111_combout  & (((\RAM|RAM~618_q ))))

	.dataa(\rtl~1111_combout ),
	.datab(\RAM|RAM~1709_combout ),
	.datac(\RAM|RAM~618_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1710_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1710 .lut_mask = 16'hF870;
defparam \RAM|RAM~1710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y33_N11
dffeas \RAM|RAM~618 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1710_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~618 .is_wysiwyg = "true";
defparam \RAM|RAM~618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N8
cycloneive_lcell_comb \RAM|RAM~1712 (
// Equation(s):
// \RAM|RAM~1712_combout  = (\rtl~1111_combout  & ((\RAM|RAM~1711_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1711_combout  & ((\RAM|RAM~616_q ))))) # (!\rtl~1111_combout  & (((\RAM|RAM~616_q ))))

	.dataa(\rtl~1111_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~616_q ),
	.datad(\RAM|RAM~1711_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1712_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1712 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y33_N9
dffeas \RAM|RAM~616 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1712_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~616 .is_wysiwyg = "true";
defparam \RAM|RAM~616 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N14
cycloneive_lcell_comb \RAM|RAM~1024 (
// Equation(s):
// \RAM|RAM~1024_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~618_q ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~616_q  & !\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~618_q ),
	.datab(\RAM|RAM~616_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1024_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1024 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N24
cycloneive_lcell_comb \RAM|RAM~1025 (
// Equation(s):
// \RAM|RAM~1025_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1024_combout  & ((\RAM|RAM~619_q ))) # (!\RAM|RAM~1024_combout  & (\RAM|RAM~617_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1024_combout ))))

	.dataa(\RAM|RAM~617_q ),
	.datab(\RAM|RAM~619_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1024_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1025_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1025 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N12
cycloneive_lcell_comb \RAM|RAM~1716 (
// Equation(s):
// \RAM|RAM~1716_combout  = (\RAM|RAM~1709_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~682_q ))))) # (!\RAM|RAM~1709_combout  & (((\RAM|RAM~682_q ))))

	.dataa(\RAM|RAM~1709_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~682_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1716_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1716 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y36_N13
dffeas \RAM|RAM~682 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1716_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~682 .is_wysiwyg = "true";
defparam \RAM|RAM~682 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N0
cycloneive_lcell_comb \RAM|RAM~1719 (
// Equation(s):
// \RAM|RAM~1719_combout  = (\RAM|RAM~1713_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~683_q ))))) # (!\RAM|RAM~1713_combout  & (((\RAM|RAM~683_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1713_combout ),
	.datac(\RAM|RAM~683_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1719_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1719 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y36_N1
dffeas \RAM|RAM~683 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1719_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~683 .is_wysiwyg = "true";
defparam \RAM|RAM~683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N10
cycloneive_lcell_comb \RAM|RAM~1717 (
// Equation(s):
// \RAM|RAM~1717_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~681_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~681_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\RAM|RAM~681_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1717_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1717 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y36_N11
dffeas \RAM|RAM~681 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1717_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~681 .is_wysiwyg = "true";
defparam \RAM|RAM~681 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N20
cycloneive_lcell_comb \RAM|RAM~1718 (
// Equation(s):
// \RAM|RAM~1718_combout  = (\RAM|RAM~1711_combout  & ((\rtl~1112_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1112_combout  & ((\RAM|RAM~680_q ))))) # (!\RAM|RAM~1711_combout  & (((\RAM|RAM~680_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1711_combout ),
	.datac(\RAM|RAM~680_q ),
	.datad(\rtl~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1718_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1718 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y36_N21
dffeas \RAM|RAM~680 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1718_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~680 .is_wysiwyg = "true";
defparam \RAM|RAM~680 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N2
cycloneive_lcell_comb \RAM|RAM~1026 (
// Equation(s):
// \RAM|RAM~1026_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~681_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~680_q )))))

	.dataa(\RAM|RAM~681_q ),
	.datab(\RAM|RAM~680_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1026_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1026 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N6
cycloneive_lcell_comb \RAM|RAM~1027 (
// Equation(s):
// \RAM|RAM~1027_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1026_combout  & ((\RAM|RAM~683_q ))) # (!\RAM|RAM~1026_combout  & (\RAM|RAM~682_q )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1026_combout ))))

	.dataa(\RAM|RAM~682_q ),
	.datab(\RAM|RAM~683_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1026_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1027_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1027 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N12
cycloneive_lcell_comb \RAM|RAM~1721 (
// Equation(s):
// \RAM|RAM~1721_combout  = (\RAM|RAM~1709_combout  & ((\rtl~1113_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1113_combout  & ((\RAM|RAM~554_q ))))) # (!\RAM|RAM~1709_combout  & (((\RAM|RAM~554_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1709_combout ),
	.datac(\RAM|RAM~554_q ),
	.datad(\rtl~1113_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1721_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1721 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N13
dffeas \RAM|RAM~554 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1721_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~554 .is_wysiwyg = "true";
defparam \RAM|RAM~554 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N16
cycloneive_lcell_comb \RAM|RAM~1724 (
// Equation(s):
// \RAM|RAM~1724_combout  = (\RAM|RAM~1713_combout  & ((\rtl~1113_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1113_combout  & ((\RAM|RAM~555_q ))))) # (!\RAM|RAM~1713_combout  & (((\RAM|RAM~555_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1713_combout ),
	.datac(\RAM|RAM~555_q ),
	.datad(\rtl~1113_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1724_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1724 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N17
dffeas \RAM|RAM~555 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1724_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~555 .is_wysiwyg = "true";
defparam \RAM|RAM~555 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N10
cycloneive_lcell_comb \RAM|RAM~1722 (
// Equation(s):
// \RAM|RAM~1722_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1113_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1113_combout  & ((\RAM|RAM~553_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~553_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\RAM|RAM~553_q ),
	.datad(\rtl~1113_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1722_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1722 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N11
dffeas \RAM|RAM~553 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1722_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~553 .is_wysiwyg = "true";
defparam \RAM|RAM~553 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N0
cycloneive_lcell_comb \RAM|RAM~1723 (
// Equation(s):
// \RAM|RAM~1723_combout  = (\RAM|RAM~1711_combout  & ((\rtl~1113_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1113_combout  & ((\RAM|RAM~552_q ))))) # (!\RAM|RAM~1711_combout  & (((\RAM|RAM~552_q ))))

	.dataa(\RAM|RAM~1711_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~552_q ),
	.datad(\rtl~1113_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1723_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1723 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N1
dffeas \RAM|RAM~552 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1723_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~552 .is_wysiwyg = "true";
defparam \RAM|RAM~552 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N2
cycloneive_lcell_comb \RAM|RAM~1028 (
// Equation(s):
// \RAM|RAM~1028_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~553_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~552_q )))))

	.dataa(\RAM|RAM~553_q ),
	.datab(\RAM|RAM~552_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1028_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1028 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N14
cycloneive_lcell_comb \RAM|RAM~1029 (
// Equation(s):
// \RAM|RAM~1029_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1028_combout  & ((\RAM|RAM~555_q ))) # (!\RAM|RAM~1028_combout  & (\RAM|RAM~554_q )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1028_combout ))))

	.dataa(\RAM|RAM~554_q ),
	.datab(\RAM|RAM~555_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1028_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1029_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1029 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N28
cycloneive_lcell_comb \RAM|RAM~1030 (
// Equation(s):
// \RAM|RAM~1030_combout  = (\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout ) # ((\RAM|RAM~1027_combout )))) # (!\top|ALU|Mux24~4_combout  & (!\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1029_combout ))))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~1027_combout ),
	.datad(\RAM|RAM~1029_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1030_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1030 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N6
cycloneive_lcell_comb \RAM|RAM~1033 (
// Equation(s):
// \RAM|RAM~1033_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1030_combout  & (\RAM|RAM~1032_combout )) # (!\RAM|RAM~1030_combout  & ((\RAM|RAM~1025_combout ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1030_combout ))))

	.dataa(\RAM|RAM~1032_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~1025_combout ),
	.datad(\RAM|RAM~1030_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1033_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1033 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y33_N22
cycloneive_lcell_comb \RAM|RAM~1065 (
// Equation(s):
// \RAM|RAM~1065_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1054_combout  & (\RAM|RAM~1064_combout )) # (!\RAM|RAM~1054_combout  & ((\RAM|RAM~1033_combout ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1054_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\RAM|RAM~1064_combout ),
	.datac(\RAM|RAM~1054_combout ),
	.datad(\RAM|RAM~1033_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1065_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1065 .lut_mask = 16'hDAD0;
defparam \RAM|RAM~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N10
cycloneive_lcell_comb \RAM|RAM~1863 (
// Equation(s):
// \RAM|RAM~1863_combout  = (!\top|ALU|Mux26~4_combout  & (!\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout  & !\top|ALU|Mux27~9_combout )))

	.dataa(\top|ALU|Mux26~4_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1863_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1863 .lut_mask = 16'h0010;
defparam \RAM|RAM~1863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N2
cycloneive_lcell_comb \rtl~1120 (
// Equation(s):
// \rtl~1120_combout  = (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux22~3_combout  & (!\top|ALU|Mux23~3_combout  & \RAM|RAM~1863_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1863_combout ),
	.cin(gnd),
	.combout(\rtl~1120_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1120 .lut_mask = 16'h0800;
defparam \rtl~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N8
cycloneive_lcell_comb \RAM|RAM~1913 (
// Equation(s):
// \RAM|RAM~1913_combout  = (\rtl~1120_combout  & ((\RAM|RAM~1785_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1785_combout  & ((\RAM|RAM~655_q ))))) # (!\rtl~1120_combout  & (((\RAM|RAM~655_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1120_combout ),
	.datac(\RAM|RAM~655_q ),
	.datad(\RAM|RAM~1785_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1913_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1913 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y37_N9
dffeas \RAM|RAM~655 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1913_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~655 .is_wysiwyg = "true";
defparam \RAM|RAM~655 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N28
cycloneive_lcell_comb \RAM|RAM~1910 (
// Equation(s):
// \RAM|RAM~1910_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1120_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1120_combout  & (\RAM|RAM~654_q )))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~654_q ))))

	.dataa(\RAM|RAM~1770_combout ),
	.datab(\rtl~1120_combout ),
	.datac(\RAM|RAM~654_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1910_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1910 .lut_mask = 16'hF870;
defparam \RAM|RAM~1910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y37_N29
dffeas \RAM|RAM~654 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1910_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~654 .is_wysiwyg = "true";
defparam \RAM|RAM~654 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N18
cycloneive_lcell_comb \RAM|RAM~1911 (
// Equation(s):
// \RAM|RAM~1911_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1120_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1120_combout  & ((\RAM|RAM~653_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~653_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1775_combout ),
	.datac(\RAM|RAM~653_q ),
	.datad(\rtl~1120_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1911_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1911 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y37_N19
dffeas \RAM|RAM~653 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1911_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~653 .is_wysiwyg = "true";
defparam \RAM|RAM~653 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N24
cycloneive_lcell_comb \RAM|RAM~1912 (
// Equation(s):
// \RAM|RAM~1912_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1120_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1120_combout  & ((\RAM|RAM~652_q ))))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~652_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1780_combout ),
	.datac(\RAM|RAM~652_q ),
	.datad(\rtl~1120_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1912_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1912 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y37_N25
dffeas \RAM|RAM~652 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1912_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~652 .is_wysiwyg = "true";
defparam \RAM|RAM~652 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N2
cycloneive_lcell_comb \RAM|RAM~1139 (
// Equation(s):
// \RAM|RAM~1139_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~653_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~652_q )))))

	.dataa(\RAM|RAM~653_q ),
	.datab(\RAM|RAM~652_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1139_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1139 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N14
cycloneive_lcell_comb \RAM|RAM~1140 (
// Equation(s):
// \RAM|RAM~1140_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1139_combout  & (\RAM|RAM~655_q )) # (!\RAM|RAM~1139_combout  & ((\RAM|RAM~654_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1139_combout ))))

	.dataa(\RAM|RAM~655_q ),
	.datab(\RAM|RAM~654_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1139_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1140_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1140 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N26
cycloneive_lcell_comb \RAM|RAM~1873 (
// Equation(s):
// \RAM|RAM~1873_combout  = (!\top|ALU|Mux27~9_combout  & (!\top|ALU|Mux26~4_combout  & (\top|ALU|Mux25~4_combout  & \top|ALU|Mux24~4_combout )))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1873_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1873 .lut_mask = 16'h1000;
defparam \RAM|RAM~1873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N2
cycloneive_lcell_comb \rtl~1122 (
// Equation(s):
// \rtl~1122_combout  = (!\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\RAM|RAM~1873_combout  & \top|ALU|Mux22~3_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\RAM|RAM~1873_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1122_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1122 .lut_mask = 16'h4000;
defparam \rtl~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N0
cycloneive_lcell_comb \RAM|RAM~1922 (
// Equation(s):
// \RAM|RAM~1922_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~717_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~717_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1775_combout ),
	.datac(\RAM|RAM~717_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1922_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1922 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N1
dffeas \RAM|RAM~717 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1922_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~717 .is_wysiwyg = "true";
defparam \RAM|RAM~717 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N20
cycloneive_lcell_comb \RAM|RAM~1925 (
// Equation(s):
// \RAM|RAM~1925_combout  = (\RAM|RAM~1785_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~719_q ))))) # (!\RAM|RAM~1785_combout  & (((\RAM|RAM~719_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1785_combout ),
	.datac(\RAM|RAM~719_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1925_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1925 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N21
dffeas \RAM|RAM~719 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1925_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~719 .is_wysiwyg = "true";
defparam \RAM|RAM~719 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N26
cycloneive_lcell_comb \RAM|RAM~1923 (
// Equation(s):
// \RAM|RAM~1923_combout  = (\rtl~1122_combout  & ((\RAM|RAM~1770_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1770_combout  & ((\RAM|RAM~718_q ))))) # (!\rtl~1122_combout  & (((\RAM|RAM~718_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1122_combout ),
	.datac(\RAM|RAM~718_q ),
	.datad(\RAM|RAM~1770_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1923_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1923 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N27
dffeas \RAM|RAM~718 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1923_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~718 .is_wysiwyg = "true";
defparam \RAM|RAM~718 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N8
cycloneive_lcell_comb \RAM|RAM~1924 (
// Equation(s):
// \RAM|RAM~1924_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~716_q ))))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~716_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1780_combout ),
	.datac(\RAM|RAM~716_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1924_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1924 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N9
dffeas \RAM|RAM~716 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1924_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~716 .is_wysiwyg = "true";
defparam \RAM|RAM~716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N14
cycloneive_lcell_comb \RAM|RAM~1146 (
// Equation(s):
// \RAM|RAM~1146_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~718_q ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~716_q  & !\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~718_q ),
	.datab(\RAM|RAM~716_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1146_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1146 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N10
cycloneive_lcell_comb \RAM|RAM~1147 (
// Equation(s):
// \RAM|RAM~1147_combout  = (\RAM|RAM~1146_combout  & (((\RAM|RAM~719_q ) # (!\top|ALU|Mux31~1_combout )))) # (!\RAM|RAM~1146_combout  & (\RAM|RAM~717_q  & ((\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~717_q ),
	.datab(\RAM|RAM~719_q ),
	.datac(\RAM|RAM~1146_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1147_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1147 .lut_mask = 16'hCAF0;
defparam \RAM|RAM~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y29_N4
cycloneive_lcell_comb \RAM|RAM~1858 (
// Equation(s):
// \RAM|RAM~1858_combout  = (\top|ALU|Mux25~4_combout  & (!\top|ALU|Mux24~4_combout  & (!\top|ALU|Mux27~9_combout  & !\top|ALU|Mux26~4_combout )))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1858_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1858 .lut_mask = 16'h0002;
defparam \RAM|RAM~1858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N28
cycloneive_lcell_comb \rtl~1119 (
// Equation(s):
// \rtl~1119_combout  = (!\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\RAM|RAM~1858_combout  & \top|ALU|Mux22~3_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\RAM|RAM~1858_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1119_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1119 .lut_mask = 16'h4000;
defparam \rtl~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N12
cycloneive_lcell_comb \RAM|RAM~1917 (
// Equation(s):
// \RAM|RAM~1917_combout  = (\RAM|RAM~1785_combout  & ((\rtl~1119_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1119_combout  & ((\RAM|RAM~591_q ))))) # (!\RAM|RAM~1785_combout  & (((\RAM|RAM~591_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1785_combout ),
	.datac(\RAM|RAM~591_q ),
	.datad(\rtl~1119_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1917_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1917 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N13
dffeas \RAM|RAM~591 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1917_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~591 .is_wysiwyg = "true";
defparam \RAM|RAM~591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N4
cycloneive_lcell_comb \RAM|RAM~1914 (
// Equation(s):
// \RAM|RAM~1914_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1119_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1119_combout  & ((\RAM|RAM~589_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~589_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1775_combout ),
	.datac(\RAM|RAM~589_q ),
	.datad(\rtl~1119_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1914_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1914 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N5
dffeas \RAM|RAM~589 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1914_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~589 .is_wysiwyg = "true";
defparam \RAM|RAM~589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N6
cycloneive_lcell_comb \RAM|RAM~1915 (
// Equation(s):
// \RAM|RAM~1915_combout  = (\rtl~1119_combout  & ((\RAM|RAM~1770_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1770_combout  & ((\RAM|RAM~590_q ))))) # (!\rtl~1119_combout  & (((\RAM|RAM~590_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1119_combout ),
	.datac(\RAM|RAM~590_q ),
	.datad(\RAM|RAM~1770_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1915_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1915 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N7
dffeas \RAM|RAM~590 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1915_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~590 .is_wysiwyg = "true";
defparam \RAM|RAM~590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N24
cycloneive_lcell_comb \RAM|RAM~1916 (
// Equation(s):
// \RAM|RAM~1916_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1119_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1119_combout  & ((\RAM|RAM~588_q ))))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~588_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1780_combout ),
	.datac(\RAM|RAM~588_q ),
	.datad(\rtl~1119_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1916_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1916 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N25
dffeas \RAM|RAM~588 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1916_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~588 .is_wysiwyg = "true";
defparam \RAM|RAM~588 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N18
cycloneive_lcell_comb \RAM|RAM~1141 (
// Equation(s):
// \RAM|RAM~1141_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~590_q ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~588_q  & !\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~590_q ),
	.datab(\RAM|RAM~588_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1141_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1141 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N30
cycloneive_lcell_comb \RAM|RAM~1142 (
// Equation(s):
// \RAM|RAM~1142_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1141_combout  & (\RAM|RAM~591_q )) # (!\RAM|RAM~1141_combout  & ((\RAM|RAM~589_q ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1141_combout ))))

	.dataa(\RAM|RAM~591_q ),
	.datab(\RAM|RAM~589_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1141_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1142_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1142 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N4
cycloneive_lcell_comb \RAM|RAM~1868 (
// Equation(s):
// \RAM|RAM~1868_combout  = (!\top|ALU|Mux24~4_combout  & (!\top|ALU|Mux27~9_combout  & (!\top|ALU|Mux25~4_combout  & !\top|ALU|Mux26~4_combout )))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1868_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1868 .lut_mask = 16'h0001;
defparam \RAM|RAM~1868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N14
cycloneive_lcell_comb \rtl~1121 (
// Equation(s):
// \rtl~1121_combout  = (!\top|ALU|Mux23~3_combout  & (\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & \RAM|RAM~1868_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\top|conrtol|Decoder0~1_combout ),
	.datad(\RAM|RAM~1868_combout ),
	.cin(gnd),
	.combout(\rtl~1121_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1121 .lut_mask = 16'h4000;
defparam \rtl~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N12
cycloneive_lcell_comb \RAM|RAM~1921 (
// Equation(s):
// \RAM|RAM~1921_combout  = (\RAM|RAM~1785_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~527_q ))))) # (!\RAM|RAM~1785_combout  & (((\RAM|RAM~527_q ))))

	.dataa(\RAM|RAM~1785_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~527_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1921_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1921 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y37_N13
dffeas \RAM|RAM~527 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1921_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~527 .is_wysiwyg = "true";
defparam \RAM|RAM~527 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N16
cycloneive_lcell_comb \RAM|RAM~1918 (
// Equation(s):
// \RAM|RAM~1918_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~526_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~526_q ))))

	.dataa(\RAM|RAM~1770_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~526_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1918_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1918 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y37_N17
dffeas \RAM|RAM~526 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1918_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~526 .is_wysiwyg = "true";
defparam \RAM|RAM~526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N22
cycloneive_lcell_comb \RAM|RAM~1919 (
// Equation(s):
// \RAM|RAM~1919_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~525_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~525_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1775_combout ),
	.datac(\RAM|RAM~525_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1919_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1919 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y37_N23
dffeas \RAM|RAM~525 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1919_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~525 .is_wysiwyg = "true";
defparam \RAM|RAM~525 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N20
cycloneive_lcell_comb \RAM|RAM~1920 (
// Equation(s):
// \RAM|RAM~1920_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~524_q ))))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~524_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1780_combout ),
	.datac(\RAM|RAM~524_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1920_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1920 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y37_N21
dffeas \RAM|RAM~524 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1920_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~524 .is_wysiwyg = "true";
defparam \RAM|RAM~524 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N6
cycloneive_lcell_comb \RAM|RAM~1143 (
// Equation(s):
// \RAM|RAM~1143_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~525_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~524_q )))))

	.dataa(\RAM|RAM~525_q ),
	.datab(\RAM|RAM~524_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1143_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1143 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N30
cycloneive_lcell_comb \RAM|RAM~1144 (
// Equation(s):
// \RAM|RAM~1144_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1143_combout  & (\RAM|RAM~527_q )) # (!\RAM|RAM~1143_combout  & ((\RAM|RAM~526_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1143_combout ))))

	.dataa(\RAM|RAM~527_q ),
	.datab(\RAM|RAM~526_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1143_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1144_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1144 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N18
cycloneive_lcell_comb \RAM|RAM~1145 (
// Equation(s):
// \RAM|RAM~1145_combout  = (\top|ALU|Mux24~4_combout  & (\top|ALU|Mux25~4_combout )) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & (\RAM|RAM~1142_combout )) # (!\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1144_combout )))))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~1142_combout ),
	.datad(\RAM|RAM~1144_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1145_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1145 .lut_mask = 16'hD9C8;
defparam \RAM|RAM~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N4
cycloneive_lcell_comb \RAM|RAM~1148 (
// Equation(s):
// \RAM|RAM~1148_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1145_combout  & ((\RAM|RAM~1147_combout ))) # (!\RAM|RAM~1145_combout  & (\RAM|RAM~1140_combout )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1145_combout ))))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\RAM|RAM~1140_combout ),
	.datac(\RAM|RAM~1147_combout ),
	.datad(\RAM|RAM~1145_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1148_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1148 .lut_mask = 16'hF588;
defparam \RAM|RAM~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N28
cycloneive_lcell_comb \RAM|RAM~1859 (
// Equation(s):
// \RAM|RAM~1859_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1119_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1119_combout  & ((\RAM|RAM~585_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~585_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\RAM|RAM~585_q ),
	.datad(\rtl~1119_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1859_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1859 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y36_N29
dffeas \RAM|RAM~585 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1859_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~585 .is_wysiwyg = "true";
defparam \RAM|RAM~585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N8
cycloneive_lcell_comb \RAM|RAM~1862 (
// Equation(s):
// \RAM|RAM~1862_combout  = (\RAM|RAM~1713_combout  & ((\rtl~1119_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1119_combout  & ((\RAM|RAM~587_q ))))) # (!\RAM|RAM~1713_combout  & (((\RAM|RAM~587_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1713_combout ),
	.datac(\RAM|RAM~587_q ),
	.datad(\rtl~1119_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1862_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1862 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y36_N9
dffeas \RAM|RAM~587 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1862_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~587 .is_wysiwyg = "true";
defparam \RAM|RAM~587 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N22
cycloneive_lcell_comb \RAM|RAM~1860 (
// Equation(s):
// \RAM|RAM~1860_combout  = (\RAM|RAM~1709_combout  & ((\rtl~1119_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1119_combout  & ((\RAM|RAM~586_q ))))) # (!\RAM|RAM~1709_combout  & (((\RAM|RAM~586_q ))))

	.dataa(\RAM|RAM~1709_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~586_q ),
	.datad(\rtl~1119_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1860_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1860 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y36_N23
dffeas \RAM|RAM~586 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1860_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~586 .is_wysiwyg = "true";
defparam \RAM|RAM~586 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N16
cycloneive_lcell_comb \RAM|RAM~1861 (
// Equation(s):
// \RAM|RAM~1861_combout  = (\RAM|RAM~1711_combout  & ((\rtl~1119_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1119_combout  & ((\RAM|RAM~584_q ))))) # (!\RAM|RAM~1711_combout  & (((\RAM|RAM~584_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1711_combout ),
	.datac(\RAM|RAM~584_q ),
	.datad(\rtl~1119_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1861_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1861 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y36_N17
dffeas \RAM|RAM~584 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1861_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~584 .is_wysiwyg = "true";
defparam \RAM|RAM~584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N30
cycloneive_lcell_comb \RAM|RAM~1108 (
// Equation(s):
// \RAM|RAM~1108_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~586_q ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~584_q  & !\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~586_q ),
	.datab(\RAM|RAM~584_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1108_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1108 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N14
cycloneive_lcell_comb \RAM|RAM~1109 (
// Equation(s):
// \RAM|RAM~1109_combout  = (\RAM|RAM~1108_combout  & (((\RAM|RAM~587_q ) # (!\top|ALU|Mux31~1_combout )))) # (!\RAM|RAM~1108_combout  & (\RAM|RAM~585_q  & ((\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~585_q ),
	.datab(\RAM|RAM~587_q ),
	.datac(\RAM|RAM~1108_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1109_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1109 .lut_mask = 16'hCAF0;
defparam \RAM|RAM~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N22
cycloneive_lcell_comb \RAM|RAM~1874 (
// Equation(s):
// \RAM|RAM~1874_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~713_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~713_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\RAM|RAM~713_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1874_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1874 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N23
dffeas \RAM|RAM~713 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1874_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~713 .is_wysiwyg = "true";
defparam \RAM|RAM~713 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N18
cycloneive_lcell_comb \RAM|RAM~1877 (
// Equation(s):
// \RAM|RAM~1877_combout  = (\RAM|RAM~1713_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~715_q ))))) # (!\RAM|RAM~1713_combout  & (((\RAM|RAM~715_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1713_combout ),
	.datac(\RAM|RAM~715_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1877_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1877 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N19
dffeas \RAM|RAM~715 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1877_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~715 .is_wysiwyg = "true";
defparam \RAM|RAM~715 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N30
cycloneive_lcell_comb \RAM|RAM~1876 (
// Equation(s):
// \RAM|RAM~1876_combout  = (\RAM|RAM~1711_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~712_q ))))) # (!\RAM|RAM~1711_combout  & (((\RAM|RAM~712_q ))))

	.dataa(\RAM|RAM~1711_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~712_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1876_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1876 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N31
dffeas \RAM|RAM~712 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1876_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~712 .is_wysiwyg = "true";
defparam \RAM|RAM~712 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N28
cycloneive_lcell_comb \RAM|RAM~1875 (
// Equation(s):
// \RAM|RAM~1875_combout  = (\RAM|RAM~1709_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~714_q ))))) # (!\RAM|RAM~1709_combout  & (((\RAM|RAM~714_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1709_combout ),
	.datac(\RAM|RAM~714_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1875_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1875 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N29
dffeas \RAM|RAM~714 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1875_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~714 .is_wysiwyg = "true";
defparam \RAM|RAM~714 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N20
cycloneive_lcell_comb \RAM|RAM~1115 (
// Equation(s):
// \RAM|RAM~1115_combout  = (\top|ALU|Mux30~1_combout  & (((\RAM|RAM~714_q ) # (\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~712_q  & ((!\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~712_q ),
	.datab(\RAM|RAM~714_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1115_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1115 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N4
cycloneive_lcell_comb \RAM|RAM~1116 (
// Equation(s):
// \RAM|RAM~1116_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1115_combout  & ((\RAM|RAM~715_q ))) # (!\RAM|RAM~1115_combout  & (\RAM|RAM~713_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1115_combout ))))

	.dataa(\RAM|RAM~713_q ),
	.datab(\RAM|RAM~715_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1116_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1116 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N4
cycloneive_lcell_comb \RAM|RAM~1872 (
// Equation(s):
// \RAM|RAM~1872_combout  = (\RAM|RAM~1713_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~523_q ))))) # (!\RAM|RAM~1713_combout  & (((\RAM|RAM~523_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1713_combout ),
	.datac(\RAM|RAM~523_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1872_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1872 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N5
dffeas \RAM|RAM~523 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1872_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~523 .is_wysiwyg = "true";
defparam \RAM|RAM~523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N2
cycloneive_lcell_comb \RAM|RAM~1869 (
// Equation(s):
// \RAM|RAM~1869_combout  = (\RAM|RAM~1709_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~522_q ))))) # (!\RAM|RAM~1709_combout  & (((\RAM|RAM~522_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1709_combout ),
	.datac(\RAM|RAM~522_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1869_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1869 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N3
dffeas \RAM|RAM~522 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1869_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~522 .is_wysiwyg = "true";
defparam \RAM|RAM~522 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N16
cycloneive_lcell_comb \RAM|RAM~1871 (
// Equation(s):
// \RAM|RAM~1871_combout  = (\RAM|RAM~1711_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~520_q ))))) # (!\RAM|RAM~1711_combout  & (((\RAM|RAM~520_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1711_combout ),
	.datac(\RAM|RAM~520_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1871_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1871 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N17
dffeas \RAM|RAM~520 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1871_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~520 .is_wysiwyg = "true";
defparam \RAM|RAM~520 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N0
cycloneive_lcell_comb \RAM|RAM~1870 (
// Equation(s):
// \RAM|RAM~1870_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~521_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~521_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\RAM|RAM~521_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1870_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1870 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N1
dffeas \RAM|RAM~521 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1870_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~521 .is_wysiwyg = "true";
defparam \RAM|RAM~521 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N6
cycloneive_lcell_comb \RAM|RAM~1112 (
// Equation(s):
// \RAM|RAM~1112_combout  = (\top|ALU|Mux31~1_combout  & (((\RAM|RAM~521_q ) # (\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~520_q  & ((!\top|ALU|Mux30~1_combout ))))

	.dataa(\RAM|RAM~520_q ),
	.datab(\RAM|RAM~521_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1112_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1112 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N30
cycloneive_lcell_comb \RAM|RAM~1113 (
// Equation(s):
// \RAM|RAM~1113_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1112_combout  & (\RAM|RAM~523_q )) # (!\RAM|RAM~1112_combout  & ((\RAM|RAM~522_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1112_combout ))))

	.dataa(\RAM|RAM~523_q ),
	.datab(\RAM|RAM~522_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1112_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1113_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1113 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N24
cycloneive_lcell_comb \RAM|RAM~1867 (
// Equation(s):
// \RAM|RAM~1867_combout  = (\RAM|RAM~1713_combout  & ((\rtl~1120_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1120_combout  & ((\RAM|RAM~651_q ))))) # (!\RAM|RAM~1713_combout  & (((\RAM|RAM~651_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1713_combout ),
	.datac(\RAM|RAM~651_q ),
	.datad(\rtl~1120_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1867_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1867 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N25
dffeas \RAM|RAM~651 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1867_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~651 .is_wysiwyg = "true";
defparam \RAM|RAM~651 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N26
cycloneive_lcell_comb \RAM|RAM~1864 (
// Equation(s):
// \RAM|RAM~1864_combout  = (\RAM|RAM~1709_combout  & ((\rtl~1120_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1120_combout  & ((\RAM|RAM~650_q ))))) # (!\RAM|RAM~1709_combout  & (((\RAM|RAM~650_q ))))

	.dataa(\RAM|RAM~1709_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~650_q ),
	.datad(\rtl~1120_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1864_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1864 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N27
dffeas \RAM|RAM~650 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1864_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~650 .is_wysiwyg = "true";
defparam \RAM|RAM~650 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N22
cycloneive_lcell_comb \RAM|RAM~1865 (
// Equation(s):
// \RAM|RAM~1865_combout  = (\rtl~1120_combout  & ((\RAM|RAM~1706_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1706_combout  & ((\RAM|RAM~649_q ))))) # (!\rtl~1120_combout  & (((\RAM|RAM~649_q ))))

	.dataa(\rtl~1120_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~649_q ),
	.datad(\RAM|RAM~1706_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1865_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1865 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N23
dffeas \RAM|RAM~649 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1865_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~649 .is_wysiwyg = "true";
defparam \RAM|RAM~649 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N16
cycloneive_lcell_comb \RAM|RAM~1866 (
// Equation(s):
// \RAM|RAM~1866_combout  = (\rtl~1120_combout  & ((\RAM|RAM~1711_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1711_combout  & (\RAM|RAM~648_q )))) # (!\rtl~1120_combout  & (((\RAM|RAM~648_q ))))

	.dataa(\rtl~1120_combout ),
	.datab(\RAM|RAM~1711_combout ),
	.datac(\RAM|RAM~648_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1866_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1866 .lut_mask = 16'hF870;
defparam \RAM|RAM~1866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N17
dffeas \RAM|RAM~648 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1866_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~648 .is_wysiwyg = "true";
defparam \RAM|RAM~648 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N10
cycloneive_lcell_comb \RAM|RAM~1110 (
// Equation(s):
// \RAM|RAM~1110_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~649_q ) # ((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~648_q  & !\top|ALU|Mux30~1_combout ))))

	.dataa(\RAM|RAM~649_q ),
	.datab(\RAM|RAM~648_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1110_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1110 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N28
cycloneive_lcell_comb \RAM|RAM~1111 (
// Equation(s):
// \RAM|RAM~1111_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1110_combout  & (\RAM|RAM~651_q )) # (!\RAM|RAM~1110_combout  & ((\RAM|RAM~650_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1110_combout ))))

	.dataa(\RAM|RAM~651_q ),
	.datab(\RAM|RAM~650_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1110_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1111_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1111 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N0
cycloneive_lcell_comb \RAM|RAM~1114 (
// Equation(s):
// \RAM|RAM~1114_combout  = (\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout ) # ((\RAM|RAM~1111_combout )))) # (!\top|ALU|Mux24~4_combout  & (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~1113_combout )))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~1113_combout ),
	.datad(\RAM|RAM~1111_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1114_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1114 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N14
cycloneive_lcell_comb \RAM|RAM~1117 (
// Equation(s):
// \RAM|RAM~1117_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1114_combout  & ((\RAM|RAM~1116_combout ))) # (!\RAM|RAM~1114_combout  & (\RAM|RAM~1109_combout )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1114_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\RAM|RAM~1109_combout ),
	.datac(\RAM|RAM~1116_combout ),
	.datad(\RAM|RAM~1114_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1117_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1117 .lut_mask = 16'hF588;
defparam \RAM|RAM~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N20
cycloneive_lcell_comb \RAM|RAM~1905 (
// Equation(s):
// \RAM|RAM~1905_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~515_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~515_q ))))

	.dataa(\RAM|RAM~1756_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~515_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1905_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1905 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y34_N21
dffeas \RAM|RAM~515 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1905_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~515 .is_wysiwyg = "true";
defparam \RAM|RAM~515 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N0
cycloneive_lcell_comb \RAM|RAM~1902 (
// Equation(s):
// \RAM|RAM~1902_combout  = (\RAM|RAM~1752_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~514_q ))))) # (!\RAM|RAM~1752_combout  & (((\RAM|RAM~514_q ))))

	.dataa(\RAM|RAM~1752_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~514_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1902_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1902 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y34_N1
dffeas \RAM|RAM~514 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1902_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~514 .is_wysiwyg = "true";
defparam \RAM|RAM~514 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N2
cycloneive_lcell_comb \RAM|RAM~1903 (
// Equation(s):
// \RAM|RAM~1903_combout  = (\RAM|RAM~1750_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~513_q ))))) # (!\RAM|RAM~1750_combout  & (((\RAM|RAM~513_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1750_combout ),
	.datac(\RAM|RAM~513_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1903_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1903 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N3
dffeas \RAM|RAM~513 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1903_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~513 .is_wysiwyg = "true";
defparam \RAM|RAM~513 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N28
cycloneive_lcell_comb \RAM|RAM~1904 (
// Equation(s):
// \RAM|RAM~1904_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1062_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1062_combout  & ((\RAM|RAM~512_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~512_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~512_q ),
	.datad(\rtl~1062_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1904_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1904 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y30_N29
dffeas \RAM|RAM~512 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1904_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~512 .is_wysiwyg = "true";
defparam \RAM|RAM~512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N20
cycloneive_lcell_comb \RAM|RAM~1132 (
// Equation(s):
// \RAM|RAM~1132_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~513_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~512_q )))))

	.dataa(\RAM|RAM~513_q ),
	.datab(\RAM|RAM~512_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1132_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1132 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N22
cycloneive_lcell_comb \RAM|RAM~1133 (
// Equation(s):
// \RAM|RAM~1133_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1132_combout  & (\RAM|RAM~515_q )) # (!\RAM|RAM~1132_combout  & ((\RAM|RAM~514_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1132_combout ))))

	.dataa(\RAM|RAM~515_q ),
	.datab(\RAM|RAM~514_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1132_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1133_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1133 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N30
cycloneive_lcell_comb \RAM|RAM~1901 (
// Equation(s):
// \RAM|RAM~1901_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1120_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1120_combout  & ((\RAM|RAM~643_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~643_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1756_combout ),
	.datac(\RAM|RAM~643_q ),
	.datad(\rtl~1120_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1901_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1901 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y34_N31
dffeas \RAM|RAM~643 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1901_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~643 .is_wysiwyg = "true";
defparam \RAM|RAM~643 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N26
cycloneive_lcell_comb \RAM|RAM~1898 (
// Equation(s):
// \RAM|RAM~1898_combout  = (\rtl~1120_combout  & ((\RAM|RAM~1752_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1752_combout  & ((\RAM|RAM~642_q ))))) # (!\rtl~1120_combout  & (((\RAM|RAM~642_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1120_combout ),
	.datac(\RAM|RAM~642_q ),
	.datad(\RAM|RAM~1752_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1898_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1898 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y34_N27
dffeas \RAM|RAM~642 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1898_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~642 .is_wysiwyg = "true";
defparam \RAM|RAM~642 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N4
cycloneive_lcell_comb \RAM|RAM~1899 (
// Equation(s):
// \RAM|RAM~1899_combout  = (\rtl~1120_combout  & ((\RAM|RAM~1750_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1750_combout  & ((\RAM|RAM~641_q ))))) # (!\rtl~1120_combout  & (((\RAM|RAM~641_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1120_combout ),
	.datac(\RAM|RAM~641_q ),
	.datad(\RAM|RAM~1750_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1899_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1899 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y34_N5
dffeas \RAM|RAM~641 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1899_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~641 .is_wysiwyg = "true";
defparam \RAM|RAM~641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N30
cycloneive_lcell_comb \RAM|RAM~1900 (
// Equation(s):
// \RAM|RAM~1900_combout  = (\rtl~1062_combout  & ((\RAM|RAM~1863_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1863_combout  & ((\RAM|RAM~640_q ))))) # (!\rtl~1062_combout  & (((\RAM|RAM~640_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1062_combout ),
	.datac(\RAM|RAM~640_q ),
	.datad(\RAM|RAM~1863_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1900_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1900 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y30_N31
dffeas \RAM|RAM~640 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1900_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~640 .is_wysiwyg = "true";
defparam \RAM|RAM~640 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N12
cycloneive_lcell_comb \RAM|RAM~1130 (
// Equation(s):
// \RAM|RAM~1130_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~641_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~640_q )))))

	.dataa(\RAM|RAM~641_q ),
	.datab(\RAM|RAM~640_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1130_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1130 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N2
cycloneive_lcell_comb \RAM|RAM~1131 (
// Equation(s):
// \RAM|RAM~1131_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1130_combout  & (\RAM|RAM~643_q )) # (!\RAM|RAM~1130_combout  & ((\RAM|RAM~642_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1130_combout ))))

	.dataa(\RAM|RAM~643_q ),
	.datab(\RAM|RAM~642_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1130_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1131_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1131 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N8
cycloneive_lcell_comb \RAM|RAM~1134 (
// Equation(s):
// \RAM|RAM~1134_combout  = (\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout ) # ((\RAM|RAM~1131_combout )))) # (!\top|ALU|Mux24~4_combout  & (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~1133_combout )))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~1133_combout ),
	.datad(\RAM|RAM~1131_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1134_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1134 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N30
cycloneive_lcell_comb \RAM|RAM~1906 (
// Equation(s):
// \RAM|RAM~1906_combout  = (\RAM|RAM~1750_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~705_q ))))) # (!\RAM|RAM~1750_combout  & (((\RAM|RAM~705_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1750_combout ),
	.datac(\RAM|RAM~705_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1906_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1906 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N31
dffeas \RAM|RAM~705 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1906_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~705 .is_wysiwyg = "true";
defparam \RAM|RAM~705 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N18
cycloneive_lcell_comb \RAM|RAM~1909 (
// Equation(s):
// \RAM|RAM~1909_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~707_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~707_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1756_combout ),
	.datac(\RAM|RAM~707_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1909_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1909 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N19
dffeas \RAM|RAM~707 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1909_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~707 .is_wysiwyg = "true";
defparam \RAM|RAM~707 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N20
cycloneive_lcell_comb \RAM|RAM~1907 (
// Equation(s):
// \RAM|RAM~1907_combout  = (\RAM|RAM~1752_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~706_q ))))) # (!\RAM|RAM~1752_combout  & (((\RAM|RAM~706_q ))))

	.dataa(\RAM|RAM~1752_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~706_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1907_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1907 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N21
dffeas \RAM|RAM~706 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1907_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~706 .is_wysiwyg = "true";
defparam \RAM|RAM~706 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N14
cycloneive_lcell_comb \RAM|RAM~1908 (
// Equation(s):
// \RAM|RAM~1908_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1062_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1062_combout  & ((\RAM|RAM~704_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~704_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~704_q ),
	.datad(\rtl~1062_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1908_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1908 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N15
dffeas \RAM|RAM~704 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1908_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~704 .is_wysiwyg = "true";
defparam \RAM|RAM~704 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N16
cycloneive_lcell_comb \RAM|RAM~1135 (
// Equation(s):
// \RAM|RAM~1135_combout  = (\top|ALU|Mux31~1_combout  & (((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout  & (\RAM|RAM~706_q )) # (!\top|ALU|Mux30~1_combout  & ((\RAM|RAM~704_q )))))

	.dataa(\RAM|RAM~706_q ),
	.datab(\RAM|RAM~704_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1135_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1135 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N18
cycloneive_lcell_comb \RAM|RAM~1136 (
// Equation(s):
// \RAM|RAM~1136_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1135_combout  & ((\RAM|RAM~707_q ))) # (!\RAM|RAM~1135_combout  & (\RAM|RAM~705_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1135_combout ))))

	.dataa(\RAM|RAM~705_q ),
	.datab(\RAM|RAM~707_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1135_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1136_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1136 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N22
cycloneive_lcell_comb \RAM|RAM~1894 (
// Equation(s):
// \RAM|RAM~1894_combout  = (\RAM|RAM~1750_combout  & ((\rtl~1119_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1119_combout  & ((\RAM|RAM~577_q ))))) # (!\RAM|RAM~1750_combout  & (((\RAM|RAM~577_q ))))

	.dataa(\RAM|RAM~1750_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~577_q ),
	.datad(\rtl~1119_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1894_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1894 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N23
dffeas \RAM|RAM~577 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1894_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~577 .is_wysiwyg = "true";
defparam \RAM|RAM~577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N2
cycloneive_lcell_comb \RAM|RAM~1897 (
// Equation(s):
// \RAM|RAM~1897_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1119_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1119_combout  & ((\RAM|RAM~579_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~579_q ))))

	.dataa(\RAM|RAM~1756_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~579_q ),
	.datad(\rtl~1119_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1897_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1897 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N3
dffeas \RAM|RAM~579 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1897_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~579 .is_wysiwyg = "true";
defparam \RAM|RAM~579 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N22
cycloneive_lcell_comb \RAM|RAM~1896 (
// Equation(s):
// \RAM|RAM~1896_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1062_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1062_combout  & ((\RAM|RAM~576_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~576_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~576_q ),
	.datad(\rtl~1062_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1896_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1896 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N23
dffeas \RAM|RAM~576 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1896_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~576 .is_wysiwyg = "true";
defparam \RAM|RAM~576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N4
cycloneive_lcell_comb \RAM|RAM~1895 (
// Equation(s):
// \RAM|RAM~1895_combout  = (\RAM|RAM~1752_combout  & ((\rtl~1119_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1119_combout  & ((\RAM|RAM~578_q ))))) # (!\RAM|RAM~1752_combout  & (((\RAM|RAM~578_q ))))

	.dataa(\RAM|RAM~1752_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~578_q ),
	.datad(\rtl~1119_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1895_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1895 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N5
dffeas \RAM|RAM~578 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1895_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~578 .is_wysiwyg = "true";
defparam \RAM|RAM~578 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N24
cycloneive_lcell_comb \RAM|RAM~1128 (
// Equation(s):
// \RAM|RAM~1128_combout  = (\top|ALU|Mux31~1_combout  & (((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout  & ((\RAM|RAM~578_q ))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~576_q ))))

	.dataa(\RAM|RAM~576_q ),
	.datab(\RAM|RAM~578_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1128_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1128 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N8
cycloneive_lcell_comb \RAM|RAM~1129 (
// Equation(s):
// \RAM|RAM~1129_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1128_combout  & ((\RAM|RAM~579_q ))) # (!\RAM|RAM~1128_combout  & (\RAM|RAM~577_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1128_combout ))))

	.dataa(\RAM|RAM~577_q ),
	.datab(\RAM|RAM~579_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1128_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1129_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1129 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N10
cycloneive_lcell_comb \RAM|RAM~1137 (
// Equation(s):
// \RAM|RAM~1137_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1134_combout  & (\RAM|RAM~1136_combout )) # (!\RAM|RAM~1134_combout  & ((\RAM|RAM~1129_combout ))))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~1134_combout ))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\RAM|RAM~1134_combout ),
	.datac(\RAM|RAM~1136_combout ),
	.datad(\RAM|RAM~1129_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1137_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1137 .lut_mask = 16'hE6C4;
defparam \RAM|RAM~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N12
cycloneive_lcell_comb \RAM|RAM~1881 (
// Equation(s):
// \RAM|RAM~1881_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1120_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1120_combout  & ((\RAM|RAM~647_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~647_q ))))

	.dataa(\RAM|RAM~1745_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~647_q ),
	.datad(\rtl~1120_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1881_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1881 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N13
dffeas \RAM|RAM~647 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1881_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~647 .is_wysiwyg = "true";
defparam \RAM|RAM~647 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N8
cycloneive_lcell_comb \RAM|RAM~1878 (
// Equation(s):
// \RAM|RAM~1878_combout  = (\RAM|RAM~1735_combout  & ((\rtl~1120_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1120_combout  & ((\RAM|RAM~646_q ))))) # (!\RAM|RAM~1735_combout  & (((\RAM|RAM~646_q ))))

	.dataa(\RAM|RAM~1735_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~646_q ),
	.datad(\rtl~1120_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1878_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1878 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N9
dffeas \RAM|RAM~646 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1878_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~646 .is_wysiwyg = "true";
defparam \RAM|RAM~646 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N6
cycloneive_lcell_comb \RAM|RAM~1879 (
// Equation(s):
// \RAM|RAM~1879_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1120_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1120_combout  & ((\RAM|RAM~645_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~645_q ))))

	.dataa(\RAM|RAM~1730_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~645_q ),
	.datad(\rtl~1120_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1879_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1879 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N7
dffeas \RAM|RAM~645 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1879_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~645 .is_wysiwyg = "true";
defparam \RAM|RAM~645 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N4
cycloneive_lcell_comb \RAM|RAM~1880 (
// Equation(s):
// \RAM|RAM~1880_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1120_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1120_combout  & ((\RAM|RAM~644_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~644_q ))))

	.dataa(\RAM|RAM~1740_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~644_q ),
	.datad(\rtl~1120_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1880_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1880 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N5
dffeas \RAM|RAM~644 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1880_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~644 .is_wysiwyg = "true";
defparam \RAM|RAM~644 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N10
cycloneive_lcell_comb \RAM|RAM~1118 (
// Equation(s):
// \RAM|RAM~1118_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~645_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~644_q )))))

	.dataa(\RAM|RAM~645_q ),
	.datab(\RAM|RAM~644_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1118_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1118 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N18
cycloneive_lcell_comb \RAM|RAM~1119 (
// Equation(s):
// \RAM|RAM~1119_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1118_combout  & (\RAM|RAM~647_q )) # (!\RAM|RAM~1118_combout  & ((\RAM|RAM~646_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1118_combout ))))

	.dataa(\RAM|RAM~647_q ),
	.datab(\RAM|RAM~646_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1118_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1119_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1119 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N22
cycloneive_lcell_comb \RAM|RAM~1890 (
// Equation(s):
// \RAM|RAM~1890_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~709_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~709_q ))))

	.dataa(\RAM|RAM~1730_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~709_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1890_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1890 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N23
dffeas \RAM|RAM~709 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1890_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~709 .is_wysiwyg = "true";
defparam \RAM|RAM~709 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N14
cycloneive_lcell_comb \RAM|RAM~1893 (
// Equation(s):
// \RAM|RAM~1893_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~711_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~711_q ))))

	.dataa(\RAM|RAM~1745_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~711_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1893_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1893 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N15
dffeas \RAM|RAM~711 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1893_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~711 .is_wysiwyg = "true";
defparam \RAM|RAM~711 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N30
cycloneive_lcell_comb \RAM|RAM~1892 (
// Equation(s):
// \RAM|RAM~1892_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~708_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~708_q ))))

	.dataa(\RAM|RAM~1740_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~708_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1892_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1892 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N31
dffeas \RAM|RAM~708 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1892_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~708 .is_wysiwyg = "true";
defparam \RAM|RAM~708 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N0
cycloneive_lcell_comb \RAM|RAM~1891 (
// Equation(s):
// \RAM|RAM~1891_combout  = (\RAM|RAM~1735_combout  & ((\rtl~1122_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1122_combout  & ((\RAM|RAM~710_q ))))) # (!\RAM|RAM~1735_combout  & (((\RAM|RAM~710_q ))))

	.dataa(\RAM|RAM~1735_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~710_q ),
	.datad(\rtl~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1891_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1891 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N1
dffeas \RAM|RAM~710 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1891_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~710 .is_wysiwyg = "true";
defparam \RAM|RAM~710 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N16
cycloneive_lcell_comb \RAM|RAM~1125 (
// Equation(s):
// \RAM|RAM~1125_combout  = (\top|ALU|Mux30~1_combout  & (((\RAM|RAM~710_q ) # (\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~708_q  & ((!\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~708_q ),
	.datab(\RAM|RAM~710_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1125_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1125 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N28
cycloneive_lcell_comb \RAM|RAM~1126 (
// Equation(s):
// \RAM|RAM~1126_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1125_combout  & ((\RAM|RAM~711_q ))) # (!\RAM|RAM~1125_combout  & (\RAM|RAM~709_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1125_combout ))))

	.dataa(\RAM|RAM~709_q ),
	.datab(\RAM|RAM~711_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1125_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1126_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1126 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N24
cycloneive_lcell_comb \RAM|RAM~1889 (
// Equation(s):
// \RAM|RAM~1889_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~519_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~519_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1745_combout ),
	.datac(\RAM|RAM~519_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1889_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1889 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N25
dffeas \RAM|RAM~519 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1889_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~519 .is_wysiwyg = "true";
defparam \RAM|RAM~519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N0
cycloneive_lcell_comb \RAM|RAM~1886 (
// Equation(s):
// \RAM|RAM~1886_combout  = (\RAM|RAM~1735_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~518_q ))))) # (!\RAM|RAM~1735_combout  & (((\RAM|RAM~518_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1735_combout ),
	.datac(\RAM|RAM~518_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1886_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1886 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y34_N1
dffeas \RAM|RAM~518 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1886_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~518 .is_wysiwyg = "true";
defparam \RAM|RAM~518 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N26
cycloneive_lcell_comb \RAM|RAM~1887 (
// Equation(s):
// \RAM|RAM~1887_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~517_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~517_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1730_combout ),
	.datac(\RAM|RAM~517_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1887_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1887 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y37_N27
dffeas \RAM|RAM~517 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1887_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~517 .is_wysiwyg = "true";
defparam \RAM|RAM~517 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N4
cycloneive_lcell_comb \RAM|RAM~1888 (
// Equation(s):
// \RAM|RAM~1888_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1121_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1121_combout  & ((\RAM|RAM~516_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~516_q ))))

	.dataa(\RAM|RAM~1740_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~516_q ),
	.datad(\rtl~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1888_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1888 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y37_N5
dffeas \RAM|RAM~516 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1888_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~516 .is_wysiwyg = "true";
defparam \RAM|RAM~516 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N10
cycloneive_lcell_comb \RAM|RAM~1122 (
// Equation(s):
// \RAM|RAM~1122_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~517_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~516_q )))))

	.dataa(\RAM|RAM~517_q ),
	.datab(\RAM|RAM~516_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1122_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1122 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N26
cycloneive_lcell_comb \RAM|RAM~1123 (
// Equation(s):
// \RAM|RAM~1123_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1122_combout  & (\RAM|RAM~519_q )) # (!\RAM|RAM~1122_combout  & ((\RAM|RAM~518_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1122_combout ))))

	.dataa(\RAM|RAM~519_q ),
	.datab(\RAM|RAM~518_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1122_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1123_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1123 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N24
cycloneive_lcell_comb \RAM|RAM~1882 (
// Equation(s):
// \RAM|RAM~1882_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1119_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1119_combout  & ((\RAM|RAM~581_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~581_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1730_combout ),
	.datac(\RAM|RAM~581_q ),
	.datad(\rtl~1119_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1882_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1882 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y36_N25
dffeas \RAM|RAM~581 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1882_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~581 .is_wysiwyg = "true";
defparam \RAM|RAM~581 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N20
cycloneive_lcell_comb \RAM|RAM~1885 (
// Equation(s):
// \RAM|RAM~1885_combout  = (\rtl~1119_combout  & ((\RAM|RAM~1745_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1745_combout  & ((\RAM|RAM~583_q ))))) # (!\rtl~1119_combout  & (((\RAM|RAM~583_q ))))

	.dataa(\rtl~1119_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~583_q ),
	.datad(\RAM|RAM~1745_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1885_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1885 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N21
dffeas \RAM|RAM~583 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1885_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~583 .is_wysiwyg = "true";
defparam \RAM|RAM~583 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N14
cycloneive_lcell_comb \RAM|RAM~1884 (
// Equation(s):
// \RAM|RAM~1884_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1119_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1119_combout  & ((\RAM|RAM~580_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~580_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1740_combout ),
	.datac(\RAM|RAM~580_q ),
	.datad(\rtl~1119_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1884_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1884 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N15
dffeas \RAM|RAM~580 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1884_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~580 .is_wysiwyg = "true";
defparam \RAM|RAM~580 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N6
cycloneive_lcell_comb \RAM|RAM~1883 (
// Equation(s):
// \RAM|RAM~1883_combout  = (\RAM|RAM~1735_combout  & ((\rtl~1119_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1119_combout  & ((\RAM|RAM~582_q ))))) # (!\RAM|RAM~1735_combout  & (((\RAM|RAM~582_q ))))

	.dataa(\RAM|RAM~1735_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~582_q ),
	.datad(\rtl~1119_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1883_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1883 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y33_N7
dffeas \RAM|RAM~582 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1883_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~582 .is_wysiwyg = "true";
defparam \RAM|RAM~582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N16
cycloneive_lcell_comb \RAM|RAM~1120 (
// Equation(s):
// \RAM|RAM~1120_combout  = (\top|ALU|Mux30~1_combout  & (((\RAM|RAM~582_q ) # (\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~580_q  & ((!\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~580_q ),
	.datab(\RAM|RAM~582_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1120_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1120 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N28
cycloneive_lcell_comb \RAM|RAM~1121 (
// Equation(s):
// \RAM|RAM~1121_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1120_combout  & ((\RAM|RAM~583_q ))) # (!\RAM|RAM~1120_combout  & (\RAM|RAM~581_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1120_combout ))))

	.dataa(\RAM|RAM~581_q ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~583_q ),
	.datad(\RAM|RAM~1120_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1121_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1121 .lut_mask = 16'hF388;
defparam \RAM|RAM~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N24
cycloneive_lcell_comb \RAM|RAM~1124 (
// Equation(s):
// \RAM|RAM~1124_combout  = (\top|ALU|Mux24~4_combout  & (\top|ALU|Mux25~4_combout )) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1121_combout ))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~1123_combout ))))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~1123_combout ),
	.datad(\RAM|RAM~1121_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1124_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1124 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N6
cycloneive_lcell_comb \RAM|RAM~1127 (
// Equation(s):
// \RAM|RAM~1127_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1124_combout  & ((\RAM|RAM~1126_combout ))) # (!\RAM|RAM~1124_combout  & (\RAM|RAM~1119_combout )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1124_combout ))))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\RAM|RAM~1119_combout ),
	.datac(\RAM|RAM~1126_combout ),
	.datad(\RAM|RAM~1124_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1127_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1127 .lut_mask = 16'hF588;
defparam \RAM|RAM~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N16
cycloneive_lcell_comb \RAM|RAM~1138 (
// Equation(s):
// \RAM|RAM~1138_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout ) # (\RAM|RAM~1127_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~1137_combout  & (!\top|MUXRam|out[3]~1_combout )))

	.dataa(\RAM|RAM~1137_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1138_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1138 .lut_mask = 16'hCEC2;
defparam \RAM|RAM~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y35_N30
cycloneive_lcell_comb \RAM|RAM~1149 (
// Equation(s):
// \RAM|RAM~1149_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1138_combout  & (\RAM|RAM~1148_combout )) # (!\RAM|RAM~1138_combout  & ((\RAM|RAM~1117_combout ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1138_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\RAM|RAM~1148_combout ),
	.datac(\RAM|RAM~1117_combout ),
	.datad(\RAM|RAM~1138_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1149_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1149 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N28
cycloneive_lcell_comb \RAM|RAM~1805 (
// Equation(s):
// \RAM|RAM~1805_combout  = (\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout  & (!\top|ALU|Mux26~4_combout  & \top|ALU|Mux27~9_combout )))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1805_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1805 .lut_mask = 16'h0800;
defparam \RAM|RAM~1805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N14
cycloneive_lcell_comb \rtl~1118 (
// Equation(s):
// \rtl~1118_combout  = (\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & \RAM|RAM~1805_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1805_combout ),
	.cin(gnd),
	.combout(\rtl~1118_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1118 .lut_mask = 16'h0800;
defparam \rtl~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N10
cycloneive_lcell_comb \RAM|RAM~1857 (
// Equation(s):
// \RAM|RAM~1857_combout  = (\RAM|RAM~1785_combout  & ((\rtl~1118_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1118_combout  & ((\RAM|RAM~735_q ))))) # (!\RAM|RAM~1785_combout  & (((\RAM|RAM~735_q ))))

	.dataa(\RAM|RAM~1785_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~735_q ),
	.datad(\rtl~1118_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1857_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1857 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N11
dffeas \RAM|RAM~735 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1857_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~735 .is_wysiwyg = "true";
defparam \RAM|RAM~735 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y29_N26
cycloneive_lcell_comb \RAM|RAM~1795 (
// Equation(s):
// \RAM|RAM~1795_combout  = (\top|ALU|Mux25~4_combout  & (\top|ALU|Mux27~9_combout  & (!\top|ALU|Mux24~4_combout  & !\top|ALU|Mux26~4_combout )))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1795_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1795 .lut_mask = 16'h0008;
defparam \RAM|RAM~1795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N10
cycloneive_lcell_comb \rtl~1116 (
// Equation(s):
// \rtl~1116_combout  = (\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\RAM|RAM~1795_combout  & !\top|ALU|Mux23~3_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\RAM|RAM~1795_combout ),
	.datad(\top|ALU|Mux23~3_combout ),
	.cin(gnd),
	.combout(\rtl~1116_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1116 .lut_mask = 16'h0080;
defparam \rtl~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N2
cycloneive_lcell_comb \RAM|RAM~1854 (
// Equation(s):
// \RAM|RAM~1854_combout  = (\rtl~1116_combout  & ((\RAM|RAM~1785_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1785_combout  & ((\RAM|RAM~607_q ))))) # (!\rtl~1116_combout  & (((\RAM|RAM~607_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1116_combout ),
	.datac(\RAM|RAM~607_q ),
	.datad(\RAM|RAM~1785_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1854_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1854 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N3
dffeas \RAM|RAM~607 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1854_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~607 .is_wysiwyg = "true";
defparam \RAM|RAM~607 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N10
cycloneive_lcell_comb \RAM|RAM~1800 (
// Equation(s):
// \RAM|RAM~1800_combout  = (!\top|ALU|Mux25~4_combout  & (!\top|ALU|Mux24~4_combout  & (\top|ALU|Mux27~9_combout  & !\top|ALU|Mux26~4_combout )))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1800_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1800 .lut_mask = 16'h0010;
defparam \RAM|RAM~1800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N20
cycloneive_lcell_comb \rtl~1117 (
// Equation(s):
// \rtl~1117_combout  = (\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & \RAM|RAM~1800_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1800_combout ),
	.cin(gnd),
	.combout(\rtl~1117_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1117 .lut_mask = 16'h0800;
defparam \rtl~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N26
cycloneive_lcell_comb \RAM|RAM~1856 (
// Equation(s):
// \RAM|RAM~1856_combout  = (\rtl~1117_combout  & ((\RAM|RAM~1785_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1785_combout  & ((\RAM|RAM~543_q ))))) # (!\rtl~1117_combout  & (((\RAM|RAM~543_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1117_combout ),
	.datac(\RAM|RAM~543_q ),
	.datad(\RAM|RAM~1785_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1856_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1856 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N27
dffeas \RAM|RAM~543 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1856_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~543 .is_wysiwyg = "true";
defparam \RAM|RAM~543 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N6
cycloneive_lcell_comb \RAM|RAM~1790 (
// Equation(s):
// \RAM|RAM~1790_combout  = (!\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout  & (\top|ALU|Mux27~9_combout  & !\top|ALU|Mux26~4_combout )))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1790_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1790 .lut_mask = 16'h0040;
defparam \RAM|RAM~1790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N10
cycloneive_lcell_comb \rtl~1115 (
// Equation(s):
// \rtl~1115_combout  = (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux22~3_combout  & (\RAM|RAM~1790_combout  & !\top|ALU|Mux23~3_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\RAM|RAM~1790_combout ),
	.datad(\top|ALU|Mux23~3_combout ),
	.cin(gnd),
	.combout(\rtl~1115_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1115 .lut_mask = 16'h0080;
defparam \rtl~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N24
cycloneive_lcell_comb \RAM|RAM~1855 (
// Equation(s):
// \RAM|RAM~1855_combout  = (\RAM|RAM~1785_combout  & ((\rtl~1115_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1115_combout  & ((\RAM|RAM~671_q ))))) # (!\RAM|RAM~1785_combout  & (((\RAM|RAM~671_q ))))

	.dataa(\RAM|RAM~1785_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~671_q ),
	.datad(\rtl~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1855_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1855 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N25
dffeas \RAM|RAM~671 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1855_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~671 .is_wysiwyg = "true";
defparam \RAM|RAM~671 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N20
cycloneive_lcell_comb \RAM|RAM~1104 (
// Equation(s):
// \RAM|RAM~1104_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & ((\RAM|RAM~671_q ))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~543_q ))))

	.dataa(\RAM|RAM~543_q ),
	.datab(\RAM|RAM~671_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1104_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1104 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N16
cycloneive_lcell_comb \RAM|RAM~1105 (
// Equation(s):
// \RAM|RAM~1105_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1104_combout  & (\RAM|RAM~735_q )) # (!\RAM|RAM~1104_combout  & ((\RAM|RAM~607_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1104_combout ))))

	.dataa(\RAM|RAM~735_q ),
	.datab(\RAM|RAM~607_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1104_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1105_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1105 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N26
cycloneive_lcell_comb \RAM|RAM~1853 (
// Equation(s):
// \RAM|RAM~1853_combout  = (\rtl~1118_combout  & ((\RAM|RAM~1780_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1780_combout  & ((\RAM|RAM~732_q ))))) # (!\rtl~1118_combout  & (((\RAM|RAM~732_q ))))

	.dataa(\rtl~1118_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~732_q ),
	.datad(\RAM|RAM~1780_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1853_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1853 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N27
dffeas \RAM|RAM~732 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1853_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~732 .is_wysiwyg = "true";
defparam \RAM|RAM~732 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N14
cycloneive_lcell_comb \RAM|RAM~1850 (
// Equation(s):
// \RAM|RAM~1850_combout  = (\rtl~1115_combout  & ((\RAM|RAM~1780_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1780_combout  & ((\RAM|RAM~668_q ))))) # (!\rtl~1115_combout  & (((\RAM|RAM~668_q ))))

	.dataa(\rtl~1115_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~668_q ),
	.datad(\RAM|RAM~1780_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1850_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1850 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N15
dffeas \RAM|RAM~668 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1850_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~668 .is_wysiwyg = "true";
defparam \RAM|RAM~668 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N30
cycloneive_lcell_comb \RAM|RAM~1852 (
// Equation(s):
// \RAM|RAM~1852_combout  = (\rtl~1117_combout  & ((\RAM|RAM~1780_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1780_combout  & ((\RAM|RAM~540_q ))))) # (!\rtl~1117_combout  & (((\RAM|RAM~540_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1117_combout ),
	.datac(\RAM|RAM~540_q ),
	.datad(\RAM|RAM~1780_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1852_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1852 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N31
dffeas \RAM|RAM~540 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1852_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~540 .is_wysiwyg = "true";
defparam \RAM|RAM~540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N20
cycloneive_lcell_comb \RAM|RAM~1851 (
// Equation(s):
// \RAM|RAM~1851_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1116_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1116_combout  & ((\RAM|RAM~604_q ))))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~604_q ))))

	.dataa(\RAM|RAM~1780_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~604_q ),
	.datad(\rtl~1116_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1851_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1851 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N21
dffeas \RAM|RAM~604 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1851_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~604 .is_wysiwyg = "true";
defparam \RAM|RAM~604 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N8
cycloneive_lcell_comb \RAM|RAM~1101 (
// Equation(s):
// \RAM|RAM~1101_combout  = (\top|ALU|Mux25~4_combout  & (((\RAM|RAM~604_q ) # (\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~540_q  & ((!\top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~540_q ),
	.datab(\RAM|RAM~604_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1101_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1101 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N4
cycloneive_lcell_comb \RAM|RAM~1102 (
// Equation(s):
// \RAM|RAM~1102_combout  = (\RAM|RAM~1101_combout  & ((\RAM|RAM~732_q ) # ((!\top|ALU|Mux24~4_combout )))) # (!\RAM|RAM~1101_combout  & (((\RAM|RAM~668_q  & \top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~732_q ),
	.datab(\RAM|RAM~668_q ),
	.datac(\RAM|RAM~1101_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1102_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1102 .lut_mask = 16'hACF0;
defparam \RAM|RAM~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N22
cycloneive_lcell_comb \RAM|RAM~1846 (
// Equation(s):
// \RAM|RAM~1846_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1116_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1116_combout  & ((\RAM|RAM~605_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~605_q ))))

	.dataa(\RAM|RAM~1775_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~605_q ),
	.datad(\rtl~1116_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1846_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1846 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N23
dffeas \RAM|RAM~605 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1846_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~605 .is_wysiwyg = "true";
defparam \RAM|RAM~605 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N2
cycloneive_lcell_comb \RAM|RAM~1849 (
// Equation(s):
// \RAM|RAM~1849_combout  = (\rtl~1118_combout  & ((\RAM|RAM~1775_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1775_combout  & ((\RAM|RAM~733_q ))))) # (!\rtl~1118_combout  & (((\RAM|RAM~733_q ))))

	.dataa(\rtl~1118_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~733_q ),
	.datad(\RAM|RAM~1775_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1849_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1849 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N3
dffeas \RAM|RAM~733 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1849_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~733 .is_wysiwyg = "true";
defparam \RAM|RAM~733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N6
cycloneive_lcell_comb \RAM|RAM~1848 (
// Equation(s):
// \RAM|RAM~1848_combout  = (\rtl~1117_combout  & ((\RAM|RAM~1775_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1775_combout  & ((\RAM|RAM~541_q ))))) # (!\rtl~1117_combout  & (((\RAM|RAM~541_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1117_combout ),
	.datac(\RAM|RAM~541_q ),
	.datad(\RAM|RAM~1775_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1848_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1848 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N7
dffeas \RAM|RAM~541 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1848_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~541 .is_wysiwyg = "true";
defparam \RAM|RAM~541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N28
cycloneive_lcell_comb \RAM|RAM~1847 (
// Equation(s):
// \RAM|RAM~1847_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1115_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1115_combout  & ((\RAM|RAM~669_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~669_q ))))

	.dataa(\RAM|RAM~1775_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~669_q ),
	.datad(\rtl~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1847_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1847 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N29
dffeas \RAM|RAM~669 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1847_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~669 .is_wysiwyg = "true";
defparam \RAM|RAM~669 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N0
cycloneive_lcell_comb \RAM|RAM~1099 (
// Equation(s):
// \RAM|RAM~1099_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & ((\RAM|RAM~669_q ))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~541_q ))))

	.dataa(\RAM|RAM~541_q ),
	.datab(\RAM|RAM~669_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1099_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1099 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N24
cycloneive_lcell_comb \RAM|RAM~1100 (
// Equation(s):
// \RAM|RAM~1100_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1099_combout  & ((\RAM|RAM~733_q ))) # (!\RAM|RAM~1099_combout  & (\RAM|RAM~605_q )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1099_combout ))))

	.dataa(\RAM|RAM~605_q ),
	.datab(\RAM|RAM~733_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1099_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1100_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1100 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N18
cycloneive_lcell_comb \RAM|RAM~1103 (
// Equation(s):
// \RAM|RAM~1103_combout  = (\top|ALU|Mux30~1_combout  & (\top|ALU|Mux31~1_combout )) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1100_combout ))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~1102_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1102_combout ),
	.datad(\RAM|RAM~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1103_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1103 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N6
cycloneive_lcell_comb \RAM|RAM~1842 (
// Equation(s):
// \RAM|RAM~1842_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1115_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1115_combout  & ((\RAM|RAM~670_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~670_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1770_combout ),
	.datac(\RAM|RAM~670_q ),
	.datad(\rtl~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1842_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1842 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N7
dffeas \RAM|RAM~670 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1842_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~670 .is_wysiwyg = "true";
defparam \RAM|RAM~670 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N30
cycloneive_lcell_comb \RAM|RAM~1845 (
// Equation(s):
// \RAM|RAM~1845_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1118_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1118_combout  & ((\RAM|RAM~734_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~734_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1770_combout ),
	.datac(\RAM|RAM~734_q ),
	.datad(\rtl~1118_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1845_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1845 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N31
dffeas \RAM|RAM~734 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1845_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~734 .is_wysiwyg = "true";
defparam \RAM|RAM~734 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N22
cycloneive_lcell_comb \RAM|RAM~1844 (
// Equation(s):
// \RAM|RAM~1844_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1117_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1117_combout  & ((\RAM|RAM~542_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~542_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1770_combout ),
	.datac(\RAM|RAM~542_q ),
	.datad(\rtl~1117_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1844_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1844 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N23
dffeas \RAM|RAM~542 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1844_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~542 .is_wysiwyg = "true";
defparam \RAM|RAM~542 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N28
cycloneive_lcell_comb \RAM|RAM~1843 (
// Equation(s):
// \RAM|RAM~1843_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1116_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1116_combout  & ((\RAM|RAM~606_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~606_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1770_combout ),
	.datac(\RAM|RAM~606_q ),
	.datad(\rtl~1116_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1843_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1843 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N29
dffeas \RAM|RAM~606 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1843_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~606 .is_wysiwyg = "true";
defparam \RAM|RAM~606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N8
cycloneive_lcell_comb \RAM|RAM~1097 (
// Equation(s):
// \RAM|RAM~1097_combout  = (\top|ALU|Mux25~4_combout  & (((\RAM|RAM~606_q ) # (\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~542_q  & ((!\top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~542_q ),
	.datab(\RAM|RAM~606_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1097_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1097 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N12
cycloneive_lcell_comb \RAM|RAM~1098 (
// Equation(s):
// \RAM|RAM~1098_combout  = (\RAM|RAM~1097_combout  & (((\RAM|RAM~734_q ) # (!\top|ALU|Mux24~4_combout )))) # (!\RAM|RAM~1097_combout  & (\RAM|RAM~670_q  & ((\top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~670_q ),
	.datab(\RAM|RAM~734_q ),
	.datac(\RAM|RAM~1097_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1098_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1098 .lut_mask = 16'hCAF0;
defparam \RAM|RAM~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N24
cycloneive_lcell_comb \RAM|RAM~1106 (
// Equation(s):
// \RAM|RAM~1106_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1103_combout  & (\RAM|RAM~1105_combout )) # (!\RAM|RAM~1103_combout  & ((\RAM|RAM~1098_combout ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1103_combout ))))

	.dataa(\RAM|RAM~1105_combout ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\RAM|RAM~1103_combout ),
	.datad(\RAM|RAM~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1106_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1106 .lut_mask = 16'hBCB0;
defparam \RAM|RAM~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N26
cycloneive_lcell_comb \RAM|RAM~1825 (
// Equation(s):
// \RAM|RAM~1825_combout  = (\rtl~1118_combout  & ((\RAM|RAM~1713_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1713_combout  & (\RAM|RAM~731_q )))) # (!\rtl~1118_combout  & (((\RAM|RAM~731_q ))))

	.dataa(\rtl~1118_combout ),
	.datab(\RAM|RAM~1713_combout ),
	.datac(\RAM|RAM~731_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1825_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1825 .lut_mask = 16'hF870;
defparam \RAM|RAM~1825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N27
dffeas \RAM|RAM~731 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1825_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~731 .is_wysiwyg = "true";
defparam \RAM|RAM~731 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N18
cycloneive_lcell_comb \RAM|RAM~1822 (
// Equation(s):
// \RAM|RAM~1822_combout  = (\rtl~1118_combout  & ((\RAM|RAM~1706_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1706_combout  & (\RAM|RAM~729_q )))) # (!\rtl~1118_combout  & (((\RAM|RAM~729_q ))))

	.dataa(\rtl~1118_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\RAM|RAM~729_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1822_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1822 .lut_mask = 16'hF870;
defparam \RAM|RAM~1822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N19
dffeas \RAM|RAM~729 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1822_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~729 .is_wysiwyg = "true";
defparam \RAM|RAM~729 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N12
cycloneive_lcell_comb \RAM|RAM~1823 (
// Equation(s):
// \RAM|RAM~1823_combout  = (\rtl~1118_combout  & ((\RAM|RAM~1709_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1709_combout  & (\RAM|RAM~730_q )))) # (!\rtl~1118_combout  & (((\RAM|RAM~730_q ))))

	.dataa(\rtl~1118_combout ),
	.datab(\RAM|RAM~1709_combout ),
	.datac(\RAM|RAM~730_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1823_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1823 .lut_mask = 16'hF870;
defparam \RAM|RAM~1823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N13
dffeas \RAM|RAM~730 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1823_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~730 .is_wysiwyg = "true";
defparam \RAM|RAM~730 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N14
cycloneive_lcell_comb \RAM|RAM~1824 (
// Equation(s):
// \RAM|RAM~1824_combout  = (\rtl~1118_combout  & ((\RAM|RAM~1711_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1711_combout  & (\RAM|RAM~728_q )))) # (!\rtl~1118_combout  & (((\RAM|RAM~728_q ))))

	.dataa(\rtl~1118_combout ),
	.datab(\RAM|RAM~1711_combout ),
	.datac(\RAM|RAM~728_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1824_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1824 .lut_mask = 16'hF870;
defparam \RAM|RAM~1824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N15
dffeas \RAM|RAM~728 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1824_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~728 .is_wysiwyg = "true";
defparam \RAM|RAM~728 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N24
cycloneive_lcell_comb \RAM|RAM~1083 (
// Equation(s):
// \RAM|RAM~1083_combout  = (\top|ALU|Mux31~1_combout  & (((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout  & (\RAM|RAM~730_q )) # (!\top|ALU|Mux30~1_combout  & ((\RAM|RAM~728_q )))))

	.dataa(\RAM|RAM~730_q ),
	.datab(\RAM|RAM~728_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1083_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1083 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N8
cycloneive_lcell_comb \RAM|RAM~1084 (
// Equation(s):
// \RAM|RAM~1084_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1083_combout  & (\RAM|RAM~731_q )) # (!\RAM|RAM~1083_combout  & ((\RAM|RAM~729_q ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1083_combout ))))

	.dataa(\RAM|RAM~731_q ),
	.datab(\RAM|RAM~729_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1083_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1084_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1084 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N12
cycloneive_lcell_comb \RAM|RAM~1810 (
// Equation(s):
// \RAM|RAM~1810_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1116_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1116_combout  & ((\RAM|RAM~601_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~601_q ))))

	.dataa(\RAM|RAM~1706_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~601_q ),
	.datad(\rtl~1116_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1810_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1810 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y39_N13
dffeas \RAM|RAM~601 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1810_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~601 .is_wysiwyg = "true";
defparam \RAM|RAM~601 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N14
cycloneive_lcell_comb \RAM|RAM~1813 (
// Equation(s):
// \RAM|RAM~1813_combout  = (\RAM|RAM~1713_combout  & ((\rtl~1116_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1116_combout  & ((\RAM|RAM~603_q ))))) # (!\RAM|RAM~1713_combout  & (((\RAM|RAM~603_q ))))

	.dataa(\RAM|RAM~1713_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~603_q ),
	.datad(\rtl~1116_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1813_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1813 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y39_N15
dffeas \RAM|RAM~603 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1813_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~603 .is_wysiwyg = "true";
defparam \RAM|RAM~603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N26
cycloneive_lcell_comb \RAM|RAM~1812 (
// Equation(s):
// \RAM|RAM~1812_combout  = (\RAM|RAM~1711_combout  & ((\rtl~1116_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1116_combout  & ((\RAM|RAM~600_q ))))) # (!\RAM|RAM~1711_combout  & (((\RAM|RAM~600_q ))))

	.dataa(\RAM|RAM~1711_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~600_q ),
	.datad(\rtl~1116_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1812_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1812 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y39_N27
dffeas \RAM|RAM~600 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1812_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~600 .is_wysiwyg = "true";
defparam \RAM|RAM~600 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N24
cycloneive_lcell_comb \RAM|RAM~1811 (
// Equation(s):
// \RAM|RAM~1811_combout  = (\RAM|RAM~1709_combout  & ((\rtl~1116_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1116_combout  & ((\RAM|RAM~602_q ))))) # (!\RAM|RAM~1709_combout  & (((\RAM|RAM~602_q ))))

	.dataa(\RAM|RAM~1709_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~602_q ),
	.datad(\rtl~1116_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1811_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1811 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N25
dffeas \RAM|RAM~602 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1811_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~602 .is_wysiwyg = "true";
defparam \RAM|RAM~602 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N0
cycloneive_lcell_comb \RAM|RAM~1076 (
// Equation(s):
// \RAM|RAM~1076_combout  = (\top|ALU|Mux30~1_combout  & (((\RAM|RAM~602_q ) # (\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~600_q  & ((!\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~600_q ),
	.datab(\RAM|RAM~602_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1076_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1076 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N4
cycloneive_lcell_comb \RAM|RAM~1077 (
// Equation(s):
// \RAM|RAM~1077_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1076_combout  & ((\RAM|RAM~603_q ))) # (!\RAM|RAM~1076_combout  & (\RAM|RAM~601_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1076_combout ))))

	.dataa(\RAM|RAM~601_q ),
	.datab(\RAM|RAM~603_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1077_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1077 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N12
cycloneive_lcell_comb \RAM|RAM~1817 (
// Equation(s):
// \RAM|RAM~1817_combout  = (\RAM|RAM~1713_combout  & ((\rtl~1115_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1115_combout  & ((\RAM|RAM~667_q ))))) # (!\RAM|RAM~1713_combout  & (((\RAM|RAM~667_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1713_combout ),
	.datac(\RAM|RAM~667_q ),
	.datad(\rtl~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1817_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1817 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N13
dffeas \RAM|RAM~667 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1817_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~667 .is_wysiwyg = "true";
defparam \RAM|RAM~667 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N16
cycloneive_lcell_comb \RAM|RAM~1814 (
// Equation(s):
// \RAM|RAM~1814_combout  = (\RAM|RAM~1709_combout  & ((\rtl~1115_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1115_combout  & ((\RAM|RAM~666_q ))))) # (!\RAM|RAM~1709_combout  & (((\RAM|RAM~666_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1709_combout ),
	.datac(\RAM|RAM~666_q ),
	.datad(\rtl~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1814_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1814 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N17
dffeas \RAM|RAM~666 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1814_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~666 .is_wysiwyg = "true";
defparam \RAM|RAM~666 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N22
cycloneive_lcell_comb \RAM|RAM~1815 (
// Equation(s):
// \RAM|RAM~1815_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1115_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1115_combout  & ((\RAM|RAM~665_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~665_q ))))

	.dataa(\RAM|RAM~1706_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~665_q ),
	.datad(\rtl~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1815_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1815 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N23
dffeas \RAM|RAM~665 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1815_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~665 .is_wysiwyg = "true";
defparam \RAM|RAM~665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N4
cycloneive_lcell_comb \RAM|RAM~1816 (
// Equation(s):
// \RAM|RAM~1816_combout  = (\RAM|RAM~1711_combout  & ((\rtl~1115_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1115_combout  & ((\RAM|RAM~664_q ))))) # (!\RAM|RAM~1711_combout  & (((\RAM|RAM~664_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1711_combout ),
	.datac(\RAM|RAM~664_q ),
	.datad(\rtl~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1816_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1816 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N5
dffeas \RAM|RAM~664 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1816_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~664 .is_wysiwyg = "true";
defparam \RAM|RAM~664 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N2
cycloneive_lcell_comb \RAM|RAM~1078 (
// Equation(s):
// \RAM|RAM~1078_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~665_q ) # ((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~664_q  & !\top|ALU|Mux30~1_combout ))))

	.dataa(\RAM|RAM~665_q ),
	.datab(\RAM|RAM~664_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1078_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1078 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N6
cycloneive_lcell_comb \RAM|RAM~1079 (
// Equation(s):
// \RAM|RAM~1079_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1078_combout  & (\RAM|RAM~667_q )) # (!\RAM|RAM~1078_combout  & ((\RAM|RAM~666_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1078_combout ))))

	.dataa(\RAM|RAM~667_q ),
	.datab(\RAM|RAM~666_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1078_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1079_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1079 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N0
cycloneive_lcell_comb \RAM|RAM~1818 (
// Equation(s):
// \RAM|RAM~1818_combout  = (\RAM|RAM~1709_combout  & ((\rtl~1117_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1117_combout  & ((\RAM|RAM~538_q ))))) # (!\RAM|RAM~1709_combout  & (((\RAM|RAM~538_q ))))

	.dataa(\RAM|RAM~1709_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~538_q ),
	.datad(\rtl~1117_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1818_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1818 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N1
dffeas \RAM|RAM~538 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1818_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~538 .is_wysiwyg = "true";
defparam \RAM|RAM~538 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N26
cycloneive_lcell_comb \RAM|RAM~1821 (
// Equation(s):
// \RAM|RAM~1821_combout  = (\rtl~1117_combout  & ((\RAM|RAM~1713_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1713_combout  & ((\RAM|RAM~539_q ))))) # (!\rtl~1117_combout  & (((\RAM|RAM~539_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1117_combout ),
	.datac(\RAM|RAM~539_q ),
	.datad(\RAM|RAM~1713_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1821_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1821 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N27
dffeas \RAM|RAM~539 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1821_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~539 .is_wysiwyg = "true";
defparam \RAM|RAM~539 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N20
cycloneive_lcell_comb \RAM|RAM~1819 (
// Equation(s):
// \RAM|RAM~1819_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1117_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1117_combout  & ((\RAM|RAM~537_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~537_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\RAM|RAM~537_q ),
	.datad(\rtl~1117_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1819_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1819 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N21
dffeas \RAM|RAM~537 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1819_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~537 .is_wysiwyg = "true";
defparam \RAM|RAM~537 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N24
cycloneive_lcell_comb \RAM|RAM~1820 (
// Equation(s):
// \RAM|RAM~1820_combout  = (\RAM|RAM~1711_combout  & ((\rtl~1117_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1117_combout  & ((\RAM|RAM~536_q ))))) # (!\RAM|RAM~1711_combout  & (((\RAM|RAM~536_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1711_combout ),
	.datac(\RAM|RAM~536_q ),
	.datad(\rtl~1117_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1820_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1820 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N25
dffeas \RAM|RAM~536 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1820_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~536 .is_wysiwyg = "true";
defparam \RAM|RAM~536 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N10
cycloneive_lcell_comb \RAM|RAM~1080 (
// Equation(s):
// \RAM|RAM~1080_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~537_q ) # ((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~536_q  & !\top|ALU|Mux30~1_combout ))))

	.dataa(\RAM|RAM~537_q ),
	.datab(\RAM|RAM~536_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1080_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1080 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N12
cycloneive_lcell_comb \RAM|RAM~1081 (
// Equation(s):
// \RAM|RAM~1081_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1080_combout  & ((\RAM|RAM~539_q ))) # (!\RAM|RAM~1080_combout  & (\RAM|RAM~538_q )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1080_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~538_q ),
	.datac(\RAM|RAM~539_q ),
	.datad(\RAM|RAM~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1081_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1081 .lut_mask = 16'hF588;
defparam \RAM|RAM~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N18
cycloneive_lcell_comb \RAM|RAM~1082 (
// Equation(s):
// \RAM|RAM~1082_combout  = (\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout )) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~1079_combout )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1081_combout )))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1079_combout ),
	.datad(\RAM|RAM~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1082_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1082 .lut_mask = 16'hD9C8;
defparam \RAM|RAM~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N4
cycloneive_lcell_comb \RAM|RAM~1085 (
// Equation(s):
// \RAM|RAM~1085_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1082_combout  & (\RAM|RAM~1084_combout )) # (!\RAM|RAM~1082_combout  & ((\RAM|RAM~1077_combout ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1082_combout ))))

	.dataa(\RAM|RAM~1084_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~1077_combout ),
	.datad(\RAM|RAM~1082_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1085_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1085 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N6
cycloneive_lcell_comb \RAM|RAM~1838 (
// Equation(s):
// \RAM|RAM~1838_combout  = (\RAM|RAM~1750_combout  & ((\rtl~1118_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1118_combout  & (\RAM|RAM~721_q )))) # (!\RAM|RAM~1750_combout  & (((\RAM|RAM~721_q ))))

	.dataa(\RAM|RAM~1750_combout ),
	.datab(\rtl~1118_combout ),
	.datac(\RAM|RAM~721_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1838_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1838 .lut_mask = 16'hF870;
defparam \RAM|RAM~1838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y39_N7
dffeas \RAM|RAM~721 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1838_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~721 .is_wysiwyg = "true";
defparam \RAM|RAM~721 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N0
cycloneive_lcell_comb \RAM|RAM~1841 (
// Equation(s):
// \RAM|RAM~1841_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1118_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1118_combout  & ((\RAM|RAM~723_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~723_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1756_combout ),
	.datac(\RAM|RAM~723_q ),
	.datad(\rtl~1118_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1841_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1841 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N1
dffeas \RAM|RAM~723 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1841_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~723 .is_wysiwyg = "true";
defparam \RAM|RAM~723 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N4
cycloneive_lcell_comb \RAM|RAM~1840 (
// Equation(s):
// \RAM|RAM~1840_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1062_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1062_combout  & ((\RAM|RAM~720_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~720_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~720_q ),
	.datad(\rtl~1062_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1840_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1840 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y30_N5
dffeas \RAM|RAM~720 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1840_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~720 .is_wysiwyg = "true";
defparam \RAM|RAM~720 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N24
cycloneive_lcell_comb \RAM|RAM~1839 (
// Equation(s):
// \RAM|RAM~1839_combout  = (\RAM|RAM~1752_combout  & ((\rtl~1118_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1118_combout  & (\RAM|RAM~722_q )))) # (!\RAM|RAM~1752_combout  & (((\RAM|RAM~722_q ))))

	.dataa(\RAM|RAM~1752_combout ),
	.datab(\rtl~1118_combout ),
	.datac(\RAM|RAM~722_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1839_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1839 .lut_mask = 16'hF870;
defparam \RAM|RAM~1839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y39_N25
dffeas \RAM|RAM~722 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1839_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~722 .is_wysiwyg = "true";
defparam \RAM|RAM~722 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N2
cycloneive_lcell_comb \RAM|RAM~1093 (
// Equation(s):
// \RAM|RAM~1093_combout  = (\top|ALU|Mux31~1_combout  & (((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout  & ((\RAM|RAM~722_q ))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~720_q ))))

	.dataa(\RAM|RAM~720_q ),
	.datab(\RAM|RAM~722_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1093_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1093 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N28
cycloneive_lcell_comb \RAM|RAM~1094 (
// Equation(s):
// \RAM|RAM~1094_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1093_combout  & ((\RAM|RAM~723_q ))) # (!\RAM|RAM~1093_combout  & (\RAM|RAM~721_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1093_combout ))))

	.dataa(\RAM|RAM~721_q ),
	.datab(\RAM|RAM~723_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1094_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1094 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N8
cycloneive_lcell_comb \RAM|RAM~1830 (
// Equation(s):
// \RAM|RAM~1830_combout  = (\rtl~1115_combout  & ((\RAM|RAM~1752_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1752_combout  & ((\RAM|RAM~658_q ))))) # (!\rtl~1115_combout  & (((\RAM|RAM~658_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1115_combout ),
	.datac(\RAM|RAM~658_q ),
	.datad(\RAM|RAM~1752_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1830_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1830 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N9
dffeas \RAM|RAM~658 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1830_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~658 .is_wysiwyg = "true";
defparam \RAM|RAM~658 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N4
cycloneive_lcell_comb \RAM|RAM~1833 (
// Equation(s):
// \RAM|RAM~1833_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1115_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1115_combout  & ((\RAM|RAM~659_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~659_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1756_combout ),
	.datac(\RAM|RAM~659_q ),
	.datad(\rtl~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1833_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1833 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N5
dffeas \RAM|RAM~659 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1833_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~659 .is_wysiwyg = "true";
defparam \RAM|RAM~659 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N16
cycloneive_lcell_comb \RAM|RAM~1832 (
// Equation(s):
// \RAM|RAM~1832_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1062_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1062_combout  & ((\RAM|RAM~656_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~656_q ))))

	.dataa(\RAM|RAM~1790_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~656_q ),
	.datad(\rtl~1062_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1832_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1832 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y30_N17
dffeas \RAM|RAM~656 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1832_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~656 .is_wysiwyg = "true";
defparam \RAM|RAM~656 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N20
cycloneive_lcell_comb \RAM|RAM~1831 (
// Equation(s):
// \RAM|RAM~1831_combout  = (\RAM|RAM~1750_combout  & ((\rtl~1115_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1115_combout  & ((\RAM|RAM~657_q ))))) # (!\RAM|RAM~1750_combout  & (((\RAM|RAM~657_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1750_combout ),
	.datac(\RAM|RAM~657_q ),
	.datad(\rtl~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1831_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1831 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N21
dffeas \RAM|RAM~657 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1831_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~657 .is_wysiwyg = "true";
defparam \RAM|RAM~657 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N2
cycloneive_lcell_comb \RAM|RAM~1088 (
// Equation(s):
// \RAM|RAM~1088_combout  = (\top|ALU|Mux31~1_combout  & (((\RAM|RAM~657_q ) # (\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~656_q  & ((!\top|ALU|Mux30~1_combout ))))

	.dataa(\RAM|RAM~656_q ),
	.datab(\RAM|RAM~657_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1088_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1088 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N8
cycloneive_lcell_comb \RAM|RAM~1089 (
// Equation(s):
// \RAM|RAM~1089_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1088_combout  & ((\RAM|RAM~659_q ))) # (!\RAM|RAM~1088_combout  & (\RAM|RAM~658_q )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1088_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~658_q ),
	.datac(\RAM|RAM~659_q ),
	.datad(\RAM|RAM~1088_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1089_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1089 .lut_mask = 16'hF588;
defparam \RAM|RAM~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N6
cycloneive_lcell_comb \RAM|RAM~1834 (
// Equation(s):
// \RAM|RAM~1834_combout  = (\rtl~1117_combout  & ((\RAM|RAM~1752_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1752_combout  & ((\RAM|RAM~530_q ))))) # (!\rtl~1117_combout  & (((\RAM|RAM~530_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1117_combout ),
	.datac(\RAM|RAM~530_q ),
	.datad(\RAM|RAM~1752_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1834_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1834 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N7
dffeas \RAM|RAM~530 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1834_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~530 .is_wysiwyg = "true";
defparam \RAM|RAM~530 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N14
cycloneive_lcell_comb \RAM|RAM~1837 (
// Equation(s):
// \RAM|RAM~1837_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1117_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1117_combout  & ((\RAM|RAM~531_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~531_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1756_combout ),
	.datac(\RAM|RAM~531_q ),
	.datad(\rtl~1117_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1837_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1837 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N15
dffeas \RAM|RAM~531 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1837_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~531 .is_wysiwyg = "true";
defparam \RAM|RAM~531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N22
cycloneive_lcell_comb \RAM|RAM~1836 (
// Equation(s):
// \RAM|RAM~1836_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1062_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1062_combout  & ((\RAM|RAM~528_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~528_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~528_q ),
	.datad(\rtl~1062_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1836_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1836 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y30_N23
dffeas \RAM|RAM~528 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1836_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~528 .is_wysiwyg = "true";
defparam \RAM|RAM~528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N16
cycloneive_lcell_comb \RAM|RAM~1835 (
// Equation(s):
// \RAM|RAM~1835_combout  = (\rtl~1117_combout  & ((\RAM|RAM~1750_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1750_combout  & ((\RAM|RAM~529_q ))))) # (!\rtl~1117_combout  & (((\RAM|RAM~529_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1117_combout ),
	.datac(\RAM|RAM~529_q ),
	.datad(\RAM|RAM~1750_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1835_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1835 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N17
dffeas \RAM|RAM~529 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1835_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~529 .is_wysiwyg = "true";
defparam \RAM|RAM~529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N6
cycloneive_lcell_comb \RAM|RAM~1090 (
// Equation(s):
// \RAM|RAM~1090_combout  = (\top|ALU|Mux31~1_combout  & (((\RAM|RAM~529_q ) # (\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~528_q  & ((!\top|ALU|Mux30~1_combout ))))

	.dataa(\RAM|RAM~528_q ),
	.datab(\RAM|RAM~529_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1090_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1090 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N0
cycloneive_lcell_comb \RAM|RAM~1091 (
// Equation(s):
// \RAM|RAM~1091_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1090_combout  & ((\RAM|RAM~531_q ))) # (!\RAM|RAM~1090_combout  & (\RAM|RAM~530_q )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1090_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~530_q ),
	.datac(\RAM|RAM~531_q ),
	.datad(\RAM|RAM~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1091_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1091 .lut_mask = 16'hF588;
defparam \RAM|RAM~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N30
cycloneive_lcell_comb \RAM|RAM~1092 (
// Equation(s):
// \RAM|RAM~1092_combout  = (\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout )) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~1089_combout )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1091_combout )))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1089_combout ),
	.datad(\RAM|RAM~1091_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1092_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1092 .lut_mask = 16'hD9C8;
defparam \RAM|RAM~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N12
cycloneive_lcell_comb \RAM|RAM~1829 (
// Equation(s):
// \RAM|RAM~1829_combout  = (\rtl~1116_combout  & ((\RAM|RAM~1756_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1756_combout  & ((\RAM|RAM~595_q ))))) # (!\rtl~1116_combout  & (((\RAM|RAM~595_q ))))

	.dataa(\rtl~1116_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~595_q ),
	.datad(\RAM|RAM~1756_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1829_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1829 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N13
dffeas \RAM|RAM~595 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1829_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~595 .is_wysiwyg = "true";
defparam \RAM|RAM~595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N6
cycloneive_lcell_comb \RAM|RAM~1826 (
// Equation(s):
// \RAM|RAM~1826_combout  = (\rtl~1116_combout  & ((\RAM|RAM~1750_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1750_combout  & (\RAM|RAM~593_q )))) # (!\rtl~1116_combout  & (((\RAM|RAM~593_q ))))

	.dataa(\rtl~1116_combout ),
	.datab(\RAM|RAM~1750_combout ),
	.datac(\RAM|RAM~593_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1826_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1826 .lut_mask = 16'hF870;
defparam \RAM|RAM~1826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N7
dffeas \RAM|RAM~593 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1826_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~593 .is_wysiwyg = "true";
defparam \RAM|RAM~593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N2
cycloneive_lcell_comb \RAM|RAM~1828 (
// Equation(s):
// \RAM|RAM~1828_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1062_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1062_combout  & ((\RAM|RAM~592_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~592_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~592_q ),
	.datad(\rtl~1062_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1828_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1828 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y30_N3
dffeas \RAM|RAM~592 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1828_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~592 .is_wysiwyg = "true";
defparam \RAM|RAM~592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N28
cycloneive_lcell_comb \RAM|RAM~1827 (
// Equation(s):
// \RAM|RAM~1827_combout  = (\rtl~1116_combout  & ((\RAM|RAM~1752_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1752_combout  & ((\RAM|RAM~594_q ))))) # (!\rtl~1116_combout  & (((\RAM|RAM~594_q ))))

	.dataa(\rtl~1116_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~594_q ),
	.datad(\RAM|RAM~1752_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1827_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1827 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N29
dffeas \RAM|RAM~594 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1827_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~594 .is_wysiwyg = "true";
defparam \RAM|RAM~594 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N10
cycloneive_lcell_comb \RAM|RAM~1086 (
// Equation(s):
// \RAM|RAM~1086_combout  = (\top|ALU|Mux31~1_combout  & (((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout  & ((\RAM|RAM~594_q ))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~592_q ))))

	.dataa(\RAM|RAM~592_q ),
	.datab(\RAM|RAM~594_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1086_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1086 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N26
cycloneive_lcell_comb \RAM|RAM~1087 (
// Equation(s):
// \RAM|RAM~1087_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1086_combout  & (\RAM|RAM~595_q )) # (!\RAM|RAM~1086_combout  & ((\RAM|RAM~593_q ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1086_combout ))))

	.dataa(\RAM|RAM~595_q ),
	.datab(\RAM|RAM~593_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1087_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1087 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N28
cycloneive_lcell_comb \RAM|RAM~1095 (
// Equation(s):
// \RAM|RAM~1095_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1092_combout  & (\RAM|RAM~1094_combout )) # (!\RAM|RAM~1092_combout  & ((\RAM|RAM~1087_combout ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1092_combout ))))

	.dataa(\RAM|RAM~1094_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~1092_combout ),
	.datad(\RAM|RAM~1087_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1095_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1095 .lut_mask = 16'hBCB0;
defparam \RAM|RAM~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N14
cycloneive_lcell_comb \RAM|RAM~1096 (
// Equation(s):
// \RAM|RAM~1096_combout  = (\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout ) # ((\RAM|RAM~1085_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1095_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1085_combout ),
	.datad(\RAM|RAM~1095_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1096_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1096 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N28
cycloneive_lcell_comb \RAM|RAM~1794 (
// Equation(s):
// \RAM|RAM~1794_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1115_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1115_combout  & ((\RAM|RAM~663_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~663_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1745_combout ),
	.datac(\RAM|RAM~663_q ),
	.datad(\rtl~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1794_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1794 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N29
dffeas \RAM|RAM~663 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1794_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~663 .is_wysiwyg = "true";
defparam \RAM|RAM~663 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N8
cycloneive_lcell_comb \RAM|RAM~1791 (
// Equation(s):
// \RAM|RAM~1791_combout  = (\RAM|RAM~1735_combout  & ((\rtl~1115_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1115_combout  & ((\RAM|RAM~662_q ))))) # (!\RAM|RAM~1735_combout  & (((\RAM|RAM~662_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1735_combout ),
	.datac(\RAM|RAM~662_q ),
	.datad(\rtl~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1791_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1791 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N9
dffeas \RAM|RAM~662 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1791_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~662 .is_wysiwyg = "true";
defparam \RAM|RAM~662 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N30
cycloneive_lcell_comb \RAM|RAM~1792 (
// Equation(s):
// \RAM|RAM~1792_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1115_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1115_combout  & ((\RAM|RAM~661_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~661_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1730_combout ),
	.datac(\RAM|RAM~661_q ),
	.datad(\rtl~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1792_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1792 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N31
dffeas \RAM|RAM~661 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1792_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~661 .is_wysiwyg = "true";
defparam \RAM|RAM~661 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N16
cycloneive_lcell_comb \RAM|RAM~1793 (
// Equation(s):
// \RAM|RAM~1793_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1115_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1115_combout  & ((\RAM|RAM~660_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~660_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1740_combout ),
	.datac(\RAM|RAM~660_q ),
	.datad(\rtl~1115_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1793_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1793 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N17
dffeas \RAM|RAM~660 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1793_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~660 .is_wysiwyg = "true";
defparam \RAM|RAM~660 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N18
cycloneive_lcell_comb \RAM|RAM~1066 (
// Equation(s):
// \RAM|RAM~1066_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~661_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~660_q )))))

	.dataa(\RAM|RAM~661_q ),
	.datab(\RAM|RAM~660_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1066_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1066 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N14
cycloneive_lcell_comb \RAM|RAM~1067 (
// Equation(s):
// \RAM|RAM~1067_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1066_combout  & (\RAM|RAM~663_q )) # (!\RAM|RAM~1066_combout  & ((\RAM|RAM~662_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1066_combout ))))

	.dataa(\RAM|RAM~663_q ),
	.datab(\RAM|RAM~662_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1066_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1067_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1067 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N0
cycloneive_lcell_comb \RAM|RAM~1806 (
// Equation(s):
// \RAM|RAM~1806_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1118_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1118_combout  & ((\RAM|RAM~725_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~725_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1730_combout ),
	.datac(\RAM|RAM~725_q ),
	.datad(\rtl~1118_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1806_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1806 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N1
dffeas \RAM|RAM~725 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1806_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~725 .is_wysiwyg = "true";
defparam \RAM|RAM~725 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N10
cycloneive_lcell_comb \RAM|RAM~1809 (
// Equation(s):
// \RAM|RAM~1809_combout  = (\rtl~1118_combout  & ((\RAM|RAM~1745_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1745_combout  & ((\RAM|RAM~727_q ))))) # (!\rtl~1118_combout  & (((\RAM|RAM~727_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1118_combout ),
	.datac(\RAM|RAM~727_q ),
	.datad(\RAM|RAM~1745_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1809_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1809 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N11
dffeas \RAM|RAM~727 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1809_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~727 .is_wysiwyg = "true";
defparam \RAM|RAM~727 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N26
cycloneive_lcell_comb \RAM|RAM~1808 (
// Equation(s):
// \RAM|RAM~1808_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1118_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1118_combout  & ((\RAM|RAM~724_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~724_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1740_combout ),
	.datac(\RAM|RAM~724_q ),
	.datad(\rtl~1118_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1808_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1808 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N27
dffeas \RAM|RAM~724 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1808_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~724 .is_wysiwyg = "true";
defparam \RAM|RAM~724 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N28
cycloneive_lcell_comb \RAM|RAM~1807 (
// Equation(s):
// \RAM|RAM~1807_combout  = (\rtl~1118_combout  & ((\RAM|RAM~1735_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1735_combout  & ((\RAM|RAM~726_q ))))) # (!\rtl~1118_combout  & (((\RAM|RAM~726_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1118_combout ),
	.datac(\RAM|RAM~726_q ),
	.datad(\RAM|RAM~1735_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1807_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1807 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N29
dffeas \RAM|RAM~726 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1807_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~726 .is_wysiwyg = "true";
defparam \RAM|RAM~726 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N24
cycloneive_lcell_comb \RAM|RAM~1073 (
// Equation(s):
// \RAM|RAM~1073_combout  = (\top|ALU|Mux30~1_combout  & (((\RAM|RAM~726_q ) # (\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~724_q  & ((!\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~724_q ),
	.datab(\RAM|RAM~726_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1073_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1073 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N26
cycloneive_lcell_comb \RAM|RAM~1074 (
// Equation(s):
// \RAM|RAM~1074_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1073_combout  & ((\RAM|RAM~727_q ))) # (!\RAM|RAM~1073_combout  & (\RAM|RAM~725_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1073_combout ))))

	.dataa(\RAM|RAM~725_q ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~727_q ),
	.datad(\RAM|RAM~1073_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1074_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1074 .lut_mask = 16'hF388;
defparam \RAM|RAM~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N20
cycloneive_lcell_comb \RAM|RAM~1796 (
// Equation(s):
// \RAM|RAM~1796_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1116_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1116_combout  & ((\RAM|RAM~597_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~597_q ))))

	.dataa(\RAM|RAM~1730_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~597_q ),
	.datad(\rtl~1116_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1796_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1796 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y39_N21
dffeas \RAM|RAM~597 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1796_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~597 .is_wysiwyg = "true";
defparam \RAM|RAM~597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N8
cycloneive_lcell_comb \RAM|RAM~1799 (
// Equation(s):
// \RAM|RAM~1799_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1116_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1116_combout  & ((\RAM|RAM~599_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~599_q ))))

	.dataa(\RAM|RAM~1745_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~599_q ),
	.datad(\rtl~1116_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1799_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1799 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y39_N9
dffeas \RAM|RAM~599 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1799_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~599 .is_wysiwyg = "true";
defparam \RAM|RAM~599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N30
cycloneive_lcell_comb \RAM|RAM~1797 (
// Equation(s):
// \RAM|RAM~1797_combout  = (\RAM|RAM~1735_combout  & ((\rtl~1116_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1116_combout  & ((\RAM|RAM~598_q ))))) # (!\RAM|RAM~1735_combout  & (((\RAM|RAM~598_q ))))

	.dataa(\RAM|RAM~1735_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~598_q ),
	.datad(\rtl~1116_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1797_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1797 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y39_N31
dffeas \RAM|RAM~598 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1797_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~598 .is_wysiwyg = "true";
defparam \RAM|RAM~598 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N16
cycloneive_lcell_comb \RAM|RAM~1798 (
// Equation(s):
// \RAM|RAM~1798_combout  = (\rtl~1116_combout  & ((\RAM|RAM~1740_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1740_combout  & ((\RAM|RAM~596_q ))))) # (!\rtl~1116_combout  & (((\RAM|RAM~596_q ))))

	.dataa(\rtl~1116_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~596_q ),
	.datad(\RAM|RAM~1740_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1798_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1798 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y39_N17
dffeas \RAM|RAM~596 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1798_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~596 .is_wysiwyg = "true";
defparam \RAM|RAM~596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N18
cycloneive_lcell_comb \RAM|RAM~1068 (
// Equation(s):
// \RAM|RAM~1068_combout  = (\top|ALU|Mux31~1_combout  & (((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout  & (\RAM|RAM~598_q )) # (!\top|ALU|Mux30~1_combout  & ((\RAM|RAM~596_q )))))

	.dataa(\RAM|RAM~598_q ),
	.datab(\RAM|RAM~596_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1068_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1068 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y39_N22
cycloneive_lcell_comb \RAM|RAM~1069 (
// Equation(s):
// \RAM|RAM~1069_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1068_combout  & ((\RAM|RAM~599_q ))) # (!\RAM|RAM~1068_combout  & (\RAM|RAM~597_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1068_combout ))))

	.dataa(\RAM|RAM~597_q ),
	.datab(\RAM|RAM~599_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1068_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1069_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1069 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N12
cycloneive_lcell_comb \RAM|RAM~1801 (
// Equation(s):
// \RAM|RAM~1801_combout  = (\rtl~1117_combout  & ((\RAM|RAM~1735_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1735_combout  & ((\RAM|RAM~534_q ))))) # (!\rtl~1117_combout  & (((\RAM|RAM~534_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1117_combout ),
	.datac(\RAM|RAM~534_q ),
	.datad(\RAM|RAM~1735_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1801_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1801 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N13
dffeas \RAM|RAM~534 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1801_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~534 .is_wysiwyg = "true";
defparam \RAM|RAM~534 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N4
cycloneive_lcell_comb \RAM|RAM~1804 (
// Equation(s):
// \RAM|RAM~1804_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1117_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1117_combout  & ((\RAM|RAM~535_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~535_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1745_combout ),
	.datac(\RAM|RAM~535_q ),
	.datad(\rtl~1117_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1804_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1804 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N5
dffeas \RAM|RAM~535 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1804_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~535 .is_wysiwyg = "true";
defparam \RAM|RAM~535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N22
cycloneive_lcell_comb \RAM|RAM~1802 (
// Equation(s):
// \RAM|RAM~1802_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1117_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1117_combout  & ((\RAM|RAM~533_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~533_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1730_combout ),
	.datac(\RAM|RAM~533_q ),
	.datad(\rtl~1117_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1802_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1802 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~1802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N23
dffeas \RAM|RAM~533 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1802_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~533 .is_wysiwyg = "true";
defparam \RAM|RAM~533 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N0
cycloneive_lcell_comb \RAM|RAM~1803 (
// Equation(s):
// \RAM|RAM~1803_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1117_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1117_combout  & ((\RAM|RAM~532_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~532_q ))))

	.dataa(\RAM|RAM~1740_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~532_q ),
	.datad(\rtl~1117_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1803_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1803 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N1
dffeas \RAM|RAM~532 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1803_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~532 .is_wysiwyg = "true";
defparam \RAM|RAM~532 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N18
cycloneive_lcell_comb \RAM|RAM~1070 (
// Equation(s):
// \RAM|RAM~1070_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~533_q ) # ((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~532_q  & !\top|ALU|Mux30~1_combout ))))

	.dataa(\RAM|RAM~533_q ),
	.datab(\RAM|RAM~532_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1070_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1070 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N30
cycloneive_lcell_comb \RAM|RAM~1071 (
// Equation(s):
// \RAM|RAM~1071_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1070_combout  & ((\RAM|RAM~535_q ))) # (!\RAM|RAM~1070_combout  & (\RAM|RAM~534_q )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1070_combout ))))

	.dataa(\RAM|RAM~534_q ),
	.datab(\RAM|RAM~535_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1070_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1071_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1071 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N20
cycloneive_lcell_comb \RAM|RAM~1072 (
// Equation(s):
// \RAM|RAM~1072_combout  = (\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout ) # ((\RAM|RAM~1069_combout )))) # (!\top|ALU|Mux25~4_combout  & (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1071_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1069_combout ),
	.datad(\RAM|RAM~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1072_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1072 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N16
cycloneive_lcell_comb \RAM|RAM~1075 (
// Equation(s):
// \RAM|RAM~1075_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1072_combout  & ((\RAM|RAM~1074_combout ))) # (!\RAM|RAM~1072_combout  & (\RAM|RAM~1067_combout )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1072_combout ))))

	.dataa(\RAM|RAM~1067_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1074_combout ),
	.datad(\RAM|RAM~1072_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1075_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1075 .lut_mask = 16'hF388;
defparam \RAM|RAM~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N22
cycloneive_lcell_comb \RAM|RAM~1107 (
// Equation(s):
// \RAM|RAM~1107_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1096_combout  & (\RAM|RAM~1106_combout )) # (!\RAM|RAM~1096_combout  & ((\RAM|RAM~1075_combout ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1096_combout ))))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\RAM|RAM~1106_combout ),
	.datac(\RAM|RAM~1096_combout ),
	.datad(\RAM|RAM~1075_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1107_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1107 .lut_mask = 16'hDAD0;
defparam \RAM|RAM~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N2
cycloneive_lcell_comb \RAM|RAM~1150 (
// Equation(s):
// \RAM|RAM~1150_combout  = (\top|ALU|Mux26~4_combout  & (\top|ALU|Mux27~9_combout )) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1107_combout ))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~1149_combout ))))

	.dataa(\top|ALU|Mux26~4_combout ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\RAM|RAM~1149_combout ),
	.datad(\RAM|RAM~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1150_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1150 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N12
cycloneive_lcell_comb \RAM|RAM~1193 (
// Equation(s):
// \RAM|RAM~1193_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1150_combout  & (\RAM|RAM~1192_combout )) # (!\RAM|RAM~1150_combout  & ((\RAM|RAM~1065_combout ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1150_combout ))))

	.dataa(\top|ALU|Mux26~4_combout ),
	.datab(\RAM|RAM~1192_combout ),
	.datac(\RAM|RAM~1065_combout ),
	.datad(\RAM|RAM~1150_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1193_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1193 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N6
cycloneive_lcell_comb \rtl~1107 (
// Equation(s):
// \rtl~1107_combout  = (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux22~3_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1775_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1775_combout ),
	.cin(gnd),
	.combout(\rtl~1107_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1107 .lut_mask = 16'h8000;
defparam \rtl~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N22
cycloneive_lcell_comb \RAM|RAM~2712 (
// Equation(s):
// \RAM|RAM~2712_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~1021_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1021_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~1021_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2712_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2712 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y29_N23
dffeas \RAM|RAM~1021 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2712_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1021 .is_wysiwyg = "true";
defparam \RAM|RAM~1021 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N24
cycloneive_lcell_comb \RAM|RAM~2709 (
// Equation(s):
// \RAM|RAM~2709_combout  = (\rtl~1107_combout  & ((\RAM|RAM~1926_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1926_combout  & ((\RAM|RAM~893_q ))))) # (!\rtl~1107_combout  & (((\RAM|RAM~893_q ))))

	.dataa(\rtl~1107_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~893_q ),
	.datad(\RAM|RAM~1926_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2709_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2709 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y29_N25
dffeas \RAM|RAM~893 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2709_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~893 .is_wysiwyg = "true";
defparam \RAM|RAM~893 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N16
cycloneive_lcell_comb \RAM|RAM~2711 (
// Equation(s):
// \RAM|RAM~2711_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~829_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~829_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~829_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2711_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2711 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y29_N17
dffeas \RAM|RAM~829 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2711_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~829 .is_wysiwyg = "true";
defparam \RAM|RAM~829 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N10
cycloneive_lcell_comb \RAM|RAM~2710 (
// Equation(s):
// \RAM|RAM~2710_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~957_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~957_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~957_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2710_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2710 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y29_N11
dffeas \RAM|RAM~957 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2710_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~957 .is_wysiwyg = "true";
defparam \RAM|RAM~957 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N18
cycloneive_lcell_comb \RAM|RAM~1669 (
// Equation(s):
// \RAM|RAM~1669_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & ((\RAM|RAM~957_q ))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~829_q ))))

	.dataa(\RAM|RAM~829_q ),
	.datab(\RAM|RAM~957_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1669_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1669 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N8
cycloneive_lcell_comb \RAM|RAM~1670 (
// Equation(s):
// \RAM|RAM~1670_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1669_combout  & (\RAM|RAM~1021_q )) # (!\RAM|RAM~1669_combout  & ((\RAM|RAM~893_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1669_combout ))))

	.dataa(\RAM|RAM~1021_q ),
	.datab(\RAM|RAM~893_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1669_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1670_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1670 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N10
cycloneive_lcell_comb \RAM|RAM~2700 (
// Equation(s):
// \RAM|RAM~2700_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~1005_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~1005_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~1005_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2700_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2700 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y29_N11
dffeas \RAM|RAM~1005 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2700_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1005 .is_wysiwyg = "true";
defparam \RAM|RAM~1005 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y29_N20
cycloneive_lcell_comb \RAM|RAM~2697 (
// Equation(s):
// \RAM|RAM~2697_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~941_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~941_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1715_combout ),
	.datac(\RAM|RAM~941_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2697_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2697 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y29_N21
dffeas \RAM|RAM~941 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2697_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~941 .is_wysiwyg = "true";
defparam \RAM|RAM~941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y29_N30
cycloneive_lcell_comb \RAM|RAM~2699 (
// Equation(s):
// \RAM|RAM~2699_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~813_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~813_q ))))

	.dataa(\RAM|RAM~1720_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~813_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2699_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2699 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y29_N31
dffeas \RAM|RAM~813 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2699_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~813 .is_wysiwyg = "true";
defparam \RAM|RAM~813 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N4
cycloneive_lcell_comb \RAM|RAM~2698 (
// Equation(s):
// \RAM|RAM~2698_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~877_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~877_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~877_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2698_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2698 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y29_N5
dffeas \RAM|RAM~877 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2698_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~877 .is_wysiwyg = "true";
defparam \RAM|RAM~877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y29_N12
cycloneive_lcell_comb \RAM|RAM~1662 (
// Equation(s):
// \RAM|RAM~1662_combout  = (\top|ALU|Mux25~4_combout  & (((\RAM|RAM~877_q ) # (\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~813_q  & ((!\top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~813_q ),
	.datab(\RAM|RAM~877_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1662_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1662 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y29_N22
cycloneive_lcell_comb \RAM|RAM~1663 (
// Equation(s):
// \RAM|RAM~1663_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1662_combout  & (\RAM|RAM~1005_q )) # (!\RAM|RAM~1662_combout  & ((\RAM|RAM~941_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1662_combout ))))

	.dataa(\RAM|RAM~1005_q ),
	.datab(\RAM|RAM~941_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1662_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1663_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1663 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y29_N8
cycloneive_lcell_comb \RAM|RAM~2704 (
// Equation(s):
// \RAM|RAM~2704_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~989_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~989_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~989_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2704_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2704 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y29_N9
dffeas \RAM|RAM~989 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2704_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~989 .is_wysiwyg = "true";
defparam \RAM|RAM~989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N24
cycloneive_lcell_comb \RAM|RAM~2701 (
// Equation(s):
// \RAM|RAM~2701_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~861_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~861_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~861_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2701_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2701 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y29_N25
dffeas \RAM|RAM~861 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2701_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~861 .is_wysiwyg = "true";
defparam \RAM|RAM~861 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N26
cycloneive_lcell_comb \RAM|RAM~2702 (
// Equation(s):
// \RAM|RAM~2702_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~925_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~925_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~925_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2702_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2702 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y29_N27
dffeas \RAM|RAM~925 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2702_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~925 .is_wysiwyg = "true";
defparam \RAM|RAM~925 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N26
cycloneive_lcell_comb \RAM|RAM~2703 (
// Equation(s):
// \RAM|RAM~2703_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~797_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~797_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~797_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2703_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2703 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y29_N27
dffeas \RAM|RAM~797 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2703_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~797 .is_wysiwyg = "true";
defparam \RAM|RAM~797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N24
cycloneive_lcell_comb \RAM|RAM~1664 (
// Equation(s):
// \RAM|RAM~1664_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~925_q )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~797_q )))))

	.dataa(\RAM|RAM~925_q ),
	.datab(\RAM|RAM~797_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1664_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1664 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N26
cycloneive_lcell_comb \RAM|RAM~1665 (
// Equation(s):
// \RAM|RAM~1665_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1664_combout  & (\RAM|RAM~989_q )) # (!\RAM|RAM~1664_combout  & ((\RAM|RAM~861_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1664_combout ))))

	.dataa(\RAM|RAM~989_q ),
	.datab(\RAM|RAM~861_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1664_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1665_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1665 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N12
cycloneive_lcell_comb \RAM|RAM~2705 (
// Equation(s):
// \RAM|RAM~2705_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~909_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~909_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~909_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2705_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2705 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y29_N13
dffeas \RAM|RAM~909 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2705_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~909 .is_wysiwyg = "true";
defparam \RAM|RAM~909 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N8
cycloneive_lcell_comb \RAM|RAM~2708 (
// Equation(s):
// \RAM|RAM~2708_combout  = (\rtl~1107_combout  & ((\RAM|RAM~1873_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1873_combout  & ((\RAM|RAM~973_q ))))) # (!\rtl~1107_combout  & (((\RAM|RAM~973_q ))))

	.dataa(\rtl~1107_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~973_q ),
	.datad(\RAM|RAM~1873_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2708_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2708 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y29_N9
dffeas \RAM|RAM~973 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2708_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~973 .is_wysiwyg = "true";
defparam \RAM|RAM~973 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N30
cycloneive_lcell_comb \RAM|RAM~2706 (
// Equation(s):
// \RAM|RAM~2706_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~845_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~845_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~845_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2706_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2706 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y29_N31
dffeas \RAM|RAM~845 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2706_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~845 .is_wysiwyg = "true";
defparam \RAM|RAM~845 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N28
cycloneive_lcell_comb \RAM|RAM~2707 (
// Equation(s):
// \RAM|RAM~2707_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1107_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1107_combout  & ((\RAM|RAM~781_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~781_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~781_q ),
	.datad(\rtl~1107_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2707_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2707 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y29_N29
dffeas \RAM|RAM~781 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2707_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~781 .is_wysiwyg = "true";
defparam \RAM|RAM~781 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N2
cycloneive_lcell_comb \RAM|RAM~1666 (
// Equation(s):
// \RAM|RAM~1666_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & (\RAM|RAM~845_q )) # (!\top|ALU|Mux25~4_combout  & ((\RAM|RAM~781_q )))))

	.dataa(\RAM|RAM~845_q ),
	.datab(\RAM|RAM~781_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1666_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1666 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N18
cycloneive_lcell_comb \RAM|RAM~1667 (
// Equation(s):
// \RAM|RAM~1667_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1666_combout  & ((\RAM|RAM~973_q ))) # (!\RAM|RAM~1666_combout  & (\RAM|RAM~909_q )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1666_combout ))))

	.dataa(\RAM|RAM~909_q ),
	.datab(\RAM|RAM~973_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1666_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1667_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1667 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N12
cycloneive_lcell_comb \RAM|RAM~1668 (
// Equation(s):
// \RAM|RAM~1668_combout  = (\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout ) # ((\RAM|RAM~1665_combout )))) # (!\top|ALU|Mux27~9_combout  & (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1667_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1665_combout ),
	.datad(\RAM|RAM~1667_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1668_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1668 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N10
cycloneive_lcell_comb \RAM|RAM~1671 (
// Equation(s):
// \RAM|RAM~1671_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1668_combout  & (\RAM|RAM~1670_combout )) # (!\RAM|RAM~1668_combout  & ((\RAM|RAM~1663_combout ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1668_combout ))))

	.dataa(\top|ALU|Mux26~4_combout ),
	.datab(\RAM|RAM~1670_combout ),
	.datac(\RAM|RAM~1663_combout ),
	.datad(\RAM|RAM~1668_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1671_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1671 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N24
cycloneive_lcell_comb \rtl~1110 (
// Equation(s):
// \rtl~1110_combout  = (\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1785_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1785_combout ),
	.cin(gnd),
	.combout(\rtl~1110_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1110 .lut_mask = 16'h8000;
defparam \rtl~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N2
cycloneive_lcell_comb \RAM|RAM~2757 (
// Equation(s):
// \RAM|RAM~2757_combout  = (\rtl~1110_combout  & ((\RAM|RAM~1926_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1926_combout  & ((\RAM|RAM~895_q ))))) # (!\rtl~1110_combout  & (((\RAM|RAM~895_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1110_combout ),
	.datac(\RAM|RAM~895_q ),
	.datad(\RAM|RAM~1926_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2757_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2757 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y32_N3
dffeas \RAM|RAM~895 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2757_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~895 .is_wysiwyg = "true";
defparam \RAM|RAM~895 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N0
cycloneive_lcell_comb \RAM|RAM~2760 (
// Equation(s):
// \RAM|RAM~2760_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1110_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1110_combout  & ((\RAM|RAM~1023_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1023_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~1023_q ),
	.datad(\rtl~1110_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2760_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2760 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N1
dffeas \RAM|RAM~1023 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2760_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1023 .is_wysiwyg = "true";
defparam \RAM|RAM~1023 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N16
cycloneive_lcell_comb \RAM|RAM~2758 (
// Equation(s):
// \RAM|RAM~2758_combout  = (\rtl~1110_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~959_q ))))) # (!\rtl~1110_combout  & (((\RAM|RAM~959_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1110_combout ),
	.datac(\RAM|RAM~959_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2758_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2758 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y32_N17
dffeas \RAM|RAM~959 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2758_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~959 .is_wysiwyg = "true";
defparam \RAM|RAM~959 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N22
cycloneive_lcell_comb \RAM|RAM~2759 (
// Equation(s):
// \RAM|RAM~2759_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1110_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1110_combout  & ((\RAM|RAM~831_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~831_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~831_q ),
	.datad(\rtl~1110_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2759_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2759 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N23
dffeas \RAM|RAM~831 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2759_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~831 .is_wysiwyg = "true";
defparam \RAM|RAM~831 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N16
cycloneive_lcell_comb \RAM|RAM~1700 (
// Equation(s):
// \RAM|RAM~1700_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~959_q )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~831_q )))))

	.dataa(\RAM|RAM~959_q ),
	.datab(\RAM|RAM~831_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1700_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1700 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N18
cycloneive_lcell_comb \RAM|RAM~1701 (
// Equation(s):
// \RAM|RAM~1701_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1700_combout  & ((\RAM|RAM~1023_q ))) # (!\RAM|RAM~1700_combout  & (\RAM|RAM~895_q )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1700_combout ))))

	.dataa(\RAM|RAM~895_q ),
	.datab(\RAM|RAM~1023_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1700_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1701_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1701 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N8
cycloneive_lcell_comb \RAM|RAM~2748 (
// Equation(s):
// \RAM|RAM~2748_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1110_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1110_combout  & ((\RAM|RAM~1007_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~1007_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~1007_q ),
	.datad(\rtl~1110_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2748_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2748 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N9
dffeas \RAM|RAM~1007 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2748_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1007 .is_wysiwyg = "true";
defparam \RAM|RAM~1007 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N28
cycloneive_lcell_comb \RAM|RAM~2745 (
// Equation(s):
// \RAM|RAM~2745_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1110_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1110_combout  & ((\RAM|RAM~943_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~943_q ))))

	.dataa(\RAM|RAM~1715_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~943_q ),
	.datad(\rtl~1110_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2745_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2745 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N29
dffeas \RAM|RAM~943 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2745_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~943 .is_wysiwyg = "true";
defparam \RAM|RAM~943 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N12
cycloneive_lcell_comb \RAM|RAM~2747 (
// Equation(s):
// \RAM|RAM~2747_combout  = (\rtl~1110_combout  & ((\RAM|RAM~1720_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1720_combout  & ((\RAM|RAM~815_q ))))) # (!\rtl~1110_combout  & (((\RAM|RAM~815_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1110_combout ),
	.datac(\RAM|RAM~815_q ),
	.datad(\RAM|RAM~1720_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2747_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2747 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N13
dffeas \RAM|RAM~815 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2747_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~815 .is_wysiwyg = "true";
defparam \RAM|RAM~815 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N2
cycloneive_lcell_comb \RAM|RAM~2746 (
// Equation(s):
// \RAM|RAM~2746_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1110_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1110_combout  & ((\RAM|RAM~879_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~879_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~879_q ),
	.datad(\rtl~1110_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2746_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2746 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N3
dffeas \RAM|RAM~879 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2746_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~879 .is_wysiwyg = "true";
defparam \RAM|RAM~879 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N6
cycloneive_lcell_comb \RAM|RAM~1693 (
// Equation(s):
// \RAM|RAM~1693_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & ((\RAM|RAM~879_q ))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~815_q ))))

	.dataa(\RAM|RAM~815_q ),
	.datab(\RAM|RAM~879_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1693_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1693 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N14
cycloneive_lcell_comb \RAM|RAM~1694 (
// Equation(s):
// \RAM|RAM~1694_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1693_combout  & (\RAM|RAM~1007_q )) # (!\RAM|RAM~1693_combout  & ((\RAM|RAM~943_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1693_combout ))))

	.dataa(\RAM|RAM~1007_q ),
	.datab(\RAM|RAM~943_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1693_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1694_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1694 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N6
cycloneive_lcell_comb \RAM|RAM~2749 (
// Equation(s):
// \RAM|RAM~2749_combout  = (\rtl~1110_combout  & ((\RAM|RAM~1795_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1795_combout  & ((\RAM|RAM~863_q ))))) # (!\rtl~1110_combout  & (((\RAM|RAM~863_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1110_combout ),
	.datac(\RAM|RAM~863_q ),
	.datad(\RAM|RAM~1795_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2749_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2749 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y32_N7
dffeas \RAM|RAM~863 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2749_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~863 .is_wysiwyg = "true";
defparam \RAM|RAM~863 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N12
cycloneive_lcell_comb \RAM|RAM~2752 (
// Equation(s):
// \RAM|RAM~2752_combout  = (\rtl~1110_combout  & ((\RAM|RAM~1805_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1805_combout  & ((\RAM|RAM~991_q ))))) # (!\rtl~1110_combout  & (((\RAM|RAM~991_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1110_combout ),
	.datac(\RAM|RAM~991_q ),
	.datad(\RAM|RAM~1805_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2752_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2752 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y32_N13
dffeas \RAM|RAM~991 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2752_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~991 .is_wysiwyg = "true";
defparam \RAM|RAM~991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N26
cycloneive_lcell_comb \RAM|RAM~2751 (
// Equation(s):
// \RAM|RAM~2751_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1110_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1110_combout  & ((\RAM|RAM~799_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~799_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~799_q ),
	.datad(\rtl~1110_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2751_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2751 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y32_N27
dffeas \RAM|RAM~799 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2751_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~799 .is_wysiwyg = "true";
defparam \RAM|RAM~799 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N4
cycloneive_lcell_comb \RAM|RAM~2750 (
// Equation(s):
// \RAM|RAM~2750_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1110_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1110_combout  & ((\RAM|RAM~927_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~927_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~927_q ),
	.datad(\rtl~1110_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2750_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2750 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y32_N5
dffeas \RAM|RAM~927 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2750_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~927 .is_wysiwyg = "true";
defparam \RAM|RAM~927 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N24
cycloneive_lcell_comb \RAM|RAM~1695 (
// Equation(s):
// \RAM|RAM~1695_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & ((\RAM|RAM~927_q ))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~799_q ))))

	.dataa(\RAM|RAM~799_q ),
	.datab(\RAM|RAM~927_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1695_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1695 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N14
cycloneive_lcell_comb \RAM|RAM~1696 (
// Equation(s):
// \RAM|RAM~1696_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1695_combout  & ((\RAM|RAM~991_q ))) # (!\RAM|RAM~1695_combout  & (\RAM|RAM~863_q )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1695_combout ))))

	.dataa(\RAM|RAM~863_q ),
	.datab(\RAM|RAM~991_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1695_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1696_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1696 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N18
cycloneive_lcell_comb \RAM|RAM~2756 (
// Equation(s):
// \RAM|RAM~2756_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1110_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1110_combout  & ((\RAM|RAM~975_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~975_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~975_q ),
	.datad(\rtl~1110_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2756_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2756 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N19
dffeas \RAM|RAM~975 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2756_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~975 .is_wysiwyg = "true";
defparam \RAM|RAM~975 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N0
cycloneive_lcell_comb \RAM|RAM~2753 (
// Equation(s):
// \RAM|RAM~2753_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1110_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1110_combout  & ((\RAM|RAM~911_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~911_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1863_combout ),
	.datac(\RAM|RAM~911_q ),
	.datad(\rtl~1110_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2753_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2753 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N1
dffeas \RAM|RAM~911 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2753_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~911 .is_wysiwyg = "true";
defparam \RAM|RAM~911 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N22
cycloneive_lcell_comb \RAM|RAM~2755 (
// Equation(s):
// \RAM|RAM~2755_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1110_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1110_combout  & ((\RAM|RAM~783_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~783_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~783_q ),
	.datad(\rtl~1110_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2755_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2755 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N23
dffeas \RAM|RAM~783 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2755_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~783 .is_wysiwyg = "true";
defparam \RAM|RAM~783 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N0
cycloneive_lcell_comb \RAM|RAM~2754 (
// Equation(s):
// \RAM|RAM~2754_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1110_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1110_combout  & ((\RAM|RAM~847_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~847_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~847_q ),
	.datad(\rtl~1110_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2754_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2754 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N1
dffeas \RAM|RAM~847 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2754_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~847 .is_wysiwyg = "true";
defparam \RAM|RAM~847 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N24
cycloneive_lcell_comb \RAM|RAM~1697 (
// Equation(s):
// \RAM|RAM~1697_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & ((\RAM|RAM~847_q ))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~783_q ))))

	.dataa(\RAM|RAM~783_q ),
	.datab(\RAM|RAM~847_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1697_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1697 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N30
cycloneive_lcell_comb \RAM|RAM~1698 (
// Equation(s):
// \RAM|RAM~1698_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1697_combout  & (\RAM|RAM~975_q )) # (!\RAM|RAM~1697_combout  & ((\RAM|RAM~911_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1697_combout ))))

	.dataa(\RAM|RAM~975_q ),
	.datab(\RAM|RAM~911_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1697_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1698_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1698 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N6
cycloneive_lcell_comb \RAM|RAM~1699 (
// Equation(s):
// \RAM|RAM~1699_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1696_combout ) # ((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (((!\top|ALU|Mux26~4_combout  & \RAM|RAM~1698_combout ))))

	.dataa(\RAM|RAM~1696_combout ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1698_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1699_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1699 .lut_mask = 16'hCBC8;
defparam \RAM|RAM~1699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N4
cycloneive_lcell_comb \RAM|RAM~1702 (
// Equation(s):
// \RAM|RAM~1702_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1699_combout  & (\RAM|RAM~1701_combout )) # (!\RAM|RAM~1699_combout  & ((\RAM|RAM~1694_combout ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1699_combout ))))

	.dataa(\top|ALU|Mux26~4_combout ),
	.datab(\RAM|RAM~1701_combout ),
	.datac(\RAM|RAM~1694_combout ),
	.datad(\RAM|RAM~1699_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1702_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1702 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N26
cycloneive_lcell_comb \rtl~1109 (
// Equation(s):
// \rtl~1109_combout  = (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux22~3_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1780_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1780_combout ),
	.cin(gnd),
	.combout(\rtl~1109_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1109 .lut_mask = 16'h8000;
defparam \rtl~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N26
cycloneive_lcell_comb \RAM|RAM~2744 (
// Equation(s):
// \RAM|RAM~2744_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1109_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1109_combout  & ((\RAM|RAM~1020_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1020_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~1020_q ),
	.datad(\rtl~1109_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2744_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2744 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y29_N27
dffeas \RAM|RAM~1020 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2744_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1020 .is_wysiwyg = "true";
defparam \RAM|RAM~1020 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N14
cycloneive_lcell_comb \RAM|RAM~2741 (
// Equation(s):
// \RAM|RAM~2741_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1109_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1109_combout  & ((\RAM|RAM~892_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~892_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~892_q ),
	.datad(\rtl~1109_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2741_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2741 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y29_N15
dffeas \RAM|RAM~892 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2741_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~892 .is_wysiwyg = "true";
defparam \RAM|RAM~892 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N12
cycloneive_lcell_comb \RAM|RAM~2742 (
// Equation(s):
// \RAM|RAM~2742_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1109_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1109_combout  & ((\RAM|RAM~956_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~956_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~956_q ),
	.datad(\rtl~1109_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2742_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2742 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y29_N13
dffeas \RAM|RAM~956 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2742_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~956 .is_wysiwyg = "true";
defparam \RAM|RAM~956 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N2
cycloneive_lcell_comb \RAM|RAM~2743 (
// Equation(s):
// \RAM|RAM~2743_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1109_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1109_combout  & ((\RAM|RAM~828_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~828_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~828_q ),
	.datad(\rtl~1109_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2743_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2743 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y29_N3
dffeas \RAM|RAM~828 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2743_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~828 .is_wysiwyg = "true";
defparam \RAM|RAM~828 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N20
cycloneive_lcell_comb \RAM|RAM~1689 (
// Equation(s):
// \RAM|RAM~1689_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~956_q )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~828_q )))))

	.dataa(\RAM|RAM~956_q ),
	.datab(\RAM|RAM~828_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1689_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1689 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N16
cycloneive_lcell_comb \RAM|RAM~1690 (
// Equation(s):
// \RAM|RAM~1690_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1689_combout  & (\RAM|RAM~1020_q )) # (!\RAM|RAM~1689_combout  & ((\RAM|RAM~892_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1689_combout ))))

	.dataa(\RAM|RAM~1020_q ),
	.datab(\RAM|RAM~892_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1689_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1690_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1690 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N16
cycloneive_lcell_comb \RAM|RAM~2740 (
// Equation(s):
// \RAM|RAM~2740_combout  = (\rtl~1109_combout  & ((\RAM|RAM~1873_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1873_combout  & (\RAM|RAM~972_q )))) # (!\rtl~1109_combout  & (((\RAM|RAM~972_q ))))

	.dataa(\rtl~1109_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~972_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2740_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2740 .lut_mask = 16'hF870;
defparam \RAM|RAM~2740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y32_N17
dffeas \RAM|RAM~972 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2740_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~972 .is_wysiwyg = "true";
defparam \RAM|RAM~972 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N4
cycloneive_lcell_comb \RAM|RAM~2737 (
// Equation(s):
// \RAM|RAM~2737_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1109_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1109_combout  & ((\RAM|RAM~908_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~908_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~908_q ),
	.datad(\rtl~1109_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2737_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2737 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y29_N5
dffeas \RAM|RAM~908 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2737_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~908 .is_wysiwyg = "true";
defparam \RAM|RAM~908 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N14
cycloneive_lcell_comb \RAM|RAM~2739 (
// Equation(s):
// \RAM|RAM~2739_combout  = (\rtl~1109_combout  & ((\RAM|RAM~1868_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1868_combout  & (\RAM|RAM~780_q )))) # (!\rtl~1109_combout  & (((\RAM|RAM~780_q ))))

	.dataa(\rtl~1109_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~780_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2739_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2739 .lut_mask = 16'hF870;
defparam \RAM|RAM~2739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y32_N15
dffeas \RAM|RAM~780 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2739_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~780 .is_wysiwyg = "true";
defparam \RAM|RAM~780 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N28
cycloneive_lcell_comb \RAM|RAM~2738 (
// Equation(s):
// \RAM|RAM~2738_combout  = (\rtl~1109_combout  & ((\RAM|RAM~1858_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1858_combout  & (\RAM|RAM~844_q )))) # (!\rtl~1109_combout  & (((\RAM|RAM~844_q ))))

	.dataa(\rtl~1109_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~844_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2738_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2738 .lut_mask = 16'hF870;
defparam \RAM|RAM~2738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y32_N29
dffeas \RAM|RAM~844 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2738_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~844 .is_wysiwyg = "true";
defparam \RAM|RAM~844 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N20
cycloneive_lcell_comb \RAM|RAM~1686 (
// Equation(s):
// \RAM|RAM~1686_combout  = (\top|ALU|Mux25~4_combout  & (((\RAM|RAM~844_q ) # (\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~780_q  & ((!\top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~780_q ),
	.datab(\RAM|RAM~844_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1686_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1686 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N22
cycloneive_lcell_comb \RAM|RAM~1687 (
// Equation(s):
// \RAM|RAM~1687_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1686_combout  & (\RAM|RAM~972_q )) # (!\RAM|RAM~1686_combout  & ((\RAM|RAM~908_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1686_combout ))))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\RAM|RAM~972_q ),
	.datac(\RAM|RAM~908_q ),
	.datad(\RAM|RAM~1686_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1687_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1687 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N8
cycloneive_lcell_comb \RAM|RAM~2736 (
// Equation(s):
// \RAM|RAM~2736_combout  = (\rtl~1109_combout  & ((\RAM|RAM~1725_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1725_combout  & ((\RAM|RAM~1004_q ))))) # (!\rtl~1109_combout  & (((\RAM|RAM~1004_q ))))

	.dataa(\rtl~1109_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~1004_q ),
	.datad(\RAM|RAM~1725_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2736_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2736 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y32_N9
dffeas \RAM|RAM~1004 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2736_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1004 .is_wysiwyg = "true";
defparam \RAM|RAM~1004 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N24
cycloneive_lcell_comb \RAM|RAM~2733 (
// Equation(s):
// \RAM|RAM~2733_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1109_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1109_combout  & ((\RAM|RAM~940_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~940_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1715_combout ),
	.datac(\RAM|RAM~940_q ),
	.datad(\rtl~1109_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2733_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2733 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y32_N25
dffeas \RAM|RAM~940 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2733_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~940 .is_wysiwyg = "true";
defparam \RAM|RAM~940 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N22
cycloneive_lcell_comb \RAM|RAM~2734 (
// Equation(s):
// \RAM|RAM~2734_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1109_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1109_combout  & ((\RAM|RAM~876_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~876_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~876_q ),
	.datad(\rtl~1109_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2734_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2734 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y32_N23
dffeas \RAM|RAM~876 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2734_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~876 .is_wysiwyg = "true";
defparam \RAM|RAM~876 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N4
cycloneive_lcell_comb \RAM|RAM~2735 (
// Equation(s):
// \RAM|RAM~2735_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1109_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1109_combout  & ((\RAM|RAM~812_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~812_q ))))

	.dataa(\RAM|RAM~1720_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~812_q ),
	.datad(\rtl~1109_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2735_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2735 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y32_N5
dffeas \RAM|RAM~812 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2735_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~812 .is_wysiwyg = "true";
defparam \RAM|RAM~812 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N2
cycloneive_lcell_comb \RAM|RAM~1684 (
// Equation(s):
// \RAM|RAM~1684_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~876_q ) # ((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~812_q  & !\top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~876_q ),
	.datab(\RAM|RAM~812_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1684_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1684 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N10
cycloneive_lcell_comb \RAM|RAM~1685 (
// Equation(s):
// \RAM|RAM~1685_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1684_combout  & (\RAM|RAM~1004_q )) # (!\RAM|RAM~1684_combout  & ((\RAM|RAM~940_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1684_combout ))))

	.dataa(\RAM|RAM~1004_q ),
	.datab(\RAM|RAM~940_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1684_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1685_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1685 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N8
cycloneive_lcell_comb \RAM|RAM~1688 (
// Equation(s):
// \RAM|RAM~1688_combout  = (\top|ALU|Mux27~9_combout  & (\top|ALU|Mux26~4_combout )) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1685_combout ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~1687_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1687_combout ),
	.datad(\RAM|RAM~1685_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1688_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1688 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N30
cycloneive_lcell_comb \RAM|RAM~2732 (
// Equation(s):
// \RAM|RAM~2732_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1109_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1109_combout  & ((\RAM|RAM~988_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~988_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~988_q ),
	.datad(\rtl~1109_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2732_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2732 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y32_N31
dffeas \RAM|RAM~988 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2732_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~988 .is_wysiwyg = "true";
defparam \RAM|RAM~988 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N8
cycloneive_lcell_comb \RAM|RAM~2729 (
// Equation(s):
// \RAM|RAM~2729_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1109_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1109_combout  & ((\RAM|RAM~860_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~860_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~860_q ),
	.datad(\rtl~1109_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2729_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2729 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y32_N9
dffeas \RAM|RAM~860 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2729_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~860 .is_wysiwyg = "true";
defparam \RAM|RAM~860 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N10
cycloneive_lcell_comb \RAM|RAM~2730 (
// Equation(s):
// \RAM|RAM~2730_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1109_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1109_combout  & ((\RAM|RAM~924_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~924_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~924_q ),
	.datad(\rtl~1109_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2730_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2730 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y32_N11
dffeas \RAM|RAM~924 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2730_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~924 .is_wysiwyg = "true";
defparam \RAM|RAM~924 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N8
cycloneive_lcell_comb \RAM|RAM~2731 (
// Equation(s):
// \RAM|RAM~2731_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1109_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1109_combout  & ((\RAM|RAM~796_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~796_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1800_combout ),
	.datac(\RAM|RAM~796_q ),
	.datad(\rtl~1109_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2731_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2731 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y30_N9
dffeas \RAM|RAM~796 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2731_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~796 .is_wysiwyg = "true";
defparam \RAM|RAM~796 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N20
cycloneive_lcell_comb \RAM|RAM~1682 (
// Equation(s):
// \RAM|RAM~1682_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~924_q )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~796_q )))))

	.dataa(\RAM|RAM~924_q ),
	.datab(\RAM|RAM~796_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1682_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1682 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N16
cycloneive_lcell_comb \RAM|RAM~1683 (
// Equation(s):
// \RAM|RAM~1683_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1682_combout  & (\RAM|RAM~988_q )) # (!\RAM|RAM~1682_combout  & ((\RAM|RAM~860_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1682_combout ))))

	.dataa(\RAM|RAM~988_q ),
	.datab(\RAM|RAM~860_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1682_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1683_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1683 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N30
cycloneive_lcell_comb \RAM|RAM~1691 (
// Equation(s):
// \RAM|RAM~1691_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1688_combout  & (\RAM|RAM~1690_combout )) # (!\RAM|RAM~1688_combout  & ((\RAM|RAM~1683_combout ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1688_combout ))))

	.dataa(\RAM|RAM~1690_combout ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\RAM|RAM~1688_combout ),
	.datad(\RAM|RAM~1683_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1691_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1691 .lut_mask = 16'hBCB0;
defparam \RAM|RAM~1691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N26
cycloneive_lcell_comb \rtl~1108 (
// Equation(s):
// \rtl~1108_combout  = (\RAM|RAM~1770_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & \top|ALU|Mux22~3_combout )))

	.dataa(\RAM|RAM~1770_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1108_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1108 .lut_mask = 16'h8000;
defparam \rtl~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N12
cycloneive_lcell_comb \RAM|RAM~2716 (
// Equation(s):
// \RAM|RAM~2716_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1108_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1108_combout  & ((\RAM|RAM~990_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~990_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~990_q ),
	.datad(\rtl~1108_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2716_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2716 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N13
dffeas \RAM|RAM~990 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2716_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~990 .is_wysiwyg = "true";
defparam \RAM|RAM~990 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N28
cycloneive_lcell_comb \RAM|RAM~2713 (
// Equation(s):
// \RAM|RAM~2713_combout  = (\rtl~1108_combout  & ((\RAM|RAM~1795_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1795_combout  & ((\RAM|RAM~862_q ))))) # (!\rtl~1108_combout  & (((\RAM|RAM~862_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1108_combout ),
	.datac(\RAM|RAM~862_q ),
	.datad(\RAM|RAM~1795_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2713_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2713 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N29
dffeas \RAM|RAM~862 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2713_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~862 .is_wysiwyg = "true";
defparam \RAM|RAM~862 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N2
cycloneive_lcell_comb \RAM|RAM~2714 (
// Equation(s):
// \RAM|RAM~2714_combout  = (\rtl~1108_combout  & ((\RAM|RAM~1790_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1790_combout  & (\RAM|RAM~926_q )))) # (!\rtl~1108_combout  & (((\RAM|RAM~926_q ))))

	.dataa(\rtl~1108_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~926_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2714_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2714 .lut_mask = 16'hF870;
defparam \RAM|RAM~2714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y32_N3
dffeas \RAM|RAM~926 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2714_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~926 .is_wysiwyg = "true";
defparam \RAM|RAM~926 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N28
cycloneive_lcell_comb \RAM|RAM~2715 (
// Equation(s):
// \RAM|RAM~2715_combout  = (\rtl~1108_combout  & ((\RAM|RAM~1800_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1800_combout  & ((\RAM|RAM~798_q ))))) # (!\rtl~1108_combout  & (((\RAM|RAM~798_q ))))

	.dataa(\rtl~1108_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~798_q ),
	.datad(\RAM|RAM~1800_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2715_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2715 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y32_N29
dffeas \RAM|RAM~798 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2715_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~798 .is_wysiwyg = "true";
defparam \RAM|RAM~798 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N6
cycloneive_lcell_comb \RAM|RAM~1672 (
// Equation(s):
// \RAM|RAM~1672_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~926_q ) # ((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~798_q  & !\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~926_q ),
	.datab(\RAM|RAM~798_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1672_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1672 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N30
cycloneive_lcell_comb \RAM|RAM~1673 (
// Equation(s):
// \RAM|RAM~1673_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1672_combout  & (\RAM|RAM~990_q )) # (!\RAM|RAM~1672_combout  & ((\RAM|RAM~862_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1672_combout ))))

	.dataa(\RAM|RAM~990_q ),
	.datab(\RAM|RAM~862_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1672_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1673_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1673 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N8
cycloneive_lcell_comb \RAM|RAM~2725 (
// Equation(s):
// \RAM|RAM~2725_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1108_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1108_combout  & ((\RAM|RAM~894_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~894_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~894_q ),
	.datad(\rtl~1108_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2725_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2725 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N9
dffeas \RAM|RAM~894 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2725_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~894 .is_wysiwyg = "true";
defparam \RAM|RAM~894 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N4
cycloneive_lcell_comb \RAM|RAM~2728 (
// Equation(s):
// \RAM|RAM~2728_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1108_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1108_combout  & ((\RAM|RAM~1022_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1022_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~1022_q ),
	.datad(\rtl~1108_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2728_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2728 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N5
dffeas \RAM|RAM~1022 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2728_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1022 .is_wysiwyg = "true";
defparam \RAM|RAM~1022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N10
cycloneive_lcell_comb \RAM|RAM~2726 (
// Equation(s):
// \RAM|RAM~2726_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1108_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1108_combout  & ((\RAM|RAM~958_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~958_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~958_q ),
	.datad(\rtl~1108_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2726_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2726 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N11
dffeas \RAM|RAM~958 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2726_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~958 .is_wysiwyg = "true";
defparam \RAM|RAM~958 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N20
cycloneive_lcell_comb \RAM|RAM~2727 (
// Equation(s):
// \RAM|RAM~2727_combout  = (\rtl~1108_combout  & ((\RAM|RAM~1960_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1960_combout  & ((\RAM|RAM~830_q ))))) # (!\rtl~1108_combout  & (((\RAM|RAM~830_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1108_combout ),
	.datac(\RAM|RAM~830_q ),
	.datad(\RAM|RAM~1960_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2727_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2727 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N21
dffeas \RAM|RAM~830 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2727_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~830 .is_wysiwyg = "true";
defparam \RAM|RAM~830 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N18
cycloneive_lcell_comb \RAM|RAM~1679 (
// Equation(s):
// \RAM|RAM~1679_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~958_q ) # ((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~830_q  & !\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~958_q ),
	.datab(\RAM|RAM~830_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1679_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1679 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N2
cycloneive_lcell_comb \RAM|RAM~1680 (
// Equation(s):
// \RAM|RAM~1680_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1679_combout  & ((\RAM|RAM~1022_q ))) # (!\RAM|RAM~1679_combout  & (\RAM|RAM~894_q )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1679_combout ))))

	.dataa(\RAM|RAM~894_q ),
	.datab(\RAM|RAM~1022_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1679_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1680_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1680 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N16
cycloneive_lcell_comb \RAM|RAM~2720 (
// Equation(s):
// \RAM|RAM~2720_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1108_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1108_combout  & ((\RAM|RAM~1006_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~1006_q ))))

	.dataa(\RAM|RAM~1725_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~1006_q ),
	.datad(\rtl~1108_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2720_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2720 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N17
dffeas \RAM|RAM~1006 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2720_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1006 .is_wysiwyg = "true";
defparam \RAM|RAM~1006 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N18
cycloneive_lcell_comb \RAM|RAM~2717 (
// Equation(s):
// \RAM|RAM~2717_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1108_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1108_combout  & ((\RAM|RAM~942_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~942_q ))))

	.dataa(\RAM|RAM~1715_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~942_q ),
	.datad(\rtl~1108_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2717_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2717 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N19
dffeas \RAM|RAM~942 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2717_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~942 .is_wysiwyg = "true";
defparam \RAM|RAM~942 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N26
cycloneive_lcell_comb \RAM|RAM~2719 (
// Equation(s):
// \RAM|RAM~2719_combout  = (\rtl~1108_combout  & ((\RAM|RAM~1720_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1720_combout  & ((\RAM|RAM~814_q ))))) # (!\rtl~1108_combout  & (((\RAM|RAM~814_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1108_combout ),
	.datac(\RAM|RAM~814_q ),
	.datad(\RAM|RAM~1720_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2719_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2719 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N27
dffeas \RAM|RAM~814 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2719_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~814 .is_wysiwyg = "true";
defparam \RAM|RAM~814 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N4
cycloneive_lcell_comb \RAM|RAM~2718 (
// Equation(s):
// \RAM|RAM~2718_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1108_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1108_combout  & ((\RAM|RAM~878_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~878_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~878_q ),
	.datad(\rtl~1108_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2718_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2718 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N5
dffeas \RAM|RAM~878 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2718_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~878 .is_wysiwyg = "true";
defparam \RAM|RAM~878 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N20
cycloneive_lcell_comb \RAM|RAM~1674 (
// Equation(s):
// \RAM|RAM~1674_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & ((\RAM|RAM~878_q ))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~814_q ))))

	.dataa(\RAM|RAM~814_q ),
	.datab(\RAM|RAM~878_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1674_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1674 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N10
cycloneive_lcell_comb \RAM|RAM~1675 (
// Equation(s):
// \RAM|RAM~1675_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1674_combout  & (\RAM|RAM~1006_q )) # (!\RAM|RAM~1674_combout  & ((\RAM|RAM~942_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1674_combout ))))

	.dataa(\RAM|RAM~1006_q ),
	.datab(\RAM|RAM~942_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1674_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1675_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1675 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N10
cycloneive_lcell_comb \RAM|RAM~2724 (
// Equation(s):
// \RAM|RAM~2724_combout  = (\rtl~1108_combout  & ((\RAM|RAM~1873_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1873_combout  & ((\RAM|RAM~974_q ))))) # (!\rtl~1108_combout  & (((\RAM|RAM~974_q ))))

	.dataa(\rtl~1108_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~974_q ),
	.datad(\RAM|RAM~1873_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2724_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2724 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y32_N11
dffeas \RAM|RAM~974 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2724_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~974 .is_wysiwyg = "true";
defparam \RAM|RAM~974 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N22
cycloneive_lcell_comb \RAM|RAM~2721 (
// Equation(s):
// \RAM|RAM~2721_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1108_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1108_combout  & ((\RAM|RAM~910_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~910_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~910_q ),
	.datad(\rtl~1108_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2721_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2721 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N23
dffeas \RAM|RAM~910 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2721_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~910 .is_wysiwyg = "true";
defparam \RAM|RAM~910 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N12
cycloneive_lcell_comb \RAM|RAM~2722 (
// Equation(s):
// \RAM|RAM~2722_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1108_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1108_combout  & ((\RAM|RAM~846_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~846_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~846_q ),
	.datad(\rtl~1108_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2722_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2722 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y32_N13
dffeas \RAM|RAM~846 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2722_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~846 .is_wysiwyg = "true";
defparam \RAM|RAM~846 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N18
cycloneive_lcell_comb \RAM|RAM~2723 (
// Equation(s):
// \RAM|RAM~2723_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1108_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1108_combout  & ((\RAM|RAM~782_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~782_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~782_q ),
	.datad(\rtl~1108_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2723_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2723 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y32_N19
dffeas \RAM|RAM~782 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2723_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~782 .is_wysiwyg = "true";
defparam \RAM|RAM~782 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N20
cycloneive_lcell_comb \RAM|RAM~1676 (
// Equation(s):
// \RAM|RAM~1676_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~846_q ) # ((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~782_q  & !\top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~846_q ),
	.datab(\RAM|RAM~782_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1676_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1676 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N6
cycloneive_lcell_comb \RAM|RAM~1677 (
// Equation(s):
// \RAM|RAM~1677_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1676_combout  & (\RAM|RAM~974_q )) # (!\RAM|RAM~1676_combout  & ((\RAM|RAM~910_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1676_combout ))))

	.dataa(\RAM|RAM~974_q ),
	.datab(\RAM|RAM~910_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1676_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1677_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1677 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N28
cycloneive_lcell_comb \RAM|RAM~1678 (
// Equation(s):
// \RAM|RAM~1678_combout  = (\top|ALU|Mux27~9_combout  & (\top|ALU|Mux26~4_combout )) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~1675_combout )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1677_combout )))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1675_combout ),
	.datad(\RAM|RAM~1677_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1678_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1678 .lut_mask = 16'hD9C8;
defparam \RAM|RAM~1678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N2
cycloneive_lcell_comb \RAM|RAM~1681 (
// Equation(s):
// \RAM|RAM~1681_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1678_combout  & ((\RAM|RAM~1680_combout ))) # (!\RAM|RAM~1678_combout  & (\RAM|RAM~1673_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1678_combout ))))

	.dataa(\RAM|RAM~1673_combout ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\RAM|RAM~1680_combout ),
	.datad(\RAM|RAM~1678_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1681_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1681 .lut_mask = 16'hF388;
defparam \RAM|RAM~1681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N0
cycloneive_lcell_comb \RAM|RAM~1692 (
// Equation(s):
// \RAM|RAM~1692_combout  = (\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout ) # ((\RAM|RAM~1681_combout )))) # (!\top|ALU|Mux30~1_combout  & (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~1691_combout )))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1691_combout ),
	.datad(\RAM|RAM~1681_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1692_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1692 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y32_N14
cycloneive_lcell_comb \RAM|RAM~1703 (
// Equation(s):
// \RAM|RAM~1703_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1692_combout  & ((\RAM|RAM~1702_combout ))) # (!\RAM|RAM~1692_combout  & (\RAM|RAM~1671_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1692_combout ))))

	.dataa(\RAM|RAM~1671_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1702_combout ),
	.datad(\RAM|RAM~1692_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1703_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1703 .lut_mask = 16'hF388;
defparam \RAM|RAM~1703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N12
cycloneive_lcell_comb \rtl~1101 (
// Equation(s):
// \rtl~1101_combout  = (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & (\RAM|RAM~1740_combout  & \top|ALU|Mux22~3_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux23~3_combout ),
	.datac(\RAM|RAM~1740_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1101_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1101 .lut_mask = 16'h8000;
defparam \rtl~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N12
cycloneive_lcell_comb \RAM|RAM~2616 (
// Equation(s):
// \RAM|RAM~2616_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~1012_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1012_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~1012_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2616_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2616 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y36_N13
dffeas \RAM|RAM~1012 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2616_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1012 .is_wysiwyg = "true";
defparam \RAM|RAM~1012 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N8
cycloneive_lcell_comb \RAM|RAM~2613 (
// Equation(s):
// \RAM|RAM~2613_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~996_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~996_q ))))

	.dataa(\RAM|RAM~1725_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~996_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2613_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2613 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y36_N9
dffeas \RAM|RAM~996 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2613_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~996 .is_wysiwyg = "true";
defparam \RAM|RAM~996 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N22
cycloneive_lcell_comb \RAM|RAM~2614 (
// Equation(s):
// \RAM|RAM~2614_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~980_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~980_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~980_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2614_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2614 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y36_N23
dffeas \RAM|RAM~980 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2614_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~980 .is_wysiwyg = "true";
defparam \RAM|RAM~980 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N4
cycloneive_lcell_comb \RAM|RAM~2615 (
// Equation(s):
// \RAM|RAM~2615_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~964_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~964_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~964_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2615_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2615 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y36_N5
dffeas \RAM|RAM~964 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2615_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~964 .is_wysiwyg = "true";
defparam \RAM|RAM~964 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N10
cycloneive_lcell_comb \RAM|RAM~1604 (
// Equation(s):
// \RAM|RAM~1604_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & (\RAM|RAM~980_q )) # (!\top|ALU|Mux27~9_combout  & ((\RAM|RAM~964_q )))))

	.dataa(\RAM|RAM~980_q ),
	.datab(\RAM|RAM~964_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1604_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1604 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N30
cycloneive_lcell_comb \RAM|RAM~1605 (
// Equation(s):
// \RAM|RAM~1605_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1604_combout  & (\RAM|RAM~1012_q )) # (!\RAM|RAM~1604_combout  & ((\RAM|RAM~996_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1604_combout ))))

	.dataa(\RAM|RAM~1012_q ),
	.datab(\RAM|RAM~996_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1604_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1605_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1605 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N6
cycloneive_lcell_comb \RAM|RAM~2604 (
// Equation(s):
// \RAM|RAM~2604_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~948_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~948_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~948_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2604_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2604 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y36_N7
dffeas \RAM|RAM~948 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2604_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~948 .is_wysiwyg = "true";
defparam \RAM|RAM~948 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N14
cycloneive_lcell_comb \RAM|RAM~2601 (
// Equation(s):
// \RAM|RAM~2601_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~916_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~916_q ))))

	.dataa(\RAM|RAM~1790_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~916_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2601_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2601 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y36_N15
dffeas \RAM|RAM~916 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2601_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~916 .is_wysiwyg = "true";
defparam \RAM|RAM~916 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N26
cycloneive_lcell_comb \RAM|RAM~2603 (
// Equation(s):
// \RAM|RAM~2603_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~900_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~900_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~900_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2603_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2603 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y36_N27
dffeas \RAM|RAM~900 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2603_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~900 .is_wysiwyg = "true";
defparam \RAM|RAM~900 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N28
cycloneive_lcell_comb \RAM|RAM~2602 (
// Equation(s):
// \RAM|RAM~2602_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~932_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~932_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1715_combout ),
	.datac(\RAM|RAM~932_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2602_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2602 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y36_N29
dffeas \RAM|RAM~932 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2602_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~932 .is_wysiwyg = "true";
defparam \RAM|RAM~932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N16
cycloneive_lcell_comb \RAM|RAM~1597 (
// Equation(s):
// \RAM|RAM~1597_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~932_q ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~900_q ))))

	.dataa(\RAM|RAM~900_q ),
	.datab(\RAM|RAM~932_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1597_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1597 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N0
cycloneive_lcell_comb \RAM|RAM~1598 (
// Equation(s):
// \RAM|RAM~1598_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1597_combout  & (\RAM|RAM~948_q )) # (!\RAM|RAM~1597_combout  & ((\RAM|RAM~916_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1597_combout ))))

	.dataa(\RAM|RAM~948_q ),
	.datab(\RAM|RAM~916_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1597_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1598_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1598 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N18
cycloneive_lcell_comb \RAM|RAM~2608 (
// Equation(s):
// \RAM|RAM~2608_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~884_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~884_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~884_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2608_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2608 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y36_N19
dffeas \RAM|RAM~884 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2608_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~884 .is_wysiwyg = "true";
defparam \RAM|RAM~884 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N8
cycloneive_lcell_comb \RAM|RAM~2605 (
// Equation(s):
// \RAM|RAM~2605_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~868_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~868_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~868_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2605_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2605 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N9
dffeas \RAM|RAM~868 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2605_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~868 .is_wysiwyg = "true";
defparam \RAM|RAM~868 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N18
cycloneive_lcell_comb \RAM|RAM~2607 (
// Equation(s):
// \RAM|RAM~2607_combout  = (\rtl~1101_combout  & ((\RAM|RAM~1858_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1858_combout  & ((\RAM|RAM~836_q ))))) # (!\rtl~1101_combout  & (((\RAM|RAM~836_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1101_combout ),
	.datac(\RAM|RAM~836_q ),
	.datad(\RAM|RAM~1858_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2607_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2607 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N19
dffeas \RAM|RAM~836 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2607_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~836 .is_wysiwyg = "true";
defparam \RAM|RAM~836 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N30
cycloneive_lcell_comb \RAM|RAM~2606 (
// Equation(s):
// \RAM|RAM~2606_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~852_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~852_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~852_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2606_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2606 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y29_N31
dffeas \RAM|RAM~852 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2606_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~852 .is_wysiwyg = "true";
defparam \RAM|RAM~852 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N16
cycloneive_lcell_comb \RAM|RAM~1599 (
// Equation(s):
// \RAM|RAM~1599_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & ((\RAM|RAM~852_q ))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~836_q ))))

	.dataa(\RAM|RAM~836_q ),
	.datab(\RAM|RAM~852_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1599_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1599 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N14
cycloneive_lcell_comb \RAM|RAM~1600 (
// Equation(s):
// \RAM|RAM~1600_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1599_combout  & (\RAM|RAM~884_q )) # (!\RAM|RAM~1599_combout  & ((\RAM|RAM~868_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1599_combout ))))

	.dataa(\RAM|RAM~884_q ),
	.datab(\RAM|RAM~868_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1599_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1600_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1600 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N2
cycloneive_lcell_comb \RAM|RAM~2612 (
// Equation(s):
// \RAM|RAM~2612_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~820_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~820_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~820_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2612_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2612 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y36_N3
dffeas \RAM|RAM~820 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2612_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~820 .is_wysiwyg = "true";
defparam \RAM|RAM~820 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N24
cycloneive_lcell_comb \RAM|RAM~2609 (
// Equation(s):
// \RAM|RAM~2609_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~788_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~788_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~788_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2609_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2609 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y36_N25
dffeas \RAM|RAM~788 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2609_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~788 .is_wysiwyg = "true";
defparam \RAM|RAM~788 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N2
cycloneive_lcell_comb \RAM|RAM~2611 (
// Equation(s):
// \RAM|RAM~2611_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~772_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~772_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~772_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2611_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2611 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N3
dffeas \RAM|RAM~772 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2611_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~772 .is_wysiwyg = "true";
defparam \RAM|RAM~772 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N12
cycloneive_lcell_comb \RAM|RAM~2610 (
// Equation(s):
// \RAM|RAM~2610_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1101_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1101_combout  & ((\RAM|RAM~804_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~804_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~804_q ),
	.datad(\rtl~1101_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2610_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2610 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N13
dffeas \RAM|RAM~804 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2610_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~804 .is_wysiwyg = "true";
defparam \RAM|RAM~804 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N28
cycloneive_lcell_comb \RAM|RAM~1601 (
// Equation(s):
// \RAM|RAM~1601_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~804_q ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~772_q ))))

	.dataa(\RAM|RAM~772_q ),
	.datab(\RAM|RAM~804_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1601_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1601 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N10
cycloneive_lcell_comb \RAM|RAM~1602 (
// Equation(s):
// \RAM|RAM~1602_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1601_combout  & (\RAM|RAM~820_q )) # (!\RAM|RAM~1601_combout  & ((\RAM|RAM~788_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1601_combout ))))

	.dataa(\RAM|RAM~820_q ),
	.datab(\RAM|RAM~788_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1601_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1602_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1602 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N24
cycloneive_lcell_comb \RAM|RAM~1603 (
// Equation(s):
// \RAM|RAM~1603_combout  = (\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout ) # ((\RAM|RAM~1600_combout )))) # (!\top|ALU|Mux25~4_combout  & (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1602_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1600_combout ),
	.datad(\RAM|RAM~1602_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1603_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1603 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N30
cycloneive_lcell_comb \RAM|RAM~1606 (
// Equation(s):
// \RAM|RAM~1606_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1603_combout  & (\RAM|RAM~1605_combout )) # (!\RAM|RAM~1603_combout  & ((\RAM|RAM~1598_combout ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1603_combout ))))

	.dataa(\RAM|RAM~1605_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1598_combout ),
	.datad(\RAM|RAM~1603_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1606_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1606 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N18
cycloneive_lcell_comb \rtl~1100 (
// Equation(s):
// \rtl~1100_combout  = (\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1730_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1730_combout ),
	.cin(gnd),
	.combout(\rtl~1100_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1100 .lut_mask = 16'h8000;
defparam \rtl~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N30
cycloneive_lcell_comb \RAM|RAM~2600 (
// Equation(s):
// \RAM|RAM~2600_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1100_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1100_combout  & ((\RAM|RAM~1013_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1013_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~1013_q ),
	.datad(\rtl~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2600_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2600 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y35_N31
dffeas \RAM|RAM~1013 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2600_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1013 .is_wysiwyg = "true";
defparam \RAM|RAM~1013 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N28
cycloneive_lcell_comb \RAM|RAM~2597 (
// Equation(s):
// \RAM|RAM~2597_combout  = (\rtl~1100_combout  & ((\RAM|RAM~1725_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1725_combout  & ((\RAM|RAM~997_q ))))) # (!\rtl~1100_combout  & (((\RAM|RAM~997_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1100_combout ),
	.datac(\RAM|RAM~997_q ),
	.datad(\RAM|RAM~1725_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2597_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2597 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y35_N29
dffeas \RAM|RAM~997 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2597_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~997 .is_wysiwyg = "true";
defparam \RAM|RAM~997 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N12
cycloneive_lcell_comb \RAM|RAM~2599 (
// Equation(s):
// \RAM|RAM~2599_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1100_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1100_combout  & ((\RAM|RAM~965_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~965_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~965_q ),
	.datad(\rtl~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2599_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2599 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y35_N13
dffeas \RAM|RAM~965 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2599_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~965 .is_wysiwyg = "true";
defparam \RAM|RAM~965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N10
cycloneive_lcell_comb \RAM|RAM~2598 (
// Equation(s):
// \RAM|RAM~2598_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1100_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1100_combout  & ((\RAM|RAM~981_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~981_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~981_q ),
	.datad(\rtl~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2598_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2598 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y35_N11
dffeas \RAM|RAM~981 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2598_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~981 .is_wysiwyg = "true";
defparam \RAM|RAM~981 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N12
cycloneive_lcell_comb \RAM|RAM~1594 (
// Equation(s):
// \RAM|RAM~1594_combout  = (\top|ALU|Mux27~9_combout  & (((\RAM|RAM~981_q ) # (\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~965_q  & ((!\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~965_q ),
	.datab(\RAM|RAM~981_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1594_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1594 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N2
cycloneive_lcell_comb \RAM|RAM~1595 (
// Equation(s):
// \RAM|RAM~1595_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1594_combout  & (\RAM|RAM~1013_q )) # (!\RAM|RAM~1594_combout  & ((\RAM|RAM~997_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1594_combout ))))

	.dataa(\RAM|RAM~1013_q ),
	.datab(\RAM|RAM~997_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1594_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1595_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1595 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N10
cycloneive_lcell_comb \RAM|RAM~2585 (
// Equation(s):
// \RAM|RAM~2585_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1100_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1100_combout  & ((\RAM|RAM~869_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~869_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~869_q ),
	.datad(\rtl~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2585_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2585 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N11
dffeas \RAM|RAM~869 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2585_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~869 .is_wysiwyg = "true";
defparam \RAM|RAM~869 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N12
cycloneive_lcell_comb \RAM|RAM~2588 (
// Equation(s):
// \RAM|RAM~2588_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1100_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1100_combout  & ((\RAM|RAM~885_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~885_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~885_q ),
	.datad(\rtl~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2588_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2588 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N13
dffeas \RAM|RAM~885 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2588_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~885 .is_wysiwyg = "true";
defparam \RAM|RAM~885 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N22
cycloneive_lcell_comb \RAM|RAM~2587 (
// Equation(s):
// \RAM|RAM~2587_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1100_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1100_combout  & ((\RAM|RAM~837_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~837_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~837_q ),
	.datad(\rtl~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2587_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2587 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N23
dffeas \RAM|RAM~837 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2587_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~837 .is_wysiwyg = "true";
defparam \RAM|RAM~837 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N4
cycloneive_lcell_comb \RAM|RAM~2586 (
// Equation(s):
// \RAM|RAM~2586_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1100_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1100_combout  & ((\RAM|RAM~853_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~853_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~853_q ),
	.datad(\rtl~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2586_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2586 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N5
dffeas \RAM|RAM~853 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2586_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~853 .is_wysiwyg = "true";
defparam \RAM|RAM~853 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N18
cycloneive_lcell_comb \RAM|RAM~1587 (
// Equation(s):
// \RAM|RAM~1587_combout  = (\top|ALU|Mux27~9_combout  & (((\RAM|RAM~853_q ) # (\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~837_q  & ((!\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~837_q ),
	.datab(\RAM|RAM~853_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1587_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1587 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N20
cycloneive_lcell_comb \RAM|RAM~1588 (
// Equation(s):
// \RAM|RAM~1588_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1587_combout  & ((\RAM|RAM~885_q ))) # (!\RAM|RAM~1587_combout  & (\RAM|RAM~869_q )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1587_combout ))))

	.dataa(\RAM|RAM~869_q ),
	.datab(\RAM|RAM~885_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1587_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1588_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1588 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N6
cycloneive_lcell_comb \RAM|RAM~2589 (
// Equation(s):
// \RAM|RAM~2589_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1100_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1100_combout  & ((\RAM|RAM~917_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~917_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~917_q ),
	.datad(\rtl~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2589_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2589 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y35_N7
dffeas \RAM|RAM~917 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2589_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~917 .is_wysiwyg = "true";
defparam \RAM|RAM~917 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N0
cycloneive_lcell_comb \RAM|RAM~2592 (
// Equation(s):
// \RAM|RAM~2592_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1100_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1100_combout  & ((\RAM|RAM~949_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~949_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~949_q ),
	.datad(\rtl~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2592_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2592 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y35_N1
dffeas \RAM|RAM~949 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2592_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~949 .is_wysiwyg = "true";
defparam \RAM|RAM~949 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N16
cycloneive_lcell_comb \RAM|RAM~2591 (
// Equation(s):
// \RAM|RAM~2591_combout  = (\rtl~1100_combout  & ((\RAM|RAM~1863_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1863_combout  & ((\RAM|RAM~901_q ))))) # (!\rtl~1100_combout  & (((\RAM|RAM~901_q ))))

	.dataa(\rtl~1100_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~901_q ),
	.datad(\RAM|RAM~1863_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2591_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2591 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N17
dffeas \RAM|RAM~901 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2591_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~901 .is_wysiwyg = "true";
defparam \RAM|RAM~901 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N22
cycloneive_lcell_comb \RAM|RAM~2590 (
// Equation(s):
// \RAM|RAM~2590_combout  = (\rtl~1100_combout  & ((\RAM|RAM~1715_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1715_combout  & ((\RAM|RAM~933_q ))))) # (!\rtl~1100_combout  & (((\RAM|RAM~933_q ))))

	.dataa(\rtl~1100_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~933_q ),
	.datad(\RAM|RAM~1715_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2590_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2590 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N23
dffeas \RAM|RAM~933 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2590_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~933 .is_wysiwyg = "true";
defparam \RAM|RAM~933 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N10
cycloneive_lcell_comb \RAM|RAM~1589 (
// Equation(s):
// \RAM|RAM~1589_combout  = (\top|ALU|Mux26~4_combout  & (((\RAM|RAM~933_q ) # (\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~901_q  & ((!\top|ALU|Mux27~9_combout ))))

	.dataa(\RAM|RAM~901_q ),
	.datab(\RAM|RAM~933_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1589_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1589 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N4
cycloneive_lcell_comb \RAM|RAM~1590 (
// Equation(s):
// \RAM|RAM~1590_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1589_combout  & ((\RAM|RAM~949_q ))) # (!\RAM|RAM~1589_combout  & (\RAM|RAM~917_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1589_combout ))))

	.dataa(\RAM|RAM~917_q ),
	.datab(\RAM|RAM~949_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1589_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1590_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1590 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N22
cycloneive_lcell_comb \RAM|RAM~2593 (
// Equation(s):
// \RAM|RAM~2593_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1100_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1100_combout  & ((\RAM|RAM~789_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~789_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~789_q ),
	.datad(\rtl~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2593_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2593 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y35_N23
dffeas \RAM|RAM~789 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2593_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~789 .is_wysiwyg = "true";
defparam \RAM|RAM~789 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N14
cycloneive_lcell_comb \RAM|RAM~2596 (
// Equation(s):
// \RAM|RAM~2596_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1100_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1100_combout  & ((\RAM|RAM~821_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~821_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~821_q ),
	.datad(\rtl~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2596_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2596 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N15
dffeas \RAM|RAM~821 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2596_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~821 .is_wysiwyg = "true";
defparam \RAM|RAM~821 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N30
cycloneive_lcell_comb \RAM|RAM~2594 (
// Equation(s):
// \RAM|RAM~2594_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1100_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1100_combout  & ((\RAM|RAM~805_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~805_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~805_q ),
	.datad(\rtl~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2594_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2594 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N31
dffeas \RAM|RAM~805 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2594_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~805 .is_wysiwyg = "true";
defparam \RAM|RAM~805 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N0
cycloneive_lcell_comb \RAM|RAM~2595 (
// Equation(s):
// \RAM|RAM~2595_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1100_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1100_combout  & ((\RAM|RAM~773_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~773_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~773_q ),
	.datad(\rtl~1100_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2595_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2595 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N1
dffeas \RAM|RAM~773 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2595_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~773 .is_wysiwyg = "true";
defparam \RAM|RAM~773 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N20
cycloneive_lcell_comb \RAM|RAM~1591 (
// Equation(s):
// \RAM|RAM~1591_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~805_q ) # ((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~773_q  & !\top|ALU|Mux27~9_combout ))))

	.dataa(\RAM|RAM~805_q ),
	.datab(\RAM|RAM~773_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1591_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1591 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N26
cycloneive_lcell_comb \RAM|RAM~1592 (
// Equation(s):
// \RAM|RAM~1592_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1591_combout  & ((\RAM|RAM~821_q ))) # (!\RAM|RAM~1591_combout  & (\RAM|RAM~789_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1591_combout ))))

	.dataa(\RAM|RAM~789_q ),
	.datab(\RAM|RAM~821_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1591_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1592_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1592 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N6
cycloneive_lcell_comb \RAM|RAM~1593 (
// Equation(s):
// \RAM|RAM~1593_combout  = (\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout )) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~1590_combout )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1592_combout )))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1590_combout ),
	.datad(\RAM|RAM~1592_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1593_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1593 .lut_mask = 16'hD9C8;
defparam \RAM|RAM~1593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N0
cycloneive_lcell_comb \RAM|RAM~1596 (
// Equation(s):
// \RAM|RAM~1596_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1593_combout  & (\RAM|RAM~1595_combout )) # (!\RAM|RAM~1593_combout  & ((\RAM|RAM~1588_combout ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1593_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\RAM|RAM~1595_combout ),
	.datac(\RAM|RAM~1588_combout ),
	.datad(\RAM|RAM~1593_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1596_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1596 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N8
cycloneive_lcell_comb \RAM|RAM~1607 (
// Equation(s):
// \RAM|RAM~1607_combout  = (\top|ALU|Mux30~1_combout  & (\top|ALU|Mux31~1_combout )) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1596_combout ))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~1606_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1606_combout ),
	.datad(\RAM|RAM~1596_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1607_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1607 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N22
cycloneive_lcell_comb \rtl~1099 (
// Equation(s):
// \rtl~1099_combout  = (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux22~3_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1735_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1735_combout ),
	.cin(gnd),
	.combout(\rtl~1099_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1099 .lut_mask = 16'h8000;
defparam \rtl~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N0
cycloneive_lcell_comb \RAM|RAM~2569 (
// Equation(s):
// \RAM|RAM~2569_combout  = (\rtl~1099_combout  & ((\RAM|RAM~1790_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1790_combout  & ((\RAM|RAM~918_q ))))) # (!\rtl~1099_combout  & (((\RAM|RAM~918_q ))))

	.dataa(\rtl~1099_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~918_q ),
	.datad(\RAM|RAM~1790_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2569_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2569 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N1
dffeas \RAM|RAM~918 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2569_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~918 .is_wysiwyg = "true";
defparam \RAM|RAM~918 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N4
cycloneive_lcell_comb \RAM|RAM~2572 (
// Equation(s):
// \RAM|RAM~2572_combout  = (\rtl~1099_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~950_q ))))) # (!\rtl~1099_combout  & (((\RAM|RAM~950_q ))))

	.dataa(\rtl~1099_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~950_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2572_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2572 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N5
dffeas \RAM|RAM~950 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2572_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~950 .is_wysiwyg = "true";
defparam \RAM|RAM~950 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N20
cycloneive_lcell_comb \RAM|RAM~2570 (
// Equation(s):
// \RAM|RAM~2570_combout  = (\rtl~1099_combout  & ((\RAM|RAM~1715_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1715_combout  & ((\RAM|RAM~934_q ))))) # (!\rtl~1099_combout  & (((\RAM|RAM~934_q ))))

	.dataa(\rtl~1099_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~934_q ),
	.datad(\RAM|RAM~1715_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2570_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2570 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N21
dffeas \RAM|RAM~934 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2570_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~934 .is_wysiwyg = "true";
defparam \RAM|RAM~934 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N10
cycloneive_lcell_comb \RAM|RAM~2571 (
// Equation(s):
// \RAM|RAM~2571_combout  = (\rtl~1099_combout  & ((\RAM|RAM~1863_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1863_combout  & ((\RAM|RAM~902_q ))))) # (!\rtl~1099_combout  & (((\RAM|RAM~902_q ))))

	.dataa(\rtl~1099_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~902_q ),
	.datad(\RAM|RAM~1863_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2571_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2571 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N11
dffeas \RAM|RAM~902 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2571_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~902 .is_wysiwyg = "true";
defparam \RAM|RAM~902 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N28
cycloneive_lcell_comb \RAM|RAM~1577 (
// Equation(s):
// \RAM|RAM~1577_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~934_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~902_q )))))

	.dataa(\RAM|RAM~934_q ),
	.datab(\RAM|RAM~902_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1577_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1577 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N18
cycloneive_lcell_comb \RAM|RAM~1578 (
// Equation(s):
// \RAM|RAM~1578_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1577_combout  & ((\RAM|RAM~950_q ))) # (!\RAM|RAM~1577_combout  & (\RAM|RAM~918_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1577_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\RAM|RAM~918_q ),
	.datac(\RAM|RAM~950_q ),
	.datad(\RAM|RAM~1577_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1578_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1578 .lut_mask = 16'hF588;
defparam \RAM|RAM~1578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N12
cycloneive_lcell_comb \RAM|RAM~2581 (
// Equation(s):
// \RAM|RAM~2581_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1099_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1099_combout  & ((\RAM|RAM~998_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~998_q ))))

	.dataa(\RAM|RAM~1725_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~998_q ),
	.datad(\rtl~1099_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2581_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2581 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y34_N13
dffeas \RAM|RAM~998 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2581_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~998 .is_wysiwyg = "true";
defparam \RAM|RAM~998 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N0
cycloneive_lcell_comb \RAM|RAM~2584 (
// Equation(s):
// \RAM|RAM~2584_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1099_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1099_combout  & ((\RAM|RAM~1014_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1014_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~1014_q ),
	.datad(\rtl~1099_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2584_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2584 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y34_N1
dffeas \RAM|RAM~1014 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2584_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1014 .is_wysiwyg = "true";
defparam \RAM|RAM~1014 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N30
cycloneive_lcell_comb \RAM|RAM~2582 (
// Equation(s):
// \RAM|RAM~2582_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1099_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1099_combout  & ((\RAM|RAM~982_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~982_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~982_q ),
	.datad(\rtl~1099_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2582_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2582 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y34_N31
dffeas \RAM|RAM~982 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2582_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~982 .is_wysiwyg = "true";
defparam \RAM|RAM~982 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N8
cycloneive_lcell_comb \RAM|RAM~2583 (
// Equation(s):
// \RAM|RAM~2583_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1099_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1099_combout  & ((\RAM|RAM~966_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~966_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~966_q ),
	.datad(\rtl~1099_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2583_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2583 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y34_N9
dffeas \RAM|RAM~966 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2583_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~966 .is_wysiwyg = "true";
defparam \RAM|RAM~966 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N2
cycloneive_lcell_comb \RAM|RAM~1584 (
// Equation(s):
// \RAM|RAM~1584_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & (\RAM|RAM~982_q )) # (!\top|ALU|Mux27~9_combout  & ((\RAM|RAM~966_q )))))

	.dataa(\RAM|RAM~982_q ),
	.datab(\RAM|RAM~966_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1584_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1584 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N6
cycloneive_lcell_comb \RAM|RAM~1585 (
// Equation(s):
// \RAM|RAM~1585_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1584_combout  & ((\RAM|RAM~1014_q ))) # (!\RAM|RAM~1584_combout  & (\RAM|RAM~998_q )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1584_combout ))))

	.dataa(\RAM|RAM~998_q ),
	.datab(\RAM|RAM~1014_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1584_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1585_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1585 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N2
cycloneive_lcell_comb \RAM|RAM~2573 (
// Equation(s):
// \RAM|RAM~2573_combout  = (\rtl~1099_combout  & ((\RAM|RAM~1707_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1707_combout  & ((\RAM|RAM~870_q ))))) # (!\rtl~1099_combout  & (((\RAM|RAM~870_q ))))

	.dataa(\rtl~1099_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~870_q ),
	.datad(\RAM|RAM~1707_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2573_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2573 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N3
dffeas \RAM|RAM~870 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2573_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~870 .is_wysiwyg = "true";
defparam \RAM|RAM~870 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N0
cycloneive_lcell_comb \RAM|RAM~2576 (
// Equation(s):
// \RAM|RAM~2576_combout  = (\rtl~1099_combout  & ((\RAM|RAM~1926_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1926_combout  & ((\RAM|RAM~886_q ))))) # (!\rtl~1099_combout  & (((\RAM|RAM~886_q ))))

	.dataa(\rtl~1099_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~886_q ),
	.datad(\RAM|RAM~1926_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2576_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2576 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N1
dffeas \RAM|RAM~886 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2576_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~886 .is_wysiwyg = "true";
defparam \RAM|RAM~886 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N30
cycloneive_lcell_comb \RAM|RAM~2575 (
// Equation(s):
// \RAM|RAM~2575_combout  = (\rtl~1099_combout  & ((\RAM|RAM~1858_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1858_combout  & ((\RAM|RAM~838_q ))))) # (!\rtl~1099_combout  & (((\RAM|RAM~838_q ))))

	.dataa(\rtl~1099_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~838_q ),
	.datad(\RAM|RAM~1858_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2575_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2575 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N31
dffeas \RAM|RAM~838 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2575_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~838 .is_wysiwyg = "true";
defparam \RAM|RAM~838 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N8
cycloneive_lcell_comb \RAM|RAM~2574 (
// Equation(s):
// \RAM|RAM~2574_combout  = (\rtl~1099_combout  & ((\RAM|RAM~1795_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1795_combout  & ((\RAM|RAM~854_q ))))) # (!\rtl~1099_combout  & (((\RAM|RAM~854_q ))))

	.dataa(\rtl~1099_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~854_q ),
	.datad(\RAM|RAM~1795_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2574_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2574 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N9
dffeas \RAM|RAM~854 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2574_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~854 .is_wysiwyg = "true";
defparam \RAM|RAM~854 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N16
cycloneive_lcell_comb \RAM|RAM~1579 (
// Equation(s):
// \RAM|RAM~1579_combout  = (\top|ALU|Mux27~9_combout  & (((\RAM|RAM~854_q ) # (\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~838_q  & ((!\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~838_q ),
	.datab(\RAM|RAM~854_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1579_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1579 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N14
cycloneive_lcell_comb \RAM|RAM~1580 (
// Equation(s):
// \RAM|RAM~1580_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1579_combout  & ((\RAM|RAM~886_q ))) # (!\RAM|RAM~1579_combout  & (\RAM|RAM~870_q )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1579_combout ))))

	.dataa(\RAM|RAM~870_q ),
	.datab(\RAM|RAM~886_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1579_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1580_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1580 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N6
cycloneive_lcell_comb \RAM|RAM~2577 (
// Equation(s):
// \RAM|RAM~2577_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1099_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1099_combout  & ((\RAM|RAM~790_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~790_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~790_q ),
	.datad(\rtl~1099_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2577_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2577 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N7
dffeas \RAM|RAM~790 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2577_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~790 .is_wysiwyg = "true";
defparam \RAM|RAM~790 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N12
cycloneive_lcell_comb \RAM|RAM~2580 (
// Equation(s):
// \RAM|RAM~2580_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1099_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1099_combout  & ((\RAM|RAM~822_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~822_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~822_q ),
	.datad(\rtl~1099_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2580_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2580 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N13
dffeas \RAM|RAM~822 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2580_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~822 .is_wysiwyg = "true";
defparam \RAM|RAM~822 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N4
cycloneive_lcell_comb \RAM|RAM~2578 (
// Equation(s):
// \RAM|RAM~2578_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1099_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1099_combout  & ((\RAM|RAM~806_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~806_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~806_q ),
	.datad(\rtl~1099_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2578_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2578 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N5
dffeas \RAM|RAM~806 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2578_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~806 .is_wysiwyg = "true";
defparam \RAM|RAM~806 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N10
cycloneive_lcell_comb \RAM|RAM~2579 (
// Equation(s):
// \RAM|RAM~2579_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1099_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1099_combout  & ((\RAM|RAM~774_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~774_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~774_q ),
	.datad(\rtl~1099_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2579_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2579 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N11
dffeas \RAM|RAM~774 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2579_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~774 .is_wysiwyg = "true";
defparam \RAM|RAM~774 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N28
cycloneive_lcell_comb \RAM|RAM~1581 (
// Equation(s):
// \RAM|RAM~1581_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~806_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~774_q )))))

	.dataa(\RAM|RAM~806_q ),
	.datab(\RAM|RAM~774_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1581_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1581 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N26
cycloneive_lcell_comb \RAM|RAM~1582 (
// Equation(s):
// \RAM|RAM~1582_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1581_combout  & ((\RAM|RAM~822_q ))) # (!\RAM|RAM~1581_combout  & (\RAM|RAM~790_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1581_combout ))))

	.dataa(\RAM|RAM~790_q ),
	.datab(\RAM|RAM~822_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1581_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1582_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1582 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N16
cycloneive_lcell_comb \RAM|RAM~1583 (
// Equation(s):
// \RAM|RAM~1583_combout  = (\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout ) # ((\RAM|RAM~1580_combout )))) # (!\top|ALU|Mux25~4_combout  & (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1582_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1580_combout ),
	.datad(\RAM|RAM~1582_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1583_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1583 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N26
cycloneive_lcell_comb \RAM|RAM~1586 (
// Equation(s):
// \RAM|RAM~1586_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1583_combout  & ((\RAM|RAM~1585_combout ))) # (!\RAM|RAM~1583_combout  & (\RAM|RAM~1578_combout )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1583_combout ))))

	.dataa(\RAM|RAM~1578_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1585_combout ),
	.datad(\RAM|RAM~1583_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1586_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1586 .lut_mask = 16'hF388;
defparam \RAM|RAM~1586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N0
cycloneive_lcell_comb \rtl~1102 (
// Equation(s):
// \rtl~1102_combout  = (\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1745_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1745_combout ),
	.cin(gnd),
	.combout(\rtl~1102_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1102 .lut_mask = 16'h8000;
defparam \rtl~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N12
cycloneive_lcell_comb \RAM|RAM~2629 (
// Equation(s):
// \RAM|RAM~2629_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1102_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1102_combout  & ((\RAM|RAM~999_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~999_q ))))

	.dataa(\RAM|RAM~1725_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~999_q ),
	.datad(\rtl~1102_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2629_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2629 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y36_N13
dffeas \RAM|RAM~999 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2629_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~999 .is_wysiwyg = "true";
defparam \RAM|RAM~999 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N20
cycloneive_lcell_comb \RAM|RAM~2632 (
// Equation(s):
// \RAM|RAM~2632_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1102_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1102_combout  & ((\RAM|RAM~1015_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1015_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~1015_q ),
	.datad(\rtl~1102_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2632_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2632 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y36_N21
dffeas \RAM|RAM~1015 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2632_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1015 .is_wysiwyg = "true";
defparam \RAM|RAM~1015 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N10
cycloneive_lcell_comb \RAM|RAM~2630 (
// Equation(s):
// \RAM|RAM~2630_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1102_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1102_combout  & ((\RAM|RAM~983_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~983_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~983_q ),
	.datad(\rtl~1102_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2630_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2630 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y36_N11
dffeas \RAM|RAM~983 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2630_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~983 .is_wysiwyg = "true";
defparam \RAM|RAM~983 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N24
cycloneive_lcell_comb \RAM|RAM~2631 (
// Equation(s):
// \RAM|RAM~2631_combout  = (\rtl~1102_combout  & ((\RAM|RAM~1873_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1873_combout  & ((\RAM|RAM~967_q ))))) # (!\rtl~1102_combout  & (((\RAM|RAM~967_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1102_combout ),
	.datac(\RAM|RAM~967_q ),
	.datad(\RAM|RAM~1873_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2631_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2631 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y36_N25
dffeas \RAM|RAM~967 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2631_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~967 .is_wysiwyg = "true";
defparam \RAM|RAM~967 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N18
cycloneive_lcell_comb \RAM|RAM~1615 (
// Equation(s):
// \RAM|RAM~1615_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~983_q ) # ((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~967_q  & !\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~983_q ),
	.datab(\RAM|RAM~967_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1615_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1615 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N30
cycloneive_lcell_comb \RAM|RAM~1616 (
// Equation(s):
// \RAM|RAM~1616_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1615_combout  & ((\RAM|RAM~1015_q ))) # (!\RAM|RAM~1615_combout  & (\RAM|RAM~999_q )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1615_combout ))))

	.dataa(\RAM|RAM~999_q ),
	.datab(\RAM|RAM~1015_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1615_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1616_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1616 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N30
cycloneive_lcell_comb \RAM|RAM~2621 (
// Equation(s):
// \RAM|RAM~2621_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1102_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1102_combout  & ((\RAM|RAM~919_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~919_q ))))

	.dataa(\RAM|RAM~1790_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~919_q ),
	.datad(\rtl~1102_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2621_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2621 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y30_N31
dffeas \RAM|RAM~919 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2621_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~919 .is_wysiwyg = "true";
defparam \RAM|RAM~919 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N2
cycloneive_lcell_comb \RAM|RAM~2624 (
// Equation(s):
// \RAM|RAM~2624_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1102_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1102_combout  & ((\RAM|RAM~951_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~951_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~951_q ),
	.datad(\rtl~1102_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2624_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2624 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y30_N3
dffeas \RAM|RAM~951 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2624_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~951 .is_wysiwyg = "true";
defparam \RAM|RAM~951 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N12
cycloneive_lcell_comb \RAM|RAM~2622 (
// Equation(s):
// \RAM|RAM~2622_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1102_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1102_combout  & ((\RAM|RAM~935_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~935_q ))))

	.dataa(\RAM|RAM~1715_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~935_q ),
	.datad(\rtl~1102_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2622_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2622 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y30_N13
dffeas \RAM|RAM~935 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2622_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~935 .is_wysiwyg = "true";
defparam \RAM|RAM~935 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N14
cycloneive_lcell_comb \RAM|RAM~2623 (
// Equation(s):
// \RAM|RAM~2623_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1102_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1102_combout  & ((\RAM|RAM~903_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~903_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~903_q ),
	.datad(\rtl~1102_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2623_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2623 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y30_N15
dffeas \RAM|RAM~903 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2623_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~903 .is_wysiwyg = "true";
defparam \RAM|RAM~903 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N28
cycloneive_lcell_comb \RAM|RAM~1610 (
// Equation(s):
// \RAM|RAM~1610_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~935_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~903_q )))))

	.dataa(\RAM|RAM~935_q ),
	.datab(\RAM|RAM~903_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1610_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1610 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N20
cycloneive_lcell_comb \RAM|RAM~1611 (
// Equation(s):
// \RAM|RAM~1611_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1610_combout  & ((\RAM|RAM~951_q ))) # (!\RAM|RAM~1610_combout  & (\RAM|RAM~919_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1610_combout ))))

	.dataa(\RAM|RAM~919_q ),
	.datab(\RAM|RAM~951_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1610_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1611_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1611 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N6
cycloneive_lcell_comb \RAM|RAM~2628 (
// Equation(s):
// \RAM|RAM~2628_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1102_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1102_combout  & ((\RAM|RAM~823_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~823_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~823_q ),
	.datad(\rtl~1102_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2628_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2628 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N7
dffeas \RAM|RAM~823 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2628_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~823 .is_wysiwyg = "true";
defparam \RAM|RAM~823 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N18
cycloneive_lcell_comb \RAM|RAM~2625 (
// Equation(s):
// \RAM|RAM~2625_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1102_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1102_combout  & ((\RAM|RAM~791_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~791_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~791_q ),
	.datad(\rtl~1102_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2625_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2625 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N19
dffeas \RAM|RAM~791 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2625_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~791 .is_wysiwyg = "true";
defparam \RAM|RAM~791 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N30
cycloneive_lcell_comb \RAM|RAM~2627 (
// Equation(s):
// \RAM|RAM~2627_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1102_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1102_combout  & ((\RAM|RAM~775_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~775_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~775_q ),
	.datad(\rtl~1102_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2627_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2627 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N31
dffeas \RAM|RAM~775 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2627_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~775 .is_wysiwyg = "true";
defparam \RAM|RAM~775 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N8
cycloneive_lcell_comb \RAM|RAM~2626 (
// Equation(s):
// \RAM|RAM~2626_combout  = (\rtl~1102_combout  & ((\RAM|RAM~1720_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1720_combout  & ((\RAM|RAM~807_q ))))) # (!\rtl~1102_combout  & (((\RAM|RAM~807_q ))))

	.dataa(\rtl~1102_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~807_q ),
	.datad(\RAM|RAM~1720_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2626_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2626 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N9
dffeas \RAM|RAM~807 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2626_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~807 .is_wysiwyg = "true";
defparam \RAM|RAM~807 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N20
cycloneive_lcell_comb \RAM|RAM~1612 (
// Equation(s):
// \RAM|RAM~1612_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~807_q ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~775_q ))))

	.dataa(\RAM|RAM~775_q ),
	.datab(\RAM|RAM~807_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1612_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1612 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N16
cycloneive_lcell_comb \RAM|RAM~1613 (
// Equation(s):
// \RAM|RAM~1613_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1612_combout  & (\RAM|RAM~823_q )) # (!\RAM|RAM~1612_combout  & ((\RAM|RAM~791_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1612_combout ))))

	.dataa(\RAM|RAM~823_q ),
	.datab(\RAM|RAM~791_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1612_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1613_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1613 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N22
cycloneive_lcell_comb \RAM|RAM~1614 (
// Equation(s):
// \RAM|RAM~1614_combout  = (\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout )) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~1611_combout )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1613_combout )))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1611_combout ),
	.datad(\RAM|RAM~1613_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1614_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1614 .lut_mask = 16'hD9C8;
defparam \RAM|RAM~1614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y29_N20
cycloneive_lcell_comb \RAM|RAM~2620 (
// Equation(s):
// \RAM|RAM~2620_combout  = (\rtl~1102_combout  & ((\RAM|RAM~1926_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1926_combout  & ((\RAM|RAM~887_q ))))) # (!\rtl~1102_combout  & (((\RAM|RAM~887_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1102_combout ),
	.datac(\RAM|RAM~887_q ),
	.datad(\RAM|RAM~1926_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2620_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2620 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y29_N21
dffeas \RAM|RAM~887 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2620_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~887 .is_wysiwyg = "true";
defparam \RAM|RAM~887 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N2
cycloneive_lcell_comb \RAM|RAM~2617 (
// Equation(s):
// \RAM|RAM~2617_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1102_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1102_combout  & ((\RAM|RAM~871_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~871_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~871_q ),
	.datad(\rtl~1102_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2617_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2617 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y36_N3
dffeas \RAM|RAM~871 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2617_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~871 .is_wysiwyg = "true";
defparam \RAM|RAM~871 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N26
cycloneive_lcell_comb \RAM|RAM~2619 (
// Equation(s):
// \RAM|RAM~2619_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1102_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1102_combout  & ((\RAM|RAM~839_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~839_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~839_q ),
	.datad(\rtl~1102_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2619_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2619 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y36_N27
dffeas \RAM|RAM~839 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2619_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~839 .is_wysiwyg = "true";
defparam \RAM|RAM~839 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N4
cycloneive_lcell_comb \RAM|RAM~2618 (
// Equation(s):
// \RAM|RAM~2618_combout  = (\rtl~1102_combout  & ((\RAM|RAM~1795_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1795_combout  & ((\RAM|RAM~855_q ))))) # (!\rtl~1102_combout  & (((\RAM|RAM~855_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1102_combout ),
	.datac(\RAM|RAM~855_q ),
	.datad(\RAM|RAM~1795_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2618_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2618 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y36_N5
dffeas \RAM|RAM~855 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2618_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~855 .is_wysiwyg = "true";
defparam \RAM|RAM~855 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N28
cycloneive_lcell_comb \RAM|RAM~1608 (
// Equation(s):
// \RAM|RAM~1608_combout  = (\top|ALU|Mux27~9_combout  & (((\RAM|RAM~855_q ) # (\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~839_q  & ((!\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~839_q ),
	.datab(\RAM|RAM~855_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1608_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1608 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N6
cycloneive_lcell_comb \RAM|RAM~1609 (
// Equation(s):
// \RAM|RAM~1609_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1608_combout  & (\RAM|RAM~887_q )) # (!\RAM|RAM~1608_combout  & ((\RAM|RAM~871_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1608_combout ))))

	.dataa(\RAM|RAM~887_q ),
	.datab(\RAM|RAM~871_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1608_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1609_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1609 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N20
cycloneive_lcell_comb \RAM|RAM~1617 (
// Equation(s):
// \RAM|RAM~1617_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1614_combout  & (\RAM|RAM~1616_combout )) # (!\RAM|RAM~1614_combout  & ((\RAM|RAM~1609_combout ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1614_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\RAM|RAM~1616_combout ),
	.datac(\RAM|RAM~1614_combout ),
	.datad(\RAM|RAM~1609_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1617_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1617 .lut_mask = 16'hDAD0;
defparam \RAM|RAM~1617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y35_N18
cycloneive_lcell_comb \RAM|RAM~1618 (
// Equation(s):
// \RAM|RAM~1618_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1607_combout  & ((\RAM|RAM~1617_combout ))) # (!\RAM|RAM~1607_combout  & (\RAM|RAM~1586_combout )))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~1607_combout ))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1607_combout ),
	.datac(\RAM|RAM~1586_combout ),
	.datad(\RAM|RAM~1617_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1618_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1618 .lut_mask = 16'hEC64;
defparam \RAM|RAM~1618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N24
cycloneive_lcell_comb \rtl~1104 (
// Equation(s):
// \rtl~1104_combout  = (\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1752_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1752_combout ),
	.cin(gnd),
	.combout(\rtl~1104_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1104 .lut_mask = 16'h8000;
defparam \rtl~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N22
cycloneive_lcell_comb \RAM|RAM~2681 (
// Equation(s):
// \RAM|RAM~2681_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1104_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1104_combout  & ((\RAM|RAM~978_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~978_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~978_q ),
	.datad(\rtl~1104_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2681_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2681 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N23
dffeas \RAM|RAM~978 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2681_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~978 .is_wysiwyg = "true";
defparam \RAM|RAM~978 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N18
cycloneive_lcell_comb \RAM|RAM~2684 (
// Equation(s):
// \RAM|RAM~2684_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1104_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1104_combout  & ((\RAM|RAM~1010_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1010_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~1010_q ),
	.datad(\rtl~1104_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2684_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2684 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y29_N19
dffeas \RAM|RAM~1010 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2684_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1010 .is_wysiwyg = "true";
defparam \RAM|RAM~1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N30
cycloneive_lcell_comb \RAM|RAM~2683 (
// Equation(s):
// \RAM|RAM~2683_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1104_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1104_combout  & ((\RAM|RAM~962_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~962_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~962_q ),
	.datad(\rtl~1104_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2683_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2683 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N31
dffeas \RAM|RAM~962 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2683_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~962 .is_wysiwyg = "true";
defparam \RAM|RAM~962 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N0
cycloneive_lcell_comb \RAM|RAM~2682 (
// Equation(s):
// \RAM|RAM~2682_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1104_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1104_combout  & ((\RAM|RAM~994_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~994_q ))))

	.dataa(\RAM|RAM~1725_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~994_q ),
	.datad(\rtl~1104_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2682_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2682 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N1
dffeas \RAM|RAM~994 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2682_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~994 .is_wysiwyg = "true";
defparam \RAM|RAM~994 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N20
cycloneive_lcell_comb \RAM|RAM~1650 (
// Equation(s):
// \RAM|RAM~1650_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~994_q ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~962_q ))))

	.dataa(\RAM|RAM~962_q ),
	.datab(\RAM|RAM~994_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1650_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1650 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N6
cycloneive_lcell_comb \RAM|RAM~1651 (
// Equation(s):
// \RAM|RAM~1651_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1650_combout  & ((\RAM|RAM~1010_q ))) # (!\RAM|RAM~1650_combout  & (\RAM|RAM~978_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1650_combout ))))

	.dataa(\RAM|RAM~978_q ),
	.datab(\RAM|RAM~1010_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1650_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1651_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1651 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N30
cycloneive_lcell_comb \rtl~1103 (
// Equation(s):
// \rtl~1103_combout  = (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & (\RAM|RAM~1750_combout  & \top|ALU|Mux22~3_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux23~3_combout ),
	.datac(\RAM|RAM~1750_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1103_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1103 .lut_mask = 16'h8000;
defparam \rtl~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y28_N12
cycloneive_lcell_comb \RAM|RAM~2688 (
// Equation(s):
// \RAM|RAM~2688_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~1009_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1009_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~1009_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2688_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2688 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y28_N13
dffeas \RAM|RAM~1009 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2688_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1009 .is_wysiwyg = "true";
defparam \RAM|RAM~1009 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y28_N28
cycloneive_lcell_comb \RAM|RAM~2685 (
// Equation(s):
// \RAM|RAM~2685_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~993_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~993_q ))))

	.dataa(\RAM|RAM~1725_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~993_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2685_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2685 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y28_N29
dffeas \RAM|RAM~993 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2685_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~993 .is_wysiwyg = "true";
defparam \RAM|RAM~993 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y28_N26
cycloneive_lcell_comb \RAM|RAM~2686 (
// Equation(s):
// \RAM|RAM~2686_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~977_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~977_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~977_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2686_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2686 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y28_N27
dffeas \RAM|RAM~977 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2686_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~977 .is_wysiwyg = "true";
defparam \RAM|RAM~977 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y28_N24
cycloneive_lcell_comb \RAM|RAM~2687 (
// Equation(s):
// \RAM|RAM~2687_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~961_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~961_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~961_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2687_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2687 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y28_N25
dffeas \RAM|RAM~961 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2687_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~961 .is_wysiwyg = "true";
defparam \RAM|RAM~961 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y28_N18
cycloneive_lcell_comb \RAM|RAM~1652 (
// Equation(s):
// \RAM|RAM~1652_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~977_q ) # ((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~961_q  & !\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~977_q ),
	.datab(\RAM|RAM~961_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1652_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1652 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y28_N22
cycloneive_lcell_comb \RAM|RAM~1653 (
// Equation(s):
// \RAM|RAM~1653_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1652_combout  & (\RAM|RAM~1009_q )) # (!\RAM|RAM~1652_combout  & ((\RAM|RAM~993_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1652_combout ))))

	.dataa(\RAM|RAM~1009_q ),
	.datab(\RAM|RAM~993_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1652_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1653_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1653 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N0
cycloneive_lcell_comb \rtl~1105 (
// Equation(s):
// \rtl~1105_combout  = (\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux22~3_combout  & \RAM|RAM~1754_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1754_combout ),
	.cin(gnd),
	.combout(\rtl~1105_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1105 .lut_mask = 16'h8000;
defparam \rtl~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y28_N8
cycloneive_lcell_comb \RAM|RAM~2692 (
// Equation(s):
// \RAM|RAM~2692_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1105_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1105_combout  & ((\RAM|RAM~1008_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1008_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~1008_q ),
	.datad(\rtl~1105_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2692_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2692 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y28_N9
dffeas \RAM|RAM~1008 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2692_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1008 .is_wysiwyg = "true";
defparam \RAM|RAM~1008 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y28_N20
cycloneive_lcell_comb \RAM|RAM~2689 (
// Equation(s):
// \RAM|RAM~2689_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1105_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1105_combout  & ((\RAM|RAM~976_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~976_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~976_q ),
	.datad(\rtl~1105_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2689_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2689 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y28_N21
dffeas \RAM|RAM~976 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2689_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~976 .is_wysiwyg = "true";
defparam \RAM|RAM~976 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y28_N6
cycloneive_lcell_comb \RAM|RAM~2690 (
// Equation(s):
// \RAM|RAM~2690_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1105_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1105_combout  & ((\RAM|RAM~992_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~992_q ))))

	.dataa(\RAM|RAM~1725_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~992_q ),
	.datad(\rtl~1105_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2690_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2690 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y28_N7
dffeas \RAM|RAM~992 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2690_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~992 .is_wysiwyg = "true";
defparam \RAM|RAM~992 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y28_N4
cycloneive_lcell_comb \RAM|RAM~2691 (
// Equation(s):
// \RAM|RAM~2691_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1105_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1105_combout  & ((\RAM|RAM~960_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~960_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~960_q ),
	.datad(\rtl~1105_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2691_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2691 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y28_N5
dffeas \RAM|RAM~960 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2691_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~960 .is_wysiwyg = "true";
defparam \RAM|RAM~960 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y28_N2
cycloneive_lcell_comb \RAM|RAM~1654 (
// Equation(s):
// \RAM|RAM~1654_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~992_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~960_q )))))

	.dataa(\RAM|RAM~992_q ),
	.datab(\RAM|RAM~960_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1654_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1654 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y28_N14
cycloneive_lcell_comb \RAM|RAM~1655 (
// Equation(s):
// \RAM|RAM~1655_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1654_combout  & (\RAM|RAM~1008_q )) # (!\RAM|RAM~1654_combout  & ((\RAM|RAM~976_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1654_combout ))))

	.dataa(\RAM|RAM~1008_q ),
	.datab(\RAM|RAM~976_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1654_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1655_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1655 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N30
cycloneive_lcell_comb \RAM|RAM~1656 (
// Equation(s):
// \RAM|RAM~1656_combout  = (\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout ) # ((\RAM|RAM~1653_combout )))) # (!\top|ALU|Mux31~1_combout  & (!\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1655_combout ))))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\RAM|RAM~1653_combout ),
	.datad(\RAM|RAM~1655_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1656_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1656 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N6
cycloneive_lcell_comb \rtl~1106 (
// Equation(s):
// \rtl~1106_combout  = (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux22~3_combout  & (\RAM|RAM~1756_combout  & \top|ALU|Mux23~3_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\RAM|RAM~1756_combout ),
	.datad(\top|ALU|Mux23~3_combout ),
	.cin(gnd),
	.combout(\rtl~1106_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1106 .lut_mask = 16'h8000;
defparam \rtl~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N20
cycloneive_lcell_comb \RAM|RAM~2696 (
// Equation(s):
// \RAM|RAM~2696_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~1011_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1011_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~1011_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2696_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2696 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y29_N21
dffeas \RAM|RAM~1011 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2696_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1011 .is_wysiwyg = "true";
defparam \RAM|RAM~1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N22
cycloneive_lcell_comb \RAM|RAM~2693 (
// Equation(s):
// \RAM|RAM~2693_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~995_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~995_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~995_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2693_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2693 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y29_N23
dffeas \RAM|RAM~995 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2693_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~995 .is_wysiwyg = "true";
defparam \RAM|RAM~995 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N12
cycloneive_lcell_comb \RAM|RAM~2694 (
// Equation(s):
// \RAM|RAM~2694_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~979_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~979_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~979_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2694_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2694 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y29_N13
dffeas \RAM|RAM~979 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2694_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~979 .is_wysiwyg = "true";
defparam \RAM|RAM~979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N18
cycloneive_lcell_comb \RAM|RAM~2695 (
// Equation(s):
// \RAM|RAM~2695_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~963_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~963_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~963_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2695_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2695 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y29_N19
dffeas \RAM|RAM~963 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2695_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~963 .is_wysiwyg = "true";
defparam \RAM|RAM~963 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N8
cycloneive_lcell_comb \RAM|RAM~1657 (
// Equation(s):
// \RAM|RAM~1657_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~979_q ) # ((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~963_q  & !\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~979_q ),
	.datab(\RAM|RAM~963_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1657_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1657 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N26
cycloneive_lcell_comb \RAM|RAM~1658 (
// Equation(s):
// \RAM|RAM~1658_combout  = (\RAM|RAM~1657_combout  & ((\RAM|RAM~1011_q ) # ((!\top|ALU|Mux26~4_combout )))) # (!\RAM|RAM~1657_combout  & (((\RAM|RAM~995_q  & \top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~1011_q ),
	.datab(\RAM|RAM~995_q ),
	.datac(\RAM|RAM~1657_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1658_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1658 .lut_mask = 16'hACF0;
defparam \RAM|RAM~1658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N4
cycloneive_lcell_comb \RAM|RAM~1659 (
// Equation(s):
// \RAM|RAM~1659_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1656_combout  & ((\RAM|RAM~1658_combout ))) # (!\RAM|RAM~1656_combout  & (\RAM|RAM~1651_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1656_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1651_combout ),
	.datac(\RAM|RAM~1656_combout ),
	.datad(\RAM|RAM~1658_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1659_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1659 .lut_mask = 16'hF858;
defparam \RAM|RAM~1659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N6
cycloneive_lcell_comb \RAM|RAM~2633 (
// Equation(s):
// \RAM|RAM~2633_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~929_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~929_q ))))

	.dataa(\RAM|RAM~1715_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~929_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2633_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2633 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y30_N7
dffeas \RAM|RAM~929 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2633_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~929 .is_wysiwyg = "true";
defparam \RAM|RAM~929 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N18
cycloneive_lcell_comb \RAM|RAM~2636 (
// Equation(s):
// \RAM|RAM~2636_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~945_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~945_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~945_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2636_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2636 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y30_N19
dffeas \RAM|RAM~945 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2636_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~945 .is_wysiwyg = "true";
defparam \RAM|RAM~945 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N10
cycloneive_lcell_comb \RAM|RAM~2635 (
// Equation(s):
// \RAM|RAM~2635_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~897_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~897_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~897_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2635_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2635 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y30_N11
dffeas \RAM|RAM~897 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2635_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~897 .is_wysiwyg = "true";
defparam \RAM|RAM~897 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N8
cycloneive_lcell_comb \RAM|RAM~2634 (
// Equation(s):
// \RAM|RAM~2634_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~913_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~913_q ))))

	.dataa(\RAM|RAM~1790_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~913_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2634_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2634 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y30_N9
dffeas \RAM|RAM~913 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2634_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~913 .is_wysiwyg = "true";
defparam \RAM|RAM~913 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N4
cycloneive_lcell_comb \RAM|RAM~1619 (
// Equation(s):
// \RAM|RAM~1619_combout  = (\top|ALU|Mux27~9_combout  & (((\RAM|RAM~913_q ) # (\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~897_q  & ((!\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~897_q ),
	.datab(\RAM|RAM~913_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1619_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1619 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N0
cycloneive_lcell_comb \RAM|RAM~1620 (
// Equation(s):
// \RAM|RAM~1620_combout  = (\RAM|RAM~1619_combout  & (((\RAM|RAM~945_q ) # (!\top|ALU|Mux26~4_combout )))) # (!\RAM|RAM~1619_combout  & (\RAM|RAM~929_q  & ((\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~929_q ),
	.datab(\RAM|RAM~945_q ),
	.datac(\RAM|RAM~1619_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1620_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1620 .lut_mask = 16'hCAF0;
defparam \RAM|RAM~1620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N22
cycloneive_lcell_comb \RAM|RAM~2648 (
// Equation(s):
// \RAM|RAM~2648_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~947_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~947_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~947_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2648_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2648 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y30_N23
dffeas \RAM|RAM~947 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2648_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~947 .is_wysiwyg = "true";
defparam \RAM|RAM~947 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N10
cycloneive_lcell_comb \RAM|RAM~2645 (
// Equation(s):
// \RAM|RAM~2645_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~931_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~931_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1715_combout ),
	.datac(\RAM|RAM~931_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2645_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2645 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y30_N11
dffeas \RAM|RAM~931 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2645_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~931 .is_wysiwyg = "true";
defparam \RAM|RAM~931 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N28
cycloneive_lcell_comb \RAM|RAM~2646 (
// Equation(s):
// \RAM|RAM~2646_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~915_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~915_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~915_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2646_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2646 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N29
dffeas \RAM|RAM~915 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2646_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~915 .is_wysiwyg = "true";
defparam \RAM|RAM~915 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N2
cycloneive_lcell_comb \RAM|RAM~2647 (
// Equation(s):
// \RAM|RAM~2647_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~899_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~899_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1863_combout ),
	.datac(\RAM|RAM~899_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2647_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2647 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N3
dffeas \RAM|RAM~899 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2647_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~899 .is_wysiwyg = "true";
defparam \RAM|RAM~899 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N18
cycloneive_lcell_comb \RAM|RAM~1626 (
// Equation(s):
// \RAM|RAM~1626_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~915_q ) # ((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~899_q  & !\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~915_q ),
	.datab(\RAM|RAM~899_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1626_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1626 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N0
cycloneive_lcell_comb \RAM|RAM~1627 (
// Equation(s):
// \RAM|RAM~1627_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1626_combout  & (\RAM|RAM~947_q )) # (!\RAM|RAM~1626_combout  & ((\RAM|RAM~931_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1626_combout ))))

	.dataa(\RAM|RAM~947_q ),
	.datab(\RAM|RAM~931_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1626_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1627_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1627 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y28_N8
cycloneive_lcell_comb \RAM|RAM~2644 (
// Equation(s):
// \RAM|RAM~2644_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1105_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1105_combout  & ((\RAM|RAM~944_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~944_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~944_q ),
	.datad(\rtl~1105_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2644_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2644 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y28_N9
dffeas \RAM|RAM~944 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2644_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~944 .is_wysiwyg = "true";
defparam \RAM|RAM~944 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y28_N20
cycloneive_lcell_comb \RAM|RAM~2641 (
// Equation(s):
// \RAM|RAM~2641_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1105_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1105_combout  & ((\RAM|RAM~912_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~912_q ))))

	.dataa(\RAM|RAM~1790_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~912_q ),
	.datad(\rtl~1105_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2641_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2641 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y28_N21
dffeas \RAM|RAM~912 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2641_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~912 .is_wysiwyg = "true";
defparam \RAM|RAM~912 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y28_N6
cycloneive_lcell_comb \RAM|RAM~2642 (
// Equation(s):
// \RAM|RAM~2642_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1105_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1105_combout  & ((\RAM|RAM~928_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~928_q ))))

	.dataa(\RAM|RAM~1715_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~928_q ),
	.datad(\rtl~1105_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2642_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2642 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y28_N7
dffeas \RAM|RAM~928 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2642_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~928 .is_wysiwyg = "true";
defparam \RAM|RAM~928 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y28_N4
cycloneive_lcell_comb \RAM|RAM~2643 (
// Equation(s):
// \RAM|RAM~2643_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1105_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1105_combout  & ((\RAM|RAM~896_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~896_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~896_q ),
	.datad(\rtl~1105_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2643_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2643 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y28_N5
dffeas \RAM|RAM~896 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2643_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~896 .is_wysiwyg = "true";
defparam \RAM|RAM~896 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y28_N18
cycloneive_lcell_comb \RAM|RAM~1623 (
// Equation(s):
// \RAM|RAM~1623_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~928_q ) # ((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~896_q  & !\top|ALU|Mux27~9_combout ))))

	.dataa(\RAM|RAM~928_q ),
	.datab(\RAM|RAM~896_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1623_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1623 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y28_N10
cycloneive_lcell_comb \RAM|RAM~1624 (
// Equation(s):
// \RAM|RAM~1624_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1623_combout  & (\RAM|RAM~944_q )) # (!\RAM|RAM~1623_combout  & ((\RAM|RAM~912_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1623_combout ))))

	.dataa(\RAM|RAM~944_q ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\RAM|RAM~912_q ),
	.datad(\RAM|RAM~1623_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1624_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1624 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y28_N12
cycloneive_lcell_comb \RAM|RAM~2640 (
// Equation(s):
// \RAM|RAM~2640_combout  = (\rtl~1104_combout  & ((\RAM|RAM~1943_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1943_combout  & (\RAM|RAM~946_q )))) # (!\rtl~1104_combout  & (((\RAM|RAM~946_q ))))

	.dataa(\rtl~1104_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~946_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2640_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2640 .lut_mask = 16'hF870;
defparam \RAM|RAM~2640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y28_N13
dffeas \RAM|RAM~946 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2640_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~946 .is_wysiwyg = "true";
defparam \RAM|RAM~946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y28_N28
cycloneive_lcell_comb \RAM|RAM~2637 (
// Equation(s):
// \RAM|RAM~2637_combout  = (\rtl~1104_combout  & ((\RAM|RAM~1790_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1790_combout  & ((\RAM|RAM~914_q ))))) # (!\rtl~1104_combout  & (((\RAM|RAM~914_q ))))

	.dataa(\rtl~1104_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~914_q ),
	.datad(\RAM|RAM~1790_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2637_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2637 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y28_N29
dffeas \RAM|RAM~914 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2637_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~914 .is_wysiwyg = "true";
defparam \RAM|RAM~914 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y28_N22
cycloneive_lcell_comb \RAM|RAM~2638 (
// Equation(s):
// \RAM|RAM~2638_combout  = (\rtl~1104_combout  & ((\RAM|RAM~1715_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1715_combout  & ((\RAM|RAM~930_q ))))) # (!\rtl~1104_combout  & (((\RAM|RAM~930_q ))))

	.dataa(\rtl~1104_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~930_q ),
	.datad(\RAM|RAM~1715_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2638_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2638 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y28_N23
dffeas \RAM|RAM~930 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2638_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~930 .is_wysiwyg = "true";
defparam \RAM|RAM~930 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y28_N24
cycloneive_lcell_comb \RAM|RAM~2639 (
// Equation(s):
// \RAM|RAM~2639_combout  = (\rtl~1104_combout  & ((\RAM|RAM~1863_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1863_combout  & ((\RAM|RAM~898_q ))))) # (!\rtl~1104_combout  & (((\RAM|RAM~898_q ))))

	.dataa(\rtl~1104_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~898_q ),
	.datad(\RAM|RAM~1863_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2639_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2639 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y28_N25
dffeas \RAM|RAM~898 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2639_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~898 .is_wysiwyg = "true";
defparam \RAM|RAM~898 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y28_N26
cycloneive_lcell_comb \RAM|RAM~1621 (
// Equation(s):
// \RAM|RAM~1621_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~930_q ) # ((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~898_q  & !\top|ALU|Mux27~9_combout ))))

	.dataa(\RAM|RAM~930_q ),
	.datab(\RAM|RAM~898_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1621_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1621 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y28_N2
cycloneive_lcell_comb \RAM|RAM~1622 (
// Equation(s):
// \RAM|RAM~1622_combout  = (\RAM|RAM~1621_combout  & ((\RAM|RAM~946_q ) # ((!\top|ALU|Mux27~9_combout )))) # (!\RAM|RAM~1621_combout  & (((\RAM|RAM~914_q  & \top|ALU|Mux27~9_combout ))))

	.dataa(\RAM|RAM~946_q ),
	.datab(\RAM|RAM~914_q ),
	.datac(\RAM|RAM~1621_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1622_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1622 .lut_mask = 16'hACF0;
defparam \RAM|RAM~1622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N0
cycloneive_lcell_comb \RAM|RAM~1625 (
// Equation(s):
// \RAM|RAM~1625_combout  = (\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout ) # ((\RAM|RAM~1622_combout )))) # (!\top|ALU|Mux30~1_combout  & (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~1624_combout )))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1624_combout ),
	.datad(\RAM|RAM~1622_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1625_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1625 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N22
cycloneive_lcell_comb \RAM|RAM~1628 (
// Equation(s):
// \RAM|RAM~1628_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1625_combout  & ((\RAM|RAM~1627_combout ))) # (!\RAM|RAM~1625_combout  & (\RAM|RAM~1620_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1625_combout ))))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\RAM|RAM~1620_combout ),
	.datac(\RAM|RAM~1627_combout ),
	.datad(\RAM|RAM~1625_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1628_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1628 .lut_mask = 16'hF588;
defparam \RAM|RAM~1628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N10
cycloneive_lcell_comb \RAM|RAM~2677 (
// Equation(s):
// \RAM|RAM~2677_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~803_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~803_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~803_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2677_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2677 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N11
dffeas \RAM|RAM~803 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2677_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~803 .is_wysiwyg = "true";
defparam \RAM|RAM~803 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N18
cycloneive_lcell_comb \RAM|RAM~2680 (
// Equation(s):
// \RAM|RAM~2680_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~819_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~819_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~819_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2680_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2680 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N19
dffeas \RAM|RAM~819 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2680_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~819 .is_wysiwyg = "true";
defparam \RAM|RAM~819 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N16
cycloneive_lcell_comb \RAM|RAM~2678 (
// Equation(s):
// \RAM|RAM~2678_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~787_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~787_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1800_combout ),
	.datac(\RAM|RAM~787_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2678_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2678 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N17
dffeas \RAM|RAM~787 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2678_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~787 .is_wysiwyg = "true";
defparam \RAM|RAM~787 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N14
cycloneive_lcell_comb \RAM|RAM~2679 (
// Equation(s):
// \RAM|RAM~2679_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~771_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~771_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~771_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2679_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2679 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N15
dffeas \RAM|RAM~771 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2679_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~771 .is_wysiwyg = "true";
defparam \RAM|RAM~771 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N12
cycloneive_lcell_comb \RAM|RAM~1646 (
// Equation(s):
// \RAM|RAM~1646_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & (\RAM|RAM~787_q )) # (!\top|ALU|Mux27~9_combout  & ((\RAM|RAM~771_q )))))

	.dataa(\RAM|RAM~787_q ),
	.datab(\RAM|RAM~771_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1646_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1646 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N4
cycloneive_lcell_comb \RAM|RAM~1647 (
// Equation(s):
// \RAM|RAM~1647_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1646_combout  & ((\RAM|RAM~819_q ))) # (!\RAM|RAM~1646_combout  & (\RAM|RAM~803_q )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1646_combout ))))

	.dataa(\RAM|RAM~803_q ),
	.datab(\RAM|RAM~819_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1646_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1647_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1647 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N26
cycloneive_lcell_comb \RAM|RAM~2665 (
// Equation(s):
// \RAM|RAM~2665_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~801_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~801_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~801_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2665_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2665 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N27
dffeas \RAM|RAM~801 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2665_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~801 .is_wysiwyg = "true";
defparam \RAM|RAM~801 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N2
cycloneive_lcell_comb \RAM|RAM~2668 (
// Equation(s):
// \RAM|RAM~2668_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~817_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~817_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~817_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2668_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2668 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N3
dffeas \RAM|RAM~817 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2668_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~817 .is_wysiwyg = "true";
defparam \RAM|RAM~817 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N12
cycloneive_lcell_comb \RAM|RAM~2666 (
// Equation(s):
// \RAM|RAM~2666_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~785_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~785_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~785_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2666_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2666 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N13
dffeas \RAM|RAM~785 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2666_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~785 .is_wysiwyg = "true";
defparam \RAM|RAM~785 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N14
cycloneive_lcell_comb \RAM|RAM~2667 (
// Equation(s):
// \RAM|RAM~2667_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~769_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~769_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~769_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2667_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2667 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N15
dffeas \RAM|RAM~769 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2667_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~769 .is_wysiwyg = "true";
defparam \RAM|RAM~769 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N4
cycloneive_lcell_comb \RAM|RAM~1639 (
// Equation(s):
// \RAM|RAM~1639_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~785_q ) # ((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~769_q  & !\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~785_q ),
	.datab(\RAM|RAM~769_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1639_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1639 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N24
cycloneive_lcell_comb \RAM|RAM~1640 (
// Equation(s):
// \RAM|RAM~1640_combout  = (\RAM|RAM~1639_combout  & (((\RAM|RAM~817_q ) # (!\top|ALU|Mux26~4_combout )))) # (!\RAM|RAM~1639_combout  & (\RAM|RAM~801_q  & ((\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~801_q ),
	.datab(\RAM|RAM~817_q ),
	.datac(\RAM|RAM~1639_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1640_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1640 .lut_mask = 16'hCAF0;
defparam \RAM|RAM~1640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N24
cycloneive_lcell_comb \RAM|RAM~2673 (
// Equation(s):
// \RAM|RAM~2673_combout  = (\rtl~1105_combout  & ((\RAM|RAM~1800_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1800_combout  & ((\RAM|RAM~784_q ))))) # (!\rtl~1105_combout  & (((\RAM|RAM~784_q ))))

	.dataa(\rtl~1105_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~784_q ),
	.datad(\RAM|RAM~1800_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2673_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2673 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N25
dffeas \RAM|RAM~784 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2673_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~784 .is_wysiwyg = "true";
defparam \RAM|RAM~784 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N18
cycloneive_lcell_comb \RAM|RAM~2676 (
// Equation(s):
// \RAM|RAM~2676_combout  = (\rtl~1105_combout  & ((\RAM|RAM~1960_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1960_combout  & ((\RAM|RAM~816_q ))))) # (!\rtl~1105_combout  & (((\RAM|RAM~816_q ))))

	.dataa(\rtl~1105_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~816_q ),
	.datad(\RAM|RAM~1960_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2676_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2676 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N19
dffeas \RAM|RAM~816 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2676_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~816 .is_wysiwyg = "true";
defparam \RAM|RAM~816 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N6
cycloneive_lcell_comb \RAM|RAM~2674 (
// Equation(s):
// \RAM|RAM~2674_combout  = (\rtl~1105_combout  & ((\RAM|RAM~1720_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1720_combout  & ((\RAM|RAM~800_q ))))) # (!\rtl~1105_combout  & (((\RAM|RAM~800_q ))))

	.dataa(\rtl~1105_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~800_q ),
	.datad(\RAM|RAM~1720_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2674_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2674 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N7
dffeas \RAM|RAM~800 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2674_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~800 .is_wysiwyg = "true";
defparam \RAM|RAM~800 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N0
cycloneive_lcell_comb \RAM|RAM~2675 (
// Equation(s):
// \RAM|RAM~2675_combout  = (\rtl~1105_combout  & ((\RAM|RAM~1868_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1868_combout  & (\RAM|RAM~768_q )))) # (!\rtl~1105_combout  & (((\RAM|RAM~768_q ))))

	.dataa(\rtl~1105_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~768_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2675_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2675 .lut_mask = 16'hF870;
defparam \RAM|RAM~2675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N1
dffeas \RAM|RAM~768 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2675_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~768 .is_wysiwyg = "true";
defparam \RAM|RAM~768 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N20
cycloneive_lcell_comb \RAM|RAM~1643 (
// Equation(s):
// \RAM|RAM~1643_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~800_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~768_q )))))

	.dataa(\RAM|RAM~800_q ),
	.datab(\RAM|RAM~768_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1643_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1643 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N2
cycloneive_lcell_comb \RAM|RAM~1644 (
// Equation(s):
// \RAM|RAM~1644_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1643_combout  & ((\RAM|RAM~816_q ))) # (!\RAM|RAM~1643_combout  & (\RAM|RAM~784_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1643_combout ))))

	.dataa(\RAM|RAM~784_q ),
	.datab(\RAM|RAM~816_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1643_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1644_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1644 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N4
cycloneive_lcell_comb \RAM|RAM~2669 (
// Equation(s):
// \RAM|RAM~2669_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1104_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1104_combout  & ((\RAM|RAM~786_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~786_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1800_combout ),
	.datac(\RAM|RAM~786_q ),
	.datad(\rtl~1104_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2669_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2669 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y31_N5
dffeas \RAM|RAM~786 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2669_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~786 .is_wysiwyg = "true";
defparam \RAM|RAM~786 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N26
cycloneive_lcell_comb \RAM|RAM~2672 (
// Equation(s):
// \RAM|RAM~2672_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1104_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1104_combout  & ((\RAM|RAM~818_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~818_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~818_q ),
	.datad(\rtl~1104_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2672_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2672 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y31_N27
dffeas \RAM|RAM~818 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2672_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~818 .is_wysiwyg = "true";
defparam \RAM|RAM~818 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N26
cycloneive_lcell_comb \RAM|RAM~2671 (
// Equation(s):
// \RAM|RAM~2671_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1104_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1104_combout  & ((\RAM|RAM~770_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~770_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~770_q ),
	.datad(\rtl~1104_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2671_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2671 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y31_N27
dffeas \RAM|RAM~770 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2671_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~770 .is_wysiwyg = "true";
defparam \RAM|RAM~770 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N4
cycloneive_lcell_comb \RAM|RAM~2670 (
// Equation(s):
// \RAM|RAM~2670_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1104_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1104_combout  & ((\RAM|RAM~802_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~802_q ))))

	.dataa(\RAM|RAM~1720_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~802_q ),
	.datad(\rtl~1104_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2670_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2670 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y31_N5
dffeas \RAM|RAM~802 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2670_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~802 .is_wysiwyg = "true";
defparam \RAM|RAM~802 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N16
cycloneive_lcell_comb \RAM|RAM~1641 (
// Equation(s):
// \RAM|RAM~1641_combout  = (\top|ALU|Mux26~4_combout  & (((\RAM|RAM~802_q ) # (\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~770_q  & ((!\top|ALU|Mux27~9_combout ))))

	.dataa(\RAM|RAM~770_q ),
	.datab(\RAM|RAM~802_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1641_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1641 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N14
cycloneive_lcell_comb \RAM|RAM~1642 (
// Equation(s):
// \RAM|RAM~1642_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1641_combout  & ((\RAM|RAM~818_q ))) # (!\RAM|RAM~1641_combout  & (\RAM|RAM~786_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1641_combout ))))

	.dataa(\RAM|RAM~786_q ),
	.datab(\RAM|RAM~818_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1641_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1642_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1642 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N16
cycloneive_lcell_comb \RAM|RAM~1645 (
// Equation(s):
// \RAM|RAM~1645_combout  = (\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1642_combout ) # (\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~1644_combout  & ((!\top|ALU|Mux31~1_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1644_combout ),
	.datac(\RAM|RAM~1642_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1645_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1645 .lut_mask = 16'hAAE4;
defparam \RAM|RAM~1645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N26
cycloneive_lcell_comb \RAM|RAM~1648 (
// Equation(s):
// \RAM|RAM~1648_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1645_combout  & (\RAM|RAM~1647_combout )) # (!\RAM|RAM~1645_combout  & ((\RAM|RAM~1640_combout ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1645_combout ))))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\RAM|RAM~1647_combout ),
	.datac(\RAM|RAM~1640_combout ),
	.datad(\RAM|RAM~1645_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1648_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1648 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N4
cycloneive_lcell_comb \RAM|RAM~2652 (
// Equation(s):
// \RAM|RAM~2652_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1104_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1104_combout  & ((\RAM|RAM~882_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~882_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~882_q ),
	.datad(\rtl~1104_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2652_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2652 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N5
dffeas \RAM|RAM~882 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2652_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~882 .is_wysiwyg = "true";
defparam \RAM|RAM~882 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N28
cycloneive_lcell_comb \RAM|RAM~2649 (
// Equation(s):
// \RAM|RAM~2649_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1104_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1104_combout  & ((\RAM|RAM~850_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~850_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~850_q ),
	.datad(\rtl~1104_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2649_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2649 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N29
dffeas \RAM|RAM~850 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2649_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~850 .is_wysiwyg = "true";
defparam \RAM|RAM~850 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N12
cycloneive_lcell_comb \RAM|RAM~2651 (
// Equation(s):
// \RAM|RAM~2651_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1104_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1104_combout  & ((\RAM|RAM~834_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~834_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~834_q ),
	.datad(\rtl~1104_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2651_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2651 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N13
dffeas \RAM|RAM~834 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2651_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~834 .is_wysiwyg = "true";
defparam \RAM|RAM~834 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N18
cycloneive_lcell_comb \RAM|RAM~2650 (
// Equation(s):
// \RAM|RAM~2650_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1104_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1104_combout  & ((\RAM|RAM~866_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~866_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~866_q ),
	.datad(\rtl~1104_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2650_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2650 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N19
dffeas \RAM|RAM~866 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2650_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~866 .is_wysiwyg = "true";
defparam \RAM|RAM~866 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N10
cycloneive_lcell_comb \RAM|RAM~1629 (
// Equation(s):
// \RAM|RAM~1629_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~866_q ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~834_q ))))

	.dataa(\RAM|RAM~834_q ),
	.datab(\RAM|RAM~866_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1629_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1629 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N2
cycloneive_lcell_comb \RAM|RAM~1630 (
// Equation(s):
// \RAM|RAM~1630_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1629_combout  & (\RAM|RAM~882_q )) # (!\RAM|RAM~1629_combout  & ((\RAM|RAM~850_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1629_combout ))))

	.dataa(\RAM|RAM~882_q ),
	.datab(\RAM|RAM~850_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1629_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1630_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1630 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N30
cycloneive_lcell_comb \RAM|RAM~2661 (
// Equation(s):
// \RAM|RAM~2661_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~867_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~867_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~867_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2661_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2661 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N31
dffeas \RAM|RAM~867 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2661_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~867 .is_wysiwyg = "true";
defparam \RAM|RAM~867 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N26
cycloneive_lcell_comb \RAM|RAM~2664 (
// Equation(s):
// \RAM|RAM~2664_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~883_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~883_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~883_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2664_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2664 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N27
dffeas \RAM|RAM~883 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2664_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~883 .is_wysiwyg = "true";
defparam \RAM|RAM~883 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N22
cycloneive_lcell_comb \RAM|RAM~2663 (
// Equation(s):
// \RAM|RAM~2663_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~835_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~835_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~835_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2663_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2663 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N23
dffeas \RAM|RAM~835 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2663_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~835 .is_wysiwyg = "true";
defparam \RAM|RAM~835 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N20
cycloneive_lcell_comb \RAM|RAM~2662 (
// Equation(s):
// \RAM|RAM~2662_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1106_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1106_combout  & ((\RAM|RAM~851_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~851_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~851_q ),
	.datad(\rtl~1106_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2662_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2662 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N21
dffeas \RAM|RAM~851 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2662_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~851 .is_wysiwyg = "true";
defparam \RAM|RAM~851 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N24
cycloneive_lcell_comb \RAM|RAM~1636 (
// Equation(s):
// \RAM|RAM~1636_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & ((\RAM|RAM~851_q ))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~835_q ))))

	.dataa(\RAM|RAM~835_q ),
	.datab(\RAM|RAM~851_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1636_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1636 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N0
cycloneive_lcell_comb \RAM|RAM~1637 (
// Equation(s):
// \RAM|RAM~1637_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1636_combout  & ((\RAM|RAM~883_q ))) # (!\RAM|RAM~1636_combout  & (\RAM|RAM~867_q )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1636_combout ))))

	.dataa(\RAM|RAM~867_q ),
	.datab(\RAM|RAM~883_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1636_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1637_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1637 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y30_N8
cycloneive_lcell_comb \RAM|RAM~2660 (
// Equation(s):
// \RAM|RAM~2660_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1105_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1105_combout  & ((\RAM|RAM~880_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~880_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~880_q ),
	.datad(\rtl~1105_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2660_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2660 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y30_N9
dffeas \RAM|RAM~880 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2660_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~880 .is_wysiwyg = "true";
defparam \RAM|RAM~880 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N8
cycloneive_lcell_comb \RAM|RAM~2657 (
// Equation(s):
// \RAM|RAM~2657_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1105_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1105_combout  & ((\RAM|RAM~848_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~848_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~848_q ),
	.datad(\rtl~1105_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2657_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2657 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y31_N9
dffeas \RAM|RAM~848 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2657_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~848 .is_wysiwyg = "true";
defparam \RAM|RAM~848 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N14
cycloneive_lcell_comb \RAM|RAM~2659 (
// Equation(s):
// \RAM|RAM~2659_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1105_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1105_combout  & ((\RAM|RAM~832_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~832_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~832_q ),
	.datad(\rtl~1105_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2659_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2659 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y31_N15
dffeas \RAM|RAM~832 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2659_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~832 .is_wysiwyg = "true";
defparam \RAM|RAM~832 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N20
cycloneive_lcell_comb \RAM|RAM~2658 (
// Equation(s):
// \RAM|RAM~2658_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1105_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1105_combout  & ((\RAM|RAM~864_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~864_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~864_q ),
	.datad(\rtl~1105_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2658_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2658 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y29_N21
dffeas \RAM|RAM~864 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2658_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~864 .is_wysiwyg = "true";
defparam \RAM|RAM~864 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N6
cycloneive_lcell_comb \RAM|RAM~1633 (
// Equation(s):
// \RAM|RAM~1633_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~864_q ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~832_q ))))

	.dataa(\RAM|RAM~832_q ),
	.datab(\RAM|RAM~864_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1633_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1633 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N8
cycloneive_lcell_comb \RAM|RAM~1634 (
// Equation(s):
// \RAM|RAM~1634_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1633_combout  & (\RAM|RAM~880_q )) # (!\RAM|RAM~1633_combout  & ((\RAM|RAM~848_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1633_combout ))))

	.dataa(\RAM|RAM~880_q ),
	.datab(\RAM|RAM~848_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1633_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1634_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1634 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y29_N16
cycloneive_lcell_comb \RAM|RAM~2653 (
// Equation(s):
// \RAM|RAM~2653_combout  = (\rtl~1103_combout  & ((\RAM|RAM~1707_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1707_combout  & ((\RAM|RAM~865_q ))))) # (!\rtl~1103_combout  & (((\RAM|RAM~865_q ))))

	.dataa(\rtl~1103_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~865_q ),
	.datad(\RAM|RAM~1707_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2653_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2653 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y29_N17
dffeas \RAM|RAM~865 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2653_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~865 .is_wysiwyg = "true";
defparam \RAM|RAM~865 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N24
cycloneive_lcell_comb \RAM|RAM~2656 (
// Equation(s):
// \RAM|RAM~2656_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~881_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~881_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~881_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2656_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2656 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y30_N25
dffeas \RAM|RAM~881 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2656_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~881 .is_wysiwyg = "true";
defparam \RAM|RAM~881 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y29_N2
cycloneive_lcell_comb \RAM|RAM~2655 (
// Equation(s):
// \RAM|RAM~2655_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~833_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~833_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~833_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2655_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2655 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y29_N3
dffeas \RAM|RAM~833 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2655_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~833 .is_wysiwyg = "true";
defparam \RAM|RAM~833 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y29_N28
cycloneive_lcell_comb \RAM|RAM~2654 (
// Equation(s):
// \RAM|RAM~2654_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1103_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1103_combout  & ((\RAM|RAM~849_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~849_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~849_q ),
	.datad(\rtl~1103_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2654_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2654 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y29_N29
dffeas \RAM|RAM~849 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2654_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~849 .is_wysiwyg = "true";
defparam \RAM|RAM~849 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N12
cycloneive_lcell_comb \RAM|RAM~1631 (
// Equation(s):
// \RAM|RAM~1631_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & ((\RAM|RAM~849_q ))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~833_q ))))

	.dataa(\RAM|RAM~833_q ),
	.datab(\RAM|RAM~849_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1631_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1631 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N24
cycloneive_lcell_comb \RAM|RAM~1632 (
// Equation(s):
// \RAM|RAM~1632_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1631_combout  & ((\RAM|RAM~881_q ))) # (!\RAM|RAM~1631_combout  & (\RAM|RAM~865_q )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1631_combout ))))

	.dataa(\RAM|RAM~865_q ),
	.datab(\RAM|RAM~881_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1631_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1632_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1632 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N10
cycloneive_lcell_comb \RAM|RAM~1635 (
// Equation(s):
// \RAM|RAM~1635_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1632_combout ))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~1634_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1634_combout ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1632_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1635_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1635 .lut_mask = 16'hF4A4;
defparam \RAM|RAM~1635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N28
cycloneive_lcell_comb \RAM|RAM~1638 (
// Equation(s):
// \RAM|RAM~1638_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1635_combout  & ((\RAM|RAM~1637_combout ))) # (!\RAM|RAM~1635_combout  & (\RAM|RAM~1630_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1635_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1630_combout ),
	.datac(\RAM|RAM~1637_combout ),
	.datad(\RAM|RAM~1635_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1638_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1638 .lut_mask = 16'hF588;
defparam \RAM|RAM~1638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N12
cycloneive_lcell_comb \RAM|RAM~1649 (
// Equation(s):
// \RAM|RAM~1649_combout  = (\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout ) # ((\RAM|RAM~1638_combout )))) # (!\top|ALU|Mux25~4_combout  & (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~1648_combout )))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1648_combout ),
	.datad(\RAM|RAM~1638_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1649_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1649 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y31_N18
cycloneive_lcell_comb \RAM|RAM~1660 (
// Equation(s):
// \RAM|RAM~1660_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1649_combout  & (\RAM|RAM~1659_combout )) # (!\RAM|RAM~1649_combout  & ((\RAM|RAM~1628_combout ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1649_combout ))))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\RAM|RAM~1659_combout ),
	.datac(\RAM|RAM~1628_combout ),
	.datad(\RAM|RAM~1649_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1660_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1660 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N8
cycloneive_lcell_comb \RAM|RAM~1661 (
// Equation(s):
// \RAM|RAM~1661_combout  = (\top|MUXRam|out[3]~1_combout  & (\top|MUXRam|out[2]~0_combout )) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~1618_combout )) # (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1660_combout )))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1618_combout ),
	.datad(\RAM|RAM~1660_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1661_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1661 .lut_mask = 16'hD9C8;
defparam \RAM|RAM~1661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N10
cycloneive_lcell_comb \rtl~1095 (
// Equation(s):
// \rtl~1095_combout  = (\top|conrtol|Decoder0~1_combout  & (\RAM|RAM~1706_combout  & (\top|ALU|Mux23~3_combout  & \top|ALU|Mux22~3_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1095_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1095 .lut_mask = 16'h8000;
defparam \rtl~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N16
cycloneive_lcell_comb \RAM|RAM~2505 (
// Equation(s):
// \RAM|RAM~2505_combout  = (\rtl~1095_combout  & ((\RAM|RAM~1795_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1795_combout  & ((\RAM|RAM~857_q ))))) # (!\rtl~1095_combout  & (((\RAM|RAM~857_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1095_combout ),
	.datac(\RAM|RAM~857_q ),
	.datad(\RAM|RAM~1795_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2505_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2505 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N17
dffeas \RAM|RAM~857 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2505_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~857 .is_wysiwyg = "true";
defparam \RAM|RAM~857 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N12
cycloneive_lcell_comb \rtl~1098 (
// Equation(s):
// \rtl~1098_combout  = (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux22~3_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1713_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1713_combout ),
	.cin(gnd),
	.combout(\rtl~1098_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1098 .lut_mask = 16'h8000;
defparam \rtl~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N8
cycloneive_lcell_comb \RAM|RAM~2508 (
// Equation(s):
// \RAM|RAM~2508_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1098_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1098_combout  & ((\RAM|RAM~859_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~859_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~859_q ),
	.datad(\rtl~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2508_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2508 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N9
dffeas \RAM|RAM~859 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2508_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~859 .is_wysiwyg = "true";
defparam \RAM|RAM~859 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y30_N2
cycloneive_lcell_comb \rtl~1096 (
// Equation(s):
// \rtl~1096_combout  = (\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1709_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1709_combout ),
	.cin(gnd),
	.combout(\rtl~1096_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1096 .lut_mask = 16'h8000;
defparam \rtl~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N4
cycloneive_lcell_comb \RAM|RAM~2506 (
// Equation(s):
// \RAM|RAM~2506_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1096_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1096_combout  & ((\RAM|RAM~858_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~858_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~858_q ),
	.datad(\rtl~1096_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2506_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2506 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N5
dffeas \RAM|RAM~858 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2506_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~858 .is_wysiwyg = "true";
defparam \RAM|RAM~858 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N2
cycloneive_lcell_comb \rtl~1097 (
// Equation(s):
// \rtl~1097_combout  = (\RAM|RAM~1711_combout  & (\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & \top|ALU|Mux22~3_combout )))

	.dataa(\RAM|RAM~1711_combout ),
	.datab(\top|ALU|Mux23~3_combout ),
	.datac(\top|conrtol|Decoder0~1_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1097_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1097 .lut_mask = 16'h8000;
defparam \rtl~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N22
cycloneive_lcell_comb \RAM|RAM~2507 (
// Equation(s):
// \RAM|RAM~2507_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~856_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~856_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~856_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2507_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2507 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N23
dffeas \RAM|RAM~856 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2507_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~856 .is_wysiwyg = "true";
defparam \RAM|RAM~856 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N12
cycloneive_lcell_comb \RAM|RAM~1535 (
// Equation(s):
// \RAM|RAM~1535_combout  = (\top|ALU|Mux31~1_combout  & (((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout  & (\RAM|RAM~858_q )) # (!\top|ALU|Mux30~1_combout  & ((\RAM|RAM~856_q )))))

	.dataa(\RAM|RAM~858_q ),
	.datab(\RAM|RAM~856_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1535_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1535 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N6
cycloneive_lcell_comb \RAM|RAM~1536 (
// Equation(s):
// \RAM|RAM~1536_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1535_combout  & ((\RAM|RAM~859_q ))) # (!\RAM|RAM~1535_combout  & (\RAM|RAM~857_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1535_combout ))))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\RAM|RAM~857_q ),
	.datac(\RAM|RAM~859_q ),
	.datad(\RAM|RAM~1535_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1536_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1536 .lut_mask = 16'hF588;
defparam \RAM|RAM~1536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N0
cycloneive_lcell_comb \RAM|RAM~2520 (
// Equation(s):
// \RAM|RAM~2520_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1098_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1098_combout  & ((\RAM|RAM~891_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~891_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~891_q ),
	.datad(\rtl~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2520_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2520 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y29_N1
dffeas \RAM|RAM~891 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2520_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~891 .is_wysiwyg = "true";
defparam \RAM|RAM~891 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N0
cycloneive_lcell_comb \RAM|RAM~2517 (
// Equation(s):
// \RAM|RAM~2517_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1095_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1095_combout  & ((\RAM|RAM~889_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~889_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~889_q ),
	.datad(\rtl~1095_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2517_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2517 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N1
dffeas \RAM|RAM~889 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2517_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~889 .is_wysiwyg = "true";
defparam \RAM|RAM~889 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N30
cycloneive_lcell_comb \RAM|RAM~2518 (
// Equation(s):
// \RAM|RAM~2518_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1096_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1096_combout  & ((\RAM|RAM~890_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~890_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~890_q ),
	.datad(\rtl~1096_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2518_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2518 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N31
dffeas \RAM|RAM~890 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2518_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~890 .is_wysiwyg = "true";
defparam \RAM|RAM~890 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N4
cycloneive_lcell_comb \RAM|RAM~2519 (
// Equation(s):
// \RAM|RAM~2519_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~888_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~888_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~888_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2519_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2519 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N5
dffeas \RAM|RAM~888 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2519_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~888 .is_wysiwyg = "true";
defparam \RAM|RAM~888 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N14
cycloneive_lcell_comb \RAM|RAM~1542 (
// Equation(s):
// \RAM|RAM~1542_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~890_q ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~888_q  & !\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~890_q ),
	.datab(\RAM|RAM~888_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1542_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1542 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N28
cycloneive_lcell_comb \RAM|RAM~1543 (
// Equation(s):
// \RAM|RAM~1543_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1542_combout  & (\RAM|RAM~891_q )) # (!\RAM|RAM~1542_combout  & ((\RAM|RAM~889_q ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1542_combout ))))

	.dataa(\RAM|RAM~891_q ),
	.datab(\RAM|RAM~889_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1542_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1543_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1543 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N8
cycloneive_lcell_comb \RAM|RAM~2516 (
// Equation(s):
// \RAM|RAM~2516_combout  = (\rtl~1098_combout  & ((\RAM|RAM~1858_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1858_combout  & ((\RAM|RAM~843_q ))))) # (!\rtl~1098_combout  & (((\RAM|RAM~843_q ))))

	.dataa(\rtl~1098_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~843_q ),
	.datad(\RAM|RAM~1858_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2516_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2516 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N9
dffeas \RAM|RAM~843 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2516_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~843 .is_wysiwyg = "true";
defparam \RAM|RAM~843 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N20
cycloneive_lcell_comb \RAM|RAM~2513 (
// Equation(s):
// \RAM|RAM~2513_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1096_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1096_combout  & ((\RAM|RAM~842_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~842_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~842_q ),
	.datad(\rtl~1096_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2513_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2513 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N21
dffeas \RAM|RAM~842 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2513_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~842 .is_wysiwyg = "true";
defparam \RAM|RAM~842 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N10
cycloneive_lcell_comb \RAM|RAM~2514 (
// Equation(s):
// \RAM|RAM~2514_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1095_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1095_combout  & ((\RAM|RAM~841_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~841_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~841_q ),
	.datad(\rtl~1095_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2514_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2514 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N11
dffeas \RAM|RAM~841 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2514_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~841 .is_wysiwyg = "true";
defparam \RAM|RAM~841 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N24
cycloneive_lcell_comb \RAM|RAM~2515 (
// Equation(s):
// \RAM|RAM~2515_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~840_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~840_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~840_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2515_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2515 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N25
dffeas \RAM|RAM~840 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2515_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~840 .is_wysiwyg = "true";
defparam \RAM|RAM~840 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N18
cycloneive_lcell_comb \RAM|RAM~1539 (
// Equation(s):
// \RAM|RAM~1539_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~841_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~840_q )))))

	.dataa(\RAM|RAM~841_q ),
	.datab(\RAM|RAM~840_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1539_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1539 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N26
cycloneive_lcell_comb \RAM|RAM~1540 (
// Equation(s):
// \RAM|RAM~1540_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1539_combout  & (\RAM|RAM~843_q )) # (!\RAM|RAM~1539_combout  & ((\RAM|RAM~842_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1539_combout ))))

	.dataa(\RAM|RAM~843_q ),
	.datab(\RAM|RAM~842_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1539_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1540_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1540 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N12
cycloneive_lcell_comb \RAM|RAM~2512 (
// Equation(s):
// \RAM|RAM~2512_combout  = (\rtl~1098_combout  & ((\RAM|RAM~1707_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1707_combout  & ((\RAM|RAM~875_q ))))) # (!\rtl~1098_combout  & (((\RAM|RAM~875_q ))))

	.dataa(\rtl~1098_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~875_q ),
	.datad(\RAM|RAM~1707_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2512_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2512 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N13
dffeas \RAM|RAM~875 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2512_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~875 .is_wysiwyg = "true";
defparam \RAM|RAM~875 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N28
cycloneive_lcell_comb \RAM|RAM~2509 (
// Equation(s):
// \RAM|RAM~2509_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1096_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1096_combout  & ((\RAM|RAM~874_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~874_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~874_q ),
	.datad(\rtl~1096_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2509_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2509 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N29
dffeas \RAM|RAM~874 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2509_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~874 .is_wysiwyg = "true";
defparam \RAM|RAM~874 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N22
cycloneive_lcell_comb \RAM|RAM~2510 (
// Equation(s):
// \RAM|RAM~2510_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1095_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1095_combout  & ((\RAM|RAM~873_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~873_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~873_q ),
	.datad(\rtl~1095_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2510_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2510 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N23
dffeas \RAM|RAM~873 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2510_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~873 .is_wysiwyg = "true";
defparam \RAM|RAM~873 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N0
cycloneive_lcell_comb \RAM|RAM~2511 (
// Equation(s):
// \RAM|RAM~2511_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~872_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~872_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~872_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2511_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2511 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y33_N1
dffeas \RAM|RAM~872 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2511_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~872 .is_wysiwyg = "true";
defparam \RAM|RAM~872 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N6
cycloneive_lcell_comb \RAM|RAM~1537 (
// Equation(s):
// \RAM|RAM~1537_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~873_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~872_q )))))

	.dataa(\RAM|RAM~873_q ),
	.datab(\RAM|RAM~872_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1537_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1537 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N2
cycloneive_lcell_comb \RAM|RAM~1538 (
// Equation(s):
// \RAM|RAM~1538_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1537_combout  & (\RAM|RAM~875_q )) # (!\RAM|RAM~1537_combout  & ((\RAM|RAM~874_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1537_combout ))))

	.dataa(\RAM|RAM~875_q ),
	.datab(\RAM|RAM~874_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1537_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1538_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1538 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y33_N16
cycloneive_lcell_comb \RAM|RAM~1541 (
// Equation(s):
// \RAM|RAM~1541_combout  = (\top|ALU|Mux27~9_combout  & (\top|ALU|Mux26~4_combout )) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1538_combout ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~1540_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1540_combout ),
	.datad(\RAM|RAM~1538_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1541_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1541 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N14
cycloneive_lcell_comb \RAM|RAM~1544 (
// Equation(s):
// \RAM|RAM~1544_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1541_combout  & ((\RAM|RAM~1543_combout ))) # (!\RAM|RAM~1541_combout  & (\RAM|RAM~1536_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1541_combout ))))

	.dataa(\RAM|RAM~1536_combout ),
	.datab(\RAM|RAM~1543_combout ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1541_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1544_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1544 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N30
cycloneive_lcell_comb \RAM|RAM~2536 (
// Equation(s):
// \RAM|RAM~2536_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1098_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1098_combout  & ((\RAM|RAM~955_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~955_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~955_q ),
	.datad(\rtl~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2536_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2536 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N31
dffeas \RAM|RAM~955 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2536_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~955 .is_wysiwyg = "true";
defparam \RAM|RAM~955 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N14
cycloneive_lcell_comb \RAM|RAM~2533 (
// Equation(s):
// \RAM|RAM~2533_combout  = (\rtl~1098_combout  & ((\RAM|RAM~1790_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1790_combout  & ((\RAM|RAM~923_q ))))) # (!\rtl~1098_combout  & (((\RAM|RAM~923_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1098_combout ),
	.datac(\RAM|RAM~923_q ),
	.datad(\RAM|RAM~1790_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2533_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2533 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N15
dffeas \RAM|RAM~923 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2533_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~923 .is_wysiwyg = "true";
defparam \RAM|RAM~923 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N26
cycloneive_lcell_comb \RAM|RAM~2535 (
// Equation(s):
// \RAM|RAM~2535_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1098_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1098_combout  & ((\RAM|RAM~907_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~907_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1863_combout ),
	.datac(\RAM|RAM~907_q ),
	.datad(\rtl~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2535_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2535 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N27
dffeas \RAM|RAM~907 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2535_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~907 .is_wysiwyg = "true";
defparam \RAM|RAM~907 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N4
cycloneive_lcell_comb \RAM|RAM~2534 (
// Equation(s):
// \RAM|RAM~2534_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1098_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1098_combout  & ((\RAM|RAM~939_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~939_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1715_combout ),
	.datac(\RAM|RAM~939_q ),
	.datad(\rtl~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2534_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2534 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N5
dffeas \RAM|RAM~939 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2534_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~939 .is_wysiwyg = "true";
defparam \RAM|RAM~939 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N16
cycloneive_lcell_comb \RAM|RAM~1552 (
// Equation(s):
// \RAM|RAM~1552_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~939_q ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~907_q ))))

	.dataa(\RAM|RAM~907_q ),
	.datab(\RAM|RAM~939_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1552_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1552 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N20
cycloneive_lcell_comb \RAM|RAM~1553 (
// Equation(s):
// \RAM|RAM~1553_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1552_combout  & (\RAM|RAM~955_q )) # (!\RAM|RAM~1552_combout  & ((\RAM|RAM~923_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1552_combout ))))

	.dataa(\RAM|RAM~955_q ),
	.datab(\RAM|RAM~923_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1552_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1553_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1553 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N6
cycloneive_lcell_comb \RAM|RAM~2524 (
// Equation(s):
// \RAM|RAM~2524_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1096_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1096_combout  & ((\RAM|RAM~954_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~954_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~954_q ),
	.datad(\rtl~1096_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2524_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2524 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N7
dffeas \RAM|RAM~954 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2524_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~954 .is_wysiwyg = "true";
defparam \RAM|RAM~954 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N18
cycloneive_lcell_comb \RAM|RAM~2521 (
// Equation(s):
// \RAM|RAM~2521_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1096_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1096_combout  & ((\RAM|RAM~938_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~938_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1715_combout ),
	.datac(\RAM|RAM~938_q ),
	.datad(\rtl~1096_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2521_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2521 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N19
dffeas \RAM|RAM~938 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2521_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~938 .is_wysiwyg = "true";
defparam \RAM|RAM~938 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N22
cycloneive_lcell_comb \RAM|RAM~2523 (
// Equation(s):
// \RAM|RAM~2523_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1096_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1096_combout  & ((\RAM|RAM~906_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~906_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1863_combout ),
	.datac(\RAM|RAM~906_q ),
	.datad(\rtl~1096_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2523_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2523 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N23
dffeas \RAM|RAM~906 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2523_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~906 .is_wysiwyg = "true";
defparam \RAM|RAM~906 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N28
cycloneive_lcell_comb \RAM|RAM~2522 (
// Equation(s):
// \RAM|RAM~2522_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1096_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1096_combout  & ((\RAM|RAM~922_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~922_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~922_q ),
	.datad(\rtl~1096_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2522_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2522 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N29
dffeas \RAM|RAM~922 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2522_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~922 .is_wysiwyg = "true";
defparam \RAM|RAM~922 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N8
cycloneive_lcell_comb \RAM|RAM~1545 (
// Equation(s):
// \RAM|RAM~1545_combout  = (\top|ALU|Mux27~9_combout  & (((\RAM|RAM~922_q ) # (\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~906_q  & ((!\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~906_q ),
	.datab(\RAM|RAM~922_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1545_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1545 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N12
cycloneive_lcell_comb \RAM|RAM~1546 (
// Equation(s):
// \RAM|RAM~1546_combout  = (\RAM|RAM~1545_combout  & ((\RAM|RAM~954_q ) # ((!\top|ALU|Mux26~4_combout )))) # (!\RAM|RAM~1545_combout  & (((\RAM|RAM~938_q  & \top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~954_q ),
	.datab(\RAM|RAM~938_q ),
	.datac(\RAM|RAM~1545_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1546_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1546 .lut_mask = 16'hACF0;
defparam \RAM|RAM~1546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N12
cycloneive_lcell_comb \RAM|RAM~2528 (
// Equation(s):
// \RAM|RAM~2528_combout  = (\rtl~1095_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~953_q ))))) # (!\rtl~1095_combout  & (((\RAM|RAM~953_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1095_combout ),
	.datac(\RAM|RAM~953_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2528_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2528 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y33_N13
dffeas \RAM|RAM~953 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2528_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~953 .is_wysiwyg = "true";
defparam \RAM|RAM~953 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N28
cycloneive_lcell_comb \RAM|RAM~2525 (
// Equation(s):
// \RAM|RAM~2525_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1095_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1095_combout  & (\RAM|RAM~921_q )))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~921_q ))))

	.dataa(\RAM|RAM~1790_combout ),
	.datab(\rtl~1095_combout ),
	.datac(\RAM|RAM~921_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2525_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2525 .lut_mask = 16'hF870;
defparam \RAM|RAM~2525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y33_N29
dffeas \RAM|RAM~921 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2525_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~921 .is_wysiwyg = "true";
defparam \RAM|RAM~921 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N22
cycloneive_lcell_comb \RAM|RAM~2526 (
// Equation(s):
// \RAM|RAM~2526_combout  = (\rtl~1095_combout  & ((\RAM|RAM~1715_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1715_combout  & ((\RAM|RAM~937_q ))))) # (!\rtl~1095_combout  & (((\RAM|RAM~937_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1095_combout ),
	.datac(\RAM|RAM~937_q ),
	.datad(\RAM|RAM~1715_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2526_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2526 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y33_N23
dffeas \RAM|RAM~937 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2526_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~937 .is_wysiwyg = "true";
defparam \RAM|RAM~937 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N24
cycloneive_lcell_comb \RAM|RAM~2527 (
// Equation(s):
// \RAM|RAM~2527_combout  = (\rtl~1095_combout  & ((\RAM|RAM~1863_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1863_combout  & ((\RAM|RAM~905_q ))))) # (!\rtl~1095_combout  & (((\RAM|RAM~905_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1095_combout ),
	.datac(\RAM|RAM~905_q ),
	.datad(\RAM|RAM~1863_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2527_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2527 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y33_N25
dffeas \RAM|RAM~905 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2527_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~905 .is_wysiwyg = "true";
defparam \RAM|RAM~905 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N2
cycloneive_lcell_comb \RAM|RAM~1547 (
// Equation(s):
// \RAM|RAM~1547_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~937_q ) # ((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~905_q  & !\top|ALU|Mux27~9_combout ))))

	.dataa(\RAM|RAM~937_q ),
	.datab(\RAM|RAM~905_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1547_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1547 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N10
cycloneive_lcell_comb \RAM|RAM~1548 (
// Equation(s):
// \RAM|RAM~1548_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1547_combout  & (\RAM|RAM~953_q )) # (!\RAM|RAM~1547_combout  & ((\RAM|RAM~921_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1547_combout ))))

	.dataa(\RAM|RAM~953_q ),
	.datab(\RAM|RAM~921_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1547_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1548_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1548 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N8
cycloneive_lcell_comb \RAM|RAM~2532 (
// Equation(s):
// \RAM|RAM~2532_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~952_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~952_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~952_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2532_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2532 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y33_N9
dffeas \RAM|RAM~952 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2532_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~952 .is_wysiwyg = "true";
defparam \RAM|RAM~952 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N20
cycloneive_lcell_comb \RAM|RAM~2529 (
// Equation(s):
// \RAM|RAM~2529_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~936_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~936_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1715_combout ),
	.datac(\RAM|RAM~936_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2529_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2529 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y33_N21
dffeas \RAM|RAM~936 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2529_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~936 .is_wysiwyg = "true";
defparam \RAM|RAM~936 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N30
cycloneive_lcell_comb \RAM|RAM~2530 (
// Equation(s):
// \RAM|RAM~2530_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1097_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1097_combout  & (\RAM|RAM~920_q )))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~920_q ))))

	.dataa(\RAM|RAM~1790_combout ),
	.datab(\rtl~1097_combout ),
	.datac(\RAM|RAM~920_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2530_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2530 .lut_mask = 16'hF870;
defparam \RAM|RAM~2530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y33_N31
dffeas \RAM|RAM~920 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2530_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~920 .is_wysiwyg = "true";
defparam \RAM|RAM~920 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N4
cycloneive_lcell_comb \RAM|RAM~2531 (
// Equation(s):
// \RAM|RAM~2531_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~904_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~904_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~904_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2531_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2531 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y33_N5
dffeas \RAM|RAM~904 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2531_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~904 .is_wysiwyg = "true";
defparam \RAM|RAM~904 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N18
cycloneive_lcell_comb \RAM|RAM~1549 (
// Equation(s):
// \RAM|RAM~1549_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & (\RAM|RAM~920_q )) # (!\top|ALU|Mux27~9_combout  & ((\RAM|RAM~904_q )))))

	.dataa(\RAM|RAM~920_q ),
	.datab(\RAM|RAM~904_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1549_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1549 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N6
cycloneive_lcell_comb \RAM|RAM~1550 (
// Equation(s):
// \RAM|RAM~1550_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1549_combout  & (\RAM|RAM~952_q )) # (!\RAM|RAM~1549_combout  & ((\RAM|RAM~936_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1549_combout ))))

	.dataa(\RAM|RAM~952_q ),
	.datab(\RAM|RAM~936_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1549_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1550_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1550 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N16
cycloneive_lcell_comb \RAM|RAM~1551 (
// Equation(s):
// \RAM|RAM~1551_combout  = (\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout ) # ((\RAM|RAM~1548_combout )))) # (!\top|ALU|Mux31~1_combout  & (!\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1550_combout ))))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\RAM|RAM~1548_combout ),
	.datad(\RAM|RAM~1550_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1551_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1551 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N26
cycloneive_lcell_comb \RAM|RAM~1554 (
// Equation(s):
// \RAM|RAM~1554_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1551_combout  & (\RAM|RAM~1553_combout )) # (!\RAM|RAM~1551_combout  & ((\RAM|RAM~1546_combout ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1551_combout ))))

	.dataa(\RAM|RAM~1553_combout ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\RAM|RAM~1546_combout ),
	.datad(\RAM|RAM~1551_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1554_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1554 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N28
cycloneive_lcell_comb \RAM|RAM~2540 (
// Equation(s):
// \RAM|RAM~2540_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1095_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1095_combout  & ((\RAM|RAM~825_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~825_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~825_q ),
	.datad(\rtl~1095_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2540_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2540 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N29
dffeas \RAM|RAM~825 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2540_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~825 .is_wysiwyg = "true";
defparam \RAM|RAM~825 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N0
cycloneive_lcell_comb \RAM|RAM~2537 (
// Equation(s):
// \RAM|RAM~2537_combout  = (\rtl~1095_combout  & ((\RAM|RAM~1720_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1720_combout  & ((\RAM|RAM~809_q ))))) # (!\rtl~1095_combout  & (((\RAM|RAM~809_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1095_combout ),
	.datac(\RAM|RAM~809_q ),
	.datad(\RAM|RAM~1720_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2537_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2537 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y33_N1
dffeas \RAM|RAM~809 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2537_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~809 .is_wysiwyg = "true";
defparam \RAM|RAM~809 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N26
cycloneive_lcell_comb \RAM|RAM~2538 (
// Equation(s):
// \RAM|RAM~2538_combout  = (\rtl~1095_combout  & ((\RAM|RAM~1800_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1800_combout  & ((\RAM|RAM~793_q ))))) # (!\rtl~1095_combout  & (((\RAM|RAM~793_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1095_combout ),
	.datac(\RAM|RAM~793_q ),
	.datad(\RAM|RAM~1800_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2538_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2538 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y33_N27
dffeas \RAM|RAM~793 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2538_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~793 .is_wysiwyg = "true";
defparam \RAM|RAM~793 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N22
cycloneive_lcell_comb \RAM|RAM~2539 (
// Equation(s):
// \RAM|RAM~2539_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1095_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1095_combout  & ((\RAM|RAM~777_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~777_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~777_q ),
	.datad(\rtl~1095_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2539_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2539 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N23
dffeas \RAM|RAM~777 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2539_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~777 .is_wysiwyg = "true";
defparam \RAM|RAM~777 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N16
cycloneive_lcell_comb \RAM|RAM~1555 (
// Equation(s):
// \RAM|RAM~1555_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & (\RAM|RAM~793_q )) # (!\top|ALU|Mux27~9_combout  & ((\RAM|RAM~777_q )))))

	.dataa(\RAM|RAM~793_q ),
	.datab(\RAM|RAM~777_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1555_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1555 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y33_N14
cycloneive_lcell_comb \RAM|RAM~1556 (
// Equation(s):
// \RAM|RAM~1556_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1555_combout  & (\RAM|RAM~825_q )) # (!\RAM|RAM~1555_combout  & ((\RAM|RAM~809_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1555_combout ))))

	.dataa(\RAM|RAM~825_q ),
	.datab(\RAM|RAM~809_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1555_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1556_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1556 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N20
cycloneive_lcell_comb \RAM|RAM~2550 (
// Equation(s):
// \RAM|RAM~2550_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1098_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1098_combout  & ((\RAM|RAM~795_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~795_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1800_combout ),
	.datac(\RAM|RAM~795_q ),
	.datad(\rtl~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2550_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2550 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y30_N21
dffeas \RAM|RAM~795 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2550_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~795 .is_wysiwyg = "true";
defparam \RAM|RAM~795 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N30
cycloneive_lcell_comb \RAM|RAM~2551 (
// Equation(s):
// \RAM|RAM~2551_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1098_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1098_combout  & ((\RAM|RAM~779_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~779_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~779_q ),
	.datad(\rtl~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2551_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2551 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N31
dffeas \RAM|RAM~779 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2551_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~779 .is_wysiwyg = "true";
defparam \RAM|RAM~779 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N22
cycloneive_lcell_comb \RAM|RAM~1562 (
// Equation(s):
// \RAM|RAM~1562_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~795_q ) # ((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~779_q  & !\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~795_q ),
	.datab(\RAM|RAM~779_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1562_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1562 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N12
cycloneive_lcell_comb \RAM|RAM~2552 (
// Equation(s):
// \RAM|RAM~2552_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1098_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1098_combout  & ((\RAM|RAM~827_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~827_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~827_q ),
	.datad(\rtl~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2552_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2552 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N13
dffeas \RAM|RAM~827 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2552_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~827 .is_wysiwyg = "true";
defparam \RAM|RAM~827 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N10
cycloneive_lcell_comb \RAM|RAM~2549 (
// Equation(s):
// \RAM|RAM~2549_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1098_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1098_combout  & ((\RAM|RAM~811_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~811_q ))))

	.dataa(\RAM|RAM~1720_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~811_q ),
	.datad(\rtl~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2549_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2549 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y29_N11
dffeas \RAM|RAM~811 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2549_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~811 .is_wysiwyg = "true";
defparam \RAM|RAM~811 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N8
cycloneive_lcell_comb \RAM|RAM~1563 (
// Equation(s):
// \RAM|RAM~1563_combout  = (\RAM|RAM~1562_combout  & ((\RAM|RAM~827_q ) # ((!\top|ALU|Mux26~4_combout )))) # (!\RAM|RAM~1562_combout  & (((\RAM|RAM~811_q  & \top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~1562_combout ),
	.datab(\RAM|RAM~827_q ),
	.datac(\RAM|RAM~811_q ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1563_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1563 .lut_mask = 16'hD8AA;
defparam \RAM|RAM~1563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N8
cycloneive_lcell_comb \RAM|RAM~2548 (
// Equation(s):
// \RAM|RAM~2548_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~824_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~824_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~824_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2548_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2548 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N9
dffeas \RAM|RAM~824 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2548_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~824 .is_wysiwyg = "true";
defparam \RAM|RAM~824 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N20
cycloneive_lcell_comb \RAM|RAM~2545 (
// Equation(s):
// \RAM|RAM~2545_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~792_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~792_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~792_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2545_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2545 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N21
dffeas \RAM|RAM~792 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2545_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~792 .is_wysiwyg = "true";
defparam \RAM|RAM~792 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N26
cycloneive_lcell_comb \RAM|RAM~2546 (
// Equation(s):
// \RAM|RAM~2546_combout  = (\rtl~1097_combout  & ((\RAM|RAM~1720_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1720_combout  & ((\RAM|RAM~808_q ))))) # (!\rtl~1097_combout  & (((\RAM|RAM~808_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1097_combout ),
	.datac(\RAM|RAM~808_q ),
	.datad(\RAM|RAM~1720_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2546_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2546 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N27
dffeas \RAM|RAM~808 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2546_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~808 .is_wysiwyg = "true";
defparam \RAM|RAM~808 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N4
cycloneive_lcell_comb \RAM|RAM~2547 (
// Equation(s):
// \RAM|RAM~2547_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~776_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~776_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~776_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2547_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2547 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N5
dffeas \RAM|RAM~776 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2547_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~776 .is_wysiwyg = "true";
defparam \RAM|RAM~776 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N2
cycloneive_lcell_comb \RAM|RAM~1559 (
// Equation(s):
// \RAM|RAM~1559_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~808_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~776_q )))))

	.dataa(\RAM|RAM~808_q ),
	.datab(\RAM|RAM~776_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1559_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1559 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N22
cycloneive_lcell_comb \RAM|RAM~1560 (
// Equation(s):
// \RAM|RAM~1560_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1559_combout  & (\RAM|RAM~824_q )) # (!\RAM|RAM~1559_combout  & ((\RAM|RAM~792_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1559_combout ))))

	.dataa(\RAM|RAM~824_q ),
	.datab(\RAM|RAM~792_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1559_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1560_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1560 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N12
cycloneive_lcell_comb \RAM|RAM~2544 (
// Equation(s):
// \RAM|RAM~2544_combout  = (\rtl~1096_combout  & ((\RAM|RAM~1960_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1960_combout  & ((\RAM|RAM~826_q ))))) # (!\rtl~1096_combout  & (((\RAM|RAM~826_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1096_combout ),
	.datac(\RAM|RAM~826_q ),
	.datad(\RAM|RAM~1960_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2544_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2544 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N13
dffeas \RAM|RAM~826 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2544_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~826 .is_wysiwyg = "true";
defparam \RAM|RAM~826 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N28
cycloneive_lcell_comb \RAM|RAM~2541 (
// Equation(s):
// \RAM|RAM~2541_combout  = (\rtl~1096_combout  & ((\RAM|RAM~1800_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1800_combout  & ((\RAM|RAM~794_q ))))) # (!\rtl~1096_combout  & (((\RAM|RAM~794_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1096_combout ),
	.datac(\RAM|RAM~794_q ),
	.datad(\RAM|RAM~1800_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2541_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2541 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N29
dffeas \RAM|RAM~794 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2541_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~794 .is_wysiwyg = "true";
defparam \RAM|RAM~794 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N30
cycloneive_lcell_comb \RAM|RAM~2542 (
// Equation(s):
// \RAM|RAM~2542_combout  = (\rtl~1096_combout  & ((\RAM|RAM~1720_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1720_combout  & ((\RAM|RAM~810_q ))))) # (!\rtl~1096_combout  & (((\RAM|RAM~810_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1096_combout ),
	.datac(\RAM|RAM~810_q ),
	.datad(\RAM|RAM~1720_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2542_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2542 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N31
dffeas \RAM|RAM~810 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2542_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~810 .is_wysiwyg = "true";
defparam \RAM|RAM~810 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N16
cycloneive_lcell_comb \RAM|RAM~2543 (
// Equation(s):
// \RAM|RAM~2543_combout  = (\rtl~1096_combout  & ((\RAM|RAM~1868_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1868_combout  & ((\RAM|RAM~778_q ))))) # (!\rtl~1096_combout  & (((\RAM|RAM~778_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1096_combout ),
	.datac(\RAM|RAM~778_q ),
	.datad(\RAM|RAM~1868_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2543_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2543 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y30_N17
dffeas \RAM|RAM~778 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2543_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~778 .is_wysiwyg = "true";
defparam \RAM|RAM~778 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N10
cycloneive_lcell_comb \RAM|RAM~1557 (
// Equation(s):
// \RAM|RAM~1557_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~810_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~778_q )))))

	.dataa(\RAM|RAM~810_q ),
	.datab(\RAM|RAM~778_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1557_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1557 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y30_N14
cycloneive_lcell_comb \RAM|RAM~1558 (
// Equation(s):
// \RAM|RAM~1558_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1557_combout  & (\RAM|RAM~826_q )) # (!\RAM|RAM~1557_combout  & ((\RAM|RAM~794_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1557_combout ))))

	.dataa(\RAM|RAM~826_q ),
	.datab(\RAM|RAM~794_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1557_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1558_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1558 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N24
cycloneive_lcell_comb \RAM|RAM~1561 (
// Equation(s):
// \RAM|RAM~1561_combout  = (\top|ALU|Mux31~1_combout  & (\top|ALU|Mux30~1_combout )) # (!\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1558_combout ))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~1560_combout ))))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\RAM|RAM~1560_combout ),
	.datad(\RAM|RAM~1558_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1561_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1561 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N2
cycloneive_lcell_comb \RAM|RAM~1564 (
// Equation(s):
// \RAM|RAM~1564_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1561_combout  & ((\RAM|RAM~1563_combout ))) # (!\RAM|RAM~1561_combout  & (\RAM|RAM~1556_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1561_combout ))))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\RAM|RAM~1556_combout ),
	.datac(\RAM|RAM~1563_combout ),
	.datad(\RAM|RAM~1561_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1564_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1564 .lut_mask = 16'hF588;
defparam \RAM|RAM~1564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N4
cycloneive_lcell_comb \RAM|RAM~1565 (
// Equation(s):
// \RAM|RAM~1565_combout  = (\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout )) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~1554_combout )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1564_combout )))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1554_combout ),
	.datad(\RAM|RAM~1564_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1565_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1565 .lut_mask = 16'hD9C8;
defparam \RAM|RAM~1565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N12
cycloneive_lcell_comb \RAM|RAM~2568 (
// Equation(s):
// \RAM|RAM~2568_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1098_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1098_combout  & ((\RAM|RAM~1019_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1019_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~1019_q ),
	.datad(\rtl~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2568_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2568 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N13
dffeas \RAM|RAM~1019 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2568_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1019 .is_wysiwyg = "true";
defparam \RAM|RAM~1019 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N28
cycloneive_lcell_comb \RAM|RAM~2565 (
// Equation(s):
// \RAM|RAM~2565_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1096_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1096_combout  & ((\RAM|RAM~1018_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1018_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~1018_q ),
	.datad(\rtl~1096_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2565_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2565 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N29
dffeas \RAM|RAM~1018 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2565_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1018 .is_wysiwyg = "true";
defparam \RAM|RAM~1018 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N26
cycloneive_lcell_comb \RAM|RAM~2566 (
// Equation(s):
// \RAM|RAM~2566_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1095_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1095_combout  & ((\RAM|RAM~1017_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1017_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~1017_q ),
	.datad(\rtl~1095_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2566_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2566 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N27
dffeas \RAM|RAM~1017 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2566_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1017 .is_wysiwyg = "true";
defparam \RAM|RAM~1017 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N16
cycloneive_lcell_comb \RAM|RAM~2567 (
// Equation(s):
// \RAM|RAM~2567_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~1016_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~1016_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~1016_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2567_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2567 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N17
dffeas \RAM|RAM~1016 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2567_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1016 .is_wysiwyg = "true";
defparam \RAM|RAM~1016 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N10
cycloneive_lcell_comb \RAM|RAM~1573 (
// Equation(s):
// \RAM|RAM~1573_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1017_q ) # ((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1016_q  & !\top|ALU|Mux30~1_combout ))))

	.dataa(\RAM|RAM~1017_q ),
	.datab(\RAM|RAM~1016_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1573_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1573 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N6
cycloneive_lcell_comb \RAM|RAM~1574 (
// Equation(s):
// \RAM|RAM~1574_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1573_combout  & (\RAM|RAM~1019_q )) # (!\RAM|RAM~1573_combout  & ((\RAM|RAM~1018_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1573_combout ))))

	.dataa(\RAM|RAM~1019_q ),
	.datab(\RAM|RAM~1018_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1573_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1574_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1574 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N2
cycloneive_lcell_comb \RAM|RAM~2556 (
// Equation(s):
// \RAM|RAM~2556_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1098_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1098_combout  & ((\RAM|RAM~1003_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~1003_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~1003_q ),
	.datad(\rtl~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2556_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2556 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N3
dffeas \RAM|RAM~1003 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2556_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1003 .is_wysiwyg = "true";
defparam \RAM|RAM~1003 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N18
cycloneive_lcell_comb \RAM|RAM~2553 (
// Equation(s):
// \RAM|RAM~2553_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1095_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1095_combout  & ((\RAM|RAM~1001_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~1001_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~1001_q ),
	.datad(\rtl~1095_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2553_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2553 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N19
dffeas \RAM|RAM~1001 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2553_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1001 .is_wysiwyg = "true";
defparam \RAM|RAM~1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N30
cycloneive_lcell_comb \RAM|RAM~2555 (
// Equation(s):
// \RAM|RAM~2555_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~1000_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~1000_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~1000_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2555_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2555 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N31
dffeas \RAM|RAM~1000 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2555_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1000 .is_wysiwyg = "true";
defparam \RAM|RAM~1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N24
cycloneive_lcell_comb \RAM|RAM~2554 (
// Equation(s):
// \RAM|RAM~2554_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1096_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1096_combout  & ((\RAM|RAM~1002_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~1002_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~1002_q ),
	.datad(\rtl~1096_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2554_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2554 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N25
dffeas \RAM|RAM~1002 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2554_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1002 .is_wysiwyg = "true";
defparam \RAM|RAM~1002 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N20
cycloneive_lcell_comb \RAM|RAM~1566 (
// Equation(s):
// \RAM|RAM~1566_combout  = (\top|ALU|Mux31~1_combout  & (((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1002_q ))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~1000_q ))))

	.dataa(\RAM|RAM~1000_q ),
	.datab(\RAM|RAM~1002_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1566_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1566 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N0
cycloneive_lcell_comb \RAM|RAM~1567 (
// Equation(s):
// \RAM|RAM~1567_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1566_combout  & (\RAM|RAM~1003_q )) # (!\RAM|RAM~1566_combout  & ((\RAM|RAM~1001_q ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1566_combout ))))

	.dataa(\RAM|RAM~1003_q ),
	.datab(\RAM|RAM~1001_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1566_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1567_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1567 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y30_N16
cycloneive_lcell_comb \RAM|RAM~2564 (
// Equation(s):
// \RAM|RAM~2564_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1098_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1098_combout  & ((\RAM|RAM~971_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~971_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~971_q ),
	.datad(\rtl~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2564_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2564 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y30_N17
dffeas \RAM|RAM~971 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2564_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~971 .is_wysiwyg = "true";
defparam \RAM|RAM~971 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N26
cycloneive_lcell_comb \RAM|RAM~2561 (
// Equation(s):
// \RAM|RAM~2561_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1095_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1095_combout  & ((\RAM|RAM~969_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~969_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~969_q ),
	.datad(\rtl~1095_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2561_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2561 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N27
dffeas \RAM|RAM~969 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2561_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~969 .is_wysiwyg = "true";
defparam \RAM|RAM~969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N24
cycloneive_lcell_comb \RAM|RAM~2562 (
// Equation(s):
// \RAM|RAM~2562_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1096_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1096_combout  & ((\RAM|RAM~970_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~970_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~970_q ),
	.datad(\rtl~1096_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2562_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2562 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y30_N25
dffeas \RAM|RAM~970 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2562_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~970 .is_wysiwyg = "true";
defparam \RAM|RAM~970 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N16
cycloneive_lcell_comb \RAM|RAM~2563 (
// Equation(s):
// \RAM|RAM~2563_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~968_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~968_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~968_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2563_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2563 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y34_N17
dffeas \RAM|RAM~968 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2563_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~968 .is_wysiwyg = "true";
defparam \RAM|RAM~968 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N10
cycloneive_lcell_comb \RAM|RAM~1570 (
// Equation(s):
// \RAM|RAM~1570_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~970_q ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~968_q  & !\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~970_q ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\RAM|RAM~968_q ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1570_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1570 .lut_mask = 16'hCCB8;
defparam \RAM|RAM~1570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N0
cycloneive_lcell_comb \RAM|RAM~1571 (
// Equation(s):
// \RAM|RAM~1571_combout  = (\RAM|RAM~1570_combout  & ((\RAM|RAM~971_q ) # ((!\top|ALU|Mux31~1_combout )))) # (!\RAM|RAM~1570_combout  & (((\RAM|RAM~969_q  & \top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~971_q ),
	.datab(\RAM|RAM~969_q ),
	.datac(\RAM|RAM~1570_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1571_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1571 .lut_mask = 16'hACF0;
defparam \RAM|RAM~1571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N14
cycloneive_lcell_comb \RAM|RAM~2557 (
// Equation(s):
// \RAM|RAM~2557_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1096_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1096_combout  & ((\RAM|RAM~986_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~986_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~986_q ),
	.datad(\rtl~1096_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2557_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2557 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y30_N15
dffeas \RAM|RAM~986 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2557_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~986 .is_wysiwyg = "true";
defparam \RAM|RAM~986 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N24
cycloneive_lcell_comb \RAM|RAM~2560 (
// Equation(s):
// \RAM|RAM~2560_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1098_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1098_combout  & ((\RAM|RAM~987_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~987_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~987_q ),
	.datad(\rtl~1098_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2560_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2560 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N25
dffeas \RAM|RAM~987 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2560_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~987 .is_wysiwyg = "true";
defparam \RAM|RAM~987 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y33_N14
cycloneive_lcell_comb \RAM|RAM~2559 (
// Equation(s):
// \RAM|RAM~2559_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1097_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1097_combout  & ((\RAM|RAM~984_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~984_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~984_q ),
	.datad(\rtl~1097_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2559_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2559 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y33_N15
dffeas \RAM|RAM~984 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2559_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~984 .is_wysiwyg = "true";
defparam \RAM|RAM~984 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N10
cycloneive_lcell_comb \RAM|RAM~2558 (
// Equation(s):
// \RAM|RAM~2558_combout  = (\rtl~1095_combout  & ((\RAM|RAM~1805_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1805_combout  & ((\RAM|RAM~985_q ))))) # (!\rtl~1095_combout  & (((\RAM|RAM~985_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1095_combout ),
	.datac(\RAM|RAM~985_q ),
	.datad(\RAM|RAM~1805_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2558_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2558 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N11
dffeas \RAM|RAM~985 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2558_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~985 .is_wysiwyg = "true";
defparam \RAM|RAM~985 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N2
cycloneive_lcell_comb \RAM|RAM~1568 (
// Equation(s):
// \RAM|RAM~1568_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & ((\RAM|RAM~985_q ))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~984_q ))))

	.dataa(\RAM|RAM~984_q ),
	.datab(\RAM|RAM~985_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1568_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1568 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N18
cycloneive_lcell_comb \RAM|RAM~1569 (
// Equation(s):
// \RAM|RAM~1569_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1568_combout  & ((\RAM|RAM~987_q ))) # (!\RAM|RAM~1568_combout  & (\RAM|RAM~986_q )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1568_combout ))))

	.dataa(\RAM|RAM~986_q ),
	.datab(\RAM|RAM~987_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1568_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1569_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1569 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N18
cycloneive_lcell_comb \RAM|RAM~1572 (
// Equation(s):
// \RAM|RAM~1572_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout ) # (\RAM|RAM~1569_combout )))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~1571_combout  & (!\top|ALU|Mux26~4_combout )))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\RAM|RAM~1571_combout ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1569_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1572_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1572 .lut_mask = 16'hAEA4;
defparam \RAM|RAM~1572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N20
cycloneive_lcell_comb \RAM|RAM~1575 (
// Equation(s):
// \RAM|RAM~1575_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1572_combout  & (\RAM|RAM~1574_combout )) # (!\RAM|RAM~1572_combout  & ((\RAM|RAM~1567_combout ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1572_combout ))))

	.dataa(\top|ALU|Mux26~4_combout ),
	.datab(\RAM|RAM~1574_combout ),
	.datac(\RAM|RAM~1567_combout ),
	.datad(\RAM|RAM~1572_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1575_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1575 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y33_N30
cycloneive_lcell_comb \RAM|RAM~1576 (
// Equation(s):
// \RAM|RAM~1576_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1565_combout  & ((\RAM|RAM~1575_combout ))) # (!\RAM|RAM~1565_combout  & (\RAM|RAM~1544_combout )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1565_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\RAM|RAM~1544_combout ),
	.datac(\RAM|RAM~1565_combout ),
	.datad(\RAM|RAM~1575_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1576_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1576 .lut_mask = 16'hF858;
defparam \RAM|RAM~1576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N30
cycloneive_lcell_comb \RAM|RAM~1704 (
// Equation(s):
// \RAM|RAM~1704_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1661_combout  & (\RAM|RAM~1703_combout )) # (!\RAM|RAM~1661_combout  & ((\RAM|RAM~1576_combout ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1661_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\RAM|RAM~1703_combout ),
	.datac(\RAM|RAM~1661_combout ),
	.datad(\RAM|RAM~1576_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1704_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1704 .lut_mask = 16'hDAD0;
defparam \RAM|RAM~1704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N10
cycloneive_lcell_comb \rtl~1076 (
// Equation(s):
// \rtl~1076_combout  = (!\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1713_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1713_combout ),
	.cin(gnd),
	.combout(\rtl~1076_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1076 .lut_mask = 16'h4000;
defparam \rtl~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N10
cycloneive_lcell_comb \RAM|RAM~2233 (
// Equation(s):
// \RAM|RAM~2233_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~443_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~443_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~443_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2233_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2233 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N11
dffeas \RAM|RAM~443 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2233_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~443 .is_wysiwyg = "true";
defparam \RAM|RAM~443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N2
cycloneive_lcell_comb \rtl~1078 (
// Equation(s):
// \rtl~1078_combout  = (!\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1785_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1785_combout ),
	.cin(gnd),
	.combout(\rtl~1078_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1078 .lut_mask = 16'h4000;
defparam \rtl~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N4
cycloneive_lcell_comb \RAM|RAM~2236 (
// Equation(s):
// \RAM|RAM~2236_combout  = (\rtl~1078_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~447_q ))))) # (!\rtl~1078_combout  & (((\RAM|RAM~447_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1078_combout ),
	.datac(\RAM|RAM~447_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2236_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2236 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y35_N5
dffeas \RAM|RAM~447 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2236_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~447 .is_wysiwyg = "true";
defparam \RAM|RAM~447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N8
cycloneive_lcell_comb \rtl~1077 (
// Equation(s):
// \rtl~1077_combout  = (!\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1756_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1756_combout ),
	.cin(gnd),
	.combout(\rtl~1077_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1077 .lut_mask = 16'h4000;
defparam \rtl~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N22
cycloneive_lcell_comb \RAM|RAM~2235 (
// Equation(s):
// \RAM|RAM~2235_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1077_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1077_combout  & ((\RAM|RAM~435_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~435_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~435_q ),
	.datad(\rtl~1077_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2235_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2235 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N23
dffeas \RAM|RAM~435 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2235_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~435 .is_wysiwyg = "true";
defparam \RAM|RAM~435 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N28
cycloneive_lcell_comb \rtl~1075 (
// Equation(s):
// \rtl~1075_combout  = (!\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1745_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1745_combout ),
	.cin(gnd),
	.combout(\rtl~1075_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1075 .lut_mask = 16'h4000;
defparam \rtl~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N12
cycloneive_lcell_comb \RAM|RAM~2234 (
// Equation(s):
// \RAM|RAM~2234_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1075_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1075_combout  & ((\RAM|RAM~439_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~439_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~439_q ),
	.datad(\rtl~1075_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2234_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2234 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N13
dffeas \RAM|RAM~439 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2234_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~439 .is_wysiwyg = "true";
defparam \RAM|RAM~439 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N14
cycloneive_lcell_comb \RAM|RAM~1352 (
// Equation(s):
// \RAM|RAM~1352_combout  = (\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~439_q ) # (\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~435_q  & ((!\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~435_q ),
	.datab(\RAM|RAM~439_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1352_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1352 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N2
cycloneive_lcell_comb \RAM|RAM~1353 (
// Equation(s):
// \RAM|RAM~1353_combout  = (\RAM|RAM~1352_combout  & (((\RAM|RAM~447_q ) # (!\top|MUXRam|out[3]~1_combout )))) # (!\RAM|RAM~1352_combout  & (\RAM|RAM~443_q  & ((\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~443_q ),
	.datab(\RAM|RAM~447_q ),
	.datac(\RAM|RAM~1352_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1353_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1353 .lut_mask = 16'hCAF0;
defparam \RAM|RAM~1353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N26
cycloneive_lcell_comb \RAM|RAM~2245 (
// Equation(s):
// \RAM|RAM~2245_combout  = (\rtl~1075_combout  & ((\mem_ctrl|Equal0~0_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\mem_ctrl|Equal0~0_combout  & (\RAM|RAM~503_q )))) # (!\rtl~1075_combout  & (((\RAM|RAM~503_q ))))

	.dataa(\rtl~1075_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~503_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2245_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2245 .lut_mask = 16'hF870;
defparam \RAM|RAM~2245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y34_N27
dffeas \RAM|RAM~503 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~503 .is_wysiwyg = "true";
defparam \RAM|RAM~503 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N24
cycloneive_lcell_comb \RAM|RAM~2248 (
// Equation(s):
// \RAM|RAM~2248_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1078_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1078_combout  & ((\RAM|RAM~511_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~511_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~511_q ),
	.datad(\rtl~1078_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2248_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2248 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y34_N25
dffeas \RAM|RAM~511 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2248_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~511 .is_wysiwyg = "true";
defparam \RAM|RAM~511 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N24
cycloneive_lcell_comb \RAM|RAM~2246 (
// Equation(s):
// \RAM|RAM~2246_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~507_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~507_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~507_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2246_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2246 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y34_N25
dffeas \RAM|RAM~507 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2246_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~507 .is_wysiwyg = "true";
defparam \RAM|RAM~507 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N8
cycloneive_lcell_comb \RAM|RAM~2247 (
// Equation(s):
// \RAM|RAM~2247_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1077_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1077_combout  & ((\RAM|RAM~499_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~499_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~499_q ),
	.datad(\rtl~1077_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2247_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2247 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y35_N9
dffeas \RAM|RAM~499 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2247_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~499 .is_wysiwyg = "true";
defparam \RAM|RAM~499 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N2
cycloneive_lcell_comb \RAM|RAM~1359 (
// Equation(s):
// \RAM|RAM~1359_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~507_q )) # (!\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~499_q )))))

	.dataa(\RAM|RAM~507_q ),
	.datab(\RAM|RAM~499_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1359_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1359 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N0
cycloneive_lcell_comb \RAM|RAM~1360 (
// Equation(s):
// \RAM|RAM~1360_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1359_combout  & ((\RAM|RAM~511_q ))) # (!\RAM|RAM~1359_combout  & (\RAM|RAM~503_q )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1359_combout ))))

	.dataa(\RAM|RAM~503_q ),
	.datab(\RAM|RAM~511_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1359_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1360_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1360 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N6
cycloneive_lcell_comb \RAM|RAM~2244 (
// Equation(s):
// \RAM|RAM~2244_combout  = (\rtl~1078_combout  & ((\RAM|RAM~1960_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1960_combout  & ((\RAM|RAM~319_q ))))) # (!\rtl~1078_combout  & (((\RAM|RAM~319_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1078_combout ),
	.datac(\RAM|RAM~319_q ),
	.datad(\RAM|RAM~1960_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2244_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2244 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N7
dffeas \RAM|RAM~319 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2244_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~319 .is_wysiwyg = "true";
defparam \RAM|RAM~319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N2
cycloneive_lcell_comb \RAM|RAM~2241 (
// Equation(s):
// \RAM|RAM~2241_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~315_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~315_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~315_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2241_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2241 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N3
dffeas \RAM|RAM~315 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2241_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~315 .is_wysiwyg = "true";
defparam \RAM|RAM~315 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N10
cycloneive_lcell_comb \RAM|RAM~2243 (
// Equation(s):
// \RAM|RAM~2243_combout  = (\rtl~1077_combout  & ((\RAM|RAM~1960_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1960_combout  & ((\RAM|RAM~307_q ))))) # (!\rtl~1077_combout  & (((\RAM|RAM~307_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1077_combout ),
	.datac(\RAM|RAM~307_q ),
	.datad(\RAM|RAM~1960_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2243_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2243 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N11
dffeas \RAM|RAM~307 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2243_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~307 .is_wysiwyg = "true";
defparam \RAM|RAM~307 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N4
cycloneive_lcell_comb \RAM|RAM~2242 (
// Equation(s):
// \RAM|RAM~2242_combout  = (\rtl~1075_combout  & ((\RAM|RAM~1960_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1960_combout  & ((\RAM|RAM~311_q ))))) # (!\rtl~1075_combout  & (((\RAM|RAM~311_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1075_combout ),
	.datac(\RAM|RAM~311_q ),
	.datad(\RAM|RAM~1960_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2242_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2242 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N5
dffeas \RAM|RAM~311 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2242_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~311 .is_wysiwyg = "true";
defparam \RAM|RAM~311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N16
cycloneive_lcell_comb \RAM|RAM~1356 (
// Equation(s):
// \RAM|RAM~1356_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~311_q ))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~307_q ))))

	.dataa(\RAM|RAM~307_q ),
	.datab(\RAM|RAM~311_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1356_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1356 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N8
cycloneive_lcell_comb \RAM|RAM~1357 (
// Equation(s):
// \RAM|RAM~1357_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1356_combout  & (\RAM|RAM~319_q )) # (!\RAM|RAM~1356_combout  & ((\RAM|RAM~315_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1356_combout ))))

	.dataa(\RAM|RAM~319_q ),
	.datab(\RAM|RAM~315_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1356_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1357_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1357 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N30
cycloneive_lcell_comb \RAM|RAM~2240 (
// Equation(s):
// \RAM|RAM~2240_combout  = (\rtl~1078_combout  & ((\RAM|RAM~1926_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1926_combout  & ((\RAM|RAM~383_q ))))) # (!\rtl~1078_combout  & (((\RAM|RAM~383_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1078_combout ),
	.datac(\RAM|RAM~383_q ),
	.datad(\RAM|RAM~1926_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2240_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2240 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N31
dffeas \RAM|RAM~383 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2240_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~383 .is_wysiwyg = "true";
defparam \RAM|RAM~383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N18
cycloneive_lcell_comb \RAM|RAM~2237 (
// Equation(s):
// \RAM|RAM~2237_combout  = (\rtl~1075_combout  & ((\RAM|RAM~1926_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1926_combout  & ((\RAM|RAM~375_q ))))) # (!\rtl~1075_combout  & (((\RAM|RAM~375_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1075_combout ),
	.datac(\RAM|RAM~375_q ),
	.datad(\RAM|RAM~1926_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2237_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2237 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N19
dffeas \RAM|RAM~375 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2237_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~375 .is_wysiwyg = "true";
defparam \RAM|RAM~375 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N26
cycloneive_lcell_comb \RAM|RAM~2239 (
// Equation(s):
// \RAM|RAM~2239_combout  = (\rtl~1077_combout  & ((\RAM|RAM~1926_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1926_combout  & ((\RAM|RAM~371_q ))))) # (!\rtl~1077_combout  & (((\RAM|RAM~371_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1077_combout ),
	.datac(\RAM|RAM~371_q ),
	.datad(\RAM|RAM~1926_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2239_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2239 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N27
dffeas \RAM|RAM~371 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2239_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~371 .is_wysiwyg = "true";
defparam \RAM|RAM~371 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N20
cycloneive_lcell_comb \RAM|RAM~2238 (
// Equation(s):
// \RAM|RAM~2238_combout  = (\rtl~1076_combout  & ((\RAM|RAM~1926_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1926_combout  & ((\RAM|RAM~379_q ))))) # (!\rtl~1076_combout  & (((\RAM|RAM~379_q ))))

	.dataa(\rtl~1076_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~379_q ),
	.datad(\RAM|RAM~1926_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2238_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2238 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N21
dffeas \RAM|RAM~379 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2238_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~379 .is_wysiwyg = "true";
defparam \RAM|RAM~379 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N0
cycloneive_lcell_comb \RAM|RAM~1354 (
// Equation(s):
// \RAM|RAM~1354_combout  = (\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~379_q ) # (\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~371_q  & ((!\top|MUXRam|out[2]~0_combout ))))

	.dataa(\RAM|RAM~371_q ),
	.datab(\RAM|RAM~379_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1354_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1354 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N12
cycloneive_lcell_comb \RAM|RAM~1355 (
// Equation(s):
// \RAM|RAM~1355_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1354_combout  & (\RAM|RAM~383_q )) # (!\RAM|RAM~1354_combout  & ((\RAM|RAM~375_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1354_combout ))))

	.dataa(\RAM|RAM~383_q ),
	.datab(\RAM|RAM~375_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1354_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1355_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1355 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N14
cycloneive_lcell_comb \RAM|RAM~1358 (
// Equation(s):
// \RAM|RAM~1358_combout  = (\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout ) # ((\RAM|RAM~1355_combout )))) # (!\top|ALU|Mux25~4_combout  & (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~1357_combout )))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1357_combout ),
	.datad(\RAM|RAM~1355_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1358_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1358 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N4
cycloneive_lcell_comb \RAM|RAM~1361 (
// Equation(s):
// \RAM|RAM~1361_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1358_combout  & ((\RAM|RAM~1360_combout ))) # (!\RAM|RAM~1358_combout  & (\RAM|RAM~1353_combout )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1358_combout ))))

	.dataa(\RAM|RAM~1353_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1360_combout ),
	.datad(\RAM|RAM~1358_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1361_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1361 .lut_mask = 16'hF388;
defparam \RAM|RAM~1361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N20
cycloneive_lcell_comb \RAM|RAM~2216 (
// Equation(s):
// \RAM|RAM~2216_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1078_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1078_combout  & ((\RAM|RAM~479_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~479_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~479_q ),
	.datad(\rtl~1078_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2216_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2216 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N21
dffeas \RAM|RAM~479 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2216_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~479 .is_wysiwyg = "true";
defparam \RAM|RAM~479 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N14
cycloneive_lcell_comb \RAM|RAM~2213 (
// Equation(s):
// \RAM|RAM~2213_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~475_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~475_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~475_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2213_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2213 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y31_N15
dffeas \RAM|RAM~475 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~475 .is_wysiwyg = "true";
defparam \RAM|RAM~475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N22
cycloneive_lcell_comb \RAM|RAM~2215 (
// Equation(s):
// \RAM|RAM~2215_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1077_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1077_combout  & ((\RAM|RAM~467_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~467_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~467_q ),
	.datad(\rtl~1077_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2215_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2215 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N23
dffeas \RAM|RAM~467 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~467 .is_wysiwyg = "true";
defparam \RAM|RAM~467 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N28
cycloneive_lcell_comb \RAM|RAM~2214 (
// Equation(s):
// \RAM|RAM~2214_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1075_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1075_combout  & ((\RAM|RAM~471_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~471_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~471_q ),
	.datad(\rtl~1075_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2214_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2214 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N29
dffeas \RAM|RAM~471 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2214_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~471 .is_wysiwyg = "true";
defparam \RAM|RAM~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N24
cycloneive_lcell_comb \RAM|RAM~1338 (
// Equation(s):
// \RAM|RAM~1338_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~471_q ))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~467_q ))))

	.dataa(\RAM|RAM~467_q ),
	.datab(\RAM|RAM~471_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1338_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1338 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N6
cycloneive_lcell_comb \RAM|RAM~1339 (
// Equation(s):
// \RAM|RAM~1339_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1338_combout  & (\RAM|RAM~479_q )) # (!\RAM|RAM~1338_combout  & ((\RAM|RAM~475_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1338_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\RAM|RAM~479_q ),
	.datac(\RAM|RAM~475_q ),
	.datad(\RAM|RAM~1338_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1339_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1339 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N28
cycloneive_lcell_comb \RAM|RAM~2204 (
// Equation(s):
// \RAM|RAM~2204_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1078_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1078_combout  & ((\RAM|RAM~351_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~351_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~351_q ),
	.datad(\rtl~1078_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2204_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2204 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N29
dffeas \RAM|RAM~351 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2204_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~351 .is_wysiwyg = "true";
defparam \RAM|RAM~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N22
cycloneive_lcell_comb \RAM|RAM~2201 (
// Equation(s):
// \RAM|RAM~2201_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~347_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~347_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~347_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2201_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2201 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y31_N23
dffeas \RAM|RAM~347 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2201_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~347 .is_wysiwyg = "true";
defparam \RAM|RAM~347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N26
cycloneive_lcell_comb \RAM|RAM~2203 (
// Equation(s):
// \RAM|RAM~2203_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1077_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1077_combout  & ((\RAM|RAM~339_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~339_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~339_q ),
	.datad(\rtl~1077_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2203_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2203 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y31_N27
dffeas \RAM|RAM~339 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2203_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~339 .is_wysiwyg = "true";
defparam \RAM|RAM~339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N0
cycloneive_lcell_comb \RAM|RAM~2202 (
// Equation(s):
// \RAM|RAM~2202_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1075_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1075_combout  & ((\RAM|RAM~343_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~343_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~343_q ),
	.datad(\rtl~1075_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2202_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2202 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y31_N1
dffeas \RAM|RAM~343 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~343 .is_wysiwyg = "true";
defparam \RAM|RAM~343 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N16
cycloneive_lcell_comb \RAM|RAM~1331 (
// Equation(s):
// \RAM|RAM~1331_combout  = (\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~343_q ) # (\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~339_q  & ((!\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~339_q ),
	.datab(\RAM|RAM~343_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1331_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1331 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N6
cycloneive_lcell_comb \RAM|RAM~1332 (
// Equation(s):
// \RAM|RAM~1332_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1331_combout  & (\RAM|RAM~351_q )) # (!\RAM|RAM~1331_combout  & ((\RAM|RAM~347_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1331_combout ))))

	.dataa(\RAM|RAM~351_q ),
	.datab(\RAM|RAM~347_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1331_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1332_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1332 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N24
cycloneive_lcell_comb \RAM|RAM~2209 (
// Equation(s):
// \RAM|RAM~2209_combout  = (\rtl~1075_combout  & ((\RAM|RAM~1800_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1800_combout  & ((\RAM|RAM~279_q ))))) # (!\rtl~1075_combout  & (((\RAM|RAM~279_q ))))

	.dataa(\rtl~1075_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~279_q ),
	.datad(\RAM|RAM~1800_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2209_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2209 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N25
dffeas \RAM|RAM~279 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~279 .is_wysiwyg = "true";
defparam \RAM|RAM~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N6
cycloneive_lcell_comb \RAM|RAM~2212 (
// Equation(s):
// \RAM|RAM~2212_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1078_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1078_combout  & ((\RAM|RAM~287_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~287_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1800_combout ),
	.datac(\RAM|RAM~287_q ),
	.datad(\rtl~1078_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2212_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2212 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N7
dffeas \RAM|RAM~287 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2212_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~287 .is_wysiwyg = "true";
defparam \RAM|RAM~287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N4
cycloneive_lcell_comb \RAM|RAM~2210 (
// Equation(s):
// \RAM|RAM~2210_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~283_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~283_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1800_combout ),
	.datac(\RAM|RAM~283_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2210_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2210 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y31_N5
dffeas \RAM|RAM~283 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2210_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~283 .is_wysiwyg = "true";
defparam \RAM|RAM~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N24
cycloneive_lcell_comb \RAM|RAM~2211 (
// Equation(s):
// \RAM|RAM~2211_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1077_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1077_combout  & ((\RAM|RAM~275_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~275_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~275_q ),
	.datad(\rtl~1077_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2211_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2211 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y35_N25
dffeas \RAM|RAM~275 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2211_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~275 .is_wysiwyg = "true";
defparam \RAM|RAM~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N20
cycloneive_lcell_comb \RAM|RAM~1335 (
// Equation(s):
// \RAM|RAM~1335_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~283_q )) # (!\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~275_q )))))

	.dataa(\RAM|RAM~283_q ),
	.datab(\RAM|RAM~275_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1335_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1335 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N14
cycloneive_lcell_comb \RAM|RAM~1336 (
// Equation(s):
// \RAM|RAM~1336_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1335_combout  & ((\RAM|RAM~287_q ))) # (!\RAM|RAM~1335_combout  & (\RAM|RAM~279_q )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1335_combout ))))

	.dataa(\RAM|RAM~279_q ),
	.datab(\RAM|RAM~287_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1335_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1336_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1336 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N0
cycloneive_lcell_comb \RAM|RAM~2208 (
// Equation(s):
// \RAM|RAM~2208_combout  = (\rtl~1078_combout  & ((\RAM|RAM~1790_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1790_combout  & ((\RAM|RAM~415_q ))))) # (!\rtl~1078_combout  & (((\RAM|RAM~415_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1078_combout ),
	.datac(\RAM|RAM~415_q ),
	.datad(\RAM|RAM~1790_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2208_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2208 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y31_N1
dffeas \RAM|RAM~415 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~415 .is_wysiwyg = "true";
defparam \RAM|RAM~415 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N28
cycloneive_lcell_comb \RAM|RAM~2205 (
// Equation(s):
// \RAM|RAM~2205_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1075_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1075_combout  & ((\RAM|RAM~407_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~407_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~407_q ),
	.datad(\rtl~1075_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2205_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2205 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N29
dffeas \RAM|RAM~407 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~407 .is_wysiwyg = "true";
defparam \RAM|RAM~407 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N12
cycloneive_lcell_comb \RAM|RAM~2206 (
// Equation(s):
// \RAM|RAM~2206_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~411_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~411_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~411_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2206_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2206 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y31_N13
dffeas \RAM|RAM~411 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2206_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~411 .is_wysiwyg = "true";
defparam \RAM|RAM~411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N8
cycloneive_lcell_comb \RAM|RAM~2207 (
// Equation(s):
// \RAM|RAM~2207_combout  = (\rtl~1077_combout  & ((\RAM|RAM~1790_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1790_combout  & (\RAM|RAM~403_q )))) # (!\rtl~1077_combout  & (((\RAM|RAM~403_q ))))

	.dataa(\rtl~1077_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~403_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2207_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2207 .lut_mask = 16'hF870;
defparam \RAM|RAM~2207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y31_N9
dffeas \RAM|RAM~403 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~403 .is_wysiwyg = "true";
defparam \RAM|RAM~403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N18
cycloneive_lcell_comb \RAM|RAM~1333 (
// Equation(s):
// \RAM|RAM~1333_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~411_q ) # ((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~403_q  & !\top|MUXRam|out[2]~0_combout ))))

	.dataa(\RAM|RAM~411_q ),
	.datab(\RAM|RAM~403_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1333_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1333 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N2
cycloneive_lcell_comb \RAM|RAM~1334 (
// Equation(s):
// \RAM|RAM~1334_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1333_combout  & (\RAM|RAM~415_q )) # (!\RAM|RAM~1333_combout  & ((\RAM|RAM~407_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1333_combout ))))

	.dataa(\RAM|RAM~415_q ),
	.datab(\RAM|RAM~407_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1333_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1334_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1334 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N24
cycloneive_lcell_comb \RAM|RAM~1337 (
// Equation(s):
// \RAM|RAM~1337_combout  = (\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout ) # ((\RAM|RAM~1334_combout )))) # (!\top|ALU|Mux24~4_combout  & (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~1336_combout )))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~1336_combout ),
	.datad(\RAM|RAM~1334_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1337_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1337 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N8
cycloneive_lcell_comb \RAM|RAM~1340 (
// Equation(s):
// \RAM|RAM~1340_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1337_combout  & (\RAM|RAM~1339_combout )) # (!\RAM|RAM~1337_combout  & ((\RAM|RAM~1332_combout ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1337_combout ))))

	.dataa(\RAM|RAM~1339_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~1332_combout ),
	.datad(\RAM|RAM~1337_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1340_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1340 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N26
cycloneive_lcell_comb \RAM|RAM~2228 (
// Equation(s):
// \RAM|RAM~2228_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1078_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1078_combout  & ((\RAM|RAM~271_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~271_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~271_q ),
	.datad(\rtl~1078_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2228_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2228 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N27
dffeas \RAM|RAM~271 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2228_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~271 .is_wysiwyg = "true";
defparam \RAM|RAM~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N0
cycloneive_lcell_comb \RAM|RAM~2225 (
// Equation(s):
// \RAM|RAM~2225_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1075_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1075_combout  & ((\RAM|RAM~263_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~263_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~263_q ),
	.datad(\rtl~1075_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2225_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2225 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y34_N1
dffeas \RAM|RAM~263 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2225_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~263 .is_wysiwyg = "true";
defparam \RAM|RAM~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N8
cycloneive_lcell_comb \RAM|RAM~2226 (
// Equation(s):
// \RAM|RAM~2226_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~267_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~267_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~267_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2226_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2226 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y31_N9
dffeas \RAM|RAM~267 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2226_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~267 .is_wysiwyg = "true";
defparam \RAM|RAM~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N24
cycloneive_lcell_comb \RAM|RAM~2227 (
// Equation(s):
// \RAM|RAM~2227_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1077_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1077_combout  & ((\RAM|RAM~259_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~259_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~259_q ),
	.datad(\rtl~1077_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2227_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2227 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N25
dffeas \RAM|RAM~259 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2227_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~259 .is_wysiwyg = "true";
defparam \RAM|RAM~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N18
cycloneive_lcell_comb \RAM|RAM~1345 (
// Equation(s):
// \RAM|RAM~1345_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~267_q )) # (!\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~259_q )))))

	.dataa(\RAM|RAM~267_q ),
	.datab(\RAM|RAM~259_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1345_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1345 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N12
cycloneive_lcell_comb \RAM|RAM~1346 (
// Equation(s):
// \RAM|RAM~1346_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1345_combout  & (\RAM|RAM~271_q )) # (!\RAM|RAM~1345_combout  & ((\RAM|RAM~263_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1345_combout ))))

	.dataa(\RAM|RAM~271_q ),
	.datab(\RAM|RAM~263_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1345_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1346_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1346 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N26
cycloneive_lcell_comb \RAM|RAM~2224 (
// Equation(s):
// \RAM|RAM~2224_combout  = (\rtl~1078_combout  & ((\RAM|RAM~1858_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1858_combout  & ((\RAM|RAM~335_q ))))) # (!\rtl~1078_combout  & (((\RAM|RAM~335_q ))))

	.dataa(\rtl~1078_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~335_q ),
	.datad(\RAM|RAM~1858_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2224_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2224 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N27
dffeas \RAM|RAM~335 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2224_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~335 .is_wysiwyg = "true";
defparam \RAM|RAM~335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N16
cycloneive_lcell_comb \RAM|RAM~2223 (
// Equation(s):
// \RAM|RAM~2223_combout  = (\rtl~1077_combout  & ((\RAM|RAM~1858_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1858_combout  & ((\RAM|RAM~323_q ))))) # (!\rtl~1077_combout  & (((\RAM|RAM~323_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1077_combout ),
	.datac(\RAM|RAM~323_q ),
	.datad(\RAM|RAM~1858_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2223_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2223 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N17
dffeas \RAM|RAM~323 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~323 .is_wysiwyg = "true";
defparam \RAM|RAM~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N4
cycloneive_lcell_comb \RAM|RAM~2222 (
// Equation(s):
// \RAM|RAM~2222_combout  = (\rtl~1075_combout  & ((\RAM|RAM~1858_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1858_combout  & (\RAM|RAM~327_q )))) # (!\rtl~1075_combout  & (((\RAM|RAM~327_q ))))

	.dataa(\rtl~1075_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~327_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2222_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2222 .lut_mask = 16'hF870;
defparam \RAM|RAM~2222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y34_N5
dffeas \RAM|RAM~327 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2222_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~327 .is_wysiwyg = "true";
defparam \RAM|RAM~327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N22
cycloneive_lcell_comb \RAM|RAM~1343 (
// Equation(s):
// \RAM|RAM~1343_combout  = (\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~327_q ) # (\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~323_q  & ((!\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~323_q ),
	.datab(\RAM|RAM~327_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1343_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1343 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N6
cycloneive_lcell_comb \RAM|RAM~2221 (
// Equation(s):
// \RAM|RAM~2221_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~331_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~331_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~331_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2221_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2221 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N7
dffeas \RAM|RAM~331 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2221_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~331 .is_wysiwyg = "true";
defparam \RAM|RAM~331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N16
cycloneive_lcell_comb \RAM|RAM~1344 (
// Equation(s):
// \RAM|RAM~1344_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1343_combout  & (\RAM|RAM~335_q )) # (!\RAM|RAM~1343_combout  & ((\RAM|RAM~331_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1343_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\RAM|RAM~335_q ),
	.datac(\RAM|RAM~1343_combout ),
	.datad(\RAM|RAM~331_q ),
	.cin(gnd),
	.combout(\RAM|RAM~1344_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1344 .lut_mask = 16'hDAD0;
defparam \RAM|RAM~1344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N30
cycloneive_lcell_comb \RAM|RAM~1347 (
// Equation(s):
// \RAM|RAM~1347_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout ) # (\RAM|RAM~1344_combout )))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~1346_combout  & (!\top|ALU|Mux24~4_combout )))

	.dataa(\RAM|RAM~1346_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1344_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1347_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1347 .lut_mask = 16'hCEC2;
defparam \RAM|RAM~1347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N20
cycloneive_lcell_comb \RAM|RAM~2229 (
// Equation(s):
// \RAM|RAM~2229_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~459_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~459_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~459_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2229_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2229 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y31_N21
dffeas \RAM|RAM~459 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2229_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~459 .is_wysiwyg = "true";
defparam \RAM|RAM~459 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N4
cycloneive_lcell_comb \RAM|RAM~2232 (
// Equation(s):
// \RAM|RAM~2232_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1078_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1078_combout  & ((\RAM|RAM~463_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~463_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~463_q ),
	.datad(\rtl~1078_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2232_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2232 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y31_N5
dffeas \RAM|RAM~463 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2232_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~463 .is_wysiwyg = "true";
defparam \RAM|RAM~463 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N30
cycloneive_lcell_comb \RAM|RAM~2230 (
// Equation(s):
// \RAM|RAM~2230_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1075_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1075_combout  & ((\RAM|RAM~455_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~455_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~455_q ),
	.datad(\rtl~1075_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2230_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2230 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y31_N31
dffeas \RAM|RAM~455 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2230_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~455 .is_wysiwyg = "true";
defparam \RAM|RAM~455 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N8
cycloneive_lcell_comb \RAM|RAM~2231 (
// Equation(s):
// \RAM|RAM~2231_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1077_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1077_combout  & ((\RAM|RAM~451_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~451_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~451_q ),
	.datad(\rtl~1077_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2231_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2231 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y31_N9
dffeas \RAM|RAM~451 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2231_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~451 .is_wysiwyg = "true";
defparam \RAM|RAM~451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N18
cycloneive_lcell_comb \RAM|RAM~1348 (
// Equation(s):
// \RAM|RAM~1348_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~455_q ) # ((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~451_q  & !\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~455_q ),
	.datab(\RAM|RAM~451_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1348_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1348 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N2
cycloneive_lcell_comb \RAM|RAM~1349 (
// Equation(s):
// \RAM|RAM~1349_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1348_combout  & ((\RAM|RAM~463_q ))) # (!\RAM|RAM~1348_combout  & (\RAM|RAM~459_q )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1348_combout ))))

	.dataa(\RAM|RAM~459_q ),
	.datab(\RAM|RAM~463_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1348_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1349_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1349 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N12
cycloneive_lcell_comb \RAM|RAM~2220 (
// Equation(s):
// \RAM|RAM~2220_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1078_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1078_combout  & ((\RAM|RAM~399_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~399_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1863_combout ),
	.datac(\RAM|RAM~399_q ),
	.datad(\rtl~1078_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2220_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2220 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y31_N13
dffeas \RAM|RAM~399 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2220_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~399 .is_wysiwyg = "true";
defparam \RAM|RAM~399 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N28
cycloneive_lcell_comb \RAM|RAM~2217 (
// Equation(s):
// \RAM|RAM~2217_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1075_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1075_combout  & ((\RAM|RAM~391_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~391_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1863_combout ),
	.datac(\RAM|RAM~391_q ),
	.datad(\rtl~1075_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2217_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2217 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y31_N29
dffeas \RAM|RAM~391 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2217_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~391 .is_wysiwyg = "true";
defparam \RAM|RAM~391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N22
cycloneive_lcell_comb \RAM|RAM~2218 (
// Equation(s):
// \RAM|RAM~2218_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~395_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~395_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1863_combout ),
	.datac(\RAM|RAM~395_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2218_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2218 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y31_N23
dffeas \RAM|RAM~395 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~395 .is_wysiwyg = "true";
defparam \RAM|RAM~395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N24
cycloneive_lcell_comb \RAM|RAM~2219 (
// Equation(s):
// \RAM|RAM~2219_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1077_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1077_combout  & ((\RAM|RAM~387_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~387_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1863_combout ),
	.datac(\RAM|RAM~387_q ),
	.datad(\rtl~1077_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2219_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2219 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y31_N25
dffeas \RAM|RAM~387 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2219_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~387 .is_wysiwyg = "true";
defparam \RAM|RAM~387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N10
cycloneive_lcell_comb \RAM|RAM~1341 (
// Equation(s):
// \RAM|RAM~1341_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~395_q )) # (!\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~387_q )))))

	.dataa(\RAM|RAM~395_q ),
	.datab(\RAM|RAM~387_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1341_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1341 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y31_N14
cycloneive_lcell_comb \RAM|RAM~1342 (
// Equation(s):
// \RAM|RAM~1342_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1341_combout  & (\RAM|RAM~399_q )) # (!\RAM|RAM~1341_combout  & ((\RAM|RAM~391_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1341_combout ))))

	.dataa(\RAM|RAM~399_q ),
	.datab(\RAM|RAM~391_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1341_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1342_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1342 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N28
cycloneive_lcell_comb \RAM|RAM~1350 (
// Equation(s):
// \RAM|RAM~1350_combout  = (\RAM|RAM~1347_combout  & (((\RAM|RAM~1349_combout )) # (!\top|ALU|Mux24~4_combout ))) # (!\RAM|RAM~1347_combout  & (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1342_combout ))))

	.dataa(\RAM|RAM~1347_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1349_combout ),
	.datad(\RAM|RAM~1342_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1350_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1350 .lut_mask = 16'hE6A2;
defparam \RAM|RAM~1350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N26
cycloneive_lcell_comb \RAM|RAM~1351 (
// Equation(s):
// \RAM|RAM~1351_combout  = (\top|ALU|Mux26~4_combout  & (\top|ALU|Mux27~9_combout )) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & (\RAM|RAM~1340_combout )) # (!\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1350_combout )))))

	.dataa(\top|ALU|Mux26~4_combout ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\RAM|RAM~1340_combout ),
	.datad(\RAM|RAM~1350_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1351_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1351 .lut_mask = 16'hD9C8;
defparam \RAM|RAM~1351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N14
cycloneive_lcell_comb \rtl~1129 (
// Equation(s):
// \rtl~1129_combout  = (!\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1725_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1725_combout ),
	.cin(gnd),
	.combout(\rtl~1129_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1129 .lut_mask = 16'h4000;
defparam \rtl~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N12
cycloneive_lcell_comb \RAM|RAM~2188 (
// Equation(s):
// \RAM|RAM~2188_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1129_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1129_combout  & ((\RAM|RAM~487_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~487_q ))))

	.dataa(\RAM|RAM~1745_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~487_q ),
	.datad(\rtl~1129_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2188_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2188 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y28_N13
dffeas \RAM|RAM~487 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~487 .is_wysiwyg = "true";
defparam \RAM|RAM~487 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N0
cycloneive_lcell_comb \RAM|RAM~2185 (
// Equation(s):
// \RAM|RAM~2185_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1075_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1075_combout  & ((\RAM|RAM~359_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~359_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~359_q ),
	.datad(\rtl~1075_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2185_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2185 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y32_N1
dffeas \RAM|RAM~359 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~359 .is_wysiwyg = "true";
defparam \RAM|RAM~359 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N4
cycloneive_lcell_comb \rtl~1127 (
// Equation(s):
// \rtl~1127_combout  = (!\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1715_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1715_combout ),
	.cin(gnd),
	.combout(\rtl~1127_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1127 .lut_mask = 16'h4000;
defparam \rtl~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N10
cycloneive_lcell_comb \RAM|RAM~2186 (
// Equation(s):
// \RAM|RAM~2186_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1127_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1127_combout  & ((\RAM|RAM~423_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~423_q ))))

	.dataa(\RAM|RAM~1745_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~423_q ),
	.datad(\rtl~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2186_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2186 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y28_N11
dffeas \RAM|RAM~423 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~423 .is_wysiwyg = "true";
defparam \RAM|RAM~423 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N30
cycloneive_lcell_comb \rtl~1128 (
// Equation(s):
// \rtl~1128_combout  = (\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux22~3_combout  & \RAM|RAM~1720_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1720_combout ),
	.cin(gnd),
	.combout(\rtl~1128_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1128 .lut_mask = 16'h0800;
defparam \rtl~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N8
cycloneive_lcell_comb \RAM|RAM~2187 (
// Equation(s):
// \RAM|RAM~2187_combout  = (\RAM|RAM~1745_combout  & ((\rtl~1128_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1128_combout  & ((\RAM|RAM~295_q ))))) # (!\RAM|RAM~1745_combout  & (((\RAM|RAM~295_q ))))

	.dataa(\RAM|RAM~1745_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~295_q ),
	.datad(\rtl~1128_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2187_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2187 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y28_N9
dffeas \RAM|RAM~295 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~295 .is_wysiwyg = "true";
defparam \RAM|RAM~295 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N18
cycloneive_lcell_comb \RAM|RAM~1321 (
// Equation(s):
// \RAM|RAM~1321_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~423_q ) # ((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~295_q  & !\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~423_q ),
	.datab(\RAM|RAM~295_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1321_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1321 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N30
cycloneive_lcell_comb \RAM|RAM~1322 (
// Equation(s):
// \RAM|RAM~1322_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1321_combout  & (\RAM|RAM~487_q )) # (!\RAM|RAM~1321_combout  & ((\RAM|RAM~359_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1321_combout ))))

	.dataa(\RAM|RAM~487_q ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~359_q ),
	.datad(\RAM|RAM~1321_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1322_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1322 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N22
cycloneive_lcell_comb \RAM|RAM~2200 (
// Equation(s):
// \RAM|RAM~2200_combout  = (\RAM|RAM~1785_combout  & ((\rtl~1129_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1129_combout  & ((\RAM|RAM~495_q ))))) # (!\RAM|RAM~1785_combout  & (((\RAM|RAM~495_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1785_combout ),
	.datac(\RAM|RAM~495_q ),
	.datad(\rtl~1129_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2200_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2200 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y28_N23
dffeas \RAM|RAM~495 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2200_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~495 .is_wysiwyg = "true";
defparam \RAM|RAM~495 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N18
cycloneive_lcell_comb \RAM|RAM~2197 (
// Equation(s):
// \RAM|RAM~2197_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1078_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1078_combout  & ((\RAM|RAM~367_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~367_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~367_q ),
	.datad(\rtl~1078_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2197_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2197 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N19
dffeas \RAM|RAM~367 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~367 .is_wysiwyg = "true";
defparam \RAM|RAM~367 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N26
cycloneive_lcell_comb \RAM|RAM~2199 (
// Equation(s):
// \RAM|RAM~2199_combout  = (\RAM|RAM~1785_combout  & ((\rtl~1128_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1128_combout  & ((\RAM|RAM~303_q ))))) # (!\RAM|RAM~1785_combout  & (((\RAM|RAM~303_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1785_combout ),
	.datac(\RAM|RAM~303_q ),
	.datad(\rtl~1128_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2199_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2199 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y28_N27
dffeas \RAM|RAM~303 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~303 .is_wysiwyg = "true";
defparam \RAM|RAM~303 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N0
cycloneive_lcell_comb \RAM|RAM~2198 (
// Equation(s):
// \RAM|RAM~2198_combout  = (\RAM|RAM~1785_combout  & ((\rtl~1127_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1127_combout  & ((\RAM|RAM~431_q ))))) # (!\RAM|RAM~1785_combout  & (((\RAM|RAM~431_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1785_combout ),
	.datac(\RAM|RAM~431_q ),
	.datad(\rtl~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2198_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2198 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y28_N1
dffeas \RAM|RAM~431 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~431 .is_wysiwyg = "true";
defparam \RAM|RAM~431 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N28
cycloneive_lcell_comb \RAM|RAM~1328 (
// Equation(s):
// \RAM|RAM~1328_combout  = (\top|ALU|Mux24~4_combout  & (((\RAM|RAM~431_q ) # (\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~303_q  & ((!\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~303_q ),
	.datab(\RAM|RAM~431_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1328_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1328 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N16
cycloneive_lcell_comb \RAM|RAM~1329 (
// Equation(s):
// \RAM|RAM~1329_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1328_combout  & (\RAM|RAM~495_q )) # (!\RAM|RAM~1328_combout  & ((\RAM|RAM~367_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1328_combout ))))

	.dataa(\RAM|RAM~495_q ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~367_q ),
	.datad(\RAM|RAM~1328_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1329_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1329 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N12
cycloneive_lcell_comb \RAM|RAM~2192 (
// Equation(s):
// \RAM|RAM~2192_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~491_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~491_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~491_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2192_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2192 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y31_N13
dffeas \RAM|RAM~491 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~491 .is_wysiwyg = "true";
defparam \RAM|RAM~491 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N28
cycloneive_lcell_comb \RAM|RAM~2189 (
// Equation(s):
// \RAM|RAM~2189_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~427_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~427_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1715_combout ),
	.datac(\RAM|RAM~427_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2189_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2189 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y31_N29
dffeas \RAM|RAM~427 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~427 .is_wysiwyg = "true";
defparam \RAM|RAM~427 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N0
cycloneive_lcell_comb \RAM|RAM~2191 (
// Equation(s):
// \RAM|RAM~2191_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~299_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~299_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~299_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2191_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2191 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y31_N1
dffeas \RAM|RAM~299 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~299 .is_wysiwyg = "true";
defparam \RAM|RAM~299 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N26
cycloneive_lcell_comb \RAM|RAM~2190 (
// Equation(s):
// \RAM|RAM~2190_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1076_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1076_combout  & ((\RAM|RAM~363_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~363_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~363_q ),
	.datad(\rtl~1076_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2190_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2190 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y31_N27
dffeas \RAM|RAM~363 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~363 .is_wysiwyg = "true";
defparam \RAM|RAM~363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N18
cycloneive_lcell_comb \RAM|RAM~1323 (
// Equation(s):
// \RAM|RAM~1323_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & ((\RAM|RAM~363_q ))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~299_q ))))

	.dataa(\RAM|RAM~299_q ),
	.datab(\RAM|RAM~363_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1323_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1323 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N30
cycloneive_lcell_comb \RAM|RAM~1324 (
// Equation(s):
// \RAM|RAM~1324_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1323_combout  & (\RAM|RAM~491_q )) # (!\RAM|RAM~1323_combout  & ((\RAM|RAM~427_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1323_combout ))))

	.dataa(\RAM|RAM~491_q ),
	.datab(\RAM|RAM~427_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1323_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1324_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1324 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N8
cycloneive_lcell_comb \RAM|RAM~2193 (
// Equation(s):
// \RAM|RAM~2193_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1127_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1127_combout  & ((\RAM|RAM~419_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~419_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1756_combout ),
	.datac(\RAM|RAM~419_q ),
	.datad(\rtl~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2193_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2193 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y31_N9
dffeas \RAM|RAM~419 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~419 .is_wysiwyg = "true";
defparam \RAM|RAM~419 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N20
cycloneive_lcell_comb \RAM|RAM~2196 (
// Equation(s):
// \RAM|RAM~2196_combout  = (\rtl~1129_combout  & ((\RAM|RAM~1756_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1756_combout  & ((\RAM|RAM~483_q ))))) # (!\rtl~1129_combout  & (((\RAM|RAM~483_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1129_combout ),
	.datac(\RAM|RAM~483_q ),
	.datad(\RAM|RAM~1756_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2196_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2196 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y31_N21
dffeas \RAM|RAM~483 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~483 .is_wysiwyg = "true";
defparam \RAM|RAM~483 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N10
cycloneive_lcell_comb \RAM|RAM~2194 (
// Equation(s):
// \RAM|RAM~2194_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1077_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1077_combout  & ((\RAM|RAM~355_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~355_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~355_q ),
	.datad(\rtl~1077_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2194_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2194 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y31_N11
dffeas \RAM|RAM~355 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~355 .is_wysiwyg = "true";
defparam \RAM|RAM~355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N24
cycloneive_lcell_comb \RAM|RAM~2195 (
// Equation(s):
// \RAM|RAM~2195_combout  = (\RAM|RAM~1756_combout  & ((\rtl~1128_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1128_combout  & ((\RAM|RAM~291_q ))))) # (!\RAM|RAM~1756_combout  & (((\RAM|RAM~291_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1756_combout ),
	.datac(\RAM|RAM~291_q ),
	.datad(\rtl~1128_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2195_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2195 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y31_N25
dffeas \RAM|RAM~291 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~291 .is_wysiwyg = "true";
defparam \RAM|RAM~291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N6
cycloneive_lcell_comb \RAM|RAM~1325 (
// Equation(s):
// \RAM|RAM~1325_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & (\RAM|RAM~355_q )) # (!\top|ALU|Mux25~4_combout  & ((\RAM|RAM~291_q )))))

	.dataa(\RAM|RAM~355_q ),
	.datab(\RAM|RAM~291_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1325_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1325 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N2
cycloneive_lcell_comb \RAM|RAM~1326 (
// Equation(s):
// \RAM|RAM~1326_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1325_combout  & ((\RAM|RAM~483_q ))) # (!\RAM|RAM~1325_combout  & (\RAM|RAM~419_q )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1325_combout ))))

	.dataa(\RAM|RAM~419_q ),
	.datab(\RAM|RAM~483_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1325_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1326_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1326 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y31_N16
cycloneive_lcell_comb \RAM|RAM~1327 (
// Equation(s):
// \RAM|RAM~1327_combout  = (\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout ) # ((\RAM|RAM~1324_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1326_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1324_combout ),
	.datad(\RAM|RAM~1326_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1327_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1327 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N0
cycloneive_lcell_comb \RAM|RAM~1330 (
// Equation(s):
// \RAM|RAM~1330_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1327_combout  & ((\RAM|RAM~1329_combout ))) # (!\RAM|RAM~1327_combout  & (\RAM|RAM~1322_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1327_combout ))))

	.dataa(\RAM|RAM~1322_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1329_combout ),
	.datad(\RAM|RAM~1327_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1330_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1330 .lut_mask = 16'hF388;
defparam \RAM|RAM~1330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y35_N10
cycloneive_lcell_comb \RAM|RAM~1362 (
// Equation(s):
// \RAM|RAM~1362_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1351_combout  & (\RAM|RAM~1361_combout )) # (!\RAM|RAM~1351_combout  & ((\RAM|RAM~1330_combout ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1351_combout ))))

	.dataa(\top|ALU|Mux26~4_combout ),
	.datab(\RAM|RAM~1361_combout ),
	.datac(\RAM|RAM~1351_combout ),
	.datad(\RAM|RAM~1330_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1362_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1362 .lut_mask = 16'hDAD0;
defparam \RAM|RAM~1362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N24
cycloneive_lcell_comb \RAM|RAM~2053 (
// Equation(s):
// \RAM|RAM~2053_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1129_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1129_combout  & ((\RAM|RAM~494_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~494_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1770_combout ),
	.datac(\RAM|RAM~494_q ),
	.datad(\rtl~1129_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2053_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2053 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N25
dffeas \RAM|RAM~494 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2053_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~494 .is_wysiwyg = "true";
defparam \RAM|RAM~494 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N20
cycloneive_lcell_comb \rtl~1066 (
// Equation(s):
// \rtl~1066_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux22~3_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1770_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1770_combout ),
	.cin(gnd),
	.combout(\rtl~1066_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1066 .lut_mask = 16'h2000;
defparam \rtl~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N16
cycloneive_lcell_comb \RAM|RAM~2056 (
// Equation(s):
// \RAM|RAM~2056_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1066_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1066_combout  & ((\RAM|RAM~510_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~510_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~510_q ),
	.datad(\rtl~1066_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2056_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2056 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y38_N17
dffeas \RAM|RAM~510 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2056_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~510 .is_wysiwyg = "true";
defparam \RAM|RAM~510 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N2
cycloneive_lcell_comb \RAM|RAM~2055 (
// Equation(s):
// \RAM|RAM~2055_combout  = (\rtl~1066_combout  & ((\RAM|RAM~1873_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1873_combout  & ((\RAM|RAM~462_q ))))) # (!\rtl~1066_combout  & (((\RAM|RAM~462_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1066_combout ),
	.datac(\RAM|RAM~462_q ),
	.datad(\RAM|RAM~1873_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2055_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2055 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N3
dffeas \RAM|RAM~462 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2055_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~462 .is_wysiwyg = "true";
defparam \RAM|RAM~462 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N18
cycloneive_lcell_comb \RAM|RAM~2054 (
// Equation(s):
// \RAM|RAM~2054_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1066_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1066_combout  & ((\RAM|RAM~478_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~478_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~478_q ),
	.datad(\rtl~1066_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2054_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2054 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N19
dffeas \RAM|RAM~478 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2054_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~478 .is_wysiwyg = "true";
defparam \RAM|RAM~478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N18
cycloneive_lcell_comb \RAM|RAM~1232 (
// Equation(s):
// \RAM|RAM~1232_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & ((\RAM|RAM~478_q ))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~462_q ))))

	.dataa(\RAM|RAM~462_q ),
	.datab(\RAM|RAM~478_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1232_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1232 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N12
cycloneive_lcell_comb \RAM|RAM~1233 (
// Equation(s):
// \RAM|RAM~1233_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1232_combout  & ((\RAM|RAM~510_q ))) # (!\RAM|RAM~1232_combout  & (\RAM|RAM~494_q )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1232_combout ))))

	.dataa(\RAM|RAM~494_q ),
	.datab(\RAM|RAM~510_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1232_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1233_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1233 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N22
cycloneive_lcell_comb \RAM|RAM~2044 (
// Equation(s):
// \RAM|RAM~2044_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1066_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1066_combout  & ((\RAM|RAM~382_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~382_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~382_q ),
	.datad(\rtl~1066_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2044_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2044 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y38_N23
dffeas \RAM|RAM~382 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2044_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~382 .is_wysiwyg = "true";
defparam \RAM|RAM~382 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N6
cycloneive_lcell_comb \RAM|RAM~2041 (
// Equation(s):
// \RAM|RAM~2041_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1066_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1066_combout  & ((\RAM|RAM~366_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~366_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~366_q ),
	.datad(\rtl~1066_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2041_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2041 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N7
dffeas \RAM|RAM~366 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2041_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~366 .is_wysiwyg = "true";
defparam \RAM|RAM~366 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N12
cycloneive_lcell_comb \RAM|RAM~2042 (
// Equation(s):
// \RAM|RAM~2042_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1066_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1066_combout  & ((\RAM|RAM~350_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~350_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~350_q ),
	.datad(\rtl~1066_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2042_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2042 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N13
dffeas \RAM|RAM~350 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2042_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~350 .is_wysiwyg = "true";
defparam \RAM|RAM~350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N14
cycloneive_lcell_comb \RAM|RAM~2043 (
// Equation(s):
// \RAM|RAM~2043_combout  = (\rtl~1066_combout  & ((\RAM|RAM~1858_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1858_combout  & ((\RAM|RAM~334_q ))))) # (!\rtl~1066_combout  & (((\RAM|RAM~334_q ))))

	.dataa(\rtl~1066_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~334_q ),
	.datad(\RAM|RAM~1858_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2043_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2043 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N15
dffeas \RAM|RAM~334 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2043_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~334 .is_wysiwyg = "true";
defparam \RAM|RAM~334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N16
cycloneive_lcell_comb \RAM|RAM~1225 (
// Equation(s):
// \RAM|RAM~1225_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & (\RAM|RAM~350_q )) # (!\top|ALU|Mux27~9_combout  & ((\RAM|RAM~334_q )))))

	.dataa(\RAM|RAM~350_q ),
	.datab(\RAM|RAM~334_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1225_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1225 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N4
cycloneive_lcell_comb \RAM|RAM~1226 (
// Equation(s):
// \RAM|RAM~1226_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1225_combout  & (\RAM|RAM~382_q )) # (!\RAM|RAM~1225_combout  & ((\RAM|RAM~366_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1225_combout ))))

	.dataa(\RAM|RAM~382_q ),
	.datab(\RAM|RAM~366_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1225_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1226_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1226 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N20
cycloneive_lcell_comb \RAM|RAM~2045 (
// Equation(s):
// \RAM|RAM~2045_combout  = (\rtl~1066_combout  & ((\RAM|RAM~1790_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1790_combout  & ((\RAM|RAM~414_q ))))) # (!\rtl~1066_combout  & (((\RAM|RAM~414_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1066_combout ),
	.datac(\RAM|RAM~414_q ),
	.datad(\RAM|RAM~1790_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2045_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2045 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N21
dffeas \RAM|RAM~414 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2045_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~414 .is_wysiwyg = "true";
defparam \RAM|RAM~414 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N20
cycloneive_lcell_comb \RAM|RAM~2048 (
// Equation(s):
// \RAM|RAM~2048_combout  = (\rtl~1066_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~446_q ))))) # (!\rtl~1066_combout  & (((\RAM|RAM~446_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1066_combout ),
	.datac(\RAM|RAM~446_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2048_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2048 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N21
dffeas \RAM|RAM~446 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2048_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~446 .is_wysiwyg = "true";
defparam \RAM|RAM~446 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N26
cycloneive_lcell_comb \RAM|RAM~2046 (
// Equation(s):
// \RAM|RAM~2046_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1127_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1127_combout  & ((\RAM|RAM~430_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~430_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1770_combout ),
	.datac(\RAM|RAM~430_q ),
	.datad(\rtl~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2046_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2046 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N27
dffeas \RAM|RAM~430 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2046_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~430 .is_wysiwyg = "true";
defparam \RAM|RAM~430 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N16
cycloneive_lcell_comb \RAM|RAM~2047 (
// Equation(s):
// \RAM|RAM~2047_combout  = (\rtl~1066_combout  & ((\RAM|RAM~1863_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1863_combout  & ((\RAM|RAM~398_q ))))) # (!\rtl~1066_combout  & (((\RAM|RAM~398_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1066_combout ),
	.datac(\RAM|RAM~398_q ),
	.datad(\RAM|RAM~1863_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2047_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2047 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N17
dffeas \RAM|RAM~398 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2047_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~398 .is_wysiwyg = "true";
defparam \RAM|RAM~398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N6
cycloneive_lcell_comb \RAM|RAM~1227 (
// Equation(s):
// \RAM|RAM~1227_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~430_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~398_q )))))

	.dataa(\RAM|RAM~430_q ),
	.datab(\RAM|RAM~398_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1227_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1227 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N30
cycloneive_lcell_comb \RAM|RAM~1228 (
// Equation(s):
// \RAM|RAM~1228_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1227_combout  & ((\RAM|RAM~446_q ))) # (!\RAM|RAM~1227_combout  & (\RAM|RAM~414_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1227_combout ))))

	.dataa(\RAM|RAM~414_q ),
	.datab(\RAM|RAM~446_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1227_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1228_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1228 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N12
cycloneive_lcell_comb \RAM|RAM~2052 (
// Equation(s):
// \RAM|RAM~2052_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1066_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1066_combout  & (\RAM|RAM~318_q )))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~318_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\rtl~1066_combout ),
	.datac(\RAM|RAM~318_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2052_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2052 .lut_mask = 16'hF870;
defparam \RAM|RAM~2052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N13
dffeas \RAM|RAM~318 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2052_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~318 .is_wysiwyg = "true";
defparam \RAM|RAM~318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N28
cycloneive_lcell_comb \RAM|RAM~2049 (
// Equation(s):
// \RAM|RAM~2049_combout  = (\rtl~1066_combout  & ((\RAM|RAM~1800_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1800_combout  & ((\RAM|RAM~286_q ))))) # (!\rtl~1066_combout  & (((\RAM|RAM~286_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1066_combout ),
	.datac(\RAM|RAM~286_q ),
	.datad(\RAM|RAM~1800_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2049_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2049 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N29
dffeas \RAM|RAM~286 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2049_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~286 .is_wysiwyg = "true";
defparam \RAM|RAM~286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N10
cycloneive_lcell_comb \RAM|RAM~2050 (
// Equation(s):
// \RAM|RAM~2050_combout  = (\RAM|RAM~1770_combout  & ((\rtl~1128_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1128_combout  & ((\RAM|RAM~302_q ))))) # (!\RAM|RAM~1770_combout  & (((\RAM|RAM~302_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1770_combout ),
	.datac(\RAM|RAM~302_q ),
	.datad(\rtl~1128_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2050_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2050 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N11
dffeas \RAM|RAM~302 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2050_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~302 .is_wysiwyg = "true";
defparam \RAM|RAM~302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N4
cycloneive_lcell_comb \RAM|RAM~2051 (
// Equation(s):
// \RAM|RAM~2051_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1066_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1066_combout  & (\RAM|RAM~270_q )))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~270_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\rtl~1066_combout ),
	.datac(\RAM|RAM~270_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2051_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2051 .lut_mask = 16'hF870;
defparam \RAM|RAM~2051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N5
dffeas \RAM|RAM~270 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2051_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~270 .is_wysiwyg = "true";
defparam \RAM|RAM~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N18
cycloneive_lcell_comb \RAM|RAM~1229 (
// Equation(s):
// \RAM|RAM~1229_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~302_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~270_q )))))

	.dataa(\RAM|RAM~302_q ),
	.datab(\RAM|RAM~270_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1229_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1229 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N22
cycloneive_lcell_comb \RAM|RAM~1230 (
// Equation(s):
// \RAM|RAM~1230_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1229_combout  & (\RAM|RAM~318_q )) # (!\RAM|RAM~1229_combout  & ((\RAM|RAM~286_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1229_combout ))))

	.dataa(\RAM|RAM~318_q ),
	.datab(\RAM|RAM~286_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1229_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1230_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1230 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N0
cycloneive_lcell_comb \RAM|RAM~1231 (
// Equation(s):
// \RAM|RAM~1231_combout  = (\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout )) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~1228_combout )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1230_combout )))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1228_combout ),
	.datad(\RAM|RAM~1230_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1231_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1231 .lut_mask = 16'hD9C8;
defparam \RAM|RAM~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N14
cycloneive_lcell_comb \RAM|RAM~1234 (
// Equation(s):
// \RAM|RAM~1234_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1231_combout  & (\RAM|RAM~1233_combout )) # (!\RAM|RAM~1231_combout  & ((\RAM|RAM~1226_combout ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1231_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\RAM|RAM~1233_combout ),
	.datac(\RAM|RAM~1226_combout ),
	.datad(\RAM|RAM~1231_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1234_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1234 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N16
cycloneive_lcell_comb \rtl~1063 (
// Equation(s):
// \rtl~1063_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux22~3_combout  & (\RAM|RAM~1735_combout  & \top|ALU|Mux23~3_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\RAM|RAM~1735_combout ),
	.datad(\top|ALU|Mux23~3_combout ),
	.cin(gnd),
	.combout(\rtl~1063_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1063 .lut_mask = 16'h2000;
defparam \rtl~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N20
cycloneive_lcell_comb \RAM|RAM~1993 (
// Equation(s):
// \RAM|RAM~1993_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1063_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1063_combout  & ((\RAM|RAM~358_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~358_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~358_q ),
	.datad(\rtl~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1993_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1993 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N21
dffeas \RAM|RAM~358 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1993_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~358 .is_wysiwyg = "true";
defparam \RAM|RAM~358 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N22
cycloneive_lcell_comb \RAM|RAM~1996 (
// Equation(s):
// \RAM|RAM~1996_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1063_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1063_combout  & ((\RAM|RAM~374_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~374_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~374_q ),
	.datad(\rtl~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1996_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1996 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y34_N23
dffeas \RAM|RAM~374 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1996_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~374 .is_wysiwyg = "true";
defparam \RAM|RAM~374 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N26
cycloneive_lcell_comb \RAM|RAM~1994 (
// Equation(s):
// \RAM|RAM~1994_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1063_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1063_combout  & ((\RAM|RAM~342_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~342_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~342_q ),
	.datad(\rtl~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1994_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1994 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N27
dffeas \RAM|RAM~342 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1994_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~342 .is_wysiwyg = "true";
defparam \RAM|RAM~342 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N0
cycloneive_lcell_comb \RAM|RAM~1995 (
// Equation(s):
// \RAM|RAM~1995_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1063_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1063_combout  & ((\RAM|RAM~326_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~326_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~326_q ),
	.datad(\rtl~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1995_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1995 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y34_N1
dffeas \RAM|RAM~326 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1995_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~326 .is_wysiwyg = "true";
defparam \RAM|RAM~326 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N12
cycloneive_lcell_comb \RAM|RAM~1194 (
// Equation(s):
// \RAM|RAM~1194_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~342_q ) # ((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~326_q  & !\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~342_q ),
	.datab(\RAM|RAM~326_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1194_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1194 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N26
cycloneive_lcell_comb \RAM|RAM~1195 (
// Equation(s):
// \RAM|RAM~1195_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1194_combout  & ((\RAM|RAM~374_q ))) # (!\RAM|RAM~1194_combout  & (\RAM|RAM~358_q )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1194_combout ))))

	.dataa(\top|ALU|Mux26~4_combout ),
	.datab(\RAM|RAM~358_q ),
	.datac(\RAM|RAM~374_q ),
	.datad(\RAM|RAM~1194_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1195_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1195 .lut_mask = 16'hF588;
defparam \RAM|RAM~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N12
cycloneive_lcell_comb \RAM|RAM~2008 (
// Equation(s):
// \RAM|RAM~2008_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1063_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1063_combout  & ((\RAM|RAM~502_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~502_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~502_q ),
	.datad(\rtl~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2008_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2008 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N13
dffeas \RAM|RAM~502 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2008_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~502 .is_wysiwyg = "true";
defparam \RAM|RAM~502 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N28
cycloneive_lcell_comb \RAM|RAM~2005 (
// Equation(s):
// \RAM|RAM~2005_combout  = (\RAM|RAM~1735_combout  & ((\rtl~1129_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1129_combout  & (\RAM|RAM~486_q )))) # (!\RAM|RAM~1735_combout  & (((\RAM|RAM~486_q ))))

	.dataa(\RAM|RAM~1735_combout ),
	.datab(\rtl~1129_combout ),
	.datac(\RAM|RAM~486_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2005_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2005 .lut_mask = 16'hF870;
defparam \RAM|RAM~2005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N29
dffeas \RAM|RAM~486 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2005_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~486 .is_wysiwyg = "true";
defparam \RAM|RAM~486 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N22
cycloneive_lcell_comb \RAM|RAM~2006 (
// Equation(s):
// \RAM|RAM~2006_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1063_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1063_combout  & ((\RAM|RAM~470_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~470_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~470_q ),
	.datad(\rtl~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2006_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2006 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N23
dffeas \RAM|RAM~470 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2006_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~470 .is_wysiwyg = "true";
defparam \RAM|RAM~470 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N24
cycloneive_lcell_comb \RAM|RAM~2007 (
// Equation(s):
// \RAM|RAM~2007_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1063_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1063_combout  & ((\RAM|RAM~454_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~454_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~454_q ),
	.datad(\rtl~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2007_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2007 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N25
dffeas \RAM|RAM~454 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2007_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~454 .is_wysiwyg = "true";
defparam \RAM|RAM~454 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N10
cycloneive_lcell_comb \RAM|RAM~1201 (
// Equation(s):
// \RAM|RAM~1201_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & (\RAM|RAM~470_q )) # (!\top|ALU|Mux27~9_combout  & ((\RAM|RAM~454_q )))))

	.dataa(\RAM|RAM~470_q ),
	.datab(\RAM|RAM~454_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1201_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1201 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N14
cycloneive_lcell_comb \RAM|RAM~1202 (
// Equation(s):
// \RAM|RAM~1202_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1201_combout  & (\RAM|RAM~502_q )) # (!\RAM|RAM~1201_combout  & ((\RAM|RAM~486_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1201_combout ))))

	.dataa(\RAM|RAM~502_q ),
	.datab(\RAM|RAM~486_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1201_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1202_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1202 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N22
cycloneive_lcell_comb \RAM|RAM~2001 (
// Equation(s):
// \RAM|RAM~2001_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1063_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1063_combout  & ((\RAM|RAM~278_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~278_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1800_combout ),
	.datac(\RAM|RAM~278_q ),
	.datad(\rtl~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2001_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2001 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y31_N23
dffeas \RAM|RAM~278 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2001_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~278 .is_wysiwyg = "true";
defparam \RAM|RAM~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N28
cycloneive_lcell_comb \RAM|RAM~2004 (
// Equation(s):
// \RAM|RAM~2004_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1063_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1063_combout  & ((\RAM|RAM~310_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~310_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~310_q ),
	.datad(\rtl~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2004_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2004 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y31_N29
dffeas \RAM|RAM~310 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2004_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~310 .is_wysiwyg = "true";
defparam \RAM|RAM~310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N6
cycloneive_lcell_comb \RAM|RAM~2003 (
// Equation(s):
// \RAM|RAM~2003_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1063_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1063_combout  & ((\RAM|RAM~262_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~262_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~262_q ),
	.datad(\rtl~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2003_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2003 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N7
dffeas \RAM|RAM~262 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2003_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~262 .is_wysiwyg = "true";
defparam \RAM|RAM~262 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N24
cycloneive_lcell_comb \RAM|RAM~2002 (
// Equation(s):
// \RAM|RAM~2002_combout  = (\rtl~1128_combout  & ((\RAM|RAM~1735_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1735_combout  & ((\RAM|RAM~294_q ))))) # (!\rtl~1128_combout  & (((\RAM|RAM~294_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1128_combout ),
	.datac(\RAM|RAM~294_q ),
	.datad(\RAM|RAM~1735_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2002_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2002 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y31_N25
dffeas \RAM|RAM~294 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2002_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~294 .is_wysiwyg = "true";
defparam \RAM|RAM~294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N2
cycloneive_lcell_comb \RAM|RAM~1198 (
// Equation(s):
// \RAM|RAM~1198_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~294_q ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~262_q ))))

	.dataa(\RAM|RAM~262_q ),
	.datab(\RAM|RAM~294_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1198_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1198 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N10
cycloneive_lcell_comb \RAM|RAM~1199 (
// Equation(s):
// \RAM|RAM~1199_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1198_combout  & ((\RAM|RAM~310_q ))) # (!\RAM|RAM~1198_combout  & (\RAM|RAM~278_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1198_combout ))))

	.dataa(\RAM|RAM~278_q ),
	.datab(\RAM|RAM~310_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1198_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1199_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1199 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N12
cycloneive_lcell_comb \RAM|RAM~1997 (
// Equation(s):
// \RAM|RAM~1997_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1063_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1063_combout  & ((\RAM|RAM~406_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~406_q ))))

	.dataa(\RAM|RAM~1790_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~406_q ),
	.datad(\rtl~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1997_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1997 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y31_N13
dffeas \RAM|RAM~406 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1997_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~406 .is_wysiwyg = "true";
defparam \RAM|RAM~406 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N0
cycloneive_lcell_comb \RAM|RAM~2000 (
// Equation(s):
// \RAM|RAM~2000_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1063_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1063_combout  & ((\RAM|RAM~438_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~438_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~438_q ),
	.datad(\rtl~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2000_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2000 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N1
dffeas \RAM|RAM~438 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2000_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~438 .is_wysiwyg = "true";
defparam \RAM|RAM~438 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N30
cycloneive_lcell_comb \RAM|RAM~1998 (
// Equation(s):
// \RAM|RAM~1998_combout  = (\RAM|RAM~1735_combout  & ((\rtl~1127_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1127_combout  & ((\RAM|RAM~422_q ))))) # (!\RAM|RAM~1735_combout  & (((\RAM|RAM~422_q ))))

	.dataa(\RAM|RAM~1735_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~422_q ),
	.datad(\rtl~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1998_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1998 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y31_N31
dffeas \RAM|RAM~422 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1998_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~422 .is_wysiwyg = "true";
defparam \RAM|RAM~422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N20
cycloneive_lcell_comb \RAM|RAM~1999 (
// Equation(s):
// \RAM|RAM~1999_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1063_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1063_combout  & ((\RAM|RAM~390_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~390_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~390_q ),
	.datad(\rtl~1063_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1999_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1999 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~1999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y31_N21
dffeas \RAM|RAM~390 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~1999_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~390 .is_wysiwyg = "true";
defparam \RAM|RAM~390 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N18
cycloneive_lcell_comb \RAM|RAM~1196 (
// Equation(s):
// \RAM|RAM~1196_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~422_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~390_q )))))

	.dataa(\RAM|RAM~422_q ),
	.datab(\RAM|RAM~390_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1196_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1196 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N16
cycloneive_lcell_comb \RAM|RAM~1197 (
// Equation(s):
// \RAM|RAM~1197_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1196_combout  & ((\RAM|RAM~438_q ))) # (!\RAM|RAM~1196_combout  & (\RAM|RAM~406_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1196_combout ))))

	.dataa(\RAM|RAM~406_q ),
	.datab(\RAM|RAM~438_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1196_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1197_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1197 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N24
cycloneive_lcell_comb \RAM|RAM~1200 (
// Equation(s):
// \RAM|RAM~1200_combout  = (\top|ALU|Mux25~4_combout  & (\top|ALU|Mux24~4_combout )) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1197_combout ))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~1199_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1199_combout ),
	.datad(\RAM|RAM~1197_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1200_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1200 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N30
cycloneive_lcell_comb \RAM|RAM~1203 (
// Equation(s):
// \RAM|RAM~1203_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1200_combout  & ((\RAM|RAM~1202_combout ))) # (!\RAM|RAM~1200_combout  & (\RAM|RAM~1195_combout )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1200_combout ))))

	.dataa(\RAM|RAM~1195_combout ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~1202_combout ),
	.datad(\RAM|RAM~1200_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1203_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1203 .lut_mask = 16'hF388;
defparam \RAM|RAM~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N18
cycloneive_lcell_comb \rtl~1065 (
// Equation(s):
// \rtl~1065_combout  = (!\top|ALU|Mux22~3_combout  & (\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & \RAM|RAM~1752_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|ALU|Mux23~3_combout ),
	.datac(\top|conrtol|Decoder0~1_combout ),
	.datad(\RAM|RAM~1752_combout ),
	.cin(gnd),
	.combout(\rtl~1065_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1065 .lut_mask = 16'h4000;
defparam \rtl~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N12
cycloneive_lcell_comb \RAM|RAM~2040 (
// Equation(s):
// \RAM|RAM~2040_combout  = (\rtl~1065_combout  & ((\mem_ctrl|Equal0~0_combout  & (\top|Registers|Mux63~6_combout )) # (!\mem_ctrl|Equal0~0_combout  & ((\RAM|RAM~498_q ))))) # (!\rtl~1065_combout  & (((\RAM|RAM~498_q ))))

	.dataa(\rtl~1065_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~498_q ),
	.datad(\mem_ctrl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2040_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2040 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y38_N13
dffeas \RAM|RAM~498 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2040_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~498 .is_wysiwyg = "true";
defparam \RAM|RAM~498 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N4
cycloneive_lcell_comb \RAM|RAM~2037 (
// Equation(s):
// \RAM|RAM~2037_combout  = (\RAM|RAM~1752_combout  & ((\rtl~1129_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1129_combout  & ((\RAM|RAM~482_q ))))) # (!\RAM|RAM~1752_combout  & (((\RAM|RAM~482_q ))))

	.dataa(\RAM|RAM~1752_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~482_q ),
	.datad(\rtl~1129_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2037_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2037 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y38_N5
dffeas \RAM|RAM~482 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2037_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~482 .is_wysiwyg = "true";
defparam \RAM|RAM~482 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N8
cycloneive_lcell_comb \RAM|RAM~2039 (
// Equation(s):
// \RAM|RAM~2039_combout  = (\rtl~1065_combout  & ((\RAM|RAM~1873_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1873_combout  & ((\RAM|RAM~450_q ))))) # (!\rtl~1065_combout  & (((\RAM|RAM~450_q ))))

	.dataa(\rtl~1065_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~450_q ),
	.datad(\RAM|RAM~1873_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2039_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2039 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y38_N9
dffeas \RAM|RAM~450 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2039_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~450 .is_wysiwyg = "true";
defparam \RAM|RAM~450 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N2
cycloneive_lcell_comb \RAM|RAM~2038 (
// Equation(s):
// \RAM|RAM~2038_combout  = (\rtl~1065_combout  & ((\RAM|RAM~1805_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1805_combout  & ((\RAM|RAM~466_q ))))) # (!\rtl~1065_combout  & (((\RAM|RAM~466_q ))))

	.dataa(\rtl~1065_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~466_q ),
	.datad(\RAM|RAM~1805_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2038_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2038 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y38_N3
dffeas \RAM|RAM~466 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2038_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~466 .is_wysiwyg = "true";
defparam \RAM|RAM~466 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N18
cycloneive_lcell_comb \RAM|RAM~1221 (
// Equation(s):
// \RAM|RAM~1221_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & ((\RAM|RAM~466_q ))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~450_q ))))

	.dataa(\RAM|RAM~450_q ),
	.datab(\RAM|RAM~466_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1221_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1221 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N22
cycloneive_lcell_comb \RAM|RAM~1222 (
// Equation(s):
// \RAM|RAM~1222_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1221_combout  & (\RAM|RAM~498_q )) # (!\RAM|RAM~1221_combout  & ((\RAM|RAM~482_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1221_combout ))))

	.dataa(\RAM|RAM~498_q ),
	.datab(\RAM|RAM~482_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1221_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1222_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1222 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N22
cycloneive_lcell_comb \RAM|RAM~2025 (
// Equation(s):
// \RAM|RAM~2025_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1065_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1065_combout  & ((\RAM|RAM~402_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~402_q ))))

	.dataa(\RAM|RAM~1790_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~402_q ),
	.datad(\rtl~1065_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2025_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2025 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y37_N23
dffeas \RAM|RAM~402 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2025_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~402 .is_wysiwyg = "true";
defparam \RAM|RAM~402 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N24
cycloneive_lcell_comb \RAM|RAM~2028 (
// Equation(s):
// \RAM|RAM~2028_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1065_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1065_combout  & ((\RAM|RAM~434_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~434_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~434_q ),
	.datad(\rtl~1065_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2028_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2028 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y38_N25
dffeas \RAM|RAM~434 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2028_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~434 .is_wysiwyg = "true";
defparam \RAM|RAM~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N14
cycloneive_lcell_comb \RAM|RAM~2027 (
// Equation(s):
// \RAM|RAM~2027_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1065_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1065_combout  & ((\RAM|RAM~386_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~386_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~386_q ),
	.datad(\rtl~1065_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2027_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2027 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y38_N15
dffeas \RAM|RAM~386 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2027_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~386 .is_wysiwyg = "true";
defparam \RAM|RAM~386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N28
cycloneive_lcell_comb \RAM|RAM~2026 (
// Equation(s):
// \RAM|RAM~2026_combout  = (\RAM|RAM~1752_combout  & ((\rtl~1127_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1127_combout  & ((\RAM|RAM~418_q ))))) # (!\RAM|RAM~1752_combout  & (((\RAM|RAM~418_q ))))

	.dataa(\RAM|RAM~1752_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~418_q ),
	.datad(\rtl~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2026_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2026 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y38_N29
dffeas \RAM|RAM~418 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2026_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~418 .is_wysiwyg = "true";
defparam \RAM|RAM~418 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N10
cycloneive_lcell_comb \RAM|RAM~1214 (
// Equation(s):
// \RAM|RAM~1214_combout  = (\top|ALU|Mux26~4_combout  & (((\RAM|RAM~418_q ) # (\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~386_q  & ((!\top|ALU|Mux27~9_combout ))))

	.dataa(\RAM|RAM~386_q ),
	.datab(\RAM|RAM~418_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1214_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1214 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N0
cycloneive_lcell_comb \RAM|RAM~1215 (
// Equation(s):
// \RAM|RAM~1215_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1214_combout  & ((\RAM|RAM~434_q ))) # (!\RAM|RAM~1214_combout  & (\RAM|RAM~402_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1214_combout ))))

	.dataa(\RAM|RAM~402_q ),
	.datab(\RAM|RAM~434_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1214_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1215_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1215 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N24
cycloneive_lcell_comb \RAM|RAM~2033 (
// Equation(s):
// \RAM|RAM~2033_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1065_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1065_combout  & ((\RAM|RAM~274_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~274_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~274_q ),
	.datad(\rtl~1065_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2033_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2033 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N25
dffeas \RAM|RAM~274 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2033_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~274 .is_wysiwyg = "true";
defparam \RAM|RAM~274 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N14
cycloneive_lcell_comb \RAM|RAM~2036 (
// Equation(s):
// \RAM|RAM~2036_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1065_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1065_combout  & ((\RAM|RAM~306_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~306_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~306_q ),
	.datad(\rtl~1065_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2036_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2036 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N15
dffeas \RAM|RAM~306 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2036_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~306 .is_wysiwyg = "true";
defparam \RAM|RAM~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N6
cycloneive_lcell_comb \RAM|RAM~2034 (
// Equation(s):
// \RAM|RAM~2034_combout  = (\RAM|RAM~1752_combout  & ((\rtl~1128_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1128_combout  & ((\RAM|RAM~290_q ))))) # (!\RAM|RAM~1752_combout  & (((\RAM|RAM~290_q ))))

	.dataa(\RAM|RAM~1752_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~290_q ),
	.datad(\rtl~1128_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2034_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2034 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y38_N7
dffeas \RAM|RAM~290 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2034_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~290 .is_wysiwyg = "true";
defparam \RAM|RAM~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N8
cycloneive_lcell_comb \RAM|RAM~2035 (
// Equation(s):
// \RAM|RAM~2035_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1065_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1065_combout  & ((\RAM|RAM~258_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~258_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~258_q ),
	.datad(\rtl~1065_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2035_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2035 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y38_N9
dffeas \RAM|RAM~258 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2035_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~258 .is_wysiwyg = "true";
defparam \RAM|RAM~258 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N6
cycloneive_lcell_comb \RAM|RAM~1218 (
// Equation(s):
// \RAM|RAM~1218_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~290_q ) # ((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~258_q  & !\top|ALU|Mux27~9_combout ))))

	.dataa(\RAM|RAM~290_q ),
	.datab(\RAM|RAM~258_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1218_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1218 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N8
cycloneive_lcell_comb \RAM|RAM~1219 (
// Equation(s):
// \RAM|RAM~1219_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1218_combout  & ((\RAM|RAM~306_q ))) # (!\RAM|RAM~1218_combout  & (\RAM|RAM~274_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1218_combout ))))

	.dataa(\RAM|RAM~274_q ),
	.datab(\RAM|RAM~306_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1218_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1219_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1219 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y38_N30
cycloneive_lcell_comb \RAM|RAM~2032 (
// Equation(s):
// \RAM|RAM~2032_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1065_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1065_combout  & ((\RAM|RAM~370_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~370_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~370_q ),
	.datad(\rtl~1065_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2032_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2032 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y38_N31
dffeas \RAM|RAM~370 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2032_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~370 .is_wysiwyg = "true";
defparam \RAM|RAM~370 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N28
cycloneive_lcell_comb \RAM|RAM~2029 (
// Equation(s):
// \RAM|RAM~2029_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1065_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1065_combout  & ((\RAM|RAM~354_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~354_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~354_q ),
	.datad(\rtl~1065_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2029_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2029 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y37_N29
dffeas \RAM|RAM~354 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2029_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~354 .is_wysiwyg = "true";
defparam \RAM|RAM~354 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N26
cycloneive_lcell_comb \RAM|RAM~2030 (
// Equation(s):
// \RAM|RAM~2030_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1065_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1065_combout  & ((\RAM|RAM~338_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~338_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~338_q ),
	.datad(\rtl~1065_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2030_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2030 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y37_N27
dffeas \RAM|RAM~338 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2030_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~338 .is_wysiwyg = "true";
defparam \RAM|RAM~338 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N8
cycloneive_lcell_comb \RAM|RAM~2031 (
// Equation(s):
// \RAM|RAM~2031_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1065_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1065_combout  & ((\RAM|RAM~322_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~322_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~322_q ),
	.datad(\rtl~1065_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2031_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2031 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y37_N9
dffeas \RAM|RAM~322 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2031_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~322 .is_wysiwyg = "true";
defparam \RAM|RAM~322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N6
cycloneive_lcell_comb \RAM|RAM~1216 (
// Equation(s):
// \RAM|RAM~1216_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~338_q ) # ((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~322_q  & !\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~338_q ),
	.datab(\RAM|RAM~322_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1216_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1216 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y37_N4
cycloneive_lcell_comb \RAM|RAM~1217 (
// Equation(s):
// \RAM|RAM~1217_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1216_combout  & (\RAM|RAM~370_q )) # (!\RAM|RAM~1216_combout  & ((\RAM|RAM~354_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1216_combout ))))

	.dataa(\RAM|RAM~370_q ),
	.datab(\RAM|RAM~354_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1216_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1217_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1217 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N18
cycloneive_lcell_comb \RAM|RAM~1220 (
// Equation(s):
// \RAM|RAM~1220_combout  = (\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout ) # ((\RAM|RAM~1217_combout )))) # (!\top|ALU|Mux25~4_combout  & (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~1219_combout )))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1219_combout ),
	.datad(\RAM|RAM~1217_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1220_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1220 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N4
cycloneive_lcell_comb \RAM|RAM~1223 (
// Equation(s):
// \RAM|RAM~1223_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1220_combout  & (\RAM|RAM~1222_combout )) # (!\RAM|RAM~1220_combout  & ((\RAM|RAM~1215_combout ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1220_combout ))))

	.dataa(\top|ALU|Mux24~4_combout ),
	.datab(\RAM|RAM~1222_combout ),
	.datac(\RAM|RAM~1215_combout ),
	.datad(\RAM|RAM~1220_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1223_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1223 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N6
cycloneive_lcell_comb \rtl~1064 (
// Equation(s):
// \rtl~1064_combout  = (\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux22~3_combout  & \RAM|RAM~1709_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1709_combout ),
	.cin(gnd),
	.combout(\rtl~1064_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1064 .lut_mask = 16'h0800;
defparam \rtl~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N26
cycloneive_lcell_comb \RAM|RAM~2024 (
// Equation(s):
// \RAM|RAM~2024_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~506_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~506_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~506_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2024_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2024 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y35_N27
dffeas \RAM|RAM~506 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2024_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~506 .is_wysiwyg = "true";
defparam \RAM|RAM~506 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N2
cycloneive_lcell_comb \RAM|RAM~2021 (
// Equation(s):
// \RAM|RAM~2021_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~490_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~490_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~490_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2021_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2021 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y35_N3
dffeas \RAM|RAM~490 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2021_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~490 .is_wysiwyg = "true";
defparam \RAM|RAM~490 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N14
cycloneive_lcell_comb \RAM|RAM~2023 (
// Equation(s):
// \RAM|RAM~2023_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~458_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~458_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~458_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2023_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2023 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y35_N15
dffeas \RAM|RAM~458 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2023_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~458 .is_wysiwyg = "true";
defparam \RAM|RAM~458 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N4
cycloneive_lcell_comb \RAM|RAM~2022 (
// Equation(s):
// \RAM|RAM~2022_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~474_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~474_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~474_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2022_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2022 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y35_N5
dffeas \RAM|RAM~474 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2022_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~474 .is_wysiwyg = "true";
defparam \RAM|RAM~474 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N24
cycloneive_lcell_comb \RAM|RAM~1211 (
// Equation(s):
// \RAM|RAM~1211_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & ((\RAM|RAM~474_q ))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~458_q ))))

	.dataa(\RAM|RAM~458_q ),
	.datab(\RAM|RAM~474_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1211_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1211 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N12
cycloneive_lcell_comb \RAM|RAM~1212 (
// Equation(s):
// \RAM|RAM~1212_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1211_combout  & (\RAM|RAM~506_q )) # (!\RAM|RAM~1211_combout  & ((\RAM|RAM~490_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1211_combout ))))

	.dataa(\RAM|RAM~506_q ),
	.datab(\RAM|RAM~490_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1211_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1212_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1212 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N18
cycloneive_lcell_comb \RAM|RAM~2009 (
// Equation(s):
// \RAM|RAM~2009_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~410_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~410_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~410_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2009_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2009 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y35_N19
dffeas \RAM|RAM~410 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2009_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~410 .is_wysiwyg = "true";
defparam \RAM|RAM~410 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N22
cycloneive_lcell_comb \RAM|RAM~2012 (
// Equation(s):
// \RAM|RAM~2012_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~442_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~442_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~442_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2012_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2012 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y35_N23
dffeas \RAM|RAM~442 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2012_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~442 .is_wysiwyg = "true";
defparam \RAM|RAM~442 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N10
cycloneive_lcell_comb \RAM|RAM~2011 (
// Equation(s):
// \RAM|RAM~2011_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~394_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~394_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1863_combout ),
	.datac(\RAM|RAM~394_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2011_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2011 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y35_N11
dffeas \RAM|RAM~394 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2011_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~394 .is_wysiwyg = "true";
defparam \RAM|RAM~394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N8
cycloneive_lcell_comb \RAM|RAM~2010 (
// Equation(s):
// \RAM|RAM~2010_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~426_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~426_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1715_combout ),
	.datac(\RAM|RAM~426_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2010_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2010 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y35_N9
dffeas \RAM|RAM~426 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2010_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~426 .is_wysiwyg = "true";
defparam \RAM|RAM~426 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N0
cycloneive_lcell_comb \RAM|RAM~1204 (
// Equation(s):
// \RAM|RAM~1204_combout  = (\top|ALU|Mux26~4_combout  & (((\RAM|RAM~426_q ) # (\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~394_q  & ((!\top|ALU|Mux27~9_combout ))))

	.dataa(\RAM|RAM~394_q ),
	.datab(\RAM|RAM~426_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1204_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1204 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y35_N20
cycloneive_lcell_comb \RAM|RAM~1205 (
// Equation(s):
// \RAM|RAM~1205_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1204_combout  & ((\RAM|RAM~442_q ))) # (!\RAM|RAM~1204_combout  & (\RAM|RAM~410_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1204_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\RAM|RAM~410_q ),
	.datac(\RAM|RAM~442_q ),
	.datad(\RAM|RAM~1204_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1205_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1205 .lut_mask = 16'hF588;
defparam \RAM|RAM~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N8
cycloneive_lcell_comb \RAM|RAM~2013 (
// Equation(s):
// \RAM|RAM~2013_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~362_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~362_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~362_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2013_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2013 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N9
dffeas \RAM|RAM~362 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2013_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~362 .is_wysiwyg = "true";
defparam \RAM|RAM~362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N18
cycloneive_lcell_comb \RAM|RAM~2016 (
// Equation(s):
// \RAM|RAM~2016_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~378_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~378_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~378_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2016_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2016 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N19
dffeas \RAM|RAM~378 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2016_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~378 .is_wysiwyg = "true";
defparam \RAM|RAM~378 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N16
cycloneive_lcell_comb \RAM|RAM~2015 (
// Equation(s):
// \RAM|RAM~2015_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~330_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~330_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~330_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2015_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2015 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N17
dffeas \RAM|RAM~330 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2015_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~330 .is_wysiwyg = "true";
defparam \RAM|RAM~330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N26
cycloneive_lcell_comb \RAM|RAM~2014 (
// Equation(s):
// \RAM|RAM~2014_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~346_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~346_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~346_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2014_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2014 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N27
dffeas \RAM|RAM~346 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2014_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~346 .is_wysiwyg = "true";
defparam \RAM|RAM~346 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N28
cycloneive_lcell_comb \RAM|RAM~1206 (
// Equation(s):
// \RAM|RAM~1206_combout  = (\top|ALU|Mux27~9_combout  & (((\RAM|RAM~346_q ) # (\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~330_q  & ((!\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~330_q ),
	.datab(\RAM|RAM~346_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1206_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1206 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N22
cycloneive_lcell_comb \RAM|RAM~1207 (
// Equation(s):
// \RAM|RAM~1207_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1206_combout  & ((\RAM|RAM~378_q ))) # (!\RAM|RAM~1206_combout  & (\RAM|RAM~362_q )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1206_combout ))))

	.dataa(\top|ALU|Mux26~4_combout ),
	.datab(\RAM|RAM~362_q ),
	.datac(\RAM|RAM~378_q ),
	.datad(\RAM|RAM~1206_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1207_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1207 .lut_mask = 16'hF588;
defparam \RAM|RAM~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N28
cycloneive_lcell_comb \RAM|RAM~2020 (
// Equation(s):
// \RAM|RAM~2020_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~314_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~314_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~314_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2020_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2020 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N29
dffeas \RAM|RAM~314 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2020_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~314 .is_wysiwyg = "true";
defparam \RAM|RAM~314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N4
cycloneive_lcell_comb \RAM|RAM~2017 (
// Equation(s):
// \RAM|RAM~2017_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~282_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~282_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~282_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2017_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2017 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N5
dffeas \RAM|RAM~282 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2017_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~282 .is_wysiwyg = "true";
defparam \RAM|RAM~282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N22
cycloneive_lcell_comb \RAM|RAM~2018 (
// Equation(s):
// \RAM|RAM~2018_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~298_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~298_q ))))

	.dataa(\RAM|RAM~1720_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~298_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2018_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2018 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N23
dffeas \RAM|RAM~298 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2018_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~298 .is_wysiwyg = "true";
defparam \RAM|RAM~298 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N20
cycloneive_lcell_comb \RAM|RAM~2019 (
// Equation(s):
// \RAM|RAM~2019_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1064_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1064_combout  & ((\RAM|RAM~266_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~266_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~266_q ),
	.datad(\rtl~1064_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2019_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2019 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N21
dffeas \RAM|RAM~266 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2019_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~266 .is_wysiwyg = "true";
defparam \RAM|RAM~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N6
cycloneive_lcell_comb \RAM|RAM~1208 (
// Equation(s):
// \RAM|RAM~1208_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~298_q ) # ((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~266_q  & !\top|ALU|Mux27~9_combout ))))

	.dataa(\RAM|RAM~298_q ),
	.datab(\RAM|RAM~266_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1208_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1208 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N14
cycloneive_lcell_comb \RAM|RAM~1209 (
// Equation(s):
// \RAM|RAM~1209_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1208_combout  & (\RAM|RAM~314_q )) # (!\RAM|RAM~1208_combout  & ((\RAM|RAM~282_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1208_combout ))))

	.dataa(\RAM|RAM~314_q ),
	.datab(\RAM|RAM~282_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1208_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1209_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1209 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N16
cycloneive_lcell_comb \RAM|RAM~1210 (
// Equation(s):
// \RAM|RAM~1210_combout  = (\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout ) # ((\RAM|RAM~1207_combout )))) # (!\top|ALU|Mux25~4_combout  & (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1209_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1207_combout ),
	.datad(\RAM|RAM~1209_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1210_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1210 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N10
cycloneive_lcell_comb \RAM|RAM~1213 (
// Equation(s):
// \RAM|RAM~1213_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1210_combout  & (\RAM|RAM~1212_combout )) # (!\RAM|RAM~1210_combout  & ((\RAM|RAM~1205_combout ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1210_combout ))))

	.dataa(\RAM|RAM~1212_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1205_combout ),
	.datad(\RAM|RAM~1210_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1213_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1213 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N2
cycloneive_lcell_comb \RAM|RAM~1224 (
// Equation(s):
// \RAM|RAM~1224_combout  = (\top|MUXRam|out[2]~0_combout  & (\top|MUXRam|out[3]~1_combout )) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1213_combout ))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~1223_combout ))))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\top|MUXRam|out[3]~1_combout ),
	.datac(\RAM|RAM~1223_combout ),
	.datad(\RAM|RAM~1213_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1224_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1224 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y35_N20
cycloneive_lcell_comb \RAM|RAM~1235 (
// Equation(s):
// \RAM|RAM~1235_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1224_combout  & (\RAM|RAM~1234_combout )) # (!\RAM|RAM~1224_combout  & ((\RAM|RAM~1203_combout ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1224_combout ))))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\RAM|RAM~1234_combout ),
	.datac(\RAM|RAM~1203_combout ),
	.datad(\RAM|RAM~1224_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1235_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1235 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N6
cycloneive_lcell_comb \rtl~1074 (
// Equation(s):
// \rtl~1074_combout  = (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & (!\top|ALU|Mux22~3_combout  & \RAM|RAM~1780_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux23~3_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1780_combout ),
	.cin(gnd),
	.combout(\rtl~1074_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1074 .lut_mask = 16'h0800;
defparam \rtl~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N0
cycloneive_lcell_comb \RAM|RAM~2184 (
// Equation(s):
// \RAM|RAM~2184_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1074_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1074_combout  & ((\RAM|RAM~508_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~508_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~508_q ),
	.datad(\rtl~1074_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2184_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2184 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y29_N1
dffeas \RAM|RAM~508 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~508 .is_wysiwyg = "true";
defparam \RAM|RAM~508 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N16
cycloneive_lcell_comb \RAM|RAM~2181 (
// Equation(s):
// \RAM|RAM~2181_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1074_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1074_combout  & ((\RAM|RAM~380_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~380_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~380_q ),
	.datad(\rtl~1074_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2181_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2181 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y29_N17
dffeas \RAM|RAM~380 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~380 .is_wysiwyg = "true";
defparam \RAM|RAM~380 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N6
cycloneive_lcell_comb \RAM|RAM~2182 (
// Equation(s):
// \RAM|RAM~2182_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1074_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1074_combout  & ((\RAM|RAM~444_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~444_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~444_q ),
	.datad(\rtl~1074_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2182_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2182 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y29_N7
dffeas \RAM|RAM~444 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~444 .is_wysiwyg = "true";
defparam \RAM|RAM~444 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N24
cycloneive_lcell_comb \RAM|RAM~2183 (
// Equation(s):
// \RAM|RAM~2183_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1074_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1074_combout  & ((\RAM|RAM~316_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~316_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~316_q ),
	.datad(\rtl~1074_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2183_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2183 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y29_N25
dffeas \RAM|RAM~316 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~316 .is_wysiwyg = "true";
defparam \RAM|RAM~316 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N2
cycloneive_lcell_comb \RAM|RAM~1316 (
// Equation(s):
// \RAM|RAM~1316_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~444_q )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~316_q )))))

	.dataa(\RAM|RAM~444_q ),
	.datab(\RAM|RAM~316_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1316_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1316 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N22
cycloneive_lcell_comb \RAM|RAM~1317 (
// Equation(s):
// \RAM|RAM~1317_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1316_combout  & (\RAM|RAM~508_q )) # (!\RAM|RAM~1316_combout  & ((\RAM|RAM~380_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1316_combout ))))

	.dataa(\RAM|RAM~508_q ),
	.datab(\RAM|RAM~380_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1316_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1317_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1317 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N14
cycloneive_lcell_comb \RAM|RAM~2172 (
// Equation(s):
// \RAM|RAM~2172_combout  = (\rtl~1129_combout  & ((\RAM|RAM~1780_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1780_combout  & ((\RAM|RAM~492_q ))))) # (!\rtl~1129_combout  & (((\RAM|RAM~492_q ))))

	.dataa(\rtl~1129_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~492_q ),
	.datad(\RAM|RAM~1780_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2172_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2172 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y28_N15
dffeas \RAM|RAM~492 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~492 .is_wysiwyg = "true";
defparam \RAM|RAM~492 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N18
cycloneive_lcell_comb \RAM|RAM~2169 (
// Equation(s):
// \RAM|RAM~2169_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1127_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1127_combout  & ((\RAM|RAM~428_q ))))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~428_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1780_combout ),
	.datac(\RAM|RAM~428_q ),
	.datad(\rtl~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2169_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2169 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y28_N19
dffeas \RAM|RAM~428 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~428 .is_wysiwyg = "true";
defparam \RAM|RAM~428 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N30
cycloneive_lcell_comb \RAM|RAM~2171 (
// Equation(s):
// \RAM|RAM~2171_combout  = (\RAM|RAM~1780_combout  & ((\rtl~1128_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1128_combout  & ((\RAM|RAM~300_q ))))) # (!\RAM|RAM~1780_combout  & (((\RAM|RAM~300_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1780_combout ),
	.datac(\RAM|RAM~300_q ),
	.datad(\rtl~1128_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2171_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2171 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y28_N31
dffeas \RAM|RAM~300 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~300 .is_wysiwyg = "true";
defparam \RAM|RAM~300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N28
cycloneive_lcell_comb \RAM|RAM~2170 (
// Equation(s):
// \RAM|RAM~2170_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1074_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1074_combout  & ((\RAM|RAM~364_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~364_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~364_q ),
	.datad(\rtl~1074_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2170_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2170 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y28_N29
dffeas \RAM|RAM~364 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~364 .is_wysiwyg = "true";
defparam \RAM|RAM~364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N20
cycloneive_lcell_comb \RAM|RAM~1309 (
// Equation(s):
// \RAM|RAM~1309_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & ((\RAM|RAM~364_q ))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~300_q ))))

	.dataa(\RAM|RAM~300_q ),
	.datab(\RAM|RAM~364_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1309_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1309 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N12
cycloneive_lcell_comb \RAM|RAM~1310 (
// Equation(s):
// \RAM|RAM~1310_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1309_combout  & (\RAM|RAM~492_q )) # (!\RAM|RAM~1309_combout  & ((\RAM|RAM~428_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1309_combout ))))

	.dataa(\RAM|RAM~492_q ),
	.datab(\RAM|RAM~428_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1309_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1310_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1310 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N12
cycloneive_lcell_comb \RAM|RAM~2176 (
// Equation(s):
// \RAM|RAM~2176_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1074_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1074_combout  & ((\RAM|RAM~476_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~476_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~476_q ),
	.datad(\rtl~1074_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2176_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2176 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y32_N13
dffeas \RAM|RAM~476 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~476 .is_wysiwyg = "true";
defparam \RAM|RAM~476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N28
cycloneive_lcell_comb \RAM|RAM~2173 (
// Equation(s):
// \RAM|RAM~2173_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1074_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1074_combout  & ((\RAM|RAM~348_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~348_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~348_q ),
	.datad(\rtl~1074_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2173_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2173 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y32_N29
dffeas \RAM|RAM~348 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~348 .is_wysiwyg = "true";
defparam \RAM|RAM~348 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N22
cycloneive_lcell_comb \RAM|RAM~2174 (
// Equation(s):
// \RAM|RAM~2174_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1074_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1074_combout  & ((\RAM|RAM~412_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~412_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~412_q ),
	.datad(\rtl~1074_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2174_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2174 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y32_N23
dffeas \RAM|RAM~412 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2174_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~412 .is_wysiwyg = "true";
defparam \RAM|RAM~412 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N0
cycloneive_lcell_comb \RAM|RAM~2175 (
// Equation(s):
// \RAM|RAM~2175_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1074_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1074_combout  & ((\RAM|RAM~284_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~284_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~284_q ),
	.datad(\rtl~1074_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2175_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2175 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y32_N1
dffeas \RAM|RAM~284 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~284 .is_wysiwyg = "true";
defparam \RAM|RAM~284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N18
cycloneive_lcell_comb \RAM|RAM~1311 (
// Equation(s):
// \RAM|RAM~1311_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~412_q )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~284_q )))))

	.dataa(\RAM|RAM~412_q ),
	.datab(\RAM|RAM~284_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1311_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1311 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y32_N2
cycloneive_lcell_comb \RAM|RAM~1312 (
// Equation(s):
// \RAM|RAM~1312_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1311_combout  & (\RAM|RAM~476_q )) # (!\RAM|RAM~1311_combout  & ((\RAM|RAM~348_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1311_combout ))))

	.dataa(\RAM|RAM~476_q ),
	.datab(\RAM|RAM~348_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1311_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1312_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1312 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N10
cycloneive_lcell_comb \RAM|RAM~2177 (
// Equation(s):
// \RAM|RAM~2177_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1074_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1074_combout  & ((\RAM|RAM~396_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~396_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~396_q ),
	.datad(\rtl~1074_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2177_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2177 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y28_N11
dffeas \RAM|RAM~396 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~396 .is_wysiwyg = "true";
defparam \RAM|RAM~396 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N2
cycloneive_lcell_comb \RAM|RAM~2180 (
// Equation(s):
// \RAM|RAM~2180_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1074_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1074_combout  & ((\RAM|RAM~460_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~460_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~460_q ),
	.datad(\rtl~1074_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2180_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2180 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y28_N3
dffeas \RAM|RAM~460 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~460 .is_wysiwyg = "true";
defparam \RAM|RAM~460 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N26
cycloneive_lcell_comb \RAM|RAM~2179 (
// Equation(s):
// \RAM|RAM~2179_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1074_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1074_combout  & ((\RAM|RAM~268_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~268_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~268_q ),
	.datad(\rtl~1074_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2179_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2179 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y28_N27
dffeas \RAM|RAM~268 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~268 .is_wysiwyg = "true";
defparam \RAM|RAM~268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N8
cycloneive_lcell_comb \RAM|RAM~2178 (
// Equation(s):
// \RAM|RAM~2178_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1074_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1074_combout  & ((\RAM|RAM~332_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~332_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~332_q ),
	.datad(\rtl~1074_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2178_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2178 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y28_N9
dffeas \RAM|RAM~332 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~332 .is_wysiwyg = "true";
defparam \RAM|RAM~332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N16
cycloneive_lcell_comb \RAM|RAM~1313 (
// Equation(s):
// \RAM|RAM~1313_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & ((\RAM|RAM~332_q ))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~268_q ))))

	.dataa(\RAM|RAM~268_q ),
	.datab(\RAM|RAM~332_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1313_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1313 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N24
cycloneive_lcell_comb \RAM|RAM~1314 (
// Equation(s):
// \RAM|RAM~1314_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1313_combout  & ((\RAM|RAM~460_q ))) # (!\RAM|RAM~1313_combout  & (\RAM|RAM~396_q )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1313_combout ))))

	.dataa(\RAM|RAM~396_q ),
	.datab(\RAM|RAM~460_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1313_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1314_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1314 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N6
cycloneive_lcell_comb \RAM|RAM~1315 (
// Equation(s):
// \RAM|RAM~1315_combout  = (\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout ) # ((\RAM|RAM~1312_combout )))) # (!\top|ALU|Mux27~9_combout  & (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1314_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1312_combout ),
	.datad(\RAM|RAM~1314_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1315_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1315 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N8
cycloneive_lcell_comb \RAM|RAM~1318 (
// Equation(s):
// \RAM|RAM~1318_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1315_combout  & (\RAM|RAM~1317_combout )) # (!\RAM|RAM~1315_combout  & ((\RAM|RAM~1310_combout ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1315_combout ))))

	.dataa(\RAM|RAM~1317_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1310_combout ),
	.datad(\RAM|RAM~1315_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1318_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1318 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N6
cycloneive_lcell_comb \rtl~1071 (
// Equation(s):
// \rtl~1071_combout  = (\top|conrtol|Decoder0~1_combout  & (\RAM|RAM~1711_combout  & (\top|ALU|Mux23~3_combout  & !\top|ALU|Mux22~3_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\RAM|RAM~1711_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1071_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1071 .lut_mask = 16'h0080;
defparam \rtl~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N18
cycloneive_lcell_comb \RAM|RAM~2121 (
// Equation(s):
// \RAM|RAM~2121_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~344_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~344_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~344_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2121_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2121 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y30_N19
dffeas \RAM|RAM~344 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~344 .is_wysiwyg = "true";
defparam \RAM|RAM~344 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N22
cycloneive_lcell_comb \RAM|RAM~2124 (
// Equation(s):
// \RAM|RAM~2124_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~472_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~472_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~472_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2124_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2124 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y30_N23
dffeas \RAM|RAM~472 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~472 .is_wysiwyg = "true";
defparam \RAM|RAM~472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N30
cycloneive_lcell_comb \RAM|RAM~2123 (
// Equation(s):
// \RAM|RAM~2123_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~280_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~280_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1800_combout ),
	.datac(\RAM|RAM~280_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2123_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2123 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y30_N31
dffeas \RAM|RAM~280 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~280 .is_wysiwyg = "true";
defparam \RAM|RAM~280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N0
cycloneive_lcell_comb \RAM|RAM~2122 (
// Equation(s):
// \RAM|RAM~2122_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~408_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~408_q ))))

	.dataa(\RAM|RAM~1790_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~408_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2122_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2122 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y30_N1
dffeas \RAM|RAM~408 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~408 .is_wysiwyg = "true";
defparam \RAM|RAM~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N28
cycloneive_lcell_comb \RAM|RAM~1278 (
// Equation(s):
// \RAM|RAM~1278_combout  = (\top|ALU|Mux24~4_combout  & (((\RAM|RAM~408_q ) # (\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~280_q  & ((!\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~280_q ),
	.datab(\RAM|RAM~408_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1278_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1278 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N4
cycloneive_lcell_comb \RAM|RAM~1279 (
// Equation(s):
// \RAM|RAM~1279_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1278_combout  & ((\RAM|RAM~472_q ))) # (!\RAM|RAM~1278_combout  & (\RAM|RAM~344_q )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1278_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\RAM|RAM~344_q ),
	.datac(\RAM|RAM~472_q ),
	.datad(\RAM|RAM~1278_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1279_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1279 .lut_mask = 16'hF588;
defparam \RAM|RAM~1279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N12
cycloneive_lcell_comb \RAM|RAM~2136 (
// Equation(s):
// \RAM|RAM~2136_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~504_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~504_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~504_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2136_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2136 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N13
dffeas \RAM|RAM~504 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~504 .is_wysiwyg = "true";
defparam \RAM|RAM~504 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N16
cycloneive_lcell_comb \RAM|RAM~2133 (
// Equation(s):
// \RAM|RAM~2133_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~376_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~376_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~376_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2133_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2133 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N17
dffeas \RAM|RAM~376 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~376 .is_wysiwyg = "true";
defparam \RAM|RAM~376 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N20
cycloneive_lcell_comb \RAM|RAM~2135 (
// Equation(s):
// \RAM|RAM~2135_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~312_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~312_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~312_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2135_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2135 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N21
dffeas \RAM|RAM~312 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~312 .is_wysiwyg = "true";
defparam \RAM|RAM~312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N2
cycloneive_lcell_comb \RAM|RAM~2134 (
// Equation(s):
// \RAM|RAM~2134_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~440_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~440_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~440_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2134_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2134 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N3
dffeas \RAM|RAM~440 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~440 .is_wysiwyg = "true";
defparam \RAM|RAM~440 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N6
cycloneive_lcell_comb \RAM|RAM~1285 (
// Equation(s):
// \RAM|RAM~1285_combout  = (\top|ALU|Mux24~4_combout  & (((\RAM|RAM~440_q ) # (\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~312_q  & ((!\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~312_q ),
	.datab(\RAM|RAM~440_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1285_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1285 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N10
cycloneive_lcell_comb \RAM|RAM~1286 (
// Equation(s):
// \RAM|RAM~1286_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1285_combout  & (\RAM|RAM~504_q )) # (!\RAM|RAM~1285_combout  & ((\RAM|RAM~376_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1285_combout ))))

	.dataa(\RAM|RAM~504_q ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~376_q ),
	.datad(\RAM|RAM~1285_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1286_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1286 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N10
cycloneive_lcell_comb \RAM|RAM~2125 (
// Equation(s):
// \RAM|RAM~2125_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~424_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~424_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1715_combout ),
	.datac(\RAM|RAM~424_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2125_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2125 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y30_N11
dffeas \RAM|RAM~424 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~424 .is_wysiwyg = "true";
defparam \RAM|RAM~424 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N14
cycloneive_lcell_comb \RAM|RAM~2128 (
// Equation(s):
// \RAM|RAM~2128_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~488_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~488_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~488_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2128_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2128 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y30_N15
dffeas \RAM|RAM~488 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~488 .is_wysiwyg = "true";
defparam \RAM|RAM~488 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N2
cycloneive_lcell_comb \RAM|RAM~2127 (
// Equation(s):
// \RAM|RAM~2127_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~296_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~296_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~296_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2127_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2127 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y30_N3
dffeas \RAM|RAM~296 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~296 .is_wysiwyg = "true";
defparam \RAM|RAM~296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N8
cycloneive_lcell_comb \RAM|RAM~2126 (
// Equation(s):
// \RAM|RAM~2126_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~360_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~360_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~360_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2126_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2126 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y30_N9
dffeas \RAM|RAM~360 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~360 .is_wysiwyg = "true";
defparam \RAM|RAM~360 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N12
cycloneive_lcell_comb \RAM|RAM~1280 (
// Equation(s):
// \RAM|RAM~1280_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & ((\RAM|RAM~360_q ))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~296_q ))))

	.dataa(\RAM|RAM~296_q ),
	.datab(\RAM|RAM~360_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1280_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1280 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N24
cycloneive_lcell_comb \RAM|RAM~1281 (
// Equation(s):
// \RAM|RAM~1281_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1280_combout  & ((\RAM|RAM~488_q ))) # (!\RAM|RAM~1280_combout  & (\RAM|RAM~424_q )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1280_combout ))))

	.dataa(\RAM|RAM~424_q ),
	.datab(\RAM|RAM~488_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1280_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1281_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1281 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N4
cycloneive_lcell_comb \RAM|RAM~2129 (
// Equation(s):
// \RAM|RAM~2129_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~392_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~392_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~392_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2129_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2129 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N5
dffeas \RAM|RAM~392 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~392 .is_wysiwyg = "true";
defparam \RAM|RAM~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N8
cycloneive_lcell_comb \RAM|RAM~2132 (
// Equation(s):
// \RAM|RAM~2132_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~456_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~456_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~456_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2132_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2132 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N9
dffeas \RAM|RAM~456 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~456 .is_wysiwyg = "true";
defparam \RAM|RAM~456 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N30
cycloneive_lcell_comb \RAM|RAM~2130 (
// Equation(s):
// \RAM|RAM~2130_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~328_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~328_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~328_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2130_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2130 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N31
dffeas \RAM|RAM~328 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~328 .is_wysiwyg = "true";
defparam \RAM|RAM~328 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N24
cycloneive_lcell_comb \RAM|RAM~2131 (
// Equation(s):
// \RAM|RAM~2131_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1071_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1071_combout  & ((\RAM|RAM~264_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~264_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~264_q ),
	.datad(\rtl~1071_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2131_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2131 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N25
dffeas \RAM|RAM~264 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~264 .is_wysiwyg = "true";
defparam \RAM|RAM~264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N18
cycloneive_lcell_comb \RAM|RAM~1282 (
// Equation(s):
// \RAM|RAM~1282_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & (\RAM|RAM~328_q )) # (!\top|ALU|Mux25~4_combout  & ((\RAM|RAM~264_q )))))

	.dataa(\RAM|RAM~328_q ),
	.datab(\RAM|RAM~264_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1282_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1282 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N14
cycloneive_lcell_comb \RAM|RAM~1283 (
// Equation(s):
// \RAM|RAM~1283_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1282_combout  & ((\RAM|RAM~456_q ))) # (!\RAM|RAM~1282_combout  & (\RAM|RAM~392_q )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1282_combout ))))

	.dataa(\RAM|RAM~392_q ),
	.datab(\RAM|RAM~456_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1282_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1283_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1283 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N24
cycloneive_lcell_comb \RAM|RAM~1284 (
// Equation(s):
// \RAM|RAM~1284_combout  = (\top|ALU|Mux27~9_combout  & (\top|ALU|Mux26~4_combout )) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~1281_combout )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1283_combout )))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1281_combout ),
	.datad(\RAM|RAM~1283_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1284_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1284 .lut_mask = 16'hD9C8;
defparam \RAM|RAM~1284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N30
cycloneive_lcell_comb \RAM|RAM~1287 (
// Equation(s):
// \RAM|RAM~1287_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1284_combout  & ((\RAM|RAM~1286_combout ))) # (!\RAM|RAM~1284_combout  & (\RAM|RAM~1279_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1284_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\RAM|RAM~1279_combout ),
	.datac(\RAM|RAM~1286_combout ),
	.datad(\RAM|RAM~1284_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1287_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1287 .lut_mask = 16'hF588;
defparam \RAM|RAM~1287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N18
cycloneive_lcell_comb \rtl~1073 (
// Equation(s):
// \rtl~1073_combout  = (!\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & \RAM|RAM~1754_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1754_combout ),
	.cin(gnd),
	.combout(\rtl~1073_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1073 .lut_mask = 16'h4000;
defparam \rtl~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N2
cycloneive_lcell_comb \RAM|RAM~2161 (
// Equation(s):
// \RAM|RAM~2161_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1073_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1073_combout  & ((\RAM|RAM~384_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~384_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~384_q ),
	.datad(\rtl~1073_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2161_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2161 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y32_N3
dffeas \RAM|RAM~384 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~384 .is_wysiwyg = "true";
defparam \RAM|RAM~384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N16
cycloneive_lcell_comb \RAM|RAM~2164 (
// Equation(s):
// \RAM|RAM~2164_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1073_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1073_combout  & ((\RAM|RAM~448_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~448_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~448_q ),
	.datad(\rtl~1073_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2164_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2164 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y32_N17
dffeas \RAM|RAM~448 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~448 .is_wysiwyg = "true";
defparam \RAM|RAM~448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N6
cycloneive_lcell_comb \RAM|RAM~2163 (
// Equation(s):
// \RAM|RAM~2163_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1073_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1073_combout  & ((\RAM|RAM~256_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~256_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~256_q ),
	.datad(\rtl~1073_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2163_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2163 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y32_N7
dffeas \RAM|RAM~256 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~256 .is_wysiwyg = "true";
defparam \RAM|RAM~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N16
cycloneive_lcell_comb \RAM|RAM~2162 (
// Equation(s):
// \RAM|RAM~2162_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1073_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1073_combout  & ((\RAM|RAM~320_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~320_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~320_q ),
	.datad(\rtl~1073_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2162_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2162 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y32_N17
dffeas \RAM|RAM~320 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~320 .is_wysiwyg = "true";
defparam \RAM|RAM~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N20
cycloneive_lcell_comb \RAM|RAM~1302 (
// Equation(s):
// \RAM|RAM~1302_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout ) # (\RAM|RAM~320_q )))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~256_q  & (!\top|ALU|Mux24~4_combout )))

	.dataa(\RAM|RAM~256_q ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~320_q ),
	.cin(gnd),
	.combout(\RAM|RAM~1302_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1302 .lut_mask = 16'hCEC2;
defparam \RAM|RAM~1302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N14
cycloneive_lcell_comb \RAM|RAM~1303 (
// Equation(s):
// \RAM|RAM~1303_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1302_combout  & ((\RAM|RAM~448_q ))) # (!\RAM|RAM~1302_combout  & (\RAM|RAM~384_q )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1302_combout ))))

	.dataa(\RAM|RAM~384_q ),
	.datab(\RAM|RAM~448_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1302_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1303_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1303 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N20
cycloneive_lcell_comb \RAM|RAM~2157 (
// Equation(s):
// \RAM|RAM~2157_combout  = (\RAM|RAM~1754_combout  & ((\rtl~1127_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1127_combout  & ((\RAM|RAM~416_q ))))) # (!\RAM|RAM~1754_combout  & (((\RAM|RAM~416_q ))))

	.dataa(\RAM|RAM~1754_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~416_q ),
	.datad(\rtl~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2157_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2157 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y30_N21
dffeas \RAM|RAM~416 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~416 .is_wysiwyg = "true";
defparam \RAM|RAM~416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N8
cycloneive_lcell_comb \RAM|RAM~2160 (
// Equation(s):
// \RAM|RAM~2160_combout  = (\rtl~1129_combout  & ((\RAM|RAM~1754_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1754_combout  & ((\RAM|RAM~480_q ))))) # (!\rtl~1129_combout  & (((\RAM|RAM~480_q ))))

	.dataa(\rtl~1129_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~480_q ),
	.datad(\RAM|RAM~1754_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2160_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2160 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y30_N9
dffeas \RAM|RAM~480 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~480 .is_wysiwyg = "true";
defparam \RAM|RAM~480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N12
cycloneive_lcell_comb \RAM|RAM~2158 (
// Equation(s):
// \RAM|RAM~2158_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1073_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1073_combout  & ((\RAM|RAM~352_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~352_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~352_q ),
	.datad(\rtl~1073_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2158_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2158 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y32_N13
dffeas \RAM|RAM~352 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~352 .is_wysiwyg = "true";
defparam \RAM|RAM~352 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N26
cycloneive_lcell_comb \RAM|RAM~2159 (
// Equation(s):
// \RAM|RAM~2159_combout  = (\RAM|RAM~1754_combout  & ((\rtl~1128_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1128_combout  & ((\RAM|RAM~288_q ))))) # (!\RAM|RAM~1754_combout  & (((\RAM|RAM~288_q ))))

	.dataa(\RAM|RAM~1754_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~288_q ),
	.datad(\rtl~1128_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2159_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2159 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y30_N27
dffeas \RAM|RAM~288 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~288 .is_wysiwyg = "true";
defparam \RAM|RAM~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N0
cycloneive_lcell_comb \RAM|RAM~1300 (
// Equation(s):
// \RAM|RAM~1300_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~352_q ) # ((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & (((!\top|ALU|Mux24~4_combout  & \RAM|RAM~288_q ))))

	.dataa(\RAM|RAM~352_q ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~288_q ),
	.cin(gnd),
	.combout(\RAM|RAM~1300_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1300 .lut_mask = 16'hCBC8;
defparam \RAM|RAM~1300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N10
cycloneive_lcell_comb \RAM|RAM~1301 (
// Equation(s):
// \RAM|RAM~1301_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1300_combout  & ((\RAM|RAM~480_q ))) # (!\RAM|RAM~1300_combout  & (\RAM|RAM~416_q )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1300_combout ))))

	.dataa(\RAM|RAM~416_q ),
	.datab(\RAM|RAM~480_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1300_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1301_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1301 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N16
cycloneive_lcell_comb \RAM|RAM~1304 (
// Equation(s):
// \RAM|RAM~1304_combout  = (\top|ALU|Mux27~9_combout  & (\top|ALU|Mux26~4_combout )) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1301_combout ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~1303_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1303_combout ),
	.datad(\RAM|RAM~1301_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1304_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1304 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N8
cycloneive_lcell_comb \RAM|RAM~2153 (
// Equation(s):
// \RAM|RAM~2153_combout  = (\rtl~1073_combout  & ((\RAM|RAM~1795_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1795_combout  & ((\RAM|RAM~336_q ))))) # (!\rtl~1073_combout  & (((\RAM|RAM~336_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1073_combout ),
	.datac(\RAM|RAM~336_q ),
	.datad(\RAM|RAM~1795_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2153_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2153 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y32_N9
dffeas \RAM|RAM~336 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~336 .is_wysiwyg = "true";
defparam \RAM|RAM~336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N0
cycloneive_lcell_comb \RAM|RAM~2156 (
// Equation(s):
// \RAM|RAM~2156_combout  = (\rtl~1073_combout  & ((\RAM|RAM~1805_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1805_combout  & ((\RAM|RAM~464_q ))))) # (!\rtl~1073_combout  & (((\RAM|RAM~464_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1073_combout ),
	.datac(\RAM|RAM~464_q ),
	.datad(\RAM|RAM~1805_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2156_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2156 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y32_N1
dffeas \RAM|RAM~464 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~464 .is_wysiwyg = "true";
defparam \RAM|RAM~464 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N6
cycloneive_lcell_comb \RAM|RAM~2154 (
// Equation(s):
// \RAM|RAM~2154_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1073_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1073_combout  & ((\RAM|RAM~400_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~400_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~400_q ),
	.datad(\rtl~1073_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2154_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2154 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y32_N7
dffeas \RAM|RAM~400 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~400 .is_wysiwyg = "true";
defparam \RAM|RAM~400 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N4
cycloneive_lcell_comb \RAM|RAM~2155 (
// Equation(s):
// \RAM|RAM~2155_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1073_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1073_combout  & ((\RAM|RAM~272_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~272_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~272_q ),
	.datad(\rtl~1073_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2155_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2155 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y32_N5
dffeas \RAM|RAM~272 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~272 .is_wysiwyg = "true";
defparam \RAM|RAM~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N10
cycloneive_lcell_comb \RAM|RAM~1298 (
// Equation(s):
// \RAM|RAM~1298_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~400_q ) # ((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~272_q  & !\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~400_q ),
	.datab(\RAM|RAM~272_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1298_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1298 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N14
cycloneive_lcell_comb \RAM|RAM~1299 (
// Equation(s):
// \RAM|RAM~1299_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1298_combout  & ((\RAM|RAM~464_q ))) # (!\RAM|RAM~1298_combout  & (\RAM|RAM~336_q )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1298_combout ))))

	.dataa(\RAM|RAM~336_q ),
	.datab(\RAM|RAM~464_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1298_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1299_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1299 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N22
cycloneive_lcell_comb \RAM|RAM~2165 (
// Equation(s):
// \RAM|RAM~2165_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1073_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1073_combout  & ((\RAM|RAM~368_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~368_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~368_q ),
	.datad(\rtl~1073_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2165_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2165 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y32_N23
dffeas \RAM|RAM~368 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~368 .is_wysiwyg = "true";
defparam \RAM|RAM~368 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N26
cycloneive_lcell_comb \RAM|RAM~2168 (
// Equation(s):
// \RAM|RAM~2168_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1073_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1073_combout  & ((\RAM|RAM~496_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~496_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~496_q ),
	.datad(\rtl~1073_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2168_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2168 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y32_N27
dffeas \RAM|RAM~496 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~496 .is_wysiwyg = "true";
defparam \RAM|RAM~496 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N30
cycloneive_lcell_comb \RAM|RAM~2167 (
// Equation(s):
// \RAM|RAM~2167_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1073_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1073_combout  & ((\RAM|RAM~304_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~304_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~304_q ),
	.datad(\rtl~1073_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2167_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2167 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y32_N31
dffeas \RAM|RAM~304 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~304 .is_wysiwyg = "true";
defparam \RAM|RAM~304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N28
cycloneive_lcell_comb \RAM|RAM~2166 (
// Equation(s):
// \RAM|RAM~2166_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1073_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1073_combout  & ((\RAM|RAM~432_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~432_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~432_q ),
	.datad(\rtl~1073_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2166_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2166 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y32_N29
dffeas \RAM|RAM~432 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~432 .is_wysiwyg = "true";
defparam \RAM|RAM~432 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N24
cycloneive_lcell_comb \RAM|RAM~1305 (
// Equation(s):
// \RAM|RAM~1305_combout  = (\top|ALU|Mux24~4_combout  & (((\RAM|RAM~432_q ) # (\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~304_q  & ((!\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~304_q ),
	.datab(\RAM|RAM~432_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1305_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1305 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y32_N20
cycloneive_lcell_comb \RAM|RAM~1306 (
// Equation(s):
// \RAM|RAM~1306_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1305_combout  & ((\RAM|RAM~496_q ))) # (!\RAM|RAM~1305_combout  & (\RAM|RAM~368_q )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1305_combout ))))

	.dataa(\RAM|RAM~368_q ),
	.datab(\RAM|RAM~496_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1305_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1306_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1306 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N22
cycloneive_lcell_comb \RAM|RAM~1307 (
// Equation(s):
// \RAM|RAM~1307_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1304_combout  & ((\RAM|RAM~1306_combout ))) # (!\RAM|RAM~1304_combout  & (\RAM|RAM~1299_combout )))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~1304_combout ))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\RAM|RAM~1304_combout ),
	.datac(\RAM|RAM~1299_combout ),
	.datad(\RAM|RAM~1306_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1307_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1307 .lut_mask = 16'hEC64;
defparam \RAM|RAM~1307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N4
cycloneive_lcell_comb \RAM|RAM~2137 (
// Equation(s):
// \RAM|RAM~2137_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1127_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1127_combout  & ((\RAM|RAM~420_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~420_q ))))

	.dataa(\RAM|RAM~1740_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~420_q ),
	.datad(\rtl~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2137_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2137 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y28_N5
dffeas \RAM|RAM~420 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~420 .is_wysiwyg = "true";
defparam \RAM|RAM~420 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N14
cycloneive_lcell_comb \RAM|RAM~2140 (
// Equation(s):
// \RAM|RAM~2140_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1129_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1129_combout  & ((\RAM|RAM~484_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~484_q ))))

	.dataa(\RAM|RAM~1740_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~484_q ),
	.datad(\rtl~1129_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2140_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2140 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y28_N15
dffeas \RAM|RAM~484 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~484 .is_wysiwyg = "true";
defparam \RAM|RAM~484 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y30_N28
cycloneive_lcell_comb \rtl~1072 (
// Equation(s):
// \rtl~1072_combout  = (!\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\RAM|RAM~1740_combout  & \top|ALU|Mux23~3_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\RAM|RAM~1740_combout ),
	.datad(\top|ALU|Mux23~3_combout ),
	.cin(gnd),
	.combout(\rtl~1072_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1072 .lut_mask = 16'h4000;
defparam \rtl~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y28_N4
cycloneive_lcell_comb \RAM|RAM~2138 (
// Equation(s):
// \RAM|RAM~2138_combout  = (\rtl~1072_combout  & ((\RAM|RAM~1707_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1707_combout  & ((\RAM|RAM~356_q ))))) # (!\rtl~1072_combout  & (((\RAM|RAM~356_q ))))

	.dataa(\rtl~1072_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~356_q ),
	.datad(\RAM|RAM~1707_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2138_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2138 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y28_N5
dffeas \RAM|RAM~356 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~356 .is_wysiwyg = "true";
defparam \RAM|RAM~356 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N2
cycloneive_lcell_comb \RAM|RAM~2139 (
// Equation(s):
// \RAM|RAM~2139_combout  = (\RAM|RAM~1740_combout  & ((\rtl~1128_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1128_combout  & ((\RAM|RAM~292_q ))))) # (!\RAM|RAM~1740_combout  & (((\RAM|RAM~292_q ))))

	.dataa(\RAM|RAM~1740_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~292_q ),
	.datad(\rtl~1128_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2139_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2139 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y28_N3
dffeas \RAM|RAM~292 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~292 .is_wysiwyg = "true";
defparam \RAM|RAM~292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N20
cycloneive_lcell_comb \RAM|RAM~1288 (
// Equation(s):
// \RAM|RAM~1288_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & (\RAM|RAM~356_q )) # (!\top|ALU|Mux25~4_combout  & ((\RAM|RAM~292_q )))))

	.dataa(\RAM|RAM~356_q ),
	.datab(\RAM|RAM~292_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1288_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1288 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y28_N24
cycloneive_lcell_comb \RAM|RAM~1289 (
// Equation(s):
// \RAM|RAM~1289_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1288_combout  & ((\RAM|RAM~484_q ))) # (!\RAM|RAM~1288_combout  & (\RAM|RAM~420_q )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1288_combout ))))

	.dataa(\RAM|RAM~420_q ),
	.datab(\RAM|RAM~484_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1288_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1289_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1289 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N30
cycloneive_lcell_comb \RAM|RAM~2152 (
// Equation(s):
// \RAM|RAM~2152_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1072_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1072_combout  & ((\RAM|RAM~500_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~500_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~500_q ),
	.datad(\rtl~1072_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2152_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2152 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y32_N31
dffeas \RAM|RAM~500 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~500 .is_wysiwyg = "true";
defparam \RAM|RAM~500 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N14
cycloneive_lcell_comb \RAM|RAM~2149 (
// Equation(s):
// \RAM|RAM~2149_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1072_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1072_combout  & ((\RAM|RAM~372_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~372_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~372_q ),
	.datad(\rtl~1072_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2149_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2149 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y32_N15
dffeas \RAM|RAM~372 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~372 .is_wysiwyg = "true";
defparam \RAM|RAM~372 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N22
cycloneive_lcell_comb \RAM|RAM~2151 (
// Equation(s):
// \RAM|RAM~2151_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1072_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1072_combout  & ((\RAM|RAM~308_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~308_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~308_q ),
	.datad(\rtl~1072_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2151_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2151 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y32_N23
dffeas \RAM|RAM~308 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~308 .is_wysiwyg = "true";
defparam \RAM|RAM~308 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N8
cycloneive_lcell_comb \RAM|RAM~2150 (
// Equation(s):
// \RAM|RAM~2150_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1072_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1072_combout  & ((\RAM|RAM~436_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~436_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~436_q ),
	.datad(\rtl~1072_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2150_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2150 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y32_N9
dffeas \RAM|RAM~436 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2150_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~436 .is_wysiwyg = "true";
defparam \RAM|RAM~436 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N24
cycloneive_lcell_comb \RAM|RAM~1295 (
// Equation(s):
// \RAM|RAM~1295_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & ((\RAM|RAM~436_q ))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~308_q ))))

	.dataa(\RAM|RAM~308_q ),
	.datab(\RAM|RAM~436_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1295_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1295 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N28
cycloneive_lcell_comb \RAM|RAM~1296 (
// Equation(s):
// \RAM|RAM~1296_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1295_combout  & (\RAM|RAM~500_q )) # (!\RAM|RAM~1295_combout  & ((\RAM|RAM~372_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1295_combout ))))

	.dataa(\RAM|RAM~500_q ),
	.datab(\RAM|RAM~372_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1295_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1296_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1296 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N30
cycloneive_lcell_comb \RAM|RAM~2141 (
// Equation(s):
// \RAM|RAM~2141_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1072_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1072_combout  & ((\RAM|RAM~340_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~340_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~340_q ),
	.datad(\rtl~1072_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2141_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2141 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y29_N31
dffeas \RAM|RAM~340 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~340 .is_wysiwyg = "true";
defparam \RAM|RAM~340 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y32_N20
cycloneive_lcell_comb \RAM|RAM~2144 (
// Equation(s):
// \RAM|RAM~2144_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1072_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1072_combout  & ((\RAM|RAM~468_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~468_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~468_q ),
	.datad(\rtl~1072_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2144_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2144 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y32_N21
dffeas \RAM|RAM~468 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~468 .is_wysiwyg = "true";
defparam \RAM|RAM~468 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N30
cycloneive_lcell_comb \RAM|RAM~2143 (
// Equation(s):
// \RAM|RAM~2143_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1072_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1072_combout  & ((\RAM|RAM~276_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~276_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1800_combout ),
	.datac(\RAM|RAM~276_q ),
	.datad(\rtl~1072_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2143_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2143 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y31_N31
dffeas \RAM|RAM~276 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~276 .is_wysiwyg = "true";
defparam \RAM|RAM~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N16
cycloneive_lcell_comb \RAM|RAM~2142 (
// Equation(s):
// \RAM|RAM~2142_combout  = (\rtl~1072_combout  & ((\RAM|RAM~1790_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1790_combout  & (\RAM|RAM~404_q )))) # (!\rtl~1072_combout  & (((\RAM|RAM~404_q ))))

	.dataa(\rtl~1072_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~404_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2142_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2142 .lut_mask = 16'hF870;
defparam \RAM|RAM~2142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y31_N17
dffeas \RAM|RAM~404 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~404 .is_wysiwyg = "true";
defparam \RAM|RAM~404 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N8
cycloneive_lcell_comb \RAM|RAM~1290 (
// Equation(s):
// \RAM|RAM~1290_combout  = (\top|ALU|Mux24~4_combout  & (((\RAM|RAM~404_q ) # (\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~276_q  & ((!\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~276_q ),
	.datab(\RAM|RAM~404_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1290_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1290 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N4
cycloneive_lcell_comb \RAM|RAM~1291 (
// Equation(s):
// \RAM|RAM~1291_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1290_combout  & ((\RAM|RAM~468_q ))) # (!\RAM|RAM~1290_combout  & (\RAM|RAM~340_q )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1290_combout ))))

	.dataa(\RAM|RAM~340_q ),
	.datab(\top|ALU|Mux25~4_combout ),
	.datac(\RAM|RAM~468_q ),
	.datad(\RAM|RAM~1290_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1291_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1291 .lut_mask = 16'hF388;
defparam \RAM|RAM~1291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N2
cycloneive_lcell_comb \RAM|RAM~2145 (
// Equation(s):
// \RAM|RAM~2145_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1072_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1072_combout  & ((\RAM|RAM~388_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~388_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~388_q ),
	.datad(\rtl~1072_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2145_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2145 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y31_N3
dffeas \RAM|RAM~388 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~388 .is_wysiwyg = "true";
defparam \RAM|RAM~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N28
cycloneive_lcell_comb \RAM|RAM~2148 (
// Equation(s):
// \RAM|RAM~2148_combout  = (\rtl~1072_combout  & ((\RAM|RAM~1873_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1873_combout  & ((\RAM|RAM~452_q ))))) # (!\rtl~1072_combout  & (((\RAM|RAM~452_q ))))

	.dataa(\rtl~1072_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~452_q ),
	.datad(\RAM|RAM~1873_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2148_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2148 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y33_N29
dffeas \RAM|RAM~452 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~452 .is_wysiwyg = "true";
defparam \RAM|RAM~452 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N22
cycloneive_lcell_comb \RAM|RAM~2147 (
// Equation(s):
// \RAM|RAM~2147_combout  = (\rtl~1072_combout  & ((\RAM|RAM~1868_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1868_combout  & ((\RAM|RAM~260_q ))))) # (!\rtl~1072_combout  & (((\RAM|RAM~260_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1072_combout ),
	.datac(\RAM|RAM~260_q ),
	.datad(\RAM|RAM~1868_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2147_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2147 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y36_N23
dffeas \RAM|RAM~260 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~260 .is_wysiwyg = "true";
defparam \RAM|RAM~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N16
cycloneive_lcell_comb \RAM|RAM~2146 (
// Equation(s):
// \RAM|RAM~2146_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1072_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1072_combout  & ((\RAM|RAM~324_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~324_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~324_q ),
	.datad(\rtl~1072_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2146_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2146 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y36_N17
dffeas \RAM|RAM~324 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~324 .is_wysiwyg = "true";
defparam \RAM|RAM~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y36_N8
cycloneive_lcell_comb \RAM|RAM~1292 (
// Equation(s):
// \RAM|RAM~1292_combout  = (\top|ALU|Mux25~4_combout  & (((\RAM|RAM~324_q ) # (\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~260_q  & ((!\top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~260_q ),
	.datab(\RAM|RAM~324_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1292_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1292 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N18
cycloneive_lcell_comb \RAM|RAM~1293 (
// Equation(s):
// \RAM|RAM~1293_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1292_combout  & ((\RAM|RAM~452_q ))) # (!\RAM|RAM~1292_combout  & (\RAM|RAM~388_q )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1292_combout ))))

	.dataa(\RAM|RAM~388_q ),
	.datab(\RAM|RAM~452_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1292_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1293_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1293 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N28
cycloneive_lcell_comb \RAM|RAM~1294 (
// Equation(s):
// \RAM|RAM~1294_combout  = (\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout ) # ((\RAM|RAM~1291_combout )))) # (!\top|ALU|Mux27~9_combout  & (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1293_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1291_combout ),
	.datad(\RAM|RAM~1293_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1294_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1294 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N2
cycloneive_lcell_comb \RAM|RAM~1297 (
// Equation(s):
// \RAM|RAM~1297_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1294_combout  & ((\RAM|RAM~1296_combout ))) # (!\RAM|RAM~1294_combout  & (\RAM|RAM~1289_combout )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1294_combout ))))

	.dataa(\RAM|RAM~1289_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1296_combout ),
	.datad(\RAM|RAM~1294_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1297_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1297 .lut_mask = 16'hF388;
defparam \RAM|RAM~1297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N12
cycloneive_lcell_comb \RAM|RAM~1308 (
// Equation(s):
// \RAM|RAM~1308_combout  = (\top|MUXRam|out[3]~1_combout  & (\top|MUXRam|out[2]~0_combout )) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1297_combout ))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~1307_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1307_combout ),
	.datad(\RAM|RAM~1297_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1308_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1308 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y32_N26
cycloneive_lcell_comb \RAM|RAM~1319 (
// Equation(s):
// \RAM|RAM~1319_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1308_combout  & (\RAM|RAM~1318_combout )) # (!\RAM|RAM~1308_combout  & ((\RAM|RAM~1287_combout ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1308_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\RAM|RAM~1318_combout ),
	.datac(\RAM|RAM~1287_combout ),
	.datad(\RAM|RAM~1308_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1319_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1319 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N6
cycloneive_lcell_comb \rtl~1070 (
// Equation(s):
// \rtl~1070_combout  = (\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\RAM|RAM~1775_combout  & !\top|ALU|Mux22~3_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\RAM|RAM~1775_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1070_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1070 .lut_mask = 16'h0080;
defparam \rtl~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N10
cycloneive_lcell_comb \RAM|RAM~2072 (
// Equation(s):
// \RAM|RAM~2072_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1070_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1070_combout  & ((\RAM|RAM~477_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~477_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~477_q ),
	.datad(\rtl~1070_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2072_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2072 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N11
dffeas \RAM|RAM~477 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2072_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~477 .is_wysiwyg = "true";
defparam \RAM|RAM~477 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N28
cycloneive_lcell_comb \RAM|RAM~2069 (
// Equation(s):
// \RAM|RAM~2069_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1070_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1070_combout  & ((\RAM|RAM~349_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~349_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~349_q ),
	.datad(\rtl~1070_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2069_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2069 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N29
dffeas \RAM|RAM~349 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2069_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~349 .is_wysiwyg = "true";
defparam \RAM|RAM~349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N6
cycloneive_lcell_comb \RAM|RAM~2071 (
// Equation(s):
// \RAM|RAM~2071_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1070_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1070_combout  & ((\RAM|RAM~285_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~285_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~285_q ),
	.datad(\rtl~1070_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2071_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2071 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N7
dffeas \RAM|RAM~285 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2071_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~285 .is_wysiwyg = "true";
defparam \RAM|RAM~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N12
cycloneive_lcell_comb \RAM|RAM~2070 (
// Equation(s):
// \RAM|RAM~2070_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1070_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1070_combout  & ((\RAM|RAM~413_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~413_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~413_q ),
	.datad(\rtl~1070_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2070_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2070 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y32_N13
dffeas \RAM|RAM~413 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2070_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~413 .is_wysiwyg = "true";
defparam \RAM|RAM~413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N4
cycloneive_lcell_comb \RAM|RAM~1243 (
// Equation(s):
// \RAM|RAM~1243_combout  = (\top|ALU|Mux24~4_combout  & (((\RAM|RAM~413_q ) # (\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~285_q  & ((!\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~285_q ),
	.datab(\RAM|RAM~413_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1243_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1243 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N8
cycloneive_lcell_comb \RAM|RAM~1244 (
// Equation(s):
// \RAM|RAM~1244_combout  = (\RAM|RAM~1243_combout  & ((\RAM|RAM~477_q ) # ((!\top|ALU|Mux25~4_combout )))) # (!\RAM|RAM~1243_combout  & (((\RAM|RAM~349_q  & \top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~477_q ),
	.datab(\RAM|RAM~349_q ),
	.datac(\RAM|RAM~1243_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1244_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1244 .lut_mask = 16'hACF0;
defparam \RAM|RAM~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N24
cycloneive_lcell_comb \rtl~1067 (
// Equation(s):
// \rtl~1067_combout  = (\top|conrtol|Decoder0~1_combout  & (\RAM|RAM~1706_combout  & (\top|ALU|Mux23~3_combout  & !\top|ALU|Mux22~3_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1067_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1067 .lut_mask = 16'h0080;
defparam \rtl~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N12
cycloneive_lcell_comb \RAM|RAM~2060 (
// Equation(s):
// \RAM|RAM~2060_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1067_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1067_combout  & ((\RAM|RAM~473_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~473_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~473_q ),
	.datad(\rtl~1067_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2060_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2060 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N13
dffeas \RAM|RAM~473 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2060_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~473 .is_wysiwyg = "true";
defparam \RAM|RAM~473 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N28
cycloneive_lcell_comb \RAM|RAM~2057 (
// Equation(s):
// \RAM|RAM~2057_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1067_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1067_combout  & ((\RAM|RAM~409_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~409_q ))))

	.dataa(\RAM|RAM~1790_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~409_q ),
	.datad(\rtl~1067_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2057_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2057 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N29
dffeas \RAM|RAM~409 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2057_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~409 .is_wysiwyg = "true";
defparam \RAM|RAM~409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N6
cycloneive_lcell_comb \RAM|RAM~2058 (
// Equation(s):
// \RAM|RAM~2058_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1067_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1067_combout  & ((\RAM|RAM~345_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~345_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~345_q ),
	.datad(\rtl~1067_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2058_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2058 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N7
dffeas \RAM|RAM~345 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2058_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~345 .is_wysiwyg = "true";
defparam \RAM|RAM~345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N4
cycloneive_lcell_comb \RAM|RAM~2059 (
// Equation(s):
// \RAM|RAM~2059_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1067_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1067_combout  & ((\RAM|RAM~281_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~281_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1800_combout ),
	.datac(\RAM|RAM~281_q ),
	.datad(\rtl~1067_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2059_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2059 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N5
dffeas \RAM|RAM~281 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2059_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~281 .is_wysiwyg = "true";
defparam \RAM|RAM~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N2
cycloneive_lcell_comb \RAM|RAM~1236 (
// Equation(s):
// \RAM|RAM~1236_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & (\RAM|RAM~345_q )) # (!\top|ALU|Mux25~4_combout  & ((\RAM|RAM~281_q )))))

	.dataa(\RAM|RAM~345_q ),
	.datab(\RAM|RAM~281_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1236_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1236 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N30
cycloneive_lcell_comb \RAM|RAM~1237 (
// Equation(s):
// \RAM|RAM~1237_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1236_combout  & (\RAM|RAM~473_q )) # (!\RAM|RAM~1236_combout  & ((\RAM|RAM~409_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1236_combout ))))

	.dataa(\RAM|RAM~473_q ),
	.datab(\RAM|RAM~409_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1236_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1237_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1237 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N6
cycloneive_lcell_comb \rtl~1069 (
// Equation(s):
// \rtl~1069_combout  = (\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux22~3_combout  & \RAM|RAM~1750_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1750_combout ),
	.cin(gnd),
	.combout(\rtl~1069_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1069 .lut_mask = 16'h0800;
defparam \rtl~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N10
cycloneive_lcell_comb \RAM|RAM~2068 (
// Equation(s):
// \RAM|RAM~2068_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1069_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1069_combout  & ((\RAM|RAM~465_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~465_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~465_q ),
	.datad(\rtl~1069_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2068_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2068 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N11
dffeas \RAM|RAM~465 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2068_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~465 .is_wysiwyg = "true";
defparam \RAM|RAM~465 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N14
cycloneive_lcell_comb \RAM|RAM~2065 (
// Equation(s):
// \RAM|RAM~2065_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1069_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1069_combout  & ((\RAM|RAM~401_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~401_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~401_q ),
	.datad(\rtl~1069_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2065_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2065 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N15
dffeas \RAM|RAM~401 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2065_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~401 .is_wysiwyg = "true";
defparam \RAM|RAM~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N22
cycloneive_lcell_comb \RAM|RAM~2067 (
// Equation(s):
// \RAM|RAM~2067_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1069_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1069_combout  & ((\RAM|RAM~273_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~273_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~273_q ),
	.datad(\rtl~1069_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2067_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2067 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N23
dffeas \RAM|RAM~273 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2067_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~273 .is_wysiwyg = "true";
defparam \RAM|RAM~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N8
cycloneive_lcell_comb \RAM|RAM~2066 (
// Equation(s):
// \RAM|RAM~2066_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1069_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1069_combout  & ((\RAM|RAM~337_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~337_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~337_q ),
	.datad(\rtl~1069_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2066_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2066 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N9
dffeas \RAM|RAM~337 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2066_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~337 .is_wysiwyg = "true";
defparam \RAM|RAM~337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N12
cycloneive_lcell_comb \RAM|RAM~1240 (
// Equation(s):
// \RAM|RAM~1240_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & ((\RAM|RAM~337_q ))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~273_q ))))

	.dataa(\RAM|RAM~273_q ),
	.datab(\RAM|RAM~337_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1240_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1240 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N0
cycloneive_lcell_comb \RAM|RAM~1241 (
// Equation(s):
// \RAM|RAM~1241_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1240_combout  & (\RAM|RAM~465_q )) # (!\RAM|RAM~1240_combout  & ((\RAM|RAM~401_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1240_combout ))))

	.dataa(\RAM|RAM~465_q ),
	.datab(\RAM|RAM~401_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1240_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1241_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1241 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N20
cycloneive_lcell_comb \rtl~1068 (
// Equation(s):
// \rtl~1068_combout  = (\RAM|RAM~1730_combout  & (\top|conrtol|Decoder0~1_combout  & (\top|ALU|Mux23~3_combout  & !\top|ALU|Mux22~3_combout )))

	.dataa(\RAM|RAM~1730_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1068_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1068 .lut_mask = 16'h0080;
defparam \rtl~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N26
cycloneive_lcell_comb \RAM|RAM~2064 (
// Equation(s):
// \RAM|RAM~2064_combout  = (\rtl~1068_combout  & ((\RAM|RAM~1805_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1805_combout  & ((\RAM|RAM~469_q ))))) # (!\rtl~1068_combout  & (((\RAM|RAM~469_q ))))

	.dataa(\rtl~1068_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~469_q ),
	.datad(\RAM|RAM~1805_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2064_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2064 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N27
dffeas \RAM|RAM~469 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2064_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~469 .is_wysiwyg = "true";
defparam \RAM|RAM~469 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y32_N24
cycloneive_lcell_comb \RAM|RAM~2061 (
// Equation(s):
// \RAM|RAM~2061_combout  = (\rtl~1068_combout  & ((\RAM|RAM~1795_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1795_combout  & ((\RAM|RAM~341_q ))))) # (!\rtl~1068_combout  & (((\RAM|RAM~341_q ))))

	.dataa(\rtl~1068_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~341_q ),
	.datad(\RAM|RAM~1795_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2061_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2061 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y32_N25
dffeas \RAM|RAM~341 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2061_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~341 .is_wysiwyg = "true";
defparam \RAM|RAM~341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N22
cycloneive_lcell_comb \RAM|RAM~2063 (
// Equation(s):
// \RAM|RAM~2063_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1068_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1068_combout  & ((\RAM|RAM~277_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~277_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~277_q ),
	.datad(\rtl~1068_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2063_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2063 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y32_N23
dffeas \RAM|RAM~277 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2063_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~277 .is_wysiwyg = "true";
defparam \RAM|RAM~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N8
cycloneive_lcell_comb \RAM|RAM~2062 (
// Equation(s):
// \RAM|RAM~2062_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1068_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1068_combout  & ((\RAM|RAM~405_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~405_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~405_q ),
	.datad(\rtl~1068_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2062_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2062 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y32_N9
dffeas \RAM|RAM~405 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2062_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~405 .is_wysiwyg = "true";
defparam \RAM|RAM~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N24
cycloneive_lcell_comb \RAM|RAM~1238 (
// Equation(s):
// \RAM|RAM~1238_combout  = (\top|ALU|Mux24~4_combout  & (((\RAM|RAM~405_q ) # (\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~277_q  & ((!\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~277_q ),
	.datab(\RAM|RAM~405_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1238_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1238 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y32_N6
cycloneive_lcell_comb \RAM|RAM~1239 (
// Equation(s):
// \RAM|RAM~1239_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1238_combout  & (\RAM|RAM~469_q )) # (!\RAM|RAM~1238_combout  & ((\RAM|RAM~341_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1238_combout ))))

	.dataa(\RAM|RAM~469_q ),
	.datab(\RAM|RAM~341_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1238_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1239_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1239 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N16
cycloneive_lcell_comb \RAM|RAM~1242 (
// Equation(s):
// \RAM|RAM~1242_combout  = (\top|MUXRam|out[3]~1_combout  & (\top|MUXRam|out[2]~0_combout )) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1239_combout ))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~1241_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1241_combout ),
	.datad(\RAM|RAM~1239_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1242_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1242 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N14
cycloneive_lcell_comb \RAM|RAM~1245 (
// Equation(s):
// \RAM|RAM~1245_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1242_combout  & (\RAM|RAM~1244_combout )) # (!\RAM|RAM~1242_combout  & ((\RAM|RAM~1237_combout ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1242_combout ))))

	.dataa(\RAM|RAM~1244_combout ),
	.datab(\top|MUXRam|out[3]~1_combout ),
	.datac(\RAM|RAM~1237_combout ),
	.datad(\RAM|RAM~1242_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1245_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1245 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N6
cycloneive_lcell_comb \RAM|RAM~2089 (
// Equation(s):
// \RAM|RAM~2089_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1068_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1068_combout  & ((\RAM|RAM~325_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~325_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~325_q ),
	.datad(\rtl~1068_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2089_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2089 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y32_N7
dffeas \RAM|RAM~325 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2089_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~325 .is_wysiwyg = "true";
defparam \RAM|RAM~325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N14
cycloneive_lcell_comb \RAM|RAM~2092 (
// Equation(s):
// \RAM|RAM~2092_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1068_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1068_combout  & ((\RAM|RAM~453_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~453_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~453_q ),
	.datad(\rtl~1068_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2092_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2092 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y32_N15
dffeas \RAM|RAM~453 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2092_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~453 .is_wysiwyg = "true";
defparam \RAM|RAM~453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N22
cycloneive_lcell_comb \RAM|RAM~2091 (
// Equation(s):
// \RAM|RAM~2091_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1068_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1068_combout  & ((\RAM|RAM~261_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~261_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~261_q ),
	.datad(\rtl~1068_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2091_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2091 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y32_N23
dffeas \RAM|RAM~261 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2091_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~261 .is_wysiwyg = "true";
defparam \RAM|RAM~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N28
cycloneive_lcell_comb \RAM|RAM~2090 (
// Equation(s):
// \RAM|RAM~2090_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1068_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1068_combout  & ((\RAM|RAM~389_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~389_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~389_q ),
	.datad(\rtl~1068_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2090_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2090 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y32_N29
dffeas \RAM|RAM~389 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2090_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~389 .is_wysiwyg = "true";
defparam \RAM|RAM~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N16
cycloneive_lcell_comb \RAM|RAM~1256 (
// Equation(s):
// \RAM|RAM~1256_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & ((\RAM|RAM~389_q ))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~261_q ))))

	.dataa(\RAM|RAM~261_q ),
	.datab(\RAM|RAM~389_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1256_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1256 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N20
cycloneive_lcell_comb \RAM|RAM~1257 (
// Equation(s):
// \RAM|RAM~1257_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1256_combout  & ((\RAM|RAM~453_q ))) # (!\RAM|RAM~1256_combout  & (\RAM|RAM~325_q )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1256_combout ))))

	.dataa(\RAM|RAM~325_q ),
	.datab(\RAM|RAM~453_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1256_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1257_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1257 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N30
cycloneive_lcell_comb \RAM|RAM~2104 (
// Equation(s):
// \RAM|RAM~2104_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1070_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1070_combout  & ((\RAM|RAM~461_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~461_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~461_q ),
	.datad(\rtl~1070_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2104_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2104 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y32_N31
dffeas \RAM|RAM~461 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~461 .is_wysiwyg = "true";
defparam \RAM|RAM~461 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N18
cycloneive_lcell_comb \RAM|RAM~2101 (
// Equation(s):
// \RAM|RAM~2101_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1070_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1070_combout  & ((\RAM|RAM~333_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~333_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~333_q ),
	.datad(\rtl~1070_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2101_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2101 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y32_N19
dffeas \RAM|RAM~333 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~333 .is_wysiwyg = "true";
defparam \RAM|RAM~333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N10
cycloneive_lcell_comb \RAM|RAM~2103 (
// Equation(s):
// \RAM|RAM~2103_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1070_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1070_combout  & ((\RAM|RAM~269_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~269_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~269_q ),
	.datad(\rtl~1070_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2103_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2103 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y32_N11
dffeas \RAM|RAM~269 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~269 .is_wysiwyg = "true";
defparam \RAM|RAM~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N4
cycloneive_lcell_comb \RAM|RAM~2102 (
// Equation(s):
// \RAM|RAM~2102_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1070_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1070_combout  & ((\RAM|RAM~397_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~397_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~397_q ),
	.datad(\rtl~1070_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2102_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2102 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y32_N5
dffeas \RAM|RAM~397 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~397 .is_wysiwyg = "true";
defparam \RAM|RAM~397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N0
cycloneive_lcell_comb \RAM|RAM~1263 (
// Equation(s):
// \RAM|RAM~1263_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & ((\RAM|RAM~397_q ))) # (!\top|ALU|Mux24~4_combout  & (\RAM|RAM~269_q ))))

	.dataa(\RAM|RAM~269_q ),
	.datab(\RAM|RAM~397_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1263_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1263 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N8
cycloneive_lcell_comb \RAM|RAM~1264 (
// Equation(s):
// \RAM|RAM~1264_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1263_combout  & (\RAM|RAM~461_q )) # (!\RAM|RAM~1263_combout  & ((\RAM|RAM~333_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1263_combout ))))

	.dataa(\RAM|RAM~461_q ),
	.datab(\RAM|RAM~333_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1263_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1264_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1264 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N24
cycloneive_lcell_comb \RAM|RAM~2100 (
// Equation(s):
// \RAM|RAM~2100_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1069_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1069_combout  & ((\RAM|RAM~449_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~449_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~449_q ),
	.datad(\rtl~1069_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2100_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2100 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N25
dffeas \RAM|RAM~449 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~449 .is_wysiwyg = "true";
defparam \RAM|RAM~449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N20
cycloneive_lcell_comb \RAM|RAM~2097 (
// Equation(s):
// \RAM|RAM~2097_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1069_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1069_combout  & ((\RAM|RAM~385_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~385_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~385_q ),
	.datad(\rtl~1069_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2097_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2097 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N21
dffeas \RAM|RAM~385 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2097_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~385 .is_wysiwyg = "true";
defparam \RAM|RAM~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N26
cycloneive_lcell_comb \RAM|RAM~2098 (
// Equation(s):
// \RAM|RAM~2098_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1069_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1069_combout  & ((\RAM|RAM~321_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~321_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~321_q ),
	.datad(\rtl~1069_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2098_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2098 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N27
dffeas \RAM|RAM~321 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2098_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~321 .is_wysiwyg = "true";
defparam \RAM|RAM~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N16
cycloneive_lcell_comb \RAM|RAM~2099 (
// Equation(s):
// \RAM|RAM~2099_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1069_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1069_combout  & ((\RAM|RAM~257_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~257_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~257_q ),
	.datad(\rtl~1069_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2099_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2099 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N17
dffeas \RAM|RAM~257 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2099_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~257 .is_wysiwyg = "true";
defparam \RAM|RAM~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N2
cycloneive_lcell_comb \RAM|RAM~1260 (
// Equation(s):
// \RAM|RAM~1260_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & (\RAM|RAM~321_q )) # (!\top|ALU|Mux25~4_combout  & ((\RAM|RAM~257_q )))))

	.dataa(\RAM|RAM~321_q ),
	.datab(\RAM|RAM~257_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1260_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1260 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N26
cycloneive_lcell_comb \RAM|RAM~1261 (
// Equation(s):
// \RAM|RAM~1261_combout  = (\RAM|RAM~1260_combout  & ((\RAM|RAM~449_q ) # ((!\top|ALU|Mux24~4_combout )))) # (!\RAM|RAM~1260_combout  & (((\RAM|RAM~385_q  & \top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~449_q ),
	.datab(\RAM|RAM~385_q ),
	.datac(\RAM|RAM~1260_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1261_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1261 .lut_mask = 16'hACF0;
defparam \RAM|RAM~1261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N22
cycloneive_lcell_comb \RAM|RAM~2096 (
// Equation(s):
// \RAM|RAM~2096_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1067_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1067_combout  & ((\RAM|RAM~457_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~457_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~457_q ),
	.datad(\rtl~1067_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2096_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2096 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N23
dffeas \RAM|RAM~457 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2096_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~457 .is_wysiwyg = "true";
defparam \RAM|RAM~457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N18
cycloneive_lcell_comb \RAM|RAM~2093 (
// Equation(s):
// \RAM|RAM~2093_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1067_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1067_combout  & ((\RAM|RAM~393_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~393_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1863_combout ),
	.datac(\RAM|RAM~393_q ),
	.datad(\rtl~1067_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2093_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2093 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N19
dffeas \RAM|RAM~393 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2093_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~393 .is_wysiwyg = "true";
defparam \RAM|RAM~393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N26
cycloneive_lcell_comb \RAM|RAM~2095 (
// Equation(s):
// \RAM|RAM~2095_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1067_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1067_combout  & ((\RAM|RAM~265_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~265_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~265_q ),
	.datad(\rtl~1067_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2095_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2095 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N27
dffeas \RAM|RAM~265 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2095_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~265 .is_wysiwyg = "true";
defparam \RAM|RAM~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N20
cycloneive_lcell_comb \RAM|RAM~2094 (
// Equation(s):
// \RAM|RAM~2094_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1067_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1067_combout  & ((\RAM|RAM~329_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~329_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~329_q ),
	.datad(\rtl~1067_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2094_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2094 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N21
dffeas \RAM|RAM~329 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2094_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~329 .is_wysiwyg = "true";
defparam \RAM|RAM~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N0
cycloneive_lcell_comb \RAM|RAM~1258 (
// Equation(s):
// \RAM|RAM~1258_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & ((\RAM|RAM~329_q ))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~265_q ))))

	.dataa(\RAM|RAM~265_q ),
	.datab(\RAM|RAM~329_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1258_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1258 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N16
cycloneive_lcell_comb \RAM|RAM~1259 (
// Equation(s):
// \RAM|RAM~1259_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1258_combout  & (\RAM|RAM~457_q )) # (!\RAM|RAM~1258_combout  & ((\RAM|RAM~393_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1258_combout ))))

	.dataa(\RAM|RAM~457_q ),
	.datab(\RAM|RAM~393_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1258_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1259_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1259 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N20
cycloneive_lcell_comb \RAM|RAM~1262 (
// Equation(s):
// \RAM|RAM~1262_combout  = (\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout ) # ((\RAM|RAM~1259_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~1261_combout )))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1261_combout ),
	.datad(\RAM|RAM~1259_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1262_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1262 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N22
cycloneive_lcell_comb \RAM|RAM~1265 (
// Equation(s):
// \RAM|RAM~1265_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1262_combout  & ((\RAM|RAM~1264_combout ))) # (!\RAM|RAM~1262_combout  & (\RAM|RAM~1257_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1262_combout ))))

	.dataa(\RAM|RAM~1257_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1264_combout ),
	.datad(\RAM|RAM~1262_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1265_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1265 .lut_mask = 16'hF388;
defparam \RAM|RAM~1265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N8
cycloneive_lcell_comb \RAM|RAM~2080 (
// Equation(s):
// \RAM|RAM~2080_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1129_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1129_combout  & ((\RAM|RAM~489_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~489_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\RAM|RAM~489_q ),
	.datad(\rtl~1129_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2080_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2080 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N9
dffeas \RAM|RAM~489 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2080_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~489 .is_wysiwyg = "true";
defparam \RAM|RAM~489 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N26
cycloneive_lcell_comb \RAM|RAM~2077 (
// Equation(s):
// \RAM|RAM~2077_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1127_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1127_combout  & ((\RAM|RAM~425_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~425_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\RAM|RAM~425_q ),
	.datad(\rtl~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2077_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2077 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y30_N27
dffeas \RAM|RAM~425 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2077_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~425 .is_wysiwyg = "true";
defparam \RAM|RAM~425 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N6
cycloneive_lcell_comb \RAM|RAM~2079 (
// Equation(s):
// \RAM|RAM~2079_combout  = (\RAM|RAM~1706_combout  & ((\rtl~1128_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1128_combout  & ((\RAM|RAM~297_q ))))) # (!\RAM|RAM~1706_combout  & (((\RAM|RAM~297_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1706_combout ),
	.datac(\RAM|RAM~297_q ),
	.datad(\rtl~1128_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2079_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2079 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N7
dffeas \RAM|RAM~297 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2079_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~297 .is_wysiwyg = "true";
defparam \RAM|RAM~297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y32_N8
cycloneive_lcell_comb \RAM|RAM~2078 (
// Equation(s):
// \RAM|RAM~2078_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1067_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1067_combout  & ((\RAM|RAM~361_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~361_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~361_q ),
	.datad(\rtl~1067_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2078_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2078 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y32_N9
dffeas \RAM|RAM~361 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2078_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~361 .is_wysiwyg = "true";
defparam \RAM|RAM~361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N0
cycloneive_lcell_comb \RAM|RAM~1248 (
// Equation(s):
// \RAM|RAM~1248_combout  = (\top|ALU|Mux25~4_combout  & (((\RAM|RAM~361_q ) # (\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & (\RAM|RAM~297_q  & ((!\top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~297_q ),
	.datab(\RAM|RAM~361_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1248_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1248 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N18
cycloneive_lcell_comb \RAM|RAM~1249 (
// Equation(s):
// \RAM|RAM~1249_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1248_combout  & (\RAM|RAM~489_q )) # (!\RAM|RAM~1248_combout  & ((\RAM|RAM~425_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1248_combout ))))

	.dataa(\RAM|RAM~489_q ),
	.datab(\RAM|RAM~425_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1248_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1249_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1249 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N30
cycloneive_lcell_comb \RAM|RAM~2084 (
// Equation(s):
// \RAM|RAM~2084_combout  = (\RAM|RAM~1750_combout  & ((\rtl~1129_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1129_combout  & ((\RAM|RAM~481_q ))))) # (!\RAM|RAM~1750_combout  & (((\RAM|RAM~481_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1750_combout ),
	.datac(\RAM|RAM~481_q ),
	.datad(\rtl~1129_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2084_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2084 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N31
dffeas \RAM|RAM~481 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2084_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~481 .is_wysiwyg = "true";
defparam \RAM|RAM~481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N8
cycloneive_lcell_comb \RAM|RAM~2081 (
// Equation(s):
// \RAM|RAM~2081_combout  = (\RAM|RAM~1750_combout  & ((\rtl~1127_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1127_combout  & ((\RAM|RAM~417_q ))))) # (!\RAM|RAM~1750_combout  & (((\RAM|RAM~417_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1750_combout ),
	.datac(\RAM|RAM~417_q ),
	.datad(\rtl~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2081_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2081 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y30_N9
dffeas \RAM|RAM~417 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2081_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~417 .is_wysiwyg = "true";
defparam \RAM|RAM~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y32_N18
cycloneive_lcell_comb \RAM|RAM~2082 (
// Equation(s):
// \RAM|RAM~2082_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1069_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1069_combout  & ((\RAM|RAM~353_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~353_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~353_q ),
	.datad(\rtl~1069_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2082_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2082 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y32_N19
dffeas \RAM|RAM~353 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2082_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~353 .is_wysiwyg = "true";
defparam \RAM|RAM~353 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N4
cycloneive_lcell_comb \RAM|RAM~2083 (
// Equation(s):
// \RAM|RAM~2083_combout  = (\rtl~1128_combout  & ((\RAM|RAM~1750_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1750_combout  & ((\RAM|RAM~289_q ))))) # (!\rtl~1128_combout  & (((\RAM|RAM~289_q ))))

	.dataa(\rtl~1128_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~289_q ),
	.datad(\RAM|RAM~1750_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2083_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2083 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y32_N5
dffeas \RAM|RAM~289 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2083_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~289 .is_wysiwyg = "true";
defparam \RAM|RAM~289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N30
cycloneive_lcell_comb \RAM|RAM~1250 (
// Equation(s):
// \RAM|RAM~1250_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~353_q ) # ((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~289_q  & !\top|ALU|Mux24~4_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\RAM|RAM~353_q ),
	.datac(\RAM|RAM~289_q ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1250_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1250 .lut_mask = 16'hAAD8;
defparam \RAM|RAM~1250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N12
cycloneive_lcell_comb \RAM|RAM~1251 (
// Equation(s):
// \RAM|RAM~1251_combout  = (\RAM|RAM~1250_combout  & ((\RAM|RAM~481_q ) # ((!\top|ALU|Mux24~4_combout )))) # (!\RAM|RAM~1250_combout  & (((\RAM|RAM~417_q  & \top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~481_q ),
	.datab(\RAM|RAM~417_q ),
	.datac(\RAM|RAM~1250_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1251_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1251 .lut_mask = 16'hACF0;
defparam \RAM|RAM~1251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N10
cycloneive_lcell_comb \RAM|RAM~1252 (
// Equation(s):
// \RAM|RAM~1252_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1249_combout ) # ((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (((!\top|MUXRam|out[2]~0_combout  & \RAM|RAM~1251_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\RAM|RAM~1249_combout ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1251_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1252_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1252 .lut_mask = 16'hADA8;
defparam \RAM|RAM~1252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N20
cycloneive_lcell_comb \RAM|RAM~2073 (
// Equation(s):
// \RAM|RAM~2073_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1068_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1068_combout  & ((\RAM|RAM~357_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~357_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~357_q ),
	.datad(\rtl~1068_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2073_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2073 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y29_N21
dffeas \RAM|RAM~357 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2073_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~357 .is_wysiwyg = "true";
defparam \RAM|RAM~357 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N4
cycloneive_lcell_comb \RAM|RAM~2076 (
// Equation(s):
// \RAM|RAM~2076_combout  = (\rtl~1129_combout  & ((\RAM|RAM~1730_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1730_combout  & ((\RAM|RAM~485_q ))))) # (!\rtl~1129_combout  & (((\RAM|RAM~485_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1129_combout ),
	.datac(\RAM|RAM~485_q ),
	.datad(\RAM|RAM~1730_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2076_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2076 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y29_N5
dffeas \RAM|RAM~485 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2076_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~485 .is_wysiwyg = "true";
defparam \RAM|RAM~485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N26
cycloneive_lcell_comb \RAM|RAM~2074 (
// Equation(s):
// \RAM|RAM~2074_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1127_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1127_combout  & ((\RAM|RAM~421_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~421_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1730_combout ),
	.datac(\RAM|RAM~421_q ),
	.datad(\rtl~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2074_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2074 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y29_N27
dffeas \RAM|RAM~421 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2074_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~421 .is_wysiwyg = "true";
defparam \RAM|RAM~421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N28
cycloneive_lcell_comb \RAM|RAM~2075 (
// Equation(s):
// \RAM|RAM~2075_combout  = (\RAM|RAM~1730_combout  & ((\rtl~1128_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1128_combout  & ((\RAM|RAM~293_q ))))) # (!\RAM|RAM~1730_combout  & (((\RAM|RAM~293_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1730_combout ),
	.datac(\RAM|RAM~293_q ),
	.datad(\rtl~1128_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2075_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2075 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y29_N29
dffeas \RAM|RAM~293 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2075_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~293 .is_wysiwyg = "true";
defparam \RAM|RAM~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N2
cycloneive_lcell_comb \RAM|RAM~1246 (
// Equation(s):
// \RAM|RAM~1246_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~421_q )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~293_q )))))

	.dataa(\RAM|RAM~421_q ),
	.datab(\RAM|RAM~293_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1246_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1246 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N22
cycloneive_lcell_comb \RAM|RAM~1247 (
// Equation(s):
// \RAM|RAM~1247_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1246_combout  & ((\RAM|RAM~485_q ))) # (!\RAM|RAM~1246_combout  & (\RAM|RAM~357_q )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1246_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\RAM|RAM~357_q ),
	.datac(\RAM|RAM~485_q ),
	.datad(\RAM|RAM~1246_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1247_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1247 .lut_mask = 16'hF588;
defparam \RAM|RAM~1247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N12
cycloneive_lcell_comb \RAM|RAM~2088 (
// Equation(s):
// \RAM|RAM~2088_combout  = (\rtl~1129_combout  & ((\RAM|RAM~1775_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1775_combout  & ((\RAM|RAM~493_q ))))) # (!\rtl~1129_combout  & (((\RAM|RAM~493_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1129_combout ),
	.datac(\RAM|RAM~493_q ),
	.datad(\RAM|RAM~1775_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2088_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2088 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y29_N13
dffeas \RAM|RAM~493 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2088_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~493 .is_wysiwyg = "true";
defparam \RAM|RAM~493 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N16
cycloneive_lcell_comb \RAM|RAM~2085 (
// Equation(s):
// \RAM|RAM~2085_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1070_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1070_combout  & ((\RAM|RAM~365_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~365_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~365_q ),
	.datad(\rtl~1070_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2085_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2085 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y29_N17
dffeas \RAM|RAM~365 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2085_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~365 .is_wysiwyg = "true";
defparam \RAM|RAM~365 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N30
cycloneive_lcell_comb \RAM|RAM~2086 (
// Equation(s):
// \RAM|RAM~2086_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1127_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1127_combout  & ((\RAM|RAM~429_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~429_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1775_combout ),
	.datac(\RAM|RAM~429_q ),
	.datad(\rtl~1127_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2086_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2086 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y29_N31
dffeas \RAM|RAM~429 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2086_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~429 .is_wysiwyg = "true";
defparam \RAM|RAM~429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N24
cycloneive_lcell_comb \RAM|RAM~2087 (
// Equation(s):
// \RAM|RAM~2087_combout  = (\RAM|RAM~1775_combout  & ((\rtl~1128_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1128_combout  & ((\RAM|RAM~301_q ))))) # (!\RAM|RAM~1775_combout  & (((\RAM|RAM~301_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1775_combout ),
	.datac(\RAM|RAM~301_q ),
	.datad(\rtl~1128_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2087_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2087 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y29_N25
dffeas \RAM|RAM~301 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2087_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~301 .is_wysiwyg = "true";
defparam \RAM|RAM~301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N6
cycloneive_lcell_comb \RAM|RAM~1253 (
// Equation(s):
// \RAM|RAM~1253_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~429_q )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~301_q )))))

	.dataa(\RAM|RAM~429_q ),
	.datab(\RAM|RAM~301_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1253_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1253 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N14
cycloneive_lcell_comb \RAM|RAM~1254 (
// Equation(s):
// \RAM|RAM~1254_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1253_combout  & (\RAM|RAM~493_q )) # (!\RAM|RAM~1253_combout  & ((\RAM|RAM~365_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1253_combout ))))

	.dataa(\RAM|RAM~493_q ),
	.datab(\RAM|RAM~365_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1253_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1254_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1254 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N24
cycloneive_lcell_comb \RAM|RAM~1255 (
// Equation(s):
// \RAM|RAM~1255_combout  = (\RAM|RAM~1252_combout  & (((\RAM|RAM~1254_combout )) # (!\top|MUXRam|out[2]~0_combout ))) # (!\RAM|RAM~1252_combout  & (\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~1247_combout )))

	.dataa(\RAM|RAM~1252_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1247_combout ),
	.datad(\RAM|RAM~1254_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1255_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1255 .lut_mask = 16'hEA62;
defparam \RAM|RAM~1255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N8
cycloneive_lcell_comb \RAM|RAM~1266 (
// Equation(s):
// \RAM|RAM~1266_combout  = (\top|ALU|Mux27~9_combout  & (\top|ALU|Mux26~4_combout )) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1255_combout ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~1265_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1265_combout ),
	.datad(\RAM|RAM~1255_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1266_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1266 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N0
cycloneive_lcell_comb \RAM|RAM~2120 (
// Equation(s):
// \RAM|RAM~2120_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1070_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1070_combout  & ((\RAM|RAM~509_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~509_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~509_q ),
	.datad(\rtl~1070_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2120_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2120 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y29_N1
dffeas \RAM|RAM~509 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~509 .is_wysiwyg = "true";
defparam \RAM|RAM~509 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N4
cycloneive_lcell_comb \RAM|RAM~2117 (
// Equation(s):
// \RAM|RAM~2117_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1070_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1070_combout  & ((\RAM|RAM~381_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~381_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~381_q ),
	.datad(\rtl~1070_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2117_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2117 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y29_N5
dffeas \RAM|RAM~381 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~381 .is_wysiwyg = "true";
defparam \RAM|RAM~381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N22
cycloneive_lcell_comb \RAM|RAM~2118 (
// Equation(s):
// \RAM|RAM~2118_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1070_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1070_combout  & ((\RAM|RAM~445_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~445_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~445_q ),
	.datad(\rtl~1070_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2118_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2118 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y29_N23
dffeas \RAM|RAM~445 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~445 .is_wysiwyg = "true";
defparam \RAM|RAM~445 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N8
cycloneive_lcell_comb \RAM|RAM~2119 (
// Equation(s):
// \RAM|RAM~2119_combout  = (\rtl~1070_combout  & ((\RAM|RAM~1960_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1960_combout  & ((\RAM|RAM~317_q ))))) # (!\rtl~1070_combout  & (((\RAM|RAM~317_q ))))

	.dataa(\rtl~1070_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~317_q ),
	.datad(\RAM|RAM~1960_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2119_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2119 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y29_N9
dffeas \RAM|RAM~317 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~317 .is_wysiwyg = "true";
defparam \RAM|RAM~317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N18
cycloneive_lcell_comb \RAM|RAM~1274 (
// Equation(s):
// \RAM|RAM~1274_combout  = (\top|ALU|Mux25~4_combout  & (((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout  & (\RAM|RAM~445_q )) # (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~317_q )))))

	.dataa(\RAM|RAM~445_q ),
	.datab(\RAM|RAM~317_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1274_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1274 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y29_N0
cycloneive_lcell_comb \RAM|RAM~1275 (
// Equation(s):
// \RAM|RAM~1275_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1274_combout  & (\RAM|RAM~509_q )) # (!\RAM|RAM~1274_combout  & ((\RAM|RAM~381_q ))))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1274_combout ))))

	.dataa(\RAM|RAM~509_q ),
	.datab(\RAM|RAM~381_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1274_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1275_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1275 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N12
cycloneive_lcell_comb \RAM|RAM~2108 (
// Equation(s):
// \RAM|RAM~2108_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1067_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1067_combout  & ((\RAM|RAM~505_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~505_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~505_q ),
	.datad(\rtl~1067_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2108_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2108 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y29_N13
dffeas \RAM|RAM~505 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~505 .is_wysiwyg = "true";
defparam \RAM|RAM~505 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N28
cycloneive_lcell_comb \RAM|RAM~2105 (
// Equation(s):
// \RAM|RAM~2105_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1067_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1067_combout  & ((\RAM|RAM~441_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~441_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~441_q ),
	.datad(\rtl~1067_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2105_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2105 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y29_N29
dffeas \RAM|RAM~441 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~441 .is_wysiwyg = "true";
defparam \RAM|RAM~441 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N22
cycloneive_lcell_comb \RAM|RAM~2106 (
// Equation(s):
// \RAM|RAM~2106_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1067_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1067_combout  & ((\RAM|RAM~377_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~377_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~377_q ),
	.datad(\rtl~1067_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2106_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2106 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y29_N23
dffeas \RAM|RAM~377 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~377 .is_wysiwyg = "true";
defparam \RAM|RAM~377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N8
cycloneive_lcell_comb \RAM|RAM~2107 (
// Equation(s):
// \RAM|RAM~2107_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1067_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1067_combout  & ((\RAM|RAM~313_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~313_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~313_q ),
	.datad(\rtl~1067_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2107_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2107 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y29_N9
dffeas \RAM|RAM~313 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~313 .is_wysiwyg = "true";
defparam \RAM|RAM~313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N6
cycloneive_lcell_comb \RAM|RAM~1267 (
// Equation(s):
// \RAM|RAM~1267_combout  = (\top|ALU|Mux24~4_combout  & (((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & ((\top|ALU|Mux25~4_combout  & (\RAM|RAM~377_q )) # (!\top|ALU|Mux25~4_combout  & ((\RAM|RAM~313_q )))))

	.dataa(\RAM|RAM~377_q ),
	.datab(\RAM|RAM~313_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1267_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1267 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N2
cycloneive_lcell_comb \RAM|RAM~1268 (
// Equation(s):
// \RAM|RAM~1268_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1267_combout  & (\RAM|RAM~505_q )) # (!\RAM|RAM~1267_combout  & ((\RAM|RAM~441_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1267_combout ))))

	.dataa(\RAM|RAM~505_q ),
	.datab(\RAM|RAM~441_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1267_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1268_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1268 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N8
cycloneive_lcell_comb \RAM|RAM~2116 (
// Equation(s):
// \RAM|RAM~2116_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1069_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1069_combout  & ((\RAM|RAM~497_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~497_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~497_q ),
	.datad(\rtl~1069_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2116_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2116 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y29_N9
dffeas \RAM|RAM~497 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~497 .is_wysiwyg = "true";
defparam \RAM|RAM~497 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N28
cycloneive_lcell_comb \RAM|RAM~2113 (
// Equation(s):
// \RAM|RAM~2113_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1069_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1069_combout  & ((\RAM|RAM~433_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~433_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~433_q ),
	.datad(\rtl~1069_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2113_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2113 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y29_N29
dffeas \RAM|RAM~433 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~433 .is_wysiwyg = "true";
defparam \RAM|RAM~433 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N26
cycloneive_lcell_comb \RAM|RAM~2114 (
// Equation(s):
// \RAM|RAM~2114_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1069_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1069_combout  & ((\RAM|RAM~369_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~369_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~369_q ),
	.datad(\rtl~1069_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2114_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2114 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y29_N27
dffeas \RAM|RAM~369 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~369 .is_wysiwyg = "true";
defparam \RAM|RAM~369 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N4
cycloneive_lcell_comb \RAM|RAM~2115 (
// Equation(s):
// \RAM|RAM~2115_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1069_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1069_combout  & ((\RAM|RAM~305_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~305_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~305_q ),
	.datad(\rtl~1069_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2115_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2115 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y29_N5
dffeas \RAM|RAM~305 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~305 .is_wysiwyg = "true";
defparam \RAM|RAM~305 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N10
cycloneive_lcell_comb \RAM|RAM~1271 (
// Equation(s):
// \RAM|RAM~1271_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~369_q ) # ((\top|ALU|Mux24~4_combout )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~305_q  & !\top|ALU|Mux24~4_combout ))))

	.dataa(\RAM|RAM~369_q ),
	.datab(\RAM|RAM~305_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\top|ALU|Mux24~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1271_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1271 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y29_N14
cycloneive_lcell_comb \RAM|RAM~1272 (
// Equation(s):
// \RAM|RAM~1272_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1271_combout  & (\RAM|RAM~497_q )) # (!\RAM|RAM~1271_combout  & ((\RAM|RAM~433_q ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1271_combout ))))

	.dataa(\RAM|RAM~497_q ),
	.datab(\RAM|RAM~433_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\RAM|RAM~1271_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1272_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1272 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N4
cycloneive_lcell_comb \RAM|RAM~2109 (
// Equation(s):
// \RAM|RAM~2109_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1068_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1068_combout  & ((\RAM|RAM~373_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~373_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~373_q ),
	.datad(\rtl~1068_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2109_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2109 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y29_N5
dffeas \RAM|RAM~373 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~373 .is_wysiwyg = "true";
defparam \RAM|RAM~373 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N24
cycloneive_lcell_comb \RAM|RAM~2112 (
// Equation(s):
// \RAM|RAM~2112_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1068_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1068_combout  & ((\RAM|RAM~501_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~501_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~501_q ),
	.datad(\rtl~1068_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2112_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2112 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y29_N25
dffeas \RAM|RAM~501 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~501 .is_wysiwyg = "true";
defparam \RAM|RAM~501 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N26
cycloneive_lcell_comb \RAM|RAM~2110 (
// Equation(s):
// \RAM|RAM~2110_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1068_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1068_combout  & ((\RAM|RAM~437_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~437_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~437_q ),
	.datad(\rtl~1068_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2110_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2110 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y29_N27
dffeas \RAM|RAM~437 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~437 .is_wysiwyg = "true";
defparam \RAM|RAM~437 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N20
cycloneive_lcell_comb \RAM|RAM~2111 (
// Equation(s):
// \RAM|RAM~2111_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1068_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1068_combout  & ((\RAM|RAM~309_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~309_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~309_q ),
	.datad(\rtl~1068_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2111_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2111 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y29_N21
dffeas \RAM|RAM~309 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~309 .is_wysiwyg = "true";
defparam \RAM|RAM~309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N18
cycloneive_lcell_comb \RAM|RAM~1269 (
// Equation(s):
// \RAM|RAM~1269_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~437_q ) # ((\top|ALU|Mux25~4_combout )))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~309_q  & !\top|ALU|Mux25~4_combout ))))

	.dataa(\RAM|RAM~437_q ),
	.datab(\RAM|RAM~309_q ),
	.datac(\top|ALU|Mux24~4_combout ),
	.datad(\top|ALU|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1269_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1269 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N14
cycloneive_lcell_comb \RAM|RAM~1270 (
// Equation(s):
// \RAM|RAM~1270_combout  = (\top|ALU|Mux25~4_combout  & ((\RAM|RAM~1269_combout  & ((\RAM|RAM~501_q ))) # (!\RAM|RAM~1269_combout  & (\RAM|RAM~373_q )))) # (!\top|ALU|Mux25~4_combout  & (((\RAM|RAM~1269_combout ))))

	.dataa(\RAM|RAM~373_q ),
	.datab(\RAM|RAM~501_q ),
	.datac(\top|ALU|Mux25~4_combout ),
	.datad(\RAM|RAM~1269_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1270_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1270 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N2
cycloneive_lcell_comb \RAM|RAM~1273 (
// Equation(s):
// \RAM|RAM~1273_combout  = (\top|MUXRam|out[3]~1_combout  & (\top|MUXRam|out[2]~0_combout )) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1270_combout ))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~1272_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1272_combout ),
	.datad(\RAM|RAM~1270_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1273_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1273 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N28
cycloneive_lcell_comb \RAM|RAM~1276 (
// Equation(s):
// \RAM|RAM~1276_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1273_combout  & (\RAM|RAM~1275_combout )) # (!\RAM|RAM~1273_combout  & ((\RAM|RAM~1268_combout ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1273_combout ))))

	.dataa(\RAM|RAM~1275_combout ),
	.datab(\top|MUXRam|out[3]~1_combout ),
	.datac(\RAM|RAM~1268_combout ),
	.datad(\RAM|RAM~1273_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1276_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1276 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N6
cycloneive_lcell_comb \RAM|RAM~1277 (
// Equation(s):
// \RAM|RAM~1277_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1266_combout  & ((\RAM|RAM~1276_combout ))) # (!\RAM|RAM~1266_combout  & (\RAM|RAM~1245_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1266_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\RAM|RAM~1245_combout ),
	.datac(\RAM|RAM~1266_combout ),
	.datad(\RAM|RAM~1276_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1277_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1277 .lut_mask = 16'hF858;
defparam \RAM|RAM~1277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N10
cycloneive_lcell_comb \RAM|RAM~1320 (
// Equation(s):
// \RAM|RAM~1320_combout  = (\top|ALU|Mux30~1_combout  & (\top|ALU|Mux31~1_combout )) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1277_combout ))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~1319_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1319_combout ),
	.datad(\RAM|RAM~1277_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1320_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1320 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N4
cycloneive_lcell_comb \RAM|RAM~1363 (
// Equation(s):
// \RAM|RAM~1363_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1320_combout  & (\RAM|RAM~1362_combout )) # (!\RAM|RAM~1320_combout  & ((\RAM|RAM~1235_combout ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1320_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1362_combout ),
	.datac(\RAM|RAM~1235_combout ),
	.datad(\RAM|RAM~1320_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1363_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1363 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y30_N20
cycloneive_lcell_comb \rtl~1093 (
// Equation(s):
// \rtl~1093_combout  = (!\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux22~3_combout  & \RAM|RAM~1780_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1780_combout ),
	.cin(gnd),
	.combout(\rtl~1093_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1093 .lut_mask = 16'h0400;
defparam \rtl~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N6
cycloneive_lcell_comb \RAM|RAM~2452 (
// Equation(s):
// \RAM|RAM~2452_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~236_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~236_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~236_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2452_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2452 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y34_N7
dffeas \RAM|RAM~236 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2452_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~236 .is_wysiwyg = "true";
defparam \RAM|RAM~236 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N6
cycloneive_lcell_comb \rtl~1081 (
// Equation(s):
// \rtl~1081_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & (\RAM|RAM~1740_combout  & !\top|ALU|Mux22~3_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux23~3_combout ),
	.datac(\RAM|RAM~1740_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1081_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1081 .lut_mask = 16'h0020;
defparam \rtl~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N18
cycloneive_lcell_comb \RAM|RAM~2449 (
// Equation(s):
// \RAM|RAM~2449_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1081_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1081_combout  & ((\RAM|RAM~228_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~228_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~228_q ),
	.datad(\rtl~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2449_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2449 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y34_N19
dffeas \RAM|RAM~228 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2449_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~228 .is_wysiwyg = "true";
defparam \RAM|RAM~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y30_N18
cycloneive_lcell_comb \rtl~1089 (
// Equation(s):
// \rtl~1089_combout  = (!\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux22~3_combout  & \RAM|RAM~1754_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1754_combout ),
	.cin(gnd),
	.combout(\rtl~1089_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1089 .lut_mask = 16'h0400;
defparam \rtl~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N22
cycloneive_lcell_comb \RAM|RAM~2451 (
// Equation(s):
// \RAM|RAM~2451_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1089_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1089_combout  & ((\RAM|RAM~224_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~224_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~224_q ),
	.datad(\rtl~1089_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2451_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2451 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y34_N23
dffeas \RAM|RAM~224 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2451_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~224 .is_wysiwyg = "true";
defparam \RAM|RAM~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N4
cycloneive_lcell_comb \rtl~1085 (
// Equation(s):
// \rtl~1085_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & (\RAM|RAM~1711_combout  & !\top|ALU|Mux22~3_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux23~3_combout ),
	.datac(\RAM|RAM~1711_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1085_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1085 .lut_mask = 16'h0020;
defparam \rtl~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N16
cycloneive_lcell_comb \RAM|RAM~2450 (
// Equation(s):
// \RAM|RAM~2450_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1085_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1085_combout  & ((\RAM|RAM~232_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~232_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~232_q ),
	.datad(\rtl~1085_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2450_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2450 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y34_N17
dffeas \RAM|RAM~232 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2450_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~232 .is_wysiwyg = "true";
defparam \RAM|RAM~232 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N12
cycloneive_lcell_comb \RAM|RAM~1495 (
// Equation(s):
// \RAM|RAM~1495_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~232_q ))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~224_q ))))

	.dataa(\RAM|RAM~224_q ),
	.datab(\RAM|RAM~232_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1495_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1495 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N20
cycloneive_lcell_comb \RAM|RAM~1496 (
// Equation(s):
// \RAM|RAM~1496_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1495_combout  & (\RAM|RAM~236_q )) # (!\RAM|RAM~1495_combout  & ((\RAM|RAM~228_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1495_combout ))))

	.dataa(\RAM|RAM~236_q ),
	.datab(\RAM|RAM~228_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1495_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1496_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1496 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N4
cycloneive_lcell_comb \rtl~1083 (
// Equation(s):
// \rtl~1083_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & (!\top|ALU|Mux22~3_combout  & \RAM|RAM~1706_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux23~3_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1706_combout ),
	.cin(gnd),
	.combout(\rtl~1083_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1083 .lut_mask = 16'h0200;
defparam \rtl~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N14
cycloneive_lcell_comb \RAM|RAM~2445 (
// Equation(s):
// \RAM|RAM~2445_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1083_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1083_combout  & ((\RAM|RAM~233_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~233_q ))))

	.dataa(\RAM|RAM~1725_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~233_q ),
	.datad(\rtl~1083_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2445_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2445 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y34_N15
dffeas \RAM|RAM~233 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2445_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~233 .is_wysiwyg = "true";
defparam \RAM|RAM~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y30_N6
cycloneive_lcell_comb \rtl~1092 (
// Equation(s):
// \rtl~1092_combout  = (!\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (\RAM|RAM~1775_combout  & !\top|ALU|Mux23~3_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\RAM|RAM~1775_combout ),
	.datad(\top|ALU|Mux23~3_combout ),
	.cin(gnd),
	.combout(\rtl~1092_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1092 .lut_mask = 16'h0040;
defparam \rtl~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N14
cycloneive_lcell_comb \RAM|RAM~2448 (
// Equation(s):
// \RAM|RAM~2448_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1092_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1092_combout  & ((\RAM|RAM~237_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~237_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~237_q ),
	.datad(\rtl~1092_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2448_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2448 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y34_N15
dffeas \RAM|RAM~237 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2448_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~237 .is_wysiwyg = "true";
defparam \RAM|RAM~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N10
cycloneive_lcell_comb \rtl~1087 (
// Equation(s):
// \rtl~1087_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux22~3_combout  & (!\top|ALU|Mux23~3_combout  & \RAM|RAM~1750_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1750_combout ),
	.cin(gnd),
	.combout(\rtl~1087_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1087 .lut_mask = 16'h0200;
defparam \rtl~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N30
cycloneive_lcell_comb \RAM|RAM~2447 (
// Equation(s):
// \RAM|RAM~2447_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1087_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1087_combout  & ((\RAM|RAM~225_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~225_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~225_q ),
	.datad(\rtl~1087_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2447_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2447 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y34_N31
dffeas \RAM|RAM~225 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2447_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~225 .is_wysiwyg = "true";
defparam \RAM|RAM~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N8
cycloneive_lcell_comb \rtl~1080 (
// Equation(s):
// \rtl~1080_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & (\RAM|RAM~1730_combout  & !\top|ALU|Mux22~3_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux23~3_combout ),
	.datac(\RAM|RAM~1730_combout ),
	.datad(\top|ALU|Mux22~3_combout ),
	.cin(gnd),
	.combout(\rtl~1080_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1080 .lut_mask = 16'h0020;
defparam \rtl~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N16
cycloneive_lcell_comb \RAM|RAM~2446 (
// Equation(s):
// \RAM|RAM~2446_combout  = (\rtl~1080_combout  & ((\RAM|RAM~1725_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1725_combout  & ((\RAM|RAM~229_q ))))) # (!\rtl~1080_combout  & (((\RAM|RAM~229_q ))))

	.dataa(\rtl~1080_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~229_q ),
	.datad(\RAM|RAM~1725_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2446_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2446 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y34_N17
dffeas \RAM|RAM~229 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2446_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~229 .is_wysiwyg = "true";
defparam \RAM|RAM~229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N8
cycloneive_lcell_comb \RAM|RAM~1493 (
// Equation(s):
// \RAM|RAM~1493_combout  = (\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~229_q ) # (\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~225_q  & ((!\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~225_q ),
	.datab(\RAM|RAM~229_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1493_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1493 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N28
cycloneive_lcell_comb \RAM|RAM~1494 (
// Equation(s):
// \RAM|RAM~1494_combout  = (\RAM|RAM~1493_combout  & (((\RAM|RAM~237_q ) # (!\top|MUXRam|out[3]~1_combout )))) # (!\RAM|RAM~1493_combout  & (\RAM|RAM~233_q  & ((\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~233_q ),
	.datab(\RAM|RAM~237_q ),
	.datac(\RAM|RAM~1493_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1494_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1494 .lut_mask = 16'hCAF0;
defparam \RAM|RAM~1494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N28
cycloneive_lcell_comb \RAM|RAM~1497 (
// Equation(s):
// \RAM|RAM~1497_combout  = (\top|ALU|Mux30~1_combout  & (\top|ALU|Mux31~1_combout )) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1494_combout ))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~1496_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1496_combout ),
	.datad(\RAM|RAM~1494_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1497_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1497 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y30_N12
cycloneive_lcell_comb \rtl~1091 (
// Equation(s):
// \rtl~1091_combout  = (!\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux22~3_combout  & \RAM|RAM~1770_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1770_combout ),
	.cin(gnd),
	.combout(\rtl~1091_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1091 .lut_mask = 16'h0400;
defparam \rtl~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N24
cycloneive_lcell_comb \RAM|RAM~2444 (
// Equation(s):
// \RAM|RAM~2444_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1091_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1091_combout  & ((\RAM|RAM~238_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~238_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~238_q ),
	.datad(\rtl~1091_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2444_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2444 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y33_N25
dffeas \RAM|RAM~238 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2444_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~238 .is_wysiwyg = "true";
defparam \RAM|RAM~238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N18
cycloneive_lcell_comb \rtl~1079 (
// Equation(s):
// \rtl~1079_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux22~3_combout  & (\RAM|RAM~1735_combout  & !\top|ALU|Mux23~3_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\RAM|RAM~1735_combout ),
	.datad(\top|ALU|Mux23~3_combout ),
	.cin(gnd),
	.combout(\rtl~1079_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1079 .lut_mask = 16'h0020;
defparam \rtl~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N4
cycloneive_lcell_comb \RAM|RAM~2441 (
// Equation(s):
// \RAM|RAM~2441_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~230_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~230_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~230_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2441_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2441 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y33_N5
dffeas \RAM|RAM~230 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2441_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~230 .is_wysiwyg = "true";
defparam \RAM|RAM~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y30_N30
cycloneive_lcell_comb \rtl~1084 (
// Equation(s):
// \rtl~1084_combout  = (!\top|ALU|Mux23~3_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux22~3_combout  & \RAM|RAM~1709_combout )))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1709_combout ),
	.cin(gnd),
	.combout(\rtl~1084_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1084 .lut_mask = 16'h0400;
defparam \rtl~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N30
cycloneive_lcell_comb \RAM|RAM~2442 (
// Equation(s):
// \RAM|RAM~2442_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1084_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1084_combout  & ((\RAM|RAM~234_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~234_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~234_q ),
	.datad(\rtl~1084_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2442_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2442 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y33_N31
dffeas \RAM|RAM~234 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2442_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~234 .is_wysiwyg = "true";
defparam \RAM|RAM~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N24
cycloneive_lcell_comb \rtl~1088 (
// Equation(s):
// \rtl~1088_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux22~3_combout  & (!\top|ALU|Mux23~3_combout  & \RAM|RAM~1752_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1752_combout ),
	.cin(gnd),
	.combout(\rtl~1088_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1088 .lut_mask = 16'h0200;
defparam \rtl~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N0
cycloneive_lcell_comb \RAM|RAM~2443 (
// Equation(s):
// \RAM|RAM~2443_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1088_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1088_combout  & ((\RAM|RAM~226_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~226_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~226_q ),
	.datad(\rtl~1088_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2443_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2443 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y33_N1
dffeas \RAM|RAM~226 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2443_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~226 .is_wysiwyg = "true";
defparam \RAM|RAM~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N10
cycloneive_lcell_comb \RAM|RAM~1491 (
// Equation(s):
// \RAM|RAM~1491_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~234_q ) # ((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~226_q  & !\top|MUXRam|out[2]~0_combout ))))

	.dataa(\RAM|RAM~234_q ),
	.datab(\RAM|RAM~226_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1491_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1491 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N2
cycloneive_lcell_comb \RAM|RAM~1492 (
// Equation(s):
// \RAM|RAM~1492_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1491_combout  & (\RAM|RAM~238_q )) # (!\RAM|RAM~1491_combout  & ((\RAM|RAM~230_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1491_combout ))))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\RAM|RAM~238_q ),
	.datac(\RAM|RAM~230_q ),
	.datad(\RAM|RAM~1491_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1492_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1492 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N18
cycloneive_lcell_comb \rtl~1086 (
// Equation(s):
// \rtl~1086_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & (!\top|ALU|Mux22~3_combout  & \RAM|RAM~1713_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux23~3_combout ),
	.datac(\top|ALU|Mux22~3_combout ),
	.datad(\RAM|RAM~1713_combout ),
	.cin(gnd),
	.combout(\rtl~1086_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1086 .lut_mask = 16'h0200;
defparam \rtl~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N6
cycloneive_lcell_comb \RAM|RAM~2453 (
// Equation(s):
// \RAM|RAM~2453_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~235_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~235_q ))))

	.dataa(\RAM|RAM~1725_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~235_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2453_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2453 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y31_N7
dffeas \RAM|RAM~235 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2453_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~235 .is_wysiwyg = "true";
defparam \RAM|RAM~235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N26
cycloneive_lcell_comb \rtl~1094 (
// Equation(s):
// \rtl~1094_combout  = (!\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & \RAM|RAM~1785_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1785_combout ),
	.cin(gnd),
	.combout(\rtl~1094_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1094 .lut_mask = 16'h0400;
defparam \rtl~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N0
cycloneive_lcell_comb \RAM|RAM~2456 (
// Equation(s):
// \RAM|RAM~2456_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~239_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~239_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~239_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2456_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2456 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y31_N1
dffeas \RAM|RAM~239 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2456_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~239 .is_wysiwyg = "true";
defparam \RAM|RAM~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N16
cycloneive_lcell_comb \rtl~1090 (
// Equation(s):
// \rtl~1090_combout  = (!\top|ALU|Mux22~3_combout  & (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux23~3_combout  & \RAM|RAM~1756_combout )))

	.dataa(\top|ALU|Mux22~3_combout ),
	.datab(\top|conrtol|Decoder0~1_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1756_combout ),
	.cin(gnd),
	.combout(\rtl~1090_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1090 .lut_mask = 16'h0400;
defparam \rtl~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N28
cycloneive_lcell_comb \RAM|RAM~2455 (
// Equation(s):
// \RAM|RAM~2455_combout  = (\RAM|RAM~1725_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~227_q ))))) # (!\RAM|RAM~1725_combout  & (((\RAM|RAM~227_q ))))

	.dataa(\RAM|RAM~1725_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~227_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2455_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2455 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y31_N29
dffeas \RAM|RAM~227 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2455_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~227 .is_wysiwyg = "true";
defparam \RAM|RAM~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N30
cycloneive_lcell_comb \rtl~1082 (
// Equation(s):
// \rtl~1082_combout  = (\top|conrtol|Decoder0~1_combout  & (!\top|ALU|Mux22~3_combout  & (!\top|ALU|Mux23~3_combout  & \RAM|RAM~1745_combout )))

	.dataa(\top|conrtol|Decoder0~1_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\top|ALU|Mux23~3_combout ),
	.datad(\RAM|RAM~1745_combout ),
	.cin(gnd),
	.combout(\rtl~1082_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~1082 .lut_mask = 16'h0200;
defparam \rtl~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N14
cycloneive_lcell_comb \RAM|RAM~2454 (
// Equation(s):
// \RAM|RAM~2454_combout  = (\rtl~1082_combout  & ((\RAM|RAM~1725_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1725_combout  & (\RAM|RAM~231_q )))) # (!\rtl~1082_combout  & (((\RAM|RAM~231_q ))))

	.dataa(\rtl~1082_combout ),
	.datab(\RAM|RAM~1725_combout ),
	.datac(\RAM|RAM~231_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2454_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2454 .lut_mask = 16'hF870;
defparam \RAM|RAM~2454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y31_N15
dffeas \RAM|RAM~231 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2454_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~231 .is_wysiwyg = "true";
defparam \RAM|RAM~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N6
cycloneive_lcell_comb \RAM|RAM~1498 (
// Equation(s):
// \RAM|RAM~1498_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~231_q ))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~227_q ))))

	.dataa(\RAM|RAM~227_q ),
	.datab(\RAM|RAM~231_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1498_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1498 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N2
cycloneive_lcell_comb \RAM|RAM~1499 (
// Equation(s):
// \RAM|RAM~1499_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1498_combout  & ((\RAM|RAM~239_q ))) # (!\RAM|RAM~1498_combout  & (\RAM|RAM~235_q )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1498_combout ))))

	.dataa(\RAM|RAM~235_q ),
	.datab(\RAM|RAM~239_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1498_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1499_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1499 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N6
cycloneive_lcell_comb \RAM|RAM~1500 (
// Equation(s):
// \RAM|RAM~1500_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1497_combout  & ((\RAM|RAM~1499_combout ))) # (!\RAM|RAM~1497_combout  & (\RAM|RAM~1492_combout )))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~1497_combout ))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1497_combout ),
	.datac(\RAM|RAM~1492_combout ),
	.datad(\RAM|RAM~1499_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1500_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1500 .lut_mask = 16'hEC64;
defparam \RAM|RAM~1500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N8
cycloneive_lcell_comb \RAM|RAM~2476 (
// Equation(s):
// \RAM|RAM~2476_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1091_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1091_combout  & ((\RAM|RAM~206_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~206_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~206_q ),
	.datad(\rtl~1091_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2476_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2476 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y33_N9
dffeas \RAM|RAM~206 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2476_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~206 .is_wysiwyg = "true";
defparam \RAM|RAM~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N16
cycloneive_lcell_comb \RAM|RAM~2473 (
// Equation(s):
// \RAM|RAM~2473_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~198_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~198_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~198_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2473_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2473 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y33_N17
dffeas \RAM|RAM~198 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2473_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~198 .is_wysiwyg = "true";
defparam \RAM|RAM~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N12
cycloneive_lcell_comb \RAM|RAM~2475 (
// Equation(s):
// \RAM|RAM~2475_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1088_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1088_combout  & ((\RAM|RAM~194_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~194_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~194_q ),
	.datad(\rtl~1088_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2475_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2475 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y33_N13
dffeas \RAM|RAM~194 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2475_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~194 .is_wysiwyg = "true";
defparam \RAM|RAM~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N14
cycloneive_lcell_comb \RAM|RAM~2474 (
// Equation(s):
// \RAM|RAM~2474_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1084_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1084_combout  & ((\RAM|RAM~202_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~202_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~202_q ),
	.datad(\rtl~1084_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2474_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2474 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y33_N15
dffeas \RAM|RAM~202 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2474_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~202 .is_wysiwyg = "true";
defparam \RAM|RAM~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N18
cycloneive_lcell_comb \RAM|RAM~1511 (
// Equation(s):
// \RAM|RAM~1511_combout  = (\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~202_q ) # (\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~194_q  & ((!\top|MUXRam|out[2]~0_combout ))))

	.dataa(\RAM|RAM~194_q ),
	.datab(\RAM|RAM~202_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1511_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1511 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N6
cycloneive_lcell_comb \RAM|RAM~1512 (
// Equation(s):
// \RAM|RAM~1512_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1511_combout  & (\RAM|RAM~206_q )) # (!\RAM|RAM~1511_combout  & ((\RAM|RAM~198_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1511_combout ))))

	.dataa(\RAM|RAM~206_q ),
	.datab(\RAM|RAM~198_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1511_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1512_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1512 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N22
cycloneive_lcell_comb \RAM|RAM~2485 (
// Equation(s):
// \RAM|RAM~2485_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~203_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~203_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~203_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2485_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2485 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y34_N23
dffeas \RAM|RAM~203 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2485_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~203 .is_wysiwyg = "true";
defparam \RAM|RAM~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N4
cycloneive_lcell_comb \RAM|RAM~2488 (
// Equation(s):
// \RAM|RAM~2488_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~207_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~207_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~207_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2488_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2488 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y34_N5
dffeas \RAM|RAM~207 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2488_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~207 .is_wysiwyg = "true";
defparam \RAM|RAM~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N20
cycloneive_lcell_comb \RAM|RAM~2487 (
// Equation(s):
// \RAM|RAM~2487_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~195_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~195_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~195_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2487_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2487 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y34_N21
dffeas \RAM|RAM~195 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2487_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~195 .is_wysiwyg = "true";
defparam \RAM|RAM~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N0
cycloneive_lcell_comb \RAM|RAM~2486 (
// Equation(s):
// \RAM|RAM~2486_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1082_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1082_combout  & ((\RAM|RAM~199_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~199_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~199_q ),
	.datad(\rtl~1082_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2486_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2486 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y34_N1
dffeas \RAM|RAM~199 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2486_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~199 .is_wysiwyg = "true";
defparam \RAM|RAM~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N10
cycloneive_lcell_comb \RAM|RAM~1518 (
// Equation(s):
// \RAM|RAM~1518_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~199_q ))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~195_q ))))

	.dataa(\RAM|RAM~195_q ),
	.datab(\RAM|RAM~199_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1518_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1518 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N18
cycloneive_lcell_comb \RAM|RAM~1519 (
// Equation(s):
// \RAM|RAM~1519_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1518_combout  & ((\RAM|RAM~207_q ))) # (!\RAM|RAM~1518_combout  & (\RAM|RAM~203_q )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1518_combout ))))

	.dataa(\RAM|RAM~203_q ),
	.datab(\RAM|RAM~207_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1518_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1519_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1519 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N28
cycloneive_lcell_comb \RAM|RAM~2481 (
// Equation(s):
// \RAM|RAM~2481_combout  = (\rtl~1081_combout  & ((\RAM|RAM~1873_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1873_combout  & ((\RAM|RAM~196_q ))))) # (!\rtl~1081_combout  & (((\RAM|RAM~196_q ))))

	.dataa(\rtl~1081_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~196_q ),
	.datad(\RAM|RAM~1873_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2481_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2481 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y31_N29
dffeas \RAM|RAM~196 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2481_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~196 .is_wysiwyg = "true";
defparam \RAM|RAM~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y34_N16
cycloneive_lcell_comb \RAM|RAM~2484 (
// Equation(s):
// \RAM|RAM~2484_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~204_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~204_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~204_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2484_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2484 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y34_N17
dffeas \RAM|RAM~204 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2484_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~204 .is_wysiwyg = "true";
defparam \RAM|RAM~204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N12
cycloneive_lcell_comb \RAM|RAM~2483 (
// Equation(s):
// \RAM|RAM~2483_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1089_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1089_combout  & ((\RAM|RAM~192_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~192_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~192_q ),
	.datad(\rtl~1089_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2483_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2483 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y34_N13
dffeas \RAM|RAM~192 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2483_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~192 .is_wysiwyg = "true";
defparam \RAM|RAM~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N4
cycloneive_lcell_comb \RAM|RAM~2482 (
// Equation(s):
// \RAM|RAM~2482_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1085_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1085_combout  & ((\RAM|RAM~200_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~200_q ))))

	.dataa(\RAM|RAM~1873_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~200_q ),
	.datad(\rtl~1085_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2482_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2482 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y30_N5
dffeas \RAM|RAM~200 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2482_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~200 .is_wysiwyg = "true";
defparam \RAM|RAM~200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N28
cycloneive_lcell_comb \RAM|RAM~1515 (
// Equation(s):
// \RAM|RAM~1515_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~200_q ))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~192_q ))))

	.dataa(\RAM|RAM~192_q ),
	.datab(\RAM|RAM~200_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1515_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1515 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N26
cycloneive_lcell_comb \RAM|RAM~1516 (
// Equation(s):
// \RAM|RAM~1516_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1515_combout  & ((\RAM|RAM~204_q ))) # (!\RAM|RAM~1515_combout  & (\RAM|RAM~196_q )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1515_combout ))))

	.dataa(\RAM|RAM~196_q ),
	.datab(\RAM|RAM~204_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1515_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1516_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1516 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N14
cycloneive_lcell_comb \RAM|RAM~2477 (
// Equation(s):
// \RAM|RAM~2477_combout  = (\rtl~1083_combout  & ((\RAM|RAM~1873_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1873_combout  & ((\RAM|RAM~201_q ))))) # (!\rtl~1083_combout  & (((\RAM|RAM~201_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1083_combout ),
	.datac(\RAM|RAM~201_q ),
	.datad(\RAM|RAM~1873_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2477_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2477 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N15
dffeas \RAM|RAM~201 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2477_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~201 .is_wysiwyg = "true";
defparam \RAM|RAM~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N30
cycloneive_lcell_comb \RAM|RAM~2480 (
// Equation(s):
// \RAM|RAM~2480_combout  = (\RAM|RAM~1873_combout  & ((\rtl~1092_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1092_combout  & ((\RAM|RAM~205_q ))))) # (!\RAM|RAM~1873_combout  & (((\RAM|RAM~205_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1873_combout ),
	.datac(\RAM|RAM~205_q ),
	.datad(\rtl~1092_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2480_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2480 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N31
dffeas \RAM|RAM~205 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2480_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~205 .is_wysiwyg = "true";
defparam \RAM|RAM~205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N18
cycloneive_lcell_comb \RAM|RAM~2479 (
// Equation(s):
// \RAM|RAM~2479_combout  = (\rtl~1087_combout  & ((\RAM|RAM~1873_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1873_combout  & ((\RAM|RAM~193_q ))))) # (!\rtl~1087_combout  & (((\RAM|RAM~193_q ))))

	.dataa(\rtl~1087_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~193_q ),
	.datad(\RAM|RAM~1873_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2479_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2479 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y30_N19
dffeas \RAM|RAM~193 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2479_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~193 .is_wysiwyg = "true";
defparam \RAM|RAM~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N2
cycloneive_lcell_comb \RAM|RAM~2478 (
// Equation(s):
// \RAM|RAM~2478_combout  = (\rtl~1080_combout  & ((\RAM|RAM~1873_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1873_combout  & ((\RAM|RAM~197_q ))))) # (!\rtl~1080_combout  & (((\RAM|RAM~197_q ))))

	.dataa(\rtl~1080_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~197_q ),
	.datad(\RAM|RAM~1873_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2478_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2478 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y34_N3
dffeas \RAM|RAM~197 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2478_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~197 .is_wysiwyg = "true";
defparam \RAM|RAM~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N14
cycloneive_lcell_comb \RAM|RAM~1513 (
// Equation(s):
// \RAM|RAM~1513_combout  = (\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~197_q ) # (\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~193_q  & ((!\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~193_q ),
	.datab(\RAM|RAM~197_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1513_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1513 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N20
cycloneive_lcell_comb \RAM|RAM~1514 (
// Equation(s):
// \RAM|RAM~1514_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1513_combout  & ((\RAM|RAM~205_q ))) # (!\RAM|RAM~1513_combout  & (\RAM|RAM~201_q )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1513_combout ))))

	.dataa(\RAM|RAM~201_q ),
	.datab(\RAM|RAM~205_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1513_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1514_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1514 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N24
cycloneive_lcell_comb \RAM|RAM~1517 (
// Equation(s):
// \RAM|RAM~1517_combout  = (\top|ALU|Mux30~1_combout  & (\top|ALU|Mux31~1_combout )) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1514_combout ))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~1516_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1516_combout ),
	.datad(\RAM|RAM~1514_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1517_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1517 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N22
cycloneive_lcell_comb \RAM|RAM~1520 (
// Equation(s):
// \RAM|RAM~1520_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1517_combout  & ((\RAM|RAM~1519_combout ))) # (!\RAM|RAM~1517_combout  & (\RAM|RAM~1512_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1517_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1512_combout ),
	.datac(\RAM|RAM~1519_combout ),
	.datad(\RAM|RAM~1517_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1520_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1520 .lut_mask = 16'hF588;
defparam \RAM|RAM~1520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N26
cycloneive_lcell_comb \RAM|RAM~2472 (
// Equation(s):
// \RAM|RAM~2472_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~223_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~223_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~223_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2472_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2472 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y34_N27
dffeas \RAM|RAM~223 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2472_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~223 .is_wysiwyg = "true";
defparam \RAM|RAM~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N20
cycloneive_lcell_comb \RAM|RAM~2469 (
// Equation(s):
// \RAM|RAM~2469_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~219_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~219_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~219_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2469_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2469 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y34_N21
dffeas \RAM|RAM~219 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2469_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~219 .is_wysiwyg = "true";
defparam \RAM|RAM~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N30
cycloneive_lcell_comb \RAM|RAM~2470 (
// Equation(s):
// \RAM|RAM~2470_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1082_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1082_combout  & ((\RAM|RAM~215_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~215_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~215_q ),
	.datad(\rtl~1082_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2470_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2470 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y34_N31
dffeas \RAM|RAM~215 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2470_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~215 .is_wysiwyg = "true";
defparam \RAM|RAM~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N10
cycloneive_lcell_comb \RAM|RAM~2471 (
// Equation(s):
// \RAM|RAM~2471_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~211_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~211_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~211_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2471_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2471 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y34_N11
dffeas \RAM|RAM~211 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2471_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~211 .is_wysiwyg = "true";
defparam \RAM|RAM~211 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N24
cycloneive_lcell_comb \RAM|RAM~1508 (
// Equation(s):
// \RAM|RAM~1508_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~215_q )) # (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~211_q )))))

	.dataa(\RAM|RAM~215_q ),
	.datab(\RAM|RAM~211_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1508_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1508 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N28
cycloneive_lcell_comb \RAM|RAM~1509 (
// Equation(s):
// \RAM|RAM~1509_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1508_combout  & (\RAM|RAM~223_q )) # (!\RAM|RAM~1508_combout  & ((\RAM|RAM~219_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1508_combout ))))

	.dataa(\RAM|RAM~223_q ),
	.datab(\RAM|RAM~219_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1508_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1509_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1509 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N18
cycloneive_lcell_comb \RAM|RAM~2465 (
// Equation(s):
// \RAM|RAM~2465_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1081_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1081_combout  & ((\RAM|RAM~212_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~212_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~212_q ),
	.datad(\rtl~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2465_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2465 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y31_N19
dffeas \RAM|RAM~212 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2465_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~212 .is_wysiwyg = "true";
defparam \RAM|RAM~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y30_N18
cycloneive_lcell_comb \RAM|RAM~2468 (
// Equation(s):
// \RAM|RAM~2468_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~220_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~220_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~220_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2468_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2468 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y30_N19
dffeas \RAM|RAM~220 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2468_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~220 .is_wysiwyg = "true";
defparam \RAM|RAM~220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N14
cycloneive_lcell_comb \RAM|RAM~2467 (
// Equation(s):
// \RAM|RAM~2467_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1089_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1089_combout  & ((\RAM|RAM~208_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~208_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~208_q ),
	.datad(\rtl~1089_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2467_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2467 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y34_N15
dffeas \RAM|RAM~208 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2467_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~208 .is_wysiwyg = "true";
defparam \RAM|RAM~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y34_N10
cycloneive_lcell_comb \RAM|RAM~2466 (
// Equation(s):
// \RAM|RAM~2466_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1085_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1085_combout  & ((\RAM|RAM~216_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~216_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~216_q ),
	.datad(\rtl~1085_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2466_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2466 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y34_N11
dffeas \RAM|RAM~216 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2466_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~216 .is_wysiwyg = "true";
defparam \RAM|RAM~216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N0
cycloneive_lcell_comb \RAM|RAM~1505 (
// Equation(s):
// \RAM|RAM~1505_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~216_q ))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~208_q ))))

	.dataa(\RAM|RAM~208_q ),
	.datab(\RAM|RAM~216_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1505_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1505 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N30
cycloneive_lcell_comb \RAM|RAM~1506 (
// Equation(s):
// \RAM|RAM~1506_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1505_combout  & ((\RAM|RAM~220_q ))) # (!\RAM|RAM~1505_combout  & (\RAM|RAM~212_q )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1505_combout ))))

	.dataa(\RAM|RAM~212_q ),
	.datab(\RAM|RAM~220_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1505_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1506_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1506 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y30_N16
cycloneive_lcell_comb \RAM|RAM~2464 (
// Equation(s):
// \RAM|RAM~2464_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1091_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1091_combout  & ((\RAM|RAM~222_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~222_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~222_q ),
	.datad(\rtl~1091_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2464_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2464 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y30_N17
dffeas \RAM|RAM~222 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2464_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~222 .is_wysiwyg = "true";
defparam \RAM|RAM~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N26
cycloneive_lcell_comb \RAM|RAM~2461 (
// Equation(s):
// \RAM|RAM~2461_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~214_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~214_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~214_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2461_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2461 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N27
dffeas \RAM|RAM~214 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2461_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~214 .is_wysiwyg = "true";
defparam \RAM|RAM~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N8
cycloneive_lcell_comb \RAM|RAM~2463 (
// Equation(s):
// \RAM|RAM~2463_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1088_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1088_combout  & ((\RAM|RAM~210_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~210_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~210_q ),
	.datad(\rtl~1088_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2463_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2463 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y34_N9
dffeas \RAM|RAM~210 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2463_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~210 .is_wysiwyg = "true";
defparam \RAM|RAM~210 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y30_N22
cycloneive_lcell_comb \RAM|RAM~2462 (
// Equation(s):
// \RAM|RAM~2462_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1084_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1084_combout  & ((\RAM|RAM~218_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~218_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1805_combout ),
	.datac(\RAM|RAM~218_q ),
	.datad(\rtl~1084_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2462_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2462 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y30_N23
dffeas \RAM|RAM~218 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2462_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~218 .is_wysiwyg = "true";
defparam \RAM|RAM~218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N12
cycloneive_lcell_comb \RAM|RAM~1503 (
// Equation(s):
// \RAM|RAM~1503_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~218_q ))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~210_q ))))

	.dataa(\RAM|RAM~210_q ),
	.datab(\RAM|RAM~218_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1503_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1503 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N2
cycloneive_lcell_comb \RAM|RAM~1504 (
// Equation(s):
// \RAM|RAM~1504_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1503_combout  & (\RAM|RAM~222_q )) # (!\RAM|RAM~1503_combout  & ((\RAM|RAM~214_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1503_combout ))))

	.dataa(\RAM|RAM~222_q ),
	.datab(\RAM|RAM~214_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1503_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1504_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1504 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N8
cycloneive_lcell_comb \RAM|RAM~1507 (
// Equation(s):
// \RAM|RAM~1507_combout  = (\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout ) # ((\RAM|RAM~1504_combout )))) # (!\top|ALU|Mux30~1_combout  & (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~1506_combout )))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1506_combout ),
	.datad(\RAM|RAM~1504_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1507_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1507 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N26
cycloneive_lcell_comb \RAM|RAM~2460 (
// Equation(s):
// \RAM|RAM~2460_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1092_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1092_combout  & ((\RAM|RAM~221_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~221_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~221_q ),
	.datad(\rtl~1092_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2460_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2460 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y34_N27
dffeas \RAM|RAM~221 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2460_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~221 .is_wysiwyg = "true";
defparam \RAM|RAM~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N28
cycloneive_lcell_comb \RAM|RAM~2457 (
// Equation(s):
// \RAM|RAM~2457_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1083_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1083_combout  & ((\RAM|RAM~217_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~217_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~217_q ),
	.datad(\rtl~1083_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2457_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2457 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y34_N29
dffeas \RAM|RAM~217 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2457_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~217 .is_wysiwyg = "true";
defparam \RAM|RAM~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N18
cycloneive_lcell_comb \RAM|RAM~2458 (
// Equation(s):
// \RAM|RAM~2458_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~213_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~213_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~213_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2458_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2458 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y34_N19
dffeas \RAM|RAM~213 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2458_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~213 .is_wysiwyg = "true";
defparam \RAM|RAM~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y34_N6
cycloneive_lcell_comb \RAM|RAM~2459 (
// Equation(s):
// \RAM|RAM~2459_combout  = (\RAM|RAM~1805_combout  & ((\rtl~1087_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1087_combout  & ((\RAM|RAM~209_q ))))) # (!\RAM|RAM~1805_combout  & (((\RAM|RAM~209_q ))))

	.dataa(\RAM|RAM~1805_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~209_q ),
	.datad(\rtl~1087_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2459_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2459 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y34_N7
dffeas \RAM|RAM~209 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2459_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~209 .is_wysiwyg = "true";
defparam \RAM|RAM~209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N4
cycloneive_lcell_comb \RAM|RAM~1501 (
// Equation(s):
// \RAM|RAM~1501_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~213_q ) # ((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~209_q  & !\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~213_q ),
	.datab(\RAM|RAM~209_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1501_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1501 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N16
cycloneive_lcell_comb \RAM|RAM~1502 (
// Equation(s):
// \RAM|RAM~1502_combout  = (\RAM|RAM~1501_combout  & ((\RAM|RAM~221_q ) # ((!\top|MUXRam|out[3]~1_combout )))) # (!\RAM|RAM~1501_combout  & (((\RAM|RAM~217_q  & \top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~221_q ),
	.datab(\RAM|RAM~217_q ),
	.datac(\RAM|RAM~1501_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1502_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1502 .lut_mask = 16'hACF0;
defparam \RAM|RAM~1502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N18
cycloneive_lcell_comb \RAM|RAM~1510 (
// Equation(s):
// \RAM|RAM~1510_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1507_combout  & (\RAM|RAM~1509_combout )) # (!\RAM|RAM~1507_combout  & ((\RAM|RAM~1502_combout ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1507_combout ))))

	.dataa(\RAM|RAM~1509_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1507_combout ),
	.datad(\RAM|RAM~1502_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1510_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1510 .lut_mask = 16'hBCB0;
defparam \RAM|RAM~1510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N4
cycloneive_lcell_comb \RAM|RAM~1521 (
// Equation(s):
// \RAM|RAM~1521_combout  = (\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout ) # ((\RAM|RAM~1510_combout )))) # (!\top|ALU|Mux27~9_combout  & (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~1520_combout )))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1520_combout ),
	.datad(\RAM|RAM~1510_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1521_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1521 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N30
cycloneive_lcell_comb \RAM|RAM~2492 (
// Equation(s):
// \RAM|RAM~2492_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1092_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1092_combout  & ((\RAM|RAM~253_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~253_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~253_q ),
	.datad(\rtl~1092_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2492_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2492 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y30_N31
dffeas \RAM|RAM~253 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2492_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~253 .is_wysiwyg = "true";
defparam \RAM|RAM~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y34_N22
cycloneive_lcell_comb \RAM|RAM~2489 (
// Equation(s):
// \RAM|RAM~2489_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1083_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1083_combout  & ((\RAM|RAM~249_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~249_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~249_q ),
	.datad(\rtl~1083_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2489_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2489 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y34_N23
dffeas \RAM|RAM~249 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2489_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~249 .is_wysiwyg = "true";
defparam \RAM|RAM~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N20
cycloneive_lcell_comb \RAM|RAM~2490 (
// Equation(s):
// \RAM|RAM~2490_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~245_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~245_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~245_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2490_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2490 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N21
dffeas \RAM|RAM~245 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2490_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~245 .is_wysiwyg = "true";
defparam \RAM|RAM~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N4
cycloneive_lcell_comb \RAM|RAM~2491 (
// Equation(s):
// \RAM|RAM~2491_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1087_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1087_combout  & ((\RAM|RAM~241_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~241_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~241_q ),
	.datad(\rtl~1087_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2491_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2491 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y30_N5
dffeas \RAM|RAM~241 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2491_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~241 .is_wysiwyg = "true";
defparam \RAM|RAM~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N2
cycloneive_lcell_comb \RAM|RAM~1522 (
// Equation(s):
// \RAM|RAM~1522_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~245_q )) # (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~241_q )))))

	.dataa(\RAM|RAM~245_q ),
	.datab(\RAM|RAM~241_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1522_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1522 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N8
cycloneive_lcell_comb \RAM|RAM~1523 (
// Equation(s):
// \RAM|RAM~1523_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1522_combout  & (\RAM|RAM~253_q )) # (!\RAM|RAM~1522_combout  & ((\RAM|RAM~249_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1522_combout ))))

	.dataa(\RAM|RAM~253_q ),
	.datab(\RAM|RAM~249_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1522_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1523_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1523 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N26
cycloneive_lcell_comb \RAM|RAM~2504 (
// Equation(s):
// \RAM|RAM~2504_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~255_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~255_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\mem_ctrl|Equal0~0_combout ),
	.datac(\RAM|RAM~255_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2504_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2504 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N27
dffeas \RAM|RAM~255 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2504_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~255 .is_wysiwyg = "true";
defparam \RAM|RAM~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N24
cycloneive_lcell_comb \RAM|RAM~2501 (
// Equation(s):
// \RAM|RAM~2501_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~251_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~251_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~251_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2501_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2501 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N25
dffeas \RAM|RAM~251 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2501_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~251 .is_wysiwyg = "true";
defparam \RAM|RAM~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N20
cycloneive_lcell_comb \RAM|RAM~2502 (
// Equation(s):
// \RAM|RAM~2502_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1082_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1082_combout  & (\RAM|RAM~247_q )))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~247_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\rtl~1082_combout ),
	.datac(\RAM|RAM~247_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2502_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2502 .lut_mask = 16'hF870;
defparam \RAM|RAM~2502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y30_N21
dffeas \RAM|RAM~247 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2502_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~247 .is_wysiwyg = "true";
defparam \RAM|RAM~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N24
cycloneive_lcell_comb \RAM|RAM~2503 (
// Equation(s):
// \RAM|RAM~2503_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~243_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~243_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~243_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2503_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2503 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y30_N25
dffeas \RAM|RAM~243 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2503_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~243 .is_wysiwyg = "true";
defparam \RAM|RAM~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N6
cycloneive_lcell_comb \RAM|RAM~1529 (
// Equation(s):
// \RAM|RAM~1529_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~247_q )) # (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~243_q )))))

	.dataa(\RAM|RAM~247_q ),
	.datab(\RAM|RAM~243_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1529_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1529 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N12
cycloneive_lcell_comb \RAM|RAM~1530 (
// Equation(s):
// \RAM|RAM~1530_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1529_combout  & (\RAM|RAM~255_q )) # (!\RAM|RAM~1529_combout  & ((\RAM|RAM~251_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1529_combout ))))

	.dataa(\RAM|RAM~255_q ),
	.datab(\RAM|RAM~251_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1529_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1530_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1530 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N18
cycloneive_lcell_comb \RAM|RAM~2496 (
// Equation(s):
// \RAM|RAM~2496_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1091_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1091_combout  & (\RAM|RAM~254_q )))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~254_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\rtl~1091_combout ),
	.datac(\RAM|RAM~254_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2496_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2496 .lut_mask = 16'hF870;
defparam \RAM|RAM~2496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N19
dffeas \RAM|RAM~254 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2496_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~254 .is_wysiwyg = "true";
defparam \RAM|RAM~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N0
cycloneive_lcell_comb \RAM|RAM~2493 (
// Equation(s):
// \RAM|RAM~2493_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~246_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~246_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~246_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2493_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2493 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y30_N1
dffeas \RAM|RAM~246 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2493_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~246 .is_wysiwyg = "true";
defparam \RAM|RAM~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N10
cycloneive_lcell_comb \RAM|RAM~2494 (
// Equation(s):
// \RAM|RAM~2494_combout  = (\rtl~1084_combout  & ((\mem_ctrl|Equal0~0_combout  & (\top|Registers|Mux63~6_combout )) # (!\mem_ctrl|Equal0~0_combout  & ((\RAM|RAM~250_q ))))) # (!\rtl~1084_combout  & (((\RAM|RAM~250_q ))))

	.dataa(\rtl~1084_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~250_q ),
	.datad(\mem_ctrl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2494_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2494 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y34_N11
dffeas \RAM|RAM~250 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2494_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~250 .is_wysiwyg = "true";
defparam \RAM|RAM~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N4
cycloneive_lcell_comb \RAM|RAM~2495 (
// Equation(s):
// \RAM|RAM~2495_combout  = (\rtl~1088_combout  & ((\mem_ctrl|Equal0~0_combout  & (\top|Registers|Mux63~6_combout )) # (!\mem_ctrl|Equal0~0_combout  & ((\RAM|RAM~242_q ))))) # (!\rtl~1088_combout  & (((\RAM|RAM~242_q ))))

	.dataa(\rtl~1088_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~242_q ),
	.datad(\mem_ctrl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2495_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2495 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y34_N5
dffeas \RAM|RAM~242 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2495_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~242 .is_wysiwyg = "true";
defparam \RAM|RAM~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N6
cycloneive_lcell_comb \RAM|RAM~1524 (
// Equation(s):
// \RAM|RAM~1524_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~250_q )) # (!\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~242_q )))))

	.dataa(\RAM|RAM~250_q ),
	.datab(\RAM|RAM~242_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1524_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1524 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N0
cycloneive_lcell_comb \RAM|RAM~1525 (
// Equation(s):
// \RAM|RAM~1525_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1524_combout  & (\RAM|RAM~254_q )) # (!\RAM|RAM~1524_combout  & ((\RAM|RAM~246_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1524_combout ))))

	.dataa(\RAM|RAM~254_q ),
	.datab(\RAM|RAM~246_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1524_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1525_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1525 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N30
cycloneive_lcell_comb \RAM|RAM~2497 (
// Equation(s):
// \RAM|RAM~2497_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1081_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1081_combout  & ((\RAM|RAM~244_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~244_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~244_q ),
	.datad(\rtl~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2497_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2497 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y30_N31
dffeas \RAM|RAM~244 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2497_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~244 .is_wysiwyg = "true";
defparam \RAM|RAM~244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N20
cycloneive_lcell_comb \RAM|RAM~2500 (
// Equation(s):
// \RAM|RAM~2500_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~252_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~252_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~252_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2500_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2500 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y30_N21
dffeas \RAM|RAM~252 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2500_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~252 .is_wysiwyg = "true";
defparam \RAM|RAM~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y30_N2
cycloneive_lcell_comb \RAM|RAM~2499 (
// Equation(s):
// \RAM|RAM~2499_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1089_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1089_combout  & ((\RAM|RAM~240_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~240_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~240_q ),
	.datad(\rtl~1089_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2499_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2499 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y30_N3
dffeas \RAM|RAM~240 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2499_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~240 .is_wysiwyg = "true";
defparam \RAM|RAM~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N28
cycloneive_lcell_comb \RAM|RAM~2498 (
// Equation(s):
// \RAM|RAM~2498_combout  = (\mem_ctrl|Equal0~0_combout  & ((\rtl~1085_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1085_combout  & ((\RAM|RAM~248_q ))))) # (!\mem_ctrl|Equal0~0_combout  & (((\RAM|RAM~248_q ))))

	.dataa(\mem_ctrl|Equal0~0_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~248_q ),
	.datad(\rtl~1085_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2498_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2498 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y30_N29
dffeas \RAM|RAM~248 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2498_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~248 .is_wysiwyg = "true";
defparam \RAM|RAM~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N10
cycloneive_lcell_comb \RAM|RAM~1526 (
// Equation(s):
// \RAM|RAM~1526_combout  = (\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~248_q ) # (\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~240_q  & ((!\top|MUXRam|out[2]~0_combout ))))

	.dataa(\RAM|RAM~240_q ),
	.datab(\RAM|RAM~248_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1526_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1526 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y30_N22
cycloneive_lcell_comb \RAM|RAM~1527 (
// Equation(s):
// \RAM|RAM~1527_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1526_combout  & ((\RAM|RAM~252_q ))) # (!\RAM|RAM~1526_combout  & (\RAM|RAM~244_q )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1526_combout ))))

	.dataa(\RAM|RAM~244_q ),
	.datab(\RAM|RAM~252_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1526_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1527_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1527 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N10
cycloneive_lcell_comb \RAM|RAM~1528 (
// Equation(s):
// \RAM|RAM~1528_combout  = (\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout ) # ((\RAM|RAM~1525_combout )))) # (!\top|ALU|Mux30~1_combout  & (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1527_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1525_combout ),
	.datad(\RAM|RAM~1527_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1528_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1528 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N16
cycloneive_lcell_comb \RAM|RAM~1531 (
// Equation(s):
// \RAM|RAM~1531_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1528_combout  & ((\RAM|RAM~1530_combout ))) # (!\RAM|RAM~1528_combout  & (\RAM|RAM~1523_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1528_combout ))))

	.dataa(\RAM|RAM~1523_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1530_combout ),
	.datad(\RAM|RAM~1528_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1531_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1531 .lut_mask = 16'hF388;
defparam \RAM|RAM~1531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y34_N14
cycloneive_lcell_comb \RAM|RAM~1532 (
// Equation(s):
// \RAM|RAM~1532_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1521_combout  & ((\RAM|RAM~1531_combout ))) # (!\RAM|RAM~1521_combout  & (\RAM|RAM~1500_combout )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1521_combout ))))

	.dataa(\RAM|RAM~1500_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1521_combout ),
	.datad(\RAM|RAM~1531_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1532_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1532 .lut_mask = 16'hF838;
defparam \RAM|RAM~1532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N6
cycloneive_lcell_comb \RAM|RAM~2313 (
// Equation(s):
// \RAM|RAM~2313_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1083_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1083_combout  & ((\RAM|RAM~89_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~89_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~89_q ),
	.datad(\rtl~1083_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2313_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2313 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N7
dffeas \RAM|RAM~89 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2313_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~89 .is_wysiwyg = "true";
defparam \RAM|RAM~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N2
cycloneive_lcell_comb \RAM|RAM~2316 (
// Equation(s):
// \RAM|RAM~2316_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1083_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1083_combout  & ((\RAM|RAM~121_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~121_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~121_q ),
	.datad(\rtl~1083_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2316_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2316 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N3
dffeas \RAM|RAM~121 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2316_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~121 .is_wysiwyg = "true";
defparam \RAM|RAM~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N0
cycloneive_lcell_comb \RAM|RAM~2314 (
// Equation(s):
// \RAM|RAM~2314_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1083_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1083_combout  & ((\RAM|RAM~105_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~105_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~105_q ),
	.datad(\rtl~1083_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2314_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2314 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N1
dffeas \RAM|RAM~105 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2314_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~105 .is_wysiwyg = "true";
defparam \RAM|RAM~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N0
cycloneive_lcell_comb \RAM|RAM~2315 (
// Equation(s):
// \RAM|RAM~2315_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1083_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1083_combout  & ((\RAM|RAM~73_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~73_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~73_q ),
	.datad(\rtl~1083_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2315_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2315 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N1
dffeas \RAM|RAM~73 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2315_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~73 .is_wysiwyg = "true";
defparam \RAM|RAM~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N24
cycloneive_lcell_comb \RAM|RAM~1406 (
// Equation(s):
// \RAM|RAM~1406_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~105_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~73_q )))))

	.dataa(\RAM|RAM~105_q ),
	.datab(\RAM|RAM~73_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1406_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1406 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N14
cycloneive_lcell_comb \RAM|RAM~1407 (
// Equation(s):
// \RAM|RAM~1407_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1406_combout  & ((\RAM|RAM~121_q ))) # (!\RAM|RAM~1406_combout  & (\RAM|RAM~89_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1406_combout ))))

	.dataa(\RAM|RAM~89_q ),
	.datab(\RAM|RAM~121_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1406_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1407_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1407 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N4
cycloneive_lcell_comb \RAM|RAM~2328 (
// Equation(s):
// \RAM|RAM~2328_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1092_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1092_combout  & ((\RAM|RAM~125_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~125_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~125_q ),
	.datad(\rtl~1092_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2328_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2328 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N5
dffeas \RAM|RAM~125 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2328_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~125 .is_wysiwyg = "true";
defparam \RAM|RAM~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N10
cycloneive_lcell_comb \RAM|RAM~2325 (
// Equation(s):
// \RAM|RAM~2325_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1092_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1092_combout  & ((\RAM|RAM~109_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~109_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~109_q ),
	.datad(\rtl~1092_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2325_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2325 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N11
dffeas \RAM|RAM~109 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~109 .is_wysiwyg = "true";
defparam \RAM|RAM~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N12
cycloneive_lcell_comb \RAM|RAM~2326 (
// Equation(s):
// \RAM|RAM~2326_combout  = (\rtl~1092_combout  & ((\RAM|RAM~1795_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1795_combout  & (\RAM|RAM~93_q )))) # (!\rtl~1092_combout  & (((\RAM|RAM~93_q ))))

	.dataa(\rtl~1092_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~93_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2326_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2326 .lut_mask = 16'hF870;
defparam \RAM|RAM~2326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y34_N13
dffeas \RAM|RAM~93 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2326_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~93 .is_wysiwyg = "true";
defparam \RAM|RAM~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N12
cycloneive_lcell_comb \RAM|RAM~2327 (
// Equation(s):
// \RAM|RAM~2327_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1092_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1092_combout  & ((\RAM|RAM~77_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~77_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~77_q ),
	.datad(\rtl~1092_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2327_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2327 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N13
dffeas \RAM|RAM~77 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2327_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~77 .is_wysiwyg = "true";
defparam \RAM|RAM~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N30
cycloneive_lcell_comb \RAM|RAM~1413 (
// Equation(s):
// \RAM|RAM~1413_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~93_q ) # ((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~77_q  & !\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~93_q ),
	.datab(\RAM|RAM~77_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1413_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1413 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N8
cycloneive_lcell_comb \RAM|RAM~1414 (
// Equation(s):
// \RAM|RAM~1414_combout  = (\RAM|RAM~1413_combout  & ((\RAM|RAM~125_q ) # ((!\top|ALU|Mux26~4_combout )))) # (!\RAM|RAM~1413_combout  & (((\RAM|RAM~109_q  & \top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~125_q ),
	.datab(\RAM|RAM~109_q ),
	.datac(\RAM|RAM~1413_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1414_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1414 .lut_mask = 16'hACF0;
defparam \RAM|RAM~1414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N20
cycloneive_lcell_comb \RAM|RAM~2321 (
// Equation(s):
// \RAM|RAM~2321_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1087_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1087_combout  & ((\RAM|RAM~81_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~81_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~81_q ),
	.datad(\rtl~1087_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2321_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2321 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y30_N21
dffeas \RAM|RAM~81 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2321_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~81 .is_wysiwyg = "true";
defparam \RAM|RAM~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N16
cycloneive_lcell_comb \RAM|RAM~2324 (
// Equation(s):
// \RAM|RAM~2324_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1087_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1087_combout  & ((\RAM|RAM~113_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~113_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~113_q ),
	.datad(\rtl~1087_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2324_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2324 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y29_N17
dffeas \RAM|RAM~113 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2324_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~113 .is_wysiwyg = "true";
defparam \RAM|RAM~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N24
cycloneive_lcell_comb \RAM|RAM~2323 (
// Equation(s):
// \RAM|RAM~2323_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1087_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1087_combout  & ((\RAM|RAM~65_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~65_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~65_q ),
	.datad(\rtl~1087_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2323_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2323 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y30_N25
dffeas \RAM|RAM~65 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2323_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~65 .is_wysiwyg = "true";
defparam \RAM|RAM~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N6
cycloneive_lcell_comb \RAM|RAM~2322 (
// Equation(s):
// \RAM|RAM~2322_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1087_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1087_combout  & ((\RAM|RAM~97_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~97_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~97_q ),
	.datad(\rtl~1087_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2322_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2322 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y30_N7
dffeas \RAM|RAM~97 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2322_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~97 .is_wysiwyg = "true";
defparam \RAM|RAM~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N6
cycloneive_lcell_comb \RAM|RAM~1410 (
// Equation(s):
// \RAM|RAM~1410_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~97_q ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~65_q ))))

	.dataa(\RAM|RAM~65_q ),
	.datab(\RAM|RAM~97_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1410_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1410 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N4
cycloneive_lcell_comb \RAM|RAM~1411 (
// Equation(s):
// \RAM|RAM~1411_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1410_combout  & ((\RAM|RAM~113_q ))) # (!\RAM|RAM~1410_combout  & (\RAM|RAM~81_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1410_combout ))))

	.dataa(\RAM|RAM~81_q ),
	.datab(\RAM|RAM~113_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1410_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1411_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1411 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N8
cycloneive_lcell_comb \RAM|RAM~2320 (
// Equation(s):
// \RAM|RAM~2320_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~117_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~117_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~117_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2320_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2320 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N9
dffeas \RAM|RAM~117 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2320_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~117 .is_wysiwyg = "true";
defparam \RAM|RAM~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N28
cycloneive_lcell_comb \RAM|RAM~2317 (
// Equation(s):
// \RAM|RAM~2317_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~101_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~101_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~101_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2317_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2317 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y34_N29
dffeas \RAM|RAM~101 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2317_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~101 .is_wysiwyg = "true";
defparam \RAM|RAM~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N26
cycloneive_lcell_comb \RAM|RAM~2318 (
// Equation(s):
// \RAM|RAM~2318_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~85_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~85_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~85_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2318_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2318 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y34_N27
dffeas \RAM|RAM~85 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2318_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~85 .is_wysiwyg = "true";
defparam \RAM|RAM~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N20
cycloneive_lcell_comb \RAM|RAM~2319 (
// Equation(s):
// \RAM|RAM~2319_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~69_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~69_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~69_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2319_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2319 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y34_N21
dffeas \RAM|RAM~69 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2319_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~69 .is_wysiwyg = "true";
defparam \RAM|RAM~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N10
cycloneive_lcell_comb \RAM|RAM~1408 (
// Equation(s):
// \RAM|RAM~1408_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~85_q ) # ((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~69_q  & !\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~85_q ),
	.datab(\RAM|RAM~69_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1408_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1408 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N16
cycloneive_lcell_comb \RAM|RAM~1409 (
// Equation(s):
// \RAM|RAM~1409_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1408_combout  & (\RAM|RAM~117_q )) # (!\RAM|RAM~1408_combout  & ((\RAM|RAM~101_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1408_combout ))))

	.dataa(\RAM|RAM~117_q ),
	.datab(\RAM|RAM~101_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1408_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1409_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1409 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N2
cycloneive_lcell_comb \RAM|RAM~1412 (
// Equation(s):
// \RAM|RAM~1412_combout  = (\top|MUXRam|out[3]~1_combout  & (\top|MUXRam|out[2]~0_combout )) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1409_combout ))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~1411_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1411_combout ),
	.datad(\RAM|RAM~1409_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1412_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1412 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y34_N18
cycloneive_lcell_comb \RAM|RAM~1415 (
// Equation(s):
// \RAM|RAM~1415_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1412_combout  & ((\RAM|RAM~1414_combout ))) # (!\RAM|RAM~1412_combout  & (\RAM|RAM~1407_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1412_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\RAM|RAM~1407_combout ),
	.datac(\RAM|RAM~1414_combout ),
	.datad(\RAM|RAM~1412_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1415_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1415 .lut_mask = 16'hF588;
defparam \RAM|RAM~1415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N26
cycloneive_lcell_comb \RAM|RAM~2364 (
// Equation(s):
// \RAM|RAM~2364_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~123_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~123_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~123_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2364_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2364 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N27
dffeas \RAM|RAM~123 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2364_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~123 .is_wysiwyg = "true";
defparam \RAM|RAM~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N0
cycloneive_lcell_comb \RAM|RAM~2361 (
// Equation(s):
// \RAM|RAM~2361_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~91_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~91_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~91_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2361_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2361 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N1
dffeas \RAM|RAM~91 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2361_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~91 .is_wysiwyg = "true";
defparam \RAM|RAM~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N20
cycloneive_lcell_comb \RAM|RAM~2363 (
// Equation(s):
// \RAM|RAM~2363_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~75_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~75_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~75_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2363_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2363 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N21
dffeas \RAM|RAM~75 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2363_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~75 .is_wysiwyg = "true";
defparam \RAM|RAM~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N30
cycloneive_lcell_comb \RAM|RAM~2362 (
// Equation(s):
// \RAM|RAM~2362_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~107_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~107_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~107_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2362_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2362 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N31
dffeas \RAM|RAM~107 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2362_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~107 .is_wysiwyg = "true";
defparam \RAM|RAM~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N16
cycloneive_lcell_comb \RAM|RAM~1437 (
// Equation(s):
// \RAM|RAM~1437_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~107_q ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~75_q ))))

	.dataa(\RAM|RAM~75_q ),
	.datab(\RAM|RAM~107_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1437_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1437 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N26
cycloneive_lcell_comb \RAM|RAM~1438 (
// Equation(s):
// \RAM|RAM~1438_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1437_combout  & (\RAM|RAM~123_q )) # (!\RAM|RAM~1437_combout  & ((\RAM|RAM~91_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1437_combout ))))

	.dataa(\RAM|RAM~123_q ),
	.datab(\RAM|RAM~91_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1437_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1438_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1438 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y36_N20
cycloneive_lcell_comb \RAM|RAM~2369 (
// Equation(s):
// \RAM|RAM~2369_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~83_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~83_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~83_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2369_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2369 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y36_N21
dffeas \RAM|RAM~83 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2369_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~83 .is_wysiwyg = "true";
defparam \RAM|RAM~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N22
cycloneive_lcell_comb \RAM|RAM~2372 (
// Equation(s):
// \RAM|RAM~2372_combout  = (\rtl~1090_combout  & ((\RAM|RAM~1926_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1926_combout  & ((\RAM|RAM~115_q ))))) # (!\rtl~1090_combout  & (((\RAM|RAM~115_q ))))

	.dataa(\rtl~1090_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~115_q ),
	.datad(\RAM|RAM~1926_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2372_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2372 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N23
dffeas \RAM|RAM~115 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2372_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~115 .is_wysiwyg = "true";
defparam \RAM|RAM~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N12
cycloneive_lcell_comb \RAM|RAM~2370 (
// Equation(s):
// \RAM|RAM~2370_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~99_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~99_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~99_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2370_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2370 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N13
dffeas \RAM|RAM~99 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2370_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~99 .is_wysiwyg = "true";
defparam \RAM|RAM~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N2
cycloneive_lcell_comb \RAM|RAM~2371 (
// Equation(s):
// \RAM|RAM~2371_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~67_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~67_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~67_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2371_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2371 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N3
dffeas \RAM|RAM~67 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2371_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~67 .is_wysiwyg = "true";
defparam \RAM|RAM~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N24
cycloneive_lcell_comb \RAM|RAM~1441 (
// Equation(s):
// \RAM|RAM~1441_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~99_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~67_q )))))

	.dataa(\RAM|RAM~99_q ),
	.datab(\RAM|RAM~67_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1441_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1441 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N14
cycloneive_lcell_comb \RAM|RAM~1442 (
// Equation(s):
// \RAM|RAM~1442_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1441_combout  & ((\RAM|RAM~115_q ))) # (!\RAM|RAM~1441_combout  & (\RAM|RAM~83_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1441_combout ))))

	.dataa(\RAM|RAM~83_q ),
	.datab(\RAM|RAM~115_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1441_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1442_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1442 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N8
cycloneive_lcell_comb \RAM|RAM~2368 (
// Equation(s):
// \RAM|RAM~2368_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1082_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1082_combout  & ((\RAM|RAM~119_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~119_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~119_q ),
	.datad(\rtl~1082_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2368_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2368 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N9
dffeas \RAM|RAM~119 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2368_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~119 .is_wysiwyg = "true";
defparam \RAM|RAM~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N28
cycloneive_lcell_comb \RAM|RAM~2365 (
// Equation(s):
// \RAM|RAM~2365_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1082_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1082_combout  & ((\RAM|RAM~103_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~103_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~103_q ),
	.datad(\rtl~1082_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2365_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2365 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N29
dffeas \RAM|RAM~103 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~103 .is_wysiwyg = "true";
defparam \RAM|RAM~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N30
cycloneive_lcell_comb \RAM|RAM~2367 (
// Equation(s):
// \RAM|RAM~2367_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1082_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1082_combout  & ((\RAM|RAM~71_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~71_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~71_q ),
	.datad(\rtl~1082_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2367_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2367 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y36_N31
dffeas \RAM|RAM~71 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2367_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~71 .is_wysiwyg = "true";
defparam \RAM|RAM~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N18
cycloneive_lcell_comb \RAM|RAM~2366 (
// Equation(s):
// \RAM|RAM~2366_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1082_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1082_combout  & ((\RAM|RAM~87_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~87_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~87_q ),
	.datad(\rtl~1082_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2366_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2366 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y36_N19
dffeas \RAM|RAM~87 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2366_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~87 .is_wysiwyg = "true";
defparam \RAM|RAM~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N8
cycloneive_lcell_comb \RAM|RAM~1439 (
// Equation(s):
// \RAM|RAM~1439_combout  = (\top|ALU|Mux27~9_combout  & (((\RAM|RAM~87_q ) # (\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~71_q  & ((!\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~71_q ),
	.datab(\RAM|RAM~87_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1439_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1439 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N18
cycloneive_lcell_comb \RAM|RAM~1440 (
// Equation(s):
// \RAM|RAM~1440_combout  = (\RAM|RAM~1439_combout  & ((\RAM|RAM~119_q ) # ((!\top|ALU|Mux26~4_combout )))) # (!\RAM|RAM~1439_combout  & (((\RAM|RAM~103_q  & \top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~119_q ),
	.datab(\RAM|RAM~103_q ),
	.datac(\RAM|RAM~1439_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1440_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1440 .lut_mask = 16'hACF0;
defparam \RAM|RAM~1440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N4
cycloneive_lcell_comb \RAM|RAM~1443 (
// Equation(s):
// \RAM|RAM~1443_combout  = (\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout ) # ((\RAM|RAM~1440_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~1442_combout )))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\top|MUXRam|out[3]~1_combout ),
	.datac(\RAM|RAM~1442_combout ),
	.datad(\RAM|RAM~1440_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1443_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1443 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N30
cycloneive_lcell_comb \RAM|RAM~2376 (
// Equation(s):
// \RAM|RAM~2376_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~127_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~127_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~127_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2376_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2376 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N31
dffeas \RAM|RAM~127 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2376_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~127 .is_wysiwyg = "true";
defparam \RAM|RAM~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N16
cycloneive_lcell_comb \RAM|RAM~2373 (
// Equation(s):
// \RAM|RAM~2373_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~111_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~111_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~111_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2373_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2373 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N17
dffeas \RAM|RAM~111 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2373_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~111 .is_wysiwyg = "true";
defparam \RAM|RAM~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N2
cycloneive_lcell_comb \RAM|RAM~2374 (
// Equation(s):
// \RAM|RAM~2374_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~95_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~95_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~95_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2374_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2374 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N3
dffeas \RAM|RAM~95 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2374_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~95 .is_wysiwyg = "true";
defparam \RAM|RAM~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N12
cycloneive_lcell_comb \RAM|RAM~2375 (
// Equation(s):
// \RAM|RAM~2375_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~79_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~79_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~79_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2375_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2375 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N13
dffeas \RAM|RAM~79 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~79 .is_wysiwyg = "true";
defparam \RAM|RAM~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N22
cycloneive_lcell_comb \RAM|RAM~1444 (
// Equation(s):
// \RAM|RAM~1444_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~95_q ) # ((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~79_q  & !\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~95_q ),
	.datab(\RAM|RAM~79_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1444_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1444 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N20
cycloneive_lcell_comb \RAM|RAM~1445 (
// Equation(s):
// \RAM|RAM~1445_combout  = (\RAM|RAM~1444_combout  & ((\RAM|RAM~127_q ) # ((!\top|ALU|Mux26~4_combout )))) # (!\RAM|RAM~1444_combout  & (((\RAM|RAM~111_q  & \top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~127_q ),
	.datab(\RAM|RAM~111_q ),
	.datac(\RAM|RAM~1444_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1445_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1445 .lut_mask = 16'hACF0;
defparam \RAM|RAM~1445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y36_N6
cycloneive_lcell_comb \RAM|RAM~1446 (
// Equation(s):
// \RAM|RAM~1446_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1443_combout  & ((\RAM|RAM~1445_combout ))) # (!\RAM|RAM~1443_combout  & (\RAM|RAM~1438_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1443_combout ))))

	.dataa(\RAM|RAM~1438_combout ),
	.datab(\top|MUXRam|out[3]~1_combout ),
	.datac(\RAM|RAM~1443_combout ),
	.datad(\RAM|RAM~1445_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1446_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1446 .lut_mask = 16'hF838;
defparam \RAM|RAM~1446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N22
cycloneive_lcell_comb \RAM|RAM~2341 (
// Equation(s):
// \RAM|RAM~2341_combout  = (\rtl~1091_combout  & ((\RAM|RAM~1707_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1707_combout  & ((\RAM|RAM~110_q ))))) # (!\rtl~1091_combout  & (((\RAM|RAM~110_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1091_combout ),
	.datac(\RAM|RAM~110_q ),
	.datad(\RAM|RAM~1707_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2341_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2341 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N23
dffeas \RAM|RAM~110 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2341_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~110 .is_wysiwyg = "true";
defparam \RAM|RAM~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N18
cycloneive_lcell_comb \RAM|RAM~2344 (
// Equation(s):
// \RAM|RAM~2344_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1091_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1091_combout  & ((\RAM|RAM~126_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~126_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~126_q ),
	.datad(\rtl~1091_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2344_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2344 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N19
dffeas \RAM|RAM~126 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2344_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~126 .is_wysiwyg = "true";
defparam \RAM|RAM~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N10
cycloneive_lcell_comb \RAM|RAM~2343 (
// Equation(s):
// \RAM|RAM~2343_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1091_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1091_combout  & ((\RAM|RAM~78_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~78_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~78_q ),
	.datad(\rtl~1091_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2343_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2343 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N11
dffeas \RAM|RAM~78 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2343_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~78 .is_wysiwyg = "true";
defparam \RAM|RAM~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N8
cycloneive_lcell_comb \RAM|RAM~2342 (
// Equation(s):
// \RAM|RAM~2342_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1091_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1091_combout  & ((\RAM|RAM~94_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~94_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~94_q ),
	.datad(\rtl~1091_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2342_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2342 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N9
dffeas \RAM|RAM~94 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2342_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~94 .is_wysiwyg = "true";
defparam \RAM|RAM~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N16
cycloneive_lcell_comb \RAM|RAM~1423 (
// Equation(s):
// \RAM|RAM~1423_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & ((\RAM|RAM~94_q ))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~78_q ))))

	.dataa(\RAM|RAM~78_q ),
	.datab(\RAM|RAM~94_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1423_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1423 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N0
cycloneive_lcell_comb \RAM|RAM~1424 (
// Equation(s):
// \RAM|RAM~1424_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1423_combout  & ((\RAM|RAM~126_q ))) # (!\RAM|RAM~1423_combout  & (\RAM|RAM~110_q )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1423_combout ))))

	.dataa(\RAM|RAM~110_q ),
	.datab(\RAM|RAM~126_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1423_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1424_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1424 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N30
cycloneive_lcell_comb \RAM|RAM~2337 (
// Equation(s):
// \RAM|RAM~2337_combout  = (\rtl~1088_combout  & ((\RAM|RAM~1795_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1795_combout  & ((\RAM|RAM~82_q ))))) # (!\rtl~1088_combout  & (((\RAM|RAM~82_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1088_combout ),
	.datac(\RAM|RAM~82_q ),
	.datad(\RAM|RAM~1795_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2337_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2337 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N31
dffeas \RAM|RAM~82 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2337_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~82 .is_wysiwyg = "true";
defparam \RAM|RAM~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N8
cycloneive_lcell_comb \RAM|RAM~2340 (
// Equation(s):
// \RAM|RAM~2340_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1088_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1088_combout  & ((\RAM|RAM~114_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~114_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~114_q ),
	.datad(\rtl~1088_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2340_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2340 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y31_N9
dffeas \RAM|RAM~114 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2340_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~114 .is_wysiwyg = "true";
defparam \RAM|RAM~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N24
cycloneive_lcell_comb \RAM|RAM~2338 (
// Equation(s):
// \RAM|RAM~2338_combout  = (\rtl~1088_combout  & ((\RAM|RAM~1707_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1707_combout  & ((\RAM|RAM~98_q ))))) # (!\rtl~1088_combout  & (((\RAM|RAM~98_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1088_combout ),
	.datac(\RAM|RAM~98_q ),
	.datad(\RAM|RAM~1707_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2338_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2338 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N25
dffeas \RAM|RAM~98 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2338_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~98 .is_wysiwyg = "true";
defparam \RAM|RAM~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N18
cycloneive_lcell_comb \RAM|RAM~2339 (
// Equation(s):
// \RAM|RAM~2339_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1088_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1088_combout  & (\RAM|RAM~66_q )))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~66_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\rtl~1088_combout ),
	.datac(\RAM|RAM~66_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2339_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2339 .lut_mask = 16'hF870;
defparam \RAM|RAM~2339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N19
dffeas \RAM|RAM~66 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2339_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~66 .is_wysiwyg = "true";
defparam \RAM|RAM~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N12
cycloneive_lcell_comb \RAM|RAM~1420 (
// Equation(s):
// \RAM|RAM~1420_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~98_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~66_q )))))

	.dataa(\RAM|RAM~98_q ),
	.datab(\RAM|RAM~66_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1420_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1420 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N22
cycloneive_lcell_comb \RAM|RAM~1421 (
// Equation(s):
// \RAM|RAM~1421_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1420_combout  & ((\RAM|RAM~114_q ))) # (!\RAM|RAM~1420_combout  & (\RAM|RAM~82_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1420_combout ))))

	.dataa(\RAM|RAM~82_q ),
	.datab(\RAM|RAM~114_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1420_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1421_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1421 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N8
cycloneive_lcell_comb \RAM|RAM~2336 (
// Equation(s):
// \RAM|RAM~2336_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1084_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1084_combout  & ((\RAM|RAM~122_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~122_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~122_q ),
	.datad(\rtl~1084_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2336_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2336 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y31_N9
dffeas \RAM|RAM~122 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2336_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~122 .is_wysiwyg = "true";
defparam \RAM|RAM~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N26
cycloneive_lcell_comb \RAM|RAM~2333 (
// Equation(s):
// \RAM|RAM~2333_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1084_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1084_combout  & ((\RAM|RAM~90_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~90_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~90_q ),
	.datad(\rtl~1084_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2333_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2333 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y33_N27
dffeas \RAM|RAM~90 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2333_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~90 .is_wysiwyg = "true";
defparam \RAM|RAM~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N2
cycloneive_lcell_comb \RAM|RAM~2335 (
// Equation(s):
// \RAM|RAM~2335_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1084_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1084_combout  & ((\RAM|RAM~74_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~74_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~74_q ),
	.datad(\rtl~1084_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2335_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2335 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N3
dffeas \RAM|RAM~74 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~74 .is_wysiwyg = "true";
defparam \RAM|RAM~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N24
cycloneive_lcell_comb \RAM|RAM~2334 (
// Equation(s):
// \RAM|RAM~2334_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1084_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1084_combout  & ((\RAM|RAM~106_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~106_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~106_q ),
	.datad(\rtl~1084_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2334_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2334 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y32_N25
dffeas \RAM|RAM~106 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2334_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~106 .is_wysiwyg = "true";
defparam \RAM|RAM~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N20
cycloneive_lcell_comb \RAM|RAM~1418 (
// Equation(s):
// \RAM|RAM~1418_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~106_q ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~74_q ))))

	.dataa(\RAM|RAM~74_q ),
	.datab(\RAM|RAM~106_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1418_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1418 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N10
cycloneive_lcell_comb \RAM|RAM~1419 (
// Equation(s):
// \RAM|RAM~1419_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1418_combout  & (\RAM|RAM~122_q )) # (!\RAM|RAM~1418_combout  & ((\RAM|RAM~90_q ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1418_combout ))))

	.dataa(\RAM|RAM~122_q ),
	.datab(\RAM|RAM~90_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1418_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1419_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1419 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N4
cycloneive_lcell_comb \RAM|RAM~1422 (
// Equation(s):
// \RAM|RAM~1422_combout  = (\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout ) # ((\RAM|RAM~1419_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~1421_combout )))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1421_combout ),
	.datad(\RAM|RAM~1419_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1422_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1422 .lut_mask = 16'hBA98;
defparam \RAM|RAM~1422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N4
cycloneive_lcell_comb \RAM|RAM~2329 (
// Equation(s):
// \RAM|RAM~2329_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~102_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~102_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~102_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2329_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2329 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N5
dffeas \RAM|RAM~102 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2329_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~102 .is_wysiwyg = "true";
defparam \RAM|RAM~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N8
cycloneive_lcell_comb \RAM|RAM~2332 (
// Equation(s):
// \RAM|RAM~2332_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~118_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~118_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~118_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2332_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2332 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N9
dffeas \RAM|RAM~118 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2332_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~118 .is_wysiwyg = "true";
defparam \RAM|RAM~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N30
cycloneive_lcell_comb \RAM|RAM~2330 (
// Equation(s):
// \RAM|RAM~2330_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~86_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~86_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~86_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2330_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2330 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N31
dffeas \RAM|RAM~86 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2330_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~86 .is_wysiwyg = "true";
defparam \RAM|RAM~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N0
cycloneive_lcell_comb \RAM|RAM~2331 (
// Equation(s):
// \RAM|RAM~2331_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~70_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~70_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~70_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2331_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2331 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y34_N1
dffeas \RAM|RAM~70 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2331_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~70 .is_wysiwyg = "true";
defparam \RAM|RAM~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N6
cycloneive_lcell_comb \RAM|RAM~1416 (
// Equation(s):
// \RAM|RAM~1416_combout  = (\top|ALU|Mux26~4_combout  & (((\top|ALU|Mux27~9_combout )))) # (!\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout  & (\RAM|RAM~86_q )) # (!\top|ALU|Mux27~9_combout  & ((\RAM|RAM~70_q )))))

	.dataa(\RAM|RAM~86_q ),
	.datab(\RAM|RAM~70_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\top|ALU|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1416_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1416 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y34_N2
cycloneive_lcell_comb \RAM|RAM~1417 (
// Equation(s):
// \RAM|RAM~1417_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1416_combout  & ((\RAM|RAM~118_q ))) # (!\RAM|RAM~1416_combout  & (\RAM|RAM~102_q )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1416_combout ))))

	.dataa(\RAM|RAM~102_q ),
	.datab(\RAM|RAM~118_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1416_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1417_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1417 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N14
cycloneive_lcell_comb \RAM|RAM~1425 (
// Equation(s):
// \RAM|RAM~1425_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1422_combout  & (\RAM|RAM~1424_combout )) # (!\RAM|RAM~1422_combout  & ((\RAM|RAM~1417_combout ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1422_combout ))))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\RAM|RAM~1424_combout ),
	.datac(\RAM|RAM~1422_combout ),
	.datad(\RAM|RAM~1417_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1425_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1425 .lut_mask = 16'hDAD0;
defparam \RAM|RAM~1425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N28
cycloneive_lcell_comb \RAM|RAM~2357 (
// Equation(s):
// \RAM|RAM~2357_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~108_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~108_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~108_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2357_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2357 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N29
dffeas \RAM|RAM~108 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2357_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~108 .is_wysiwyg = "true";
defparam \RAM|RAM~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y33_N26
cycloneive_lcell_comb \RAM|RAM~2359 (
// Equation(s):
// \RAM|RAM~2359_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~76_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~76_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~76_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2359_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2359 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y33_N27
dffeas \RAM|RAM~76 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2359_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~76 .is_wysiwyg = "true";
defparam \RAM|RAM~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N28
cycloneive_lcell_comb \RAM|RAM~2358 (
// Equation(s):
// \RAM|RAM~2358_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~92_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~92_q ))))

	.dataa(\RAM|RAM~1795_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~92_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2358_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2358 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y31_N29
dffeas \RAM|RAM~92 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2358_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~92 .is_wysiwyg = "true";
defparam \RAM|RAM~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N0
cycloneive_lcell_comb \RAM|RAM~1433 (
// Equation(s):
// \RAM|RAM~1433_combout  = (\top|ALU|Mux27~9_combout  & (((\RAM|RAM~92_q ) # (\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (\RAM|RAM~76_q  & ((!\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~76_q ),
	.datab(\RAM|RAM~92_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1433_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1433 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N20
cycloneive_lcell_comb \RAM|RAM~2360 (
// Equation(s):
// \RAM|RAM~2360_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~124_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~124_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~124_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2360_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2360 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N21
dffeas \RAM|RAM~124 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2360_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~124 .is_wysiwyg = "true";
defparam \RAM|RAM~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N2
cycloneive_lcell_comb \RAM|RAM~1434 (
// Equation(s):
// \RAM|RAM~1434_combout  = (\RAM|RAM~1433_combout  & (((\RAM|RAM~124_q ) # (!\top|ALU|Mux26~4_combout )))) # (!\RAM|RAM~1433_combout  & (\RAM|RAM~108_q  & ((\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~108_q ),
	.datab(\RAM|RAM~1433_combout ),
	.datac(\RAM|RAM~124_q ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1434_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1434 .lut_mask = 16'hE2CC;
defparam \RAM|RAM~1434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N20
cycloneive_lcell_comb \RAM|RAM~2349 (
// Equation(s):
// \RAM|RAM~2349_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1085_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1085_combout  & ((\RAM|RAM~88_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~88_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~88_q ),
	.datad(\rtl~1085_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2349_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2349 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N21
dffeas \RAM|RAM~88 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2349_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~88 .is_wysiwyg = "true";
defparam \RAM|RAM~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N4
cycloneive_lcell_comb \RAM|RAM~2352 (
// Equation(s):
// \RAM|RAM~2352_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1085_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1085_combout  & ((\RAM|RAM~120_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~120_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~120_q ),
	.datad(\rtl~1085_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2352_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2352 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N5
dffeas \RAM|RAM~120 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2352_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~120 .is_wysiwyg = "true";
defparam \RAM|RAM~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N2
cycloneive_lcell_comb \RAM|RAM~2351 (
// Equation(s):
// \RAM|RAM~2351_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1085_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1085_combout  & ((\RAM|RAM~72_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~72_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1858_combout ),
	.datac(\RAM|RAM~72_q ),
	.datad(\rtl~1085_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2351_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2351 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y35_N3
dffeas \RAM|RAM~72 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2351_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~72 .is_wysiwyg = "true";
defparam \RAM|RAM~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N26
cycloneive_lcell_comb \RAM|RAM~2350 (
// Equation(s):
// \RAM|RAM~2350_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1085_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1085_combout  & ((\RAM|RAM~104_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~104_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~104_q ),
	.datad(\rtl~1085_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2350_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2350 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y33_N27
dffeas \RAM|RAM~104 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2350_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~104 .is_wysiwyg = "true";
defparam \RAM|RAM~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N6
cycloneive_lcell_comb \RAM|RAM~1428 (
// Equation(s):
// \RAM|RAM~1428_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~104_q ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~72_q ))))

	.dataa(\RAM|RAM~72_q ),
	.datab(\RAM|RAM~104_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1428_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1428 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N8
cycloneive_lcell_comb \RAM|RAM~1429 (
// Equation(s):
// \RAM|RAM~1429_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1428_combout  & ((\RAM|RAM~120_q ))) # (!\RAM|RAM~1428_combout  & (\RAM|RAM~88_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1428_combout ))))

	.dataa(\RAM|RAM~88_q ),
	.datab(\RAM|RAM~120_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1428_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1429_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1429 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N22
cycloneive_lcell_comb \RAM|RAM~2353 (
// Equation(s):
// \RAM|RAM~2353_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1089_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1089_combout  & ((\RAM|RAM~80_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~80_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~80_q ),
	.datad(\rtl~1089_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2353_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2353 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N23
dffeas \RAM|RAM~80 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2353_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~80 .is_wysiwyg = "true";
defparam \RAM|RAM~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N4
cycloneive_lcell_comb \RAM|RAM~2356 (
// Equation(s):
// \RAM|RAM~2356_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1089_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1089_combout  & ((\RAM|RAM~112_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~112_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1926_combout ),
	.datac(\RAM|RAM~112_q ),
	.datad(\rtl~1089_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2356_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2356 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N5
dffeas \RAM|RAM~112 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2356_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~112 .is_wysiwyg = "true";
defparam \RAM|RAM~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N28
cycloneive_lcell_comb \RAM|RAM~2354 (
// Equation(s):
// \RAM|RAM~2354_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1089_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1089_combout  & ((\RAM|RAM~96_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~96_q ))))

	.dataa(\RAM|RAM~1707_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~96_q ),
	.datad(\rtl~1089_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2354_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2354 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N29
dffeas \RAM|RAM~96 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2354_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~96 .is_wysiwyg = "true";
defparam \RAM|RAM~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N22
cycloneive_lcell_comb \RAM|RAM~2355 (
// Equation(s):
// \RAM|RAM~2355_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1089_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1089_combout  & ((\RAM|RAM~64_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~64_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~64_q ),
	.datad(\rtl~1089_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2355_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2355 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N23
dffeas \RAM|RAM~64 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~64 .is_wysiwyg = "true";
defparam \RAM|RAM~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N18
cycloneive_lcell_comb \RAM|RAM~1430 (
// Equation(s):
// \RAM|RAM~1430_combout  = (\top|ALU|Mux27~9_combout  & (((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & (\RAM|RAM~96_q )) # (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~64_q )))))

	.dataa(\RAM|RAM~96_q ),
	.datab(\RAM|RAM~64_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1430_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1430 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N28
cycloneive_lcell_comb \RAM|RAM~1431 (
// Equation(s):
// \RAM|RAM~1431_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1430_combout  & ((\RAM|RAM~112_q ))) # (!\RAM|RAM~1430_combout  & (\RAM|RAM~80_q )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1430_combout ))))

	.dataa(\RAM|RAM~80_q ),
	.datab(\RAM|RAM~112_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\RAM|RAM~1430_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1431_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1431 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N30
cycloneive_lcell_comb \RAM|RAM~1432 (
// Equation(s):
// \RAM|RAM~1432_combout  = (\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout ) # ((\RAM|RAM~1429_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1431_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1429_combout ),
	.datad(\RAM|RAM~1431_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1432_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1432 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N16
cycloneive_lcell_comb \RAM|RAM~2348 (
// Equation(s):
// \RAM|RAM~2348_combout  = (\RAM|RAM~1926_combout  & ((\rtl~1081_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1081_combout  & ((\RAM|RAM~116_q ))))) # (!\RAM|RAM~1926_combout  & (((\RAM|RAM~116_q ))))

	.dataa(\RAM|RAM~1926_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~116_q ),
	.datad(\rtl~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2348_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2348 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y31_N17
dffeas \RAM|RAM~116 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2348_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~116 .is_wysiwyg = "true";
defparam \RAM|RAM~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N16
cycloneive_lcell_comb \RAM|RAM~2345 (
// Equation(s):
// \RAM|RAM~2345_combout  = (\RAM|RAM~1707_combout  & ((\rtl~1081_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1081_combout  & ((\RAM|RAM~100_q ))))) # (!\RAM|RAM~1707_combout  & (((\RAM|RAM~100_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1707_combout ),
	.datac(\RAM|RAM~100_q ),
	.datad(\rtl~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2345_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2345 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N17
dffeas \RAM|RAM~100 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~100 .is_wysiwyg = "true";
defparam \RAM|RAM~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N14
cycloneive_lcell_comb \RAM|RAM~2346 (
// Equation(s):
// \RAM|RAM~2346_combout  = (\RAM|RAM~1795_combout  & ((\rtl~1081_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1081_combout  & ((\RAM|RAM~84_q ))))) # (!\RAM|RAM~1795_combout  & (((\RAM|RAM~84_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1795_combout ),
	.datac(\RAM|RAM~84_q ),
	.datad(\rtl~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2346_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2346 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N15
dffeas \RAM|RAM~84 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2346_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~84 .is_wysiwyg = "true";
defparam \RAM|RAM~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N4
cycloneive_lcell_comb \RAM|RAM~2347 (
// Equation(s):
// \RAM|RAM~2347_combout  = (\RAM|RAM~1858_combout  & ((\rtl~1081_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1081_combout  & ((\RAM|RAM~68_q ))))) # (!\RAM|RAM~1858_combout  & (((\RAM|RAM~68_q ))))

	.dataa(\RAM|RAM~1858_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~68_q ),
	.datad(\rtl~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2347_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2347 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y31_N5
dffeas \RAM|RAM~68 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2347_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~68 .is_wysiwyg = "true";
defparam \RAM|RAM~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N10
cycloneive_lcell_comb \RAM|RAM~1426 (
// Equation(s):
// \RAM|RAM~1426_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~84_q ) # ((\top|ALU|Mux26~4_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~68_q  & !\top|ALU|Mux26~4_combout ))))

	.dataa(\RAM|RAM~84_q ),
	.datab(\RAM|RAM~68_q ),
	.datac(\top|ALU|Mux27~9_combout ),
	.datad(\top|ALU|Mux26~4_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1426_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1426 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N24
cycloneive_lcell_comb \RAM|RAM~1427 (
// Equation(s):
// \RAM|RAM~1427_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1426_combout  & (\RAM|RAM~116_q )) # (!\RAM|RAM~1426_combout  & ((\RAM|RAM~100_q ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1426_combout ))))

	.dataa(\RAM|RAM~116_q ),
	.datab(\RAM|RAM~100_q ),
	.datac(\top|ALU|Mux26~4_combout ),
	.datad(\RAM|RAM~1426_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1427_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1427 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N16
cycloneive_lcell_comb \RAM|RAM~1435 (
// Equation(s):
// \RAM|RAM~1435_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1432_combout  & (\RAM|RAM~1434_combout )) # (!\RAM|RAM~1432_combout  & ((\RAM|RAM~1427_combout ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1432_combout ))))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\RAM|RAM~1434_combout ),
	.datac(\RAM|RAM~1432_combout ),
	.datad(\RAM|RAM~1427_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1435_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1435 .lut_mask = 16'hDAD0;
defparam \RAM|RAM~1435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y35_N26
cycloneive_lcell_comb \RAM|RAM~1436 (
// Equation(s):
// \RAM|RAM~1436_combout  = (\top|ALU|Mux31~1_combout  & (\top|ALU|Mux30~1_combout )) # (!\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout  & (\RAM|RAM~1425_combout )) # (!\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1435_combout )))))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\RAM|RAM~1425_combout ),
	.datad(\RAM|RAM~1435_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1436_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1436 .lut_mask = 16'hD9C8;
defparam \RAM|RAM~1436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N22
cycloneive_lcell_comb \RAM|RAM~1447 (
// Equation(s):
// \RAM|RAM~1447_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1436_combout  & ((\RAM|RAM~1446_combout ))) # (!\RAM|RAM~1436_combout  & (\RAM|RAM~1415_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1436_combout ))))

	.dataa(\RAM|RAM~1415_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1446_combout ),
	.datad(\RAM|RAM~1436_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1447_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1447 .lut_mask = 16'hF388;
defparam \RAM|RAM~1447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N26
cycloneive_lcell_comb \RAM|RAM~2380 (
// Equation(s):
// \RAM|RAM~2380_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1092_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1092_combout  & (\RAM|RAM~29_q )))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~29_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\rtl~1092_combout ),
	.datac(\RAM|RAM~29_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2380_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2380 .lut_mask = 16'hF870;
defparam \RAM|RAM~2380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y31_N27
dffeas \RAM|RAM~29 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2380_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~29 .is_wysiwyg = "true";
defparam \RAM|RAM~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N28
cycloneive_lcell_comb \RAM|RAM~2377 (
// Equation(s):
// \RAM|RAM~2377_combout  = (\rtl~1083_combout  & ((\RAM|RAM~1800_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1800_combout  & ((\RAM|RAM~25_q ))))) # (!\rtl~1083_combout  & (((\RAM|RAM~25_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1083_combout ),
	.datac(\RAM|RAM~25_q ),
	.datad(\RAM|RAM~1800_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2377_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2377 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N29
dffeas \RAM|RAM~25 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2377_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~25 .is_wysiwyg = "true";
defparam \RAM|RAM~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N16
cycloneive_lcell_comb \RAM|RAM~2378 (
// Equation(s):
// \RAM|RAM~2378_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~21_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~21_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1800_combout ),
	.datac(\RAM|RAM~21_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2378_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2378 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N17
dffeas \RAM|RAM~21 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2378_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~21 .is_wysiwyg = "true";
defparam \RAM|RAM~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N14
cycloneive_lcell_comb \RAM|RAM~2379 (
// Equation(s):
// \RAM|RAM~2379_combout  = (\rtl~1087_combout  & ((\RAM|RAM~1800_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1800_combout  & ((\RAM|RAM~17_q ))))) # (!\rtl~1087_combout  & (((\RAM|RAM~17_q ))))

	.dataa(\rtl~1087_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~17_q ),
	.datad(\RAM|RAM~1800_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2379_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2379 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y30_N15
dffeas \RAM|RAM~17 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2379_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~17 .is_wysiwyg = "true";
defparam \RAM|RAM~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N24
cycloneive_lcell_comb \RAM|RAM~1448 (
// Equation(s):
// \RAM|RAM~1448_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~21_q )) # (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~17_q )))))

	.dataa(\RAM|RAM~21_q ),
	.datab(\RAM|RAM~17_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1448_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1448 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N22
cycloneive_lcell_comb \RAM|RAM~1449 (
// Equation(s):
// \RAM|RAM~1449_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1448_combout  & (\RAM|RAM~29_q )) # (!\RAM|RAM~1448_combout  & ((\RAM|RAM~25_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1448_combout ))))

	.dataa(\RAM|RAM~29_q ),
	.datab(\RAM|RAM~25_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1448_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1449_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1449 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N10
cycloneive_lcell_comb \RAM|RAM~2389 (
// Equation(s):
// \RAM|RAM~2389_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~27_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~27_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~27_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2389_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2389 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N11
dffeas \RAM|RAM~27 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2389_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~27 .is_wysiwyg = "true";
defparam \RAM|RAM~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N0
cycloneive_lcell_comb \RAM|RAM~2392 (
// Equation(s):
// \RAM|RAM~2392_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~31_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~31_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~31_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2392_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2392 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N1
dffeas \RAM|RAM~31 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2392_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~31 .is_wysiwyg = "true";
defparam \RAM|RAM~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N0
cycloneive_lcell_comb \RAM|RAM~2391 (
// Equation(s):
// \RAM|RAM~2391_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~19_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~19_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1800_combout ),
	.datac(\RAM|RAM~19_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2391_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2391 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N1
dffeas \RAM|RAM~19 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2391_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~19 .is_wysiwyg = "true";
defparam \RAM|RAM~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y34_N30
cycloneive_lcell_comb \RAM|RAM~2390 (
// Equation(s):
// \RAM|RAM~2390_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1082_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1082_combout  & ((\RAM|RAM~23_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~23_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~23_q ),
	.datad(\rtl~1082_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2390_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2390 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y34_N31
dffeas \RAM|RAM~23 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~23 .is_wysiwyg = "true";
defparam \RAM|RAM~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N18
cycloneive_lcell_comb \RAM|RAM~1455 (
// Equation(s):
// \RAM|RAM~1455_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~23_q ))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~19_q ))))

	.dataa(\RAM|RAM~19_q ),
	.datab(\RAM|RAM~23_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1455_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1455 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N8
cycloneive_lcell_comb \RAM|RAM~1456 (
// Equation(s):
// \RAM|RAM~1456_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1455_combout  & ((\RAM|RAM~31_q ))) # (!\RAM|RAM~1455_combout  & (\RAM|RAM~27_q )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1455_combout ))))

	.dataa(\RAM|RAM~27_q ),
	.datab(\RAM|RAM~31_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1455_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1456_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1456 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N20
cycloneive_lcell_comb \RAM|RAM~2384 (
// Equation(s):
// \RAM|RAM~2384_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1091_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1091_combout  & ((\RAM|RAM~30_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~30_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1800_combout ),
	.datac(\RAM|RAM~30_q ),
	.datad(\rtl~1091_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2384_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2384 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y33_N21
dffeas \RAM|RAM~30 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2384_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~30 .is_wysiwyg = "true";
defparam \RAM|RAM~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N28
cycloneive_lcell_comb \RAM|RAM~2381 (
// Equation(s):
// \RAM|RAM~2381_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~22_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~22_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~22_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2381_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2381 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y33_N29
dffeas \RAM|RAM~22 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2381_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~22 .is_wysiwyg = "true";
defparam \RAM|RAM~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N12
cycloneive_lcell_comb \RAM|RAM~2383 (
// Equation(s):
// \RAM|RAM~2383_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1088_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1088_combout  & ((\RAM|RAM~18_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~18_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~18_q ),
	.datad(\rtl~1088_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2383_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2383 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y33_N13
dffeas \RAM|RAM~18 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~18 .is_wysiwyg = "true";
defparam \RAM|RAM~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N14
cycloneive_lcell_comb \RAM|RAM~2382 (
// Equation(s):
// \RAM|RAM~2382_combout  = (\rtl~1084_combout  & ((\RAM|RAM~1800_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1800_combout  & ((\RAM|RAM~26_q ))))) # (!\rtl~1084_combout  & (((\RAM|RAM~26_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1084_combout ),
	.datac(\RAM|RAM~26_q ),
	.datad(\RAM|RAM~1800_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2382_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2382 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y33_N15
dffeas \RAM|RAM~26 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2382_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~26 .is_wysiwyg = "true";
defparam \RAM|RAM~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N2
cycloneive_lcell_comb \RAM|RAM~1450 (
// Equation(s):
// \RAM|RAM~1450_combout  = (\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~26_q ) # (\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~18_q  & ((!\top|MUXRam|out[2]~0_combout ))))

	.dataa(\RAM|RAM~18_q ),
	.datab(\RAM|RAM~26_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1450_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1450 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N20
cycloneive_lcell_comb \RAM|RAM~1451 (
// Equation(s):
// \RAM|RAM~1451_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1450_combout  & (\RAM|RAM~30_q )) # (!\RAM|RAM~1450_combout  & ((\RAM|RAM~22_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1450_combout ))))

	.dataa(\RAM|RAM~30_q ),
	.datab(\RAM|RAM~22_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1450_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1451_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1451 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N12
cycloneive_lcell_comb \RAM|RAM~2385 (
// Equation(s):
// \RAM|RAM~2385_combout  = (\rtl~1081_combout  & ((\RAM|RAM~1800_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1800_combout  & ((\RAM|RAM~20_q ))))) # (!\rtl~1081_combout  & (((\RAM|RAM~20_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1081_combout ),
	.datac(\RAM|RAM~20_q ),
	.datad(\RAM|RAM~1800_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2385_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2385 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N13
dffeas \RAM|RAM~20 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2385_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~20 .is_wysiwyg = "true";
defparam \RAM|RAM~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N4
cycloneive_lcell_comb \RAM|RAM~2388 (
// Equation(s):
// \RAM|RAM~2388_combout  = (\RAM|RAM~1800_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~28_q ))))) # (!\RAM|RAM~1800_combout  & (((\RAM|RAM~28_q ))))

	.dataa(\RAM|RAM~1800_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~28_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2388_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2388 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y33_N5
dffeas \RAM|RAM~28 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2388_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~28 .is_wysiwyg = "true";
defparam \RAM|RAM~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N6
cycloneive_lcell_comb \RAM|RAM~2386 (
// Equation(s):
// \RAM|RAM~2386_combout  = (\rtl~1085_combout  & ((\RAM|RAM~1800_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1800_combout  & ((\RAM|RAM~24_q ))))) # (!\rtl~1085_combout  & (((\RAM|RAM~24_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1085_combout ),
	.datac(\RAM|RAM~24_q ),
	.datad(\RAM|RAM~1800_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2386_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2386 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y33_N7
dffeas \RAM|RAM~24 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2386_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~24 .is_wysiwyg = "true";
defparam \RAM|RAM~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N0
cycloneive_lcell_comb \RAM|RAM~2387 (
// Equation(s):
// \RAM|RAM~2387_combout  = (\rtl~1089_combout  & ((\RAM|RAM~1800_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1800_combout  & ((\RAM|RAM~16_q ))))) # (!\rtl~1089_combout  & (((\RAM|RAM~16_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1089_combout ),
	.datac(\RAM|RAM~16_q ),
	.datad(\RAM|RAM~1800_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2387_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2387 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y33_N1
dffeas \RAM|RAM~16 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2387_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~16 .is_wysiwyg = "true";
defparam \RAM|RAM~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N10
cycloneive_lcell_comb \RAM|RAM~1452 (
// Equation(s):
// \RAM|RAM~1452_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~24_q ) # ((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~16_q  & !\top|MUXRam|out[2]~0_combout ))))

	.dataa(\RAM|RAM~24_q ),
	.datab(\RAM|RAM~16_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1452_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1452 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N30
cycloneive_lcell_comb \RAM|RAM~1453 (
// Equation(s):
// \RAM|RAM~1453_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1452_combout  & ((\RAM|RAM~28_q ))) # (!\RAM|RAM~1452_combout  & (\RAM|RAM~20_q )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1452_combout ))))

	.dataa(\RAM|RAM~20_q ),
	.datab(\RAM|RAM~28_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1452_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1453_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1453 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N16
cycloneive_lcell_comb \RAM|RAM~1454 (
// Equation(s):
// \RAM|RAM~1454_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1451_combout ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1453_combout  & !\top|ALU|Mux31~1_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1451_combout ),
	.datac(\RAM|RAM~1453_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1454_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1454 .lut_mask = 16'hAAD8;
defparam \RAM|RAM~1454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y33_N26
cycloneive_lcell_comb \RAM|RAM~1457 (
// Equation(s):
// \RAM|RAM~1457_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1454_combout  & ((\RAM|RAM~1456_combout ))) # (!\RAM|RAM~1454_combout  & (\RAM|RAM~1449_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1454_combout ))))

	.dataa(\RAM|RAM~1449_combout ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~1456_combout ),
	.datad(\RAM|RAM~1454_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1457_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1457 .lut_mask = 16'hF388;
defparam \RAM|RAM~1457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N0
cycloneive_lcell_comb \RAM|RAM~2393 (
// Equation(s):
// \RAM|RAM~2393_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~38_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~38_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~38_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2393_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2393 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N1
dffeas \RAM|RAM~38 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2393_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~38 .is_wysiwyg = "true";
defparam \RAM|RAM~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N30
cycloneive_lcell_comb \RAM|RAM~2396 (
// Equation(s):
// \RAM|RAM~2396_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1091_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1091_combout  & ((\RAM|RAM~46_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~46_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~46_q ),
	.datad(\rtl~1091_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2396_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2396 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N31
dffeas \RAM|RAM~46 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2396_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~46 .is_wysiwyg = "true";
defparam \RAM|RAM~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N12
cycloneive_lcell_comb \RAM|RAM~2394 (
// Equation(s):
// \RAM|RAM~2394_combout  = (\rtl~1084_combout  & ((\RAM|RAM~1720_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1720_combout  & ((\RAM|RAM~42_q ))))) # (!\rtl~1084_combout  & (((\RAM|RAM~42_q ))))

	.dataa(\rtl~1084_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~42_q ),
	.datad(\RAM|RAM~1720_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2394_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2394 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y34_N13
dffeas \RAM|RAM~42 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2394_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~42 .is_wysiwyg = "true";
defparam \RAM|RAM~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N18
cycloneive_lcell_comb \RAM|RAM~2395 (
// Equation(s):
// \RAM|RAM~2395_combout  = (\rtl~1088_combout  & ((\RAM|RAM~1720_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1720_combout  & ((\RAM|RAM~34_q ))))) # (!\rtl~1088_combout  & (((\RAM|RAM~34_q ))))

	.dataa(\rtl~1088_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~34_q ),
	.datad(\RAM|RAM~1720_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2395_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2395 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y34_N19
dffeas \RAM|RAM~34 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2395_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~34 .is_wysiwyg = "true";
defparam \RAM|RAM~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N16
cycloneive_lcell_comb \RAM|RAM~1458 (
// Equation(s):
// \RAM|RAM~1458_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~42_q )) # (!\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~34_q )))))

	.dataa(\RAM|RAM~42_q ),
	.datab(\RAM|RAM~34_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1458_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1458 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N28
cycloneive_lcell_comb \RAM|RAM~1459 (
// Equation(s):
// \RAM|RAM~1459_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1458_combout  & ((\RAM|RAM~46_q ))) # (!\RAM|RAM~1458_combout  & (\RAM|RAM~38_q )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1458_combout ))))

	.dataa(\RAM|RAM~38_q ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~46_q ),
	.datad(\RAM|RAM~1458_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1459_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1459 .lut_mask = 16'hF388;
defparam \RAM|RAM~1459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N30
cycloneive_lcell_comb \RAM|RAM~2408 (
// Equation(s):
// \RAM|RAM~2408_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~47_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~47_q ))))

	.dataa(\RAM|RAM~1720_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~47_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2408_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2408 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y31_N31
dffeas \RAM|RAM~47 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2408_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~47 .is_wysiwyg = "true";
defparam \RAM|RAM~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N22
cycloneive_lcell_comb \RAM|RAM~2405 (
// Equation(s):
// \RAM|RAM~2405_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~43_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~43_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~43_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2405_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2405 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N23
dffeas \RAM|RAM~43 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2405_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~43 .is_wysiwyg = "true";
defparam \RAM|RAM~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N22
cycloneive_lcell_comb \RAM|RAM~2406 (
// Equation(s):
// \RAM|RAM~2406_combout  = (\rtl~1082_combout  & ((\RAM|RAM~1720_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1720_combout  & ((\RAM|RAM~39_q ))))) # (!\rtl~1082_combout  & (((\RAM|RAM~39_q ))))

	.dataa(\rtl~1082_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~39_q ),
	.datad(\RAM|RAM~1720_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2406_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2406 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y31_N23
dffeas \RAM|RAM~39 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2406_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~39 .is_wysiwyg = "true";
defparam \RAM|RAM~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N4
cycloneive_lcell_comb \RAM|RAM~2407 (
// Equation(s):
// \RAM|RAM~2407_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~35_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~35_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~35_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2407_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2407 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N5
dffeas \RAM|RAM~35 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2407_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~35 .is_wysiwyg = "true";
defparam \RAM|RAM~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N20
cycloneive_lcell_comb \RAM|RAM~1465 (
// Equation(s):
// \RAM|RAM~1465_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~39_q )) # (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~35_q )))))

	.dataa(\RAM|RAM~39_q ),
	.datab(\RAM|RAM~35_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1465_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1465 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y31_N24
cycloneive_lcell_comb \RAM|RAM~1466 (
// Equation(s):
// \RAM|RAM~1466_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1465_combout  & (\RAM|RAM~47_q )) # (!\RAM|RAM~1465_combout  & ((\RAM|RAM~43_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1465_combout ))))

	.dataa(\RAM|RAM~47_q ),
	.datab(\RAM|RAM~43_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1465_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1466_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1466 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y30_N26
cycloneive_lcell_comb \RAM|RAM~2400 (
// Equation(s):
// \RAM|RAM~2400_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1092_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1092_combout  & ((\RAM|RAM~45_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~45_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~45_q ),
	.datad(\rtl~1092_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2400_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2400 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y30_N27
dffeas \RAM|RAM~45 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2400_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~45 .is_wysiwyg = "true";
defparam \RAM|RAM~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N2
cycloneive_lcell_comb \RAM|RAM~2398 (
// Equation(s):
// \RAM|RAM~2398_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~37_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~37_q ))))

	.dataa(\RAM|RAM~1720_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~37_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2398_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2398 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N3
dffeas \RAM|RAM~37 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2398_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~37 .is_wysiwyg = "true";
defparam \RAM|RAM~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N20
cycloneive_lcell_comb \RAM|RAM~2399 (
// Equation(s):
// \RAM|RAM~2399_combout  = (\rtl~1087_combout  & ((\RAM|RAM~1720_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1720_combout  & ((\RAM|RAM~33_q ))))) # (!\rtl~1087_combout  & (((\RAM|RAM~33_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1087_combout ),
	.datac(\RAM|RAM~33_q ),
	.datad(\RAM|RAM~1720_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2399_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2399 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y31_N21
dffeas \RAM|RAM~33 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2399_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~33 .is_wysiwyg = "true";
defparam \RAM|RAM~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N22
cycloneive_lcell_comb \RAM|RAM~1460 (
// Equation(s):
// \RAM|RAM~1460_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~37_q )) # (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~33_q )))))

	.dataa(\RAM|RAM~37_q ),
	.datab(\RAM|RAM~33_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1460_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1460 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N24
cycloneive_lcell_comb \RAM|RAM~2397 (
// Equation(s):
// \RAM|RAM~2397_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1083_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1083_combout  & ((\RAM|RAM~41_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~41_q ))))

	.dataa(\RAM|RAM~1720_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~41_q ),
	.datad(\rtl~1083_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2397_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2397 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N25
dffeas \RAM|RAM~41 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2397_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~41 .is_wysiwyg = "true";
defparam \RAM|RAM~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N12
cycloneive_lcell_comb \RAM|RAM~1461 (
// Equation(s):
// \RAM|RAM~1461_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1460_combout  & (\RAM|RAM~45_q )) # (!\RAM|RAM~1460_combout  & ((\RAM|RAM~41_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1460_combout ))))

	.dataa(\RAM|RAM~45_q ),
	.datab(\top|MUXRam|out[3]~1_combout ),
	.datac(\RAM|RAM~1460_combout ),
	.datad(\RAM|RAM~41_q ),
	.cin(gnd),
	.combout(\RAM|RAM~1461_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1461 .lut_mask = 16'hBCB0;
defparam \RAM|RAM~1461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N28
cycloneive_lcell_comb \RAM|RAM~2404 (
// Equation(s):
// \RAM|RAM~2404_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~44_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~44_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~44_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2404_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2404 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y32_N29
dffeas \RAM|RAM~44 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2404_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~44 .is_wysiwyg = "true";
defparam \RAM|RAM~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N24
cycloneive_lcell_comb \RAM|RAM~2401 (
// Equation(s):
// \RAM|RAM~2401_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1081_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1081_combout  & ((\RAM|RAM~36_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~36_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1720_combout ),
	.datac(\RAM|RAM~36_q ),
	.datad(\rtl~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2401_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2401 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N25
dffeas \RAM|RAM~36 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2401_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~36 .is_wysiwyg = "true";
defparam \RAM|RAM~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N18
cycloneive_lcell_comb \RAM|RAM~2403 (
// Equation(s):
// \RAM|RAM~2403_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1089_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1089_combout  & ((\RAM|RAM~32_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~32_q ))))

	.dataa(\RAM|RAM~1720_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~32_q ),
	.datad(\rtl~1089_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2403_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2403 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y31_N19
dffeas \RAM|RAM~32 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2403_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~32 .is_wysiwyg = "true";
defparam \RAM|RAM~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y32_N30
cycloneive_lcell_comb \RAM|RAM~2402 (
// Equation(s):
// \RAM|RAM~2402_combout  = (\RAM|RAM~1720_combout  & ((\rtl~1085_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1085_combout  & ((\RAM|RAM~40_q ))))) # (!\RAM|RAM~1720_combout  & (((\RAM|RAM~40_q ))))

	.dataa(\RAM|RAM~1720_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~40_q ),
	.datad(\rtl~1085_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2402_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2402 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y32_N31
dffeas \RAM|RAM~40 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2402_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~40 .is_wysiwyg = "true";
defparam \RAM|RAM~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N2
cycloneive_lcell_comb \RAM|RAM~1462 (
// Equation(s):
// \RAM|RAM~1462_combout  = (\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~40_q ) # (\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~32_q  & ((!\top|MUXRam|out[2]~0_combout ))))

	.dataa(\RAM|RAM~32_q ),
	.datab(\RAM|RAM~40_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1462_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1462 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N8
cycloneive_lcell_comb \RAM|RAM~1463 (
// Equation(s):
// \RAM|RAM~1463_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1462_combout  & (\RAM|RAM~44_q )) # (!\RAM|RAM~1462_combout  & ((\RAM|RAM~36_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1462_combout ))))

	.dataa(\RAM|RAM~44_q ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~36_q ),
	.datad(\RAM|RAM~1462_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1463_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1463 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N10
cycloneive_lcell_comb \RAM|RAM~1464 (
// Equation(s):
// \RAM|RAM~1464_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~1461_combout )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1463_combout )))))

	.dataa(\RAM|RAM~1461_combout ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\RAM|RAM~1463_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1464_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1464 .lut_mask = 16'hEE30;
defparam \RAM|RAM~1464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N4
cycloneive_lcell_comb \RAM|RAM~1467 (
// Equation(s):
// \RAM|RAM~1467_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1464_combout  & ((\RAM|RAM~1466_combout ))) # (!\RAM|RAM~1464_combout  & (\RAM|RAM~1459_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1464_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1459_combout ),
	.datac(\RAM|RAM~1466_combout ),
	.datad(\RAM|RAM~1464_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1467_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1467 .lut_mask = 16'hF588;
defparam \RAM|RAM~1467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N0
cycloneive_lcell_comb \RAM|RAM~2416 (
// Equation(s):
// \RAM|RAM~2416_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1092_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1092_combout  & ((\RAM|RAM~13_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~13_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~13_q ),
	.datad(\rtl~1092_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2416_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2416 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y30_N1
dffeas \RAM|RAM~13 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2416_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~13 .is_wysiwyg = "true";
defparam \RAM|RAM~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N30
cycloneive_lcell_comb \RAM|RAM~2413 (
// Equation(s):
// \RAM|RAM~2413_combout  = (\rtl~1083_combout  & ((\RAM|RAM~1868_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1868_combout  & ((\RAM|RAM~9_q ))))) # (!\rtl~1083_combout  & (((\RAM|RAM~9_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1083_combout ),
	.datac(\RAM|RAM~9_q ),
	.datad(\RAM|RAM~1868_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2413_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2413 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N31
dffeas \RAM|RAM~9 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2413_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~9 .is_wysiwyg = "true";
defparam \RAM|RAM~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N18
cycloneive_lcell_comb \RAM|RAM~2414 (
// Equation(s):
// \RAM|RAM~2414_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~5_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~5_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~5_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2414_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2414 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N19
dffeas \RAM|RAM~5 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2414_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~5 .is_wysiwyg = "true";
defparam \RAM|RAM~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N4
cycloneive_lcell_comb \RAM|RAM~2415 (
// Equation(s):
// \RAM|RAM~2415_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1087_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1087_combout  & ((\RAM|RAM~1_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~1_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~1_q ),
	.datad(\rtl~1087_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2415_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2415 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y30_N5
dffeas \RAM|RAM~1 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2415_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~1 .is_wysiwyg = "true";
defparam \RAM|RAM~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N24
cycloneive_lcell_comb \RAM|RAM~1470 (
// Equation(s):
// \RAM|RAM~1470_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~5_q )) # (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1_q )))))

	.dataa(\RAM|RAM~5_q ),
	.datab(\RAM|RAM~1_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1470_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1470 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N30
cycloneive_lcell_comb \RAM|RAM~1471 (
// Equation(s):
// \RAM|RAM~1471_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1470_combout  & (\RAM|RAM~13_q )) # (!\RAM|RAM~1470_combout  & ((\RAM|RAM~9_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1470_combout ))))

	.dataa(\RAM|RAM~13_q ),
	.datab(\RAM|RAM~9_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1470_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1471_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1471 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N0
cycloneive_lcell_comb \RAM|RAM~2420 (
// Equation(s):
// \RAM|RAM~2420_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~12_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~12_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~12_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2420_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2420 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N1
dffeas \RAM|RAM~12 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2420_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~12 .is_wysiwyg = "true";
defparam \RAM|RAM~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N28
cycloneive_lcell_comb \RAM|RAM~2417 (
// Equation(s):
// \RAM|RAM~2417_combout  = (\rtl~1081_combout  & ((\RAM|RAM~1868_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1868_combout  & ((\RAM|RAM~4_q ))))) # (!\rtl~1081_combout  & (((\RAM|RAM~4_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1081_combout ),
	.datac(\RAM|RAM~4_q ),
	.datad(\RAM|RAM~1868_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2417_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2417 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N29
dffeas \RAM|RAM~4 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2417_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~4 .is_wysiwyg = "true";
defparam \RAM|RAM~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N20
cycloneive_lcell_comb \RAM|RAM~2419 (
// Equation(s):
// \RAM|RAM~2419_combout  = (\rtl~1089_combout  & ((\RAM|RAM~1868_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1868_combout  & ((\RAM|RAM~0_q ))))) # (!\rtl~1089_combout  & (((\RAM|RAM~0_q ))))

	.dataa(\rtl~1089_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~0_q ),
	.datad(\RAM|RAM~1868_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2419_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2419 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y33_N21
dffeas \RAM|RAM~0 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2419_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~0 .is_wysiwyg = "true";
defparam \RAM|RAM~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y34_N10
cycloneive_lcell_comb \RAM|RAM~2418 (
// Equation(s):
// \RAM|RAM~2418_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1085_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1085_combout  & ((\RAM|RAM~8_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~8_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~8_q ),
	.datad(\rtl~1085_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2418_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2418 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y34_N11
dffeas \RAM|RAM~8 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2418_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~8 .is_wysiwyg = "true";
defparam \RAM|RAM~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N0
cycloneive_lcell_comb \RAM|RAM~1472 (
// Equation(s):
// \RAM|RAM~1472_combout  = (\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~8_q ) # (\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~0_q  & ((!\top|MUXRam|out[2]~0_combout ))))

	.dataa(\RAM|RAM~0_q ),
	.datab(\RAM|RAM~8_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1472_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1472 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N14
cycloneive_lcell_comb \RAM|RAM~1473 (
// Equation(s):
// \RAM|RAM~1473_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1472_combout  & (\RAM|RAM~12_q )) # (!\RAM|RAM~1472_combout  & ((\RAM|RAM~4_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1472_combout ))))

	.dataa(\RAM|RAM~12_q ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~4_q ),
	.datad(\RAM|RAM~1472_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1473_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1473 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N20
cycloneive_lcell_comb \RAM|RAM~1474 (
// Equation(s):
// \RAM|RAM~1474_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~1471_combout )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1473_combout )))))

	.dataa(\RAM|RAM~1471_combout ),
	.datab(\top|ALU|Mux30~1_combout ),
	.datac(\RAM|RAM~1473_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1474_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1474 .lut_mask = 16'hEE30;
defparam \RAM|RAM~1474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N10
cycloneive_lcell_comb \RAM|RAM~2424 (
// Equation(s):
// \RAM|RAM~2424_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~15_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~15_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~15_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2424_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2424 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N11
dffeas \RAM|RAM~15 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2424_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~15 .is_wysiwyg = "true";
defparam \RAM|RAM~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N8
cycloneive_lcell_comb \RAM|RAM~2421 (
// Equation(s):
// \RAM|RAM~2421_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~11_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~11_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~11_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2421_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2421 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N9
dffeas \RAM|RAM~11 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2421_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~11 .is_wysiwyg = "true";
defparam \RAM|RAM~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N18
cycloneive_lcell_comb \RAM|RAM~2423 (
// Equation(s):
// \RAM|RAM~2423_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~3_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~3_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~3_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2423_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2423 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y34_N19
dffeas \RAM|RAM~3 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2423_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~3 .is_wysiwyg = "true";
defparam \RAM|RAM~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N10
cycloneive_lcell_comb \RAM|RAM~2422 (
// Equation(s):
// \RAM|RAM~2422_combout  = (\rtl~1082_combout  & ((\RAM|RAM~1868_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1868_combout  & (\RAM|RAM~7_q )))) # (!\rtl~1082_combout  & (((\RAM|RAM~7_q ))))

	.dataa(\rtl~1082_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~7_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2422_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2422 .lut_mask = 16'hF870;
defparam \RAM|RAM~2422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y34_N11
dffeas \RAM|RAM~7 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2422_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~7 .is_wysiwyg = "true";
defparam \RAM|RAM~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N22
cycloneive_lcell_comb \RAM|RAM~1475 (
// Equation(s):
// \RAM|RAM~1475_combout  = (\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~7_q ) # (\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~3_q  & ((!\top|MUXRam|out[3]~1_combout ))))

	.dataa(\RAM|RAM~3_q ),
	.datab(\RAM|RAM~7_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1475_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1475 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N26
cycloneive_lcell_comb \RAM|RAM~1476 (
// Equation(s):
// \RAM|RAM~1476_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1475_combout  & (\RAM|RAM~15_q )) # (!\RAM|RAM~1475_combout  & ((\RAM|RAM~11_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1475_combout ))))

	.dataa(\RAM|RAM~15_q ),
	.datab(\RAM|RAM~11_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1475_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1476_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1476 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N16
cycloneive_lcell_comb \RAM|RAM~2409 (
// Equation(s):
// \RAM|RAM~2409_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~6_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~6_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~6_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2409_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2409 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N17
dffeas \RAM|RAM~6 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2409_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~6 .is_wysiwyg = "true";
defparam \RAM|RAM~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y31_N6
cycloneive_lcell_comb \RAM|RAM~2412 (
// Equation(s):
// \RAM|RAM~2412_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1091_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1091_combout  & ((\RAM|RAM~14_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~14_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1868_combout ),
	.datac(\RAM|RAM~14_q ),
	.datad(\rtl~1091_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2412_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2412 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y31_N7
dffeas \RAM|RAM~14 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2412_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~14 .is_wysiwyg = "true";
defparam \RAM|RAM~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N10
cycloneive_lcell_comb \RAM|RAM~2411 (
// Equation(s):
// \RAM|RAM~2411_combout  = (\rtl~1088_combout  & ((\RAM|RAM~1868_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1868_combout  & ((\RAM|RAM~2_q ))))) # (!\rtl~1088_combout  & (((\RAM|RAM~2_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1088_combout ),
	.datac(\RAM|RAM~2_q ),
	.datad(\RAM|RAM~1868_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2411_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2411 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y29_N11
dffeas \RAM|RAM~2 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2411_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~2 .is_wysiwyg = "true";
defparam \RAM|RAM~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N28
cycloneive_lcell_comb \RAM|RAM~2410 (
// Equation(s):
// \RAM|RAM~2410_combout  = (\RAM|RAM~1868_combout  & ((\rtl~1084_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1084_combout  & ((\RAM|RAM~10_q ))))) # (!\RAM|RAM~1868_combout  & (((\RAM|RAM~10_q ))))

	.dataa(\RAM|RAM~1868_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~10_q ),
	.datad(\rtl~1084_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2410_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2410 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y29_N29
dffeas \RAM|RAM~10 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2410_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~10 .is_wysiwyg = "true";
defparam \RAM|RAM~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y29_N24
cycloneive_lcell_comb \RAM|RAM~1468 (
// Equation(s):
// \RAM|RAM~1468_combout  = (\top|MUXRam|out[2]~0_combout  & (((\top|MUXRam|out[3]~1_combout )))) # (!\top|MUXRam|out[2]~0_combout  & ((\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~10_q ))) # (!\top|MUXRam|out[3]~1_combout  & (\RAM|RAM~2_q ))))

	.dataa(\RAM|RAM~2_q ),
	.datab(\RAM|RAM~10_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\top|MUXRam|out[3]~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1468_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1468 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N18
cycloneive_lcell_comb \RAM|RAM~1469 (
// Equation(s):
// \RAM|RAM~1469_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1468_combout  & ((\RAM|RAM~14_q ))) # (!\RAM|RAM~1468_combout  & (\RAM|RAM~6_q )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1468_combout ))))

	.dataa(\RAM|RAM~6_q ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~14_q ),
	.datad(\RAM|RAM~1468_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1469_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1469 .lut_mask = 16'hF388;
defparam \RAM|RAM~1469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N16
cycloneive_lcell_comb \RAM|RAM~1477 (
// Equation(s):
// \RAM|RAM~1477_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1474_combout  & (\RAM|RAM~1476_combout )) # (!\RAM|RAM~1474_combout  & ((\RAM|RAM~1469_combout ))))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~1474_combout ))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1474_combout ),
	.datac(\RAM|RAM~1476_combout ),
	.datad(\RAM|RAM~1469_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1477_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1477 .lut_mask = 16'hE6C4;
defparam \RAM|RAM~1477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y31_N6
cycloneive_lcell_comb \RAM|RAM~1478 (
// Equation(s):
// \RAM|RAM~1478_combout  = (\top|ALU|Mux26~4_combout  & ((\top|ALU|Mux27~9_combout ) # ((\RAM|RAM~1467_combout )))) # (!\top|ALU|Mux26~4_combout  & (!\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1477_combout ))))

	.dataa(\top|ALU|Mux26~4_combout ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\RAM|RAM~1467_combout ),
	.datad(\RAM|RAM~1477_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1478_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1478 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y30_N10
cycloneive_lcell_comb \RAM|RAM~2428 (
// Equation(s):
// \RAM|RAM~2428_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1092_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1092_combout  & ((\RAM|RAM~61_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~61_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~61_q ),
	.datad(\rtl~1092_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2428_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2428 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y30_N11
dffeas \RAM|RAM~61 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2428_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~61 .is_wysiwyg = "true";
defparam \RAM|RAM~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N22
cycloneive_lcell_comb \RAM|RAM~2425 (
// Equation(s):
// \RAM|RAM~2425_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1083_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1083_combout  & ((\RAM|RAM~57_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~57_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~57_q ),
	.datad(\rtl~1083_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2425_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2425 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N23
dffeas \RAM|RAM~57 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2425_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~57 .is_wysiwyg = "true";
defparam \RAM|RAM~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y29_N30
cycloneive_lcell_comb \RAM|RAM~2427 (
// Equation(s):
// \RAM|RAM~2427_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1087_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1087_combout  & ((\RAM|RAM~49_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~49_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~49_q ),
	.datad(\rtl~1087_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2427_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2427 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y29_N31
dffeas \RAM|RAM~49 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2427_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~49 .is_wysiwyg = "true";
defparam \RAM|RAM~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N2
cycloneive_lcell_comb \RAM|RAM~2426 (
// Equation(s):
// \RAM|RAM~2426_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~53_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~53_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~53_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2426_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2426 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N3
dffeas \RAM|RAM~53 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2426_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~53 .is_wysiwyg = "true";
defparam \RAM|RAM~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N28
cycloneive_lcell_comb \RAM|RAM~1479 (
// Equation(s):
// \RAM|RAM~1479_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~53_q ))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~49_q ))))

	.dataa(\RAM|RAM~49_q ),
	.datab(\RAM|RAM~53_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1479_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1479 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N26
cycloneive_lcell_comb \RAM|RAM~1480 (
// Equation(s):
// \RAM|RAM~1480_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1479_combout  & (\RAM|RAM~61_q )) # (!\RAM|RAM~1479_combout  & ((\RAM|RAM~57_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1479_combout ))))

	.dataa(\RAM|RAM~61_q ),
	.datab(\RAM|RAM~57_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1479_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1480_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1480 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N26
cycloneive_lcell_comb \RAM|RAM~2440 (
// Equation(s):
// \RAM|RAM~2440_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~63_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~63_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~63_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2440_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2440 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N27
dffeas \RAM|RAM~63 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2440_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~63 .is_wysiwyg = "true";
defparam \RAM|RAM~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N12
cycloneive_lcell_comb \RAM|RAM~2437 (
// Equation(s):
// \RAM|RAM~2437_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~59_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~59_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~59_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2437_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2437 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N13
dffeas \RAM|RAM~59 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2437_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~59 .is_wysiwyg = "true";
defparam \RAM|RAM~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N14
cycloneive_lcell_comb \RAM|RAM~2439 (
// Equation(s):
// \RAM|RAM~2439_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~51_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~51_q ))))

	.dataa(\RAM|RAM~1960_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~51_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2439_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2439 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N15
dffeas \RAM|RAM~51 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2439_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~51 .is_wysiwyg = "true";
defparam \RAM|RAM~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N0
cycloneive_lcell_comb \RAM|RAM~2438 (
// Equation(s):
// \RAM|RAM~2438_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1082_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1082_combout  & ((\RAM|RAM~55_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~55_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~55_q ),
	.datad(\rtl~1082_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2438_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2438 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y33_N1
dffeas \RAM|RAM~55 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2438_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~55 .is_wysiwyg = "true";
defparam \RAM|RAM~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N22
cycloneive_lcell_comb \RAM|RAM~1486 (
// Equation(s):
// \RAM|RAM~1486_combout  = (\top|MUXRam|out[3]~1_combout  & (((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~55_q ))) # (!\top|MUXRam|out[2]~0_combout  & (\RAM|RAM~51_q ))))

	.dataa(\RAM|RAM~51_q ),
	.datab(\RAM|RAM~55_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1486_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1486 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N24
cycloneive_lcell_comb \RAM|RAM~1487 (
// Equation(s):
// \RAM|RAM~1487_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~1486_combout  & (\RAM|RAM~63_q )) # (!\RAM|RAM~1486_combout  & ((\RAM|RAM~59_q ))))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~1486_combout ))))

	.dataa(\RAM|RAM~63_q ),
	.datab(\RAM|RAM~59_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\RAM|RAM~1486_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1487_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1487 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N10
cycloneive_lcell_comb \RAM|RAM~2436 (
// Equation(s):
// \RAM|RAM~2436_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~60_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~60_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~60_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2436_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2436 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y33_N11
dffeas \RAM|RAM~60 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2436_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~60 .is_wysiwyg = "true";
defparam \RAM|RAM~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N8
cycloneive_lcell_comb \RAM|RAM~2433 (
// Equation(s):
// \RAM|RAM~2433_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1081_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1081_combout  & ((\RAM|RAM~52_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~52_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~52_q ),
	.datad(\rtl~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2433_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2433 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y33_N9
dffeas \RAM|RAM~52 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2433_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~52 .is_wysiwyg = "true";
defparam \RAM|RAM~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N30
cycloneive_lcell_comb \RAM|RAM~2434 (
// Equation(s):
// \RAM|RAM~2434_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1085_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1085_combout  & ((\RAM|RAM~56_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~56_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~56_q ),
	.datad(\rtl~1085_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2434_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2434 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y33_N31
dffeas \RAM|RAM~56 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2434_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~56 .is_wysiwyg = "true";
defparam \RAM|RAM~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y33_N14
cycloneive_lcell_comb \RAM|RAM~2435 (
// Equation(s):
// \RAM|RAM~2435_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1089_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1089_combout  & ((\RAM|RAM~48_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~48_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~48_q ),
	.datad(\rtl~1089_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2435_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2435 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y33_N15
dffeas \RAM|RAM~48 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2435_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~48 .is_wysiwyg = "true";
defparam \RAM|RAM~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N16
cycloneive_lcell_comb \RAM|RAM~1483 (
// Equation(s):
// \RAM|RAM~1483_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~56_q ) # ((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~48_q  & !\top|MUXRam|out[2]~0_combout ))))

	.dataa(\RAM|RAM~56_q ),
	.datab(\RAM|RAM~48_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1483_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1483 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N20
cycloneive_lcell_comb \RAM|RAM~1484 (
// Equation(s):
// \RAM|RAM~1484_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1483_combout  & (\RAM|RAM~60_q )) # (!\RAM|RAM~1483_combout  & ((\RAM|RAM~52_q ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1483_combout ))))

	.dataa(\RAM|RAM~60_q ),
	.datab(\RAM|RAM~52_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1483_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1484_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1484 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y33_N24
cycloneive_lcell_comb \RAM|RAM~2429 (
// Equation(s):
// \RAM|RAM~2429_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~54_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~54_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~54_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2429_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2429 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y33_N25
dffeas \RAM|RAM~54 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2429_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~54 .is_wysiwyg = "true";
defparam \RAM|RAM~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N4
cycloneive_lcell_comb \RAM|RAM~2432 (
// Equation(s):
// \RAM|RAM~2432_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1091_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1091_combout  & ((\RAM|RAM~62_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~62_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~62_q ),
	.datad(\rtl~1091_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2432_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2432 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y33_N5
dffeas \RAM|RAM~62 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2432_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~62 .is_wysiwyg = "true";
defparam \RAM|RAM~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N12
cycloneive_lcell_comb \RAM|RAM~2430 (
// Equation(s):
// \RAM|RAM~2430_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1084_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1084_combout  & ((\RAM|RAM~58_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~58_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~58_q ),
	.datad(\rtl~1084_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2430_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2430 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y33_N13
dffeas \RAM|RAM~58 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2430_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~58 .is_wysiwyg = "true";
defparam \RAM|RAM~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y33_N22
cycloneive_lcell_comb \RAM|RAM~2431 (
// Equation(s):
// \RAM|RAM~2431_combout  = (\RAM|RAM~1960_combout  & ((\rtl~1088_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1088_combout  & ((\RAM|RAM~50_q ))))) # (!\RAM|RAM~1960_combout  & (((\RAM|RAM~50_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1960_combout ),
	.datac(\RAM|RAM~50_q ),
	.datad(\rtl~1088_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2431_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2431 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y33_N23
dffeas \RAM|RAM~50 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2431_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~50 .is_wysiwyg = "true";
defparam \RAM|RAM~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N2
cycloneive_lcell_comb \RAM|RAM~1481 (
// Equation(s):
// \RAM|RAM~1481_combout  = (\top|MUXRam|out[3]~1_combout  & ((\RAM|RAM~58_q ) # ((\top|MUXRam|out[2]~0_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (((\RAM|RAM~50_q  & !\top|MUXRam|out[2]~0_combout ))))

	.dataa(\RAM|RAM~58_q ),
	.datab(\RAM|RAM~50_q ),
	.datac(\top|MUXRam|out[3]~1_combout ),
	.datad(\top|MUXRam|out[2]~0_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1481_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1481 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N14
cycloneive_lcell_comb \RAM|RAM~1482 (
// Equation(s):
// \RAM|RAM~1482_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1481_combout  & ((\RAM|RAM~62_q ))) # (!\RAM|RAM~1481_combout  & (\RAM|RAM~54_q )))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1481_combout ))))

	.dataa(\RAM|RAM~54_q ),
	.datab(\RAM|RAM~62_q ),
	.datac(\top|MUXRam|out[2]~0_combout ),
	.datad(\RAM|RAM~1481_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1482_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1482 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N18
cycloneive_lcell_comb \RAM|RAM~1485 (
// Equation(s):
// \RAM|RAM~1485_combout  = (\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1482_combout ) # (\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~1484_combout  & ((!\top|ALU|Mux31~1_combout ))))

	.dataa(\top|ALU|Mux30~1_combout ),
	.datab(\RAM|RAM~1484_combout ),
	.datac(\RAM|RAM~1482_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1485_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1485 .lut_mask = 16'hAAE4;
defparam \RAM|RAM~1485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y33_N6
cycloneive_lcell_comb \RAM|RAM~1488 (
// Equation(s):
// \RAM|RAM~1488_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1485_combout  & ((\RAM|RAM~1487_combout ))) # (!\RAM|RAM~1485_combout  & (\RAM|RAM~1480_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1485_combout ))))

	.dataa(\RAM|RAM~1480_combout ),
	.datab(\RAM|RAM~1487_combout ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1485_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1488_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1488 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N28
cycloneive_lcell_comb \RAM|RAM~1489 (
// Equation(s):
// \RAM|RAM~1489_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1478_combout  & ((\RAM|RAM~1488_combout ))) # (!\RAM|RAM~1478_combout  & (\RAM|RAM~1457_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1478_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\RAM|RAM~1457_combout ),
	.datac(\RAM|RAM~1478_combout ),
	.datad(\RAM|RAM~1488_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1489_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1489 .lut_mask = 16'hF858;
defparam \RAM|RAM~1489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N26
cycloneive_lcell_comb \RAM|RAM~1490 (
// Equation(s):
// \RAM|RAM~1490_combout  = (\top|ALU|Mux25~4_combout  & ((\top|ALU|Mux24~4_combout ) # ((\RAM|RAM~1447_combout )))) # (!\top|ALU|Mux25~4_combout  & (!\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1489_combout ))))

	.dataa(\top|ALU|Mux25~4_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1447_combout ),
	.datad(\RAM|RAM~1489_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1490_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1490 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N8
cycloneive_lcell_comb \RAM|RAM~2312 (
// Equation(s):
// \RAM|RAM~2312_combout  = (\rtl~1094_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~191_q ))))) # (!\rtl~1094_combout  & (((\RAM|RAM~191_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1094_combout ),
	.datac(\RAM|RAM~191_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2312_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2312 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N9
dffeas \RAM|RAM~191 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2312_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~191 .is_wysiwyg = "true";
defparam \RAM|RAM~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N4
cycloneive_lcell_comb \RAM|RAM~2309 (
// Equation(s):
// \RAM|RAM~2309_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1092_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1092_combout  & ((\RAM|RAM~189_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~189_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~189_q ),
	.datad(\rtl~1092_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2309_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2309 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N5
dffeas \RAM|RAM~189 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2309_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~189 .is_wysiwyg = "true";
defparam \RAM|RAM~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N6
cycloneive_lcell_comb \RAM|RAM~2310 (
// Equation(s):
// \RAM|RAM~2310_combout  = (\rtl~1091_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~190_q ))))) # (!\rtl~1091_combout  & (((\RAM|RAM~190_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1091_combout ),
	.datac(\RAM|RAM~190_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2310_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2310 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N7
dffeas \RAM|RAM~190 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2310_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~190 .is_wysiwyg = "true";
defparam \RAM|RAM~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N20
cycloneive_lcell_comb \RAM|RAM~2311 (
// Equation(s):
// \RAM|RAM~2311_combout  = (\rtl~1093_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~188_q ))))) # (!\rtl~1093_combout  & (((\RAM|RAM~188_q ))))

	.dataa(\rtl~1093_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~188_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2311_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2311 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N21
dffeas \RAM|RAM~188 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2311_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~188 .is_wysiwyg = "true";
defparam \RAM|RAM~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N10
cycloneive_lcell_comb \RAM|RAM~1402 (
// Equation(s):
// \RAM|RAM~1402_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~190_q ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~188_q  & !\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~190_q ),
	.datab(\RAM|RAM~188_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1402_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1402 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N22
cycloneive_lcell_comb \RAM|RAM~1403 (
// Equation(s):
// \RAM|RAM~1403_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1402_combout  & (\RAM|RAM~191_q )) # (!\RAM|RAM~1402_combout  & ((\RAM|RAM~189_q ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1402_combout ))))

	.dataa(\RAM|RAM~191_q ),
	.datab(\RAM|RAM~189_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1402_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1403_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1403 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N4
cycloneive_lcell_comb \RAM|RAM~2304 (
// Equation(s):
// \RAM|RAM~2304_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~159_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~159_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~159_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2304_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2304 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y31_N5
dffeas \RAM|RAM~159 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2304_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~159 .is_wysiwyg = "true";
defparam \RAM|RAM~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N16
cycloneive_lcell_comb \RAM|RAM~2301 (
// Equation(s):
// \RAM|RAM~2301_combout  = (\rtl~1092_combout  & ((\RAM|RAM~1790_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1790_combout  & ((\RAM|RAM~157_q ))))) # (!\rtl~1092_combout  & (((\RAM|RAM~157_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1092_combout ),
	.datac(\RAM|RAM~157_q ),
	.datad(\RAM|RAM~1790_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2301_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2301 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y31_N17
dffeas \RAM|RAM~157 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2301_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~157 .is_wysiwyg = "true";
defparam \RAM|RAM~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N22
cycloneive_lcell_comb \RAM|RAM~2302 (
// Equation(s):
// \RAM|RAM~2302_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1091_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1091_combout  & ((\RAM|RAM~158_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~158_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~158_q ),
	.datad(\rtl~1091_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2302_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2302 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y31_N23
dffeas \RAM|RAM~158 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2302_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~158 .is_wysiwyg = "true";
defparam \RAM|RAM~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N20
cycloneive_lcell_comb \RAM|RAM~2303 (
// Equation(s):
// \RAM|RAM~2303_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~156_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~156_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~156_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2303_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2303 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y31_N21
dffeas \RAM|RAM~156 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2303_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~156 .is_wysiwyg = "true";
defparam \RAM|RAM~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N10
cycloneive_lcell_comb \RAM|RAM~1397 (
// Equation(s):
// \RAM|RAM~1397_combout  = (\top|ALU|Mux31~1_combout  & (((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout  & (\RAM|RAM~158_q )) # (!\top|ALU|Mux30~1_combout  & ((\RAM|RAM~156_q )))))

	.dataa(\RAM|RAM~158_q ),
	.datab(\RAM|RAM~156_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1397_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1397 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N30
cycloneive_lcell_comb \RAM|RAM~1398 (
// Equation(s):
// \RAM|RAM~1398_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1397_combout  & (\RAM|RAM~159_q )) # (!\RAM|RAM~1397_combout  & ((\RAM|RAM~157_q ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1397_combout ))))

	.dataa(\RAM|RAM~159_q ),
	.datab(\RAM|RAM~157_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1397_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1398_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1398 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N12
cycloneive_lcell_comb \RAM|RAM~2308 (
// Equation(s):
// \RAM|RAM~2308_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1094_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1094_combout  & ((\RAM|RAM~143_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~143_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~143_q ),
	.datad(\rtl~1094_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2308_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2308 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y31_N13
dffeas \RAM|RAM~143 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2308_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~143 .is_wysiwyg = "true";
defparam \RAM|RAM~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N0
cycloneive_lcell_comb \RAM|RAM~2305 (
// Equation(s):
// \RAM|RAM~2305_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1091_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1091_combout  & ((\RAM|RAM~142_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~142_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~142_q ),
	.datad(\rtl~1091_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2305_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2305 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y31_N1
dffeas \RAM|RAM~142 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2305_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~142 .is_wysiwyg = "true";
defparam \RAM|RAM~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N6
cycloneive_lcell_comb \RAM|RAM~2306 (
// Equation(s):
// \RAM|RAM~2306_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1092_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1092_combout  & (\RAM|RAM~141_q )))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~141_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\rtl~1092_combout ),
	.datac(\RAM|RAM~141_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2306_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2306 .lut_mask = 16'hF870;
defparam \RAM|RAM~2306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y31_N7
dffeas \RAM|RAM~141 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2306_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~141 .is_wysiwyg = "true";
defparam \RAM|RAM~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N24
cycloneive_lcell_comb \RAM|RAM~2307 (
// Equation(s):
// \RAM|RAM~2307_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1093_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1093_combout  & ((\RAM|RAM~140_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~140_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~140_q ),
	.datad(\rtl~1093_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2307_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2307 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y31_N25
dffeas \RAM|RAM~140 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2307_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~140 .is_wysiwyg = "true";
defparam \RAM|RAM~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N2
cycloneive_lcell_comb \RAM|RAM~1399 (
// Equation(s):
// \RAM|RAM~1399_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~141_q ) # ((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~140_q  & !\top|ALU|Mux30~1_combout ))))

	.dataa(\RAM|RAM~141_q ),
	.datab(\RAM|RAM~140_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1399_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1399 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y31_N18
cycloneive_lcell_comb \RAM|RAM~1400 (
// Equation(s):
// \RAM|RAM~1400_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1399_combout  & (\RAM|RAM~143_q )) # (!\RAM|RAM~1399_combout  & ((\RAM|RAM~142_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1399_combout ))))

	.dataa(\RAM|RAM~143_q ),
	.datab(\RAM|RAM~142_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1399_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1400_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1400 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N14
cycloneive_lcell_comb \RAM|RAM~1401 (
// Equation(s):
// \RAM|RAM~1401_combout  = (\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout ) # ((\RAM|RAM~1398_combout )))) # (!\top|ALU|Mux27~9_combout  & (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1400_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1398_combout ),
	.datad(\RAM|RAM~1400_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1401_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1401 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N12
cycloneive_lcell_comb \RAM|RAM~2300 (
// Equation(s):
// \RAM|RAM~2300_combout  = (\rtl~1094_combout  & ((\RAM|RAM~1715_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1715_combout  & ((\RAM|RAM~175_q ))))) # (!\rtl~1094_combout  & (((\RAM|RAM~175_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1094_combout ),
	.datac(\RAM|RAM~175_q ),
	.datad(\RAM|RAM~1715_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2300_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2300 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N13
dffeas \RAM|RAM~175 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2300_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~175 .is_wysiwyg = "true";
defparam \RAM|RAM~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N28
cycloneive_lcell_comb \RAM|RAM~2297 (
// Equation(s):
// \RAM|RAM~2297_combout  = (\rtl~1091_combout  & ((\RAM|RAM~1715_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1715_combout  & ((\RAM|RAM~174_q ))))) # (!\rtl~1091_combout  & (((\RAM|RAM~174_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1091_combout ),
	.datac(\RAM|RAM~174_q ),
	.datad(\RAM|RAM~1715_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2297_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2297 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N29
dffeas \RAM|RAM~174 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2297_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~174 .is_wysiwyg = "true";
defparam \RAM|RAM~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N26
cycloneive_lcell_comb \RAM|RAM~2298 (
// Equation(s):
// \RAM|RAM~2298_combout  = (\rtl~1092_combout  & ((\RAM|RAM~1715_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1715_combout  & ((\RAM|RAM~173_q ))))) # (!\rtl~1092_combout  & (((\RAM|RAM~173_q ))))

	.dataa(\rtl~1092_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~173_q ),
	.datad(\RAM|RAM~1715_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2298_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2298 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N27
dffeas \RAM|RAM~173 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2298_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~173 .is_wysiwyg = "true";
defparam \RAM|RAM~173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N0
cycloneive_lcell_comb \RAM|RAM~2299 (
// Equation(s):
// \RAM|RAM~2299_combout  = (\rtl~1093_combout  & ((\RAM|RAM~1715_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1715_combout  & ((\RAM|RAM~172_q ))))) # (!\rtl~1093_combout  & (((\RAM|RAM~172_q ))))

	.dataa(\rtl~1093_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~172_q ),
	.datad(\RAM|RAM~1715_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2299_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2299 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y33_N1
dffeas \RAM|RAM~172 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2299_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~172 .is_wysiwyg = "true";
defparam \RAM|RAM~172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N2
cycloneive_lcell_comb \RAM|RAM~1395 (
// Equation(s):
// \RAM|RAM~1395_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~173_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~172_q )))))

	.dataa(\RAM|RAM~173_q ),
	.datab(\RAM|RAM~172_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1395_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1395 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y33_N18
cycloneive_lcell_comb \RAM|RAM~1396 (
// Equation(s):
// \RAM|RAM~1396_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1395_combout  & (\RAM|RAM~175_q )) # (!\RAM|RAM~1395_combout  & ((\RAM|RAM~174_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1395_combout ))))

	.dataa(\RAM|RAM~175_q ),
	.datab(\RAM|RAM~174_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1395_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1396_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1396 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N28
cycloneive_lcell_comb \RAM|RAM~1404 (
// Equation(s):
// \RAM|RAM~1404_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1401_combout  & (\RAM|RAM~1403_combout )) # (!\RAM|RAM~1401_combout  & ((\RAM|RAM~1396_combout ))))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1401_combout ))))

	.dataa(\RAM|RAM~1403_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1401_combout ),
	.datad(\RAM|RAM~1396_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1404_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1404 .lut_mask = 16'hBCB0;
defparam \RAM|RAM~1404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N30
cycloneive_lcell_comb \RAM|RAM~2252 (
// Equation(s):
// \RAM|RAM~2252_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1082_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1082_combout  & ((\RAM|RAM~167_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~167_q ))))

	.dataa(\RAM|RAM~1715_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~167_q ),
	.datad(\rtl~1082_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2252_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2252 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y31_N31
dffeas \RAM|RAM~167 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2252_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~167 .is_wysiwyg = "true";
defparam \RAM|RAM~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N4
cycloneive_lcell_comb \RAM|RAM~2249 (
// Equation(s):
// \RAM|RAM~2249_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~166_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~166_q ))))

	.dataa(\RAM|RAM~1715_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~166_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2249_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2249 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N5
dffeas \RAM|RAM~166 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2249_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~166 .is_wysiwyg = "true";
defparam \RAM|RAM~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N26
cycloneive_lcell_comb \RAM|RAM~2251 (
// Equation(s):
// \RAM|RAM~2251_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1081_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1081_combout  & ((\RAM|RAM~164_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~164_q ))))

	.dataa(\RAM|RAM~1715_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~164_q ),
	.datad(\rtl~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2251_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2251 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y31_N27
dffeas \RAM|RAM~164 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~164 .is_wysiwyg = "true";
defparam \RAM|RAM~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y31_N14
cycloneive_lcell_comb \RAM|RAM~2250 (
// Equation(s):
// \RAM|RAM~2250_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~165_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~165_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1715_combout ),
	.datac(\RAM|RAM~165_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2250_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2250 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y31_N15
dffeas \RAM|RAM~165 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2250_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~165 .is_wysiwyg = "true";
defparam \RAM|RAM~165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N24
cycloneive_lcell_comb \RAM|RAM~1364 (
// Equation(s):
// \RAM|RAM~1364_combout  = (\top|ALU|Mux31~1_combout  & (((\RAM|RAM~165_q ) # (\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~164_q  & ((!\top|ALU|Mux30~1_combout ))))

	.dataa(\RAM|RAM~164_q ),
	.datab(\RAM|RAM~165_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1364_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1364 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N20
cycloneive_lcell_comb \RAM|RAM~1365 (
// Equation(s):
// \RAM|RAM~1365_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1364_combout  & (\RAM|RAM~167_q )) # (!\RAM|RAM~1364_combout  & ((\RAM|RAM~166_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1364_combout ))))

	.dataa(\RAM|RAM~167_q ),
	.datab(\RAM|RAM~166_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1364_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1365_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1365 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N10
cycloneive_lcell_comb \RAM|RAM~2261 (
// Equation(s):
// \RAM|RAM~2261_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~181_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~181_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~181_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2261_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2261 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N11
dffeas \RAM|RAM~181 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2261_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~181 .is_wysiwyg = "true";
defparam \RAM|RAM~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N2
cycloneive_lcell_comb \RAM|RAM~2264 (
// Equation(s):
// \RAM|RAM~2264_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1082_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1082_combout  & ((\RAM|RAM~183_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~183_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~183_q ),
	.datad(\rtl~1082_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2264_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2264 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y31_N3
dffeas \RAM|RAM~183 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2264_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~183 .is_wysiwyg = "true";
defparam \RAM|RAM~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N22
cycloneive_lcell_comb \RAM|RAM~2263 (
// Equation(s):
// \RAM|RAM~2263_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1081_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1081_combout  & ((\RAM|RAM~180_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~180_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~180_q ),
	.datad(\rtl~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2263_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2263 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y31_N23
dffeas \RAM|RAM~180 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2263_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~180 .is_wysiwyg = "true";
defparam \RAM|RAM~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N24
cycloneive_lcell_comb \RAM|RAM~2262 (
// Equation(s):
// \RAM|RAM~2262_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~182_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~182_q ))))

	.dataa(\RAM|RAM~1943_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~182_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2262_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2262 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N25
dffeas \RAM|RAM~182 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2262_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~182 .is_wysiwyg = "true";
defparam \RAM|RAM~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N0
cycloneive_lcell_comb \RAM|RAM~1371 (
// Equation(s):
// \RAM|RAM~1371_combout  = (\top|ALU|Mux31~1_combout  & (((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & ((\top|ALU|Mux30~1_combout  & ((\RAM|RAM~182_q ))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~180_q ))))

	.dataa(\RAM|RAM~180_q ),
	.datab(\RAM|RAM~182_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1371_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1371 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N12
cycloneive_lcell_comb \RAM|RAM~1372 (
// Equation(s):
// \RAM|RAM~1372_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1371_combout  & ((\RAM|RAM~183_q ))) # (!\RAM|RAM~1371_combout  & (\RAM|RAM~181_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1371_combout ))))

	.dataa(\RAM|RAM~181_q ),
	.datab(\RAM|RAM~183_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1371_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1372_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1372 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N12
cycloneive_lcell_comb \RAM|RAM~2256 (
// Equation(s):
// \RAM|RAM~2256_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1082_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1082_combout  & ((\RAM|RAM~151_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~151_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~151_q ),
	.datad(\rtl~1082_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2256_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2256 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y31_N13
dffeas \RAM|RAM~151 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2256_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~151 .is_wysiwyg = "true";
defparam \RAM|RAM~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N28
cycloneive_lcell_comb \RAM|RAM~2253 (
// Equation(s):
// \RAM|RAM~2253_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~149_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~149_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~149_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2253_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2253 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y31_N29
dffeas \RAM|RAM~149 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~149 .is_wysiwyg = "true";
defparam \RAM|RAM~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N22
cycloneive_lcell_comb \RAM|RAM~2254 (
// Equation(s):
// \RAM|RAM~2254_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~150_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~150_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~150_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2254_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2254 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y31_N23
dffeas \RAM|RAM~150 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~150 .is_wysiwyg = "true";
defparam \RAM|RAM~150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N20
cycloneive_lcell_comb \RAM|RAM~2255 (
// Equation(s):
// \RAM|RAM~2255_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1081_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1081_combout  & ((\RAM|RAM~148_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~148_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~148_q ),
	.datad(\rtl~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2255_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2255 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y31_N21
dffeas \RAM|RAM~148 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~148 .is_wysiwyg = "true";
defparam \RAM|RAM~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N10
cycloneive_lcell_comb \RAM|RAM~1366 (
// Equation(s):
// \RAM|RAM~1366_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~150_q ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~148_q  & !\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~150_q ),
	.datab(\RAM|RAM~148_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1366_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1366 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N6
cycloneive_lcell_comb \RAM|RAM~1367 (
// Equation(s):
// \RAM|RAM~1367_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1366_combout  & (\RAM|RAM~151_q )) # (!\RAM|RAM~1366_combout  & ((\RAM|RAM~149_q ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1366_combout ))))

	.dataa(\RAM|RAM~151_q ),
	.datab(\RAM|RAM~149_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1366_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1367_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1367 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N4
cycloneive_lcell_comb \RAM|RAM~2260 (
// Equation(s):
// \RAM|RAM~2260_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1082_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1082_combout  & ((\RAM|RAM~135_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~135_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~135_q ),
	.datad(\rtl~1082_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2260_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2260 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y31_N5
dffeas \RAM|RAM~135 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~135 .is_wysiwyg = "true";
defparam \RAM|RAM~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N0
cycloneive_lcell_comb \RAM|RAM~2257 (
// Equation(s):
// \RAM|RAM~2257_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1079_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1079_combout  & ((\RAM|RAM~134_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~134_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~134_q ),
	.datad(\rtl~1079_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2257_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2257 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y31_N1
dffeas \RAM|RAM~134 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~134 .is_wysiwyg = "true";
defparam \RAM|RAM~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N26
cycloneive_lcell_comb \RAM|RAM~2258 (
// Equation(s):
// \RAM|RAM~2258_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1080_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1080_combout  & ((\RAM|RAM~133_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~133_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~133_q ),
	.datad(\rtl~1080_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2258_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2258 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y31_N27
dffeas \RAM|RAM~133 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~133 .is_wysiwyg = "true";
defparam \RAM|RAM~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N24
cycloneive_lcell_comb \RAM|RAM~2259 (
// Equation(s):
// \RAM|RAM~2259_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1081_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1081_combout  & ((\RAM|RAM~132_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~132_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~132_q ),
	.datad(\rtl~1081_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2259_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2259 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y31_N25
dffeas \RAM|RAM~132 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2259_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~132 .is_wysiwyg = "true";
defparam \RAM|RAM~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N18
cycloneive_lcell_comb \RAM|RAM~1368 (
// Equation(s):
// \RAM|RAM~1368_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & (\RAM|RAM~133_q )) # (!\top|ALU|Mux31~1_combout  & ((\RAM|RAM~132_q )))))

	.dataa(\RAM|RAM~133_q ),
	.datab(\RAM|RAM~132_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1368_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1368 .lut_mask = 16'hFA0C;
defparam \RAM|RAM~1368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y31_N14
cycloneive_lcell_comb \RAM|RAM~1369 (
// Equation(s):
// \RAM|RAM~1369_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1368_combout  & (\RAM|RAM~135_q )) # (!\RAM|RAM~1368_combout  & ((\RAM|RAM~134_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1368_combout ))))

	.dataa(\RAM|RAM~135_q ),
	.datab(\RAM|RAM~134_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1368_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1369_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1369 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N20
cycloneive_lcell_comb \RAM|RAM~1370 (
// Equation(s):
// \RAM|RAM~1370_combout  = (\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout ) # ((\RAM|RAM~1367_combout )))) # (!\top|ALU|Mux27~9_combout  & (!\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1369_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1367_combout ),
	.datad(\RAM|RAM~1369_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1370_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1370 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N26
cycloneive_lcell_comb \RAM|RAM~1373 (
// Equation(s):
// \RAM|RAM~1373_combout  = (\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1370_combout  & ((\RAM|RAM~1372_combout ))) # (!\RAM|RAM~1370_combout  & (\RAM|RAM~1365_combout )))) # (!\top|ALU|Mux26~4_combout  & (((\RAM|RAM~1370_combout ))))

	.dataa(\RAM|RAM~1365_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1372_combout ),
	.datad(\RAM|RAM~1370_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1373_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1373 .lut_mask = 16'hF388;
defparam \RAM|RAM~1373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N10
cycloneive_lcell_comb \RAM|RAM~2268 (
// Equation(s):
// \RAM|RAM~2268_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~155_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~155_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~155_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2268_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2268 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y31_N11
dffeas \RAM|RAM~155 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2268_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~155 .is_wysiwyg = "true";
defparam \RAM|RAM~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N22
cycloneive_lcell_comb \RAM|RAM~2265 (
// Equation(s):
// \RAM|RAM~2265_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1083_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1083_combout  & ((\RAM|RAM~153_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~153_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~153_q ),
	.datad(\rtl~1083_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2265_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2265 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N23
dffeas \RAM|RAM~153 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~153 .is_wysiwyg = "true";
defparam \RAM|RAM~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N26
cycloneive_lcell_comb \RAM|RAM~2267 (
// Equation(s):
// \RAM|RAM~2267_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1085_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1085_combout  & ((\RAM|RAM~152_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~152_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~152_q ),
	.datad(\rtl~1085_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2267_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2267 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y31_N27
dffeas \RAM|RAM~152 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2267_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~152 .is_wysiwyg = "true";
defparam \RAM|RAM~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N16
cycloneive_lcell_comb \RAM|RAM~2266 (
// Equation(s):
// \RAM|RAM~2266_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1084_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1084_combout  & ((\RAM|RAM~154_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~154_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~154_q ),
	.datad(\rtl~1084_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2266_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2266 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y31_N17
dffeas \RAM|RAM~154 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2266_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~154 .is_wysiwyg = "true";
defparam \RAM|RAM~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N20
cycloneive_lcell_comb \RAM|RAM~1374 (
// Equation(s):
// \RAM|RAM~1374_combout  = (\top|ALU|Mux30~1_combout  & (((\RAM|RAM~154_q ) # (\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~152_q  & ((!\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~152_q ),
	.datab(\RAM|RAM~154_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1374_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1374 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N28
cycloneive_lcell_comb \RAM|RAM~1375 (
// Equation(s):
// \RAM|RAM~1375_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1374_combout  & (\RAM|RAM~155_q )) # (!\RAM|RAM~1374_combout  & ((\RAM|RAM~153_q ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1374_combout ))))

	.dataa(\RAM|RAM~155_q ),
	.datab(\RAM|RAM~153_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1374_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1375_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1375 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N12
cycloneive_lcell_comb \RAM|RAM~2280 (
// Equation(s):
// \RAM|RAM~2280_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~187_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~187_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~187_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2280_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2280 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y31_N13
dffeas \RAM|RAM~187 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2280_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~187 .is_wysiwyg = "true";
defparam \RAM|RAM~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N0
cycloneive_lcell_comb \RAM|RAM~2277 (
// Equation(s):
// \RAM|RAM~2277_combout  = (\rtl~1083_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~185_q ))))) # (!\rtl~1083_combout  & (((\RAM|RAM~185_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1083_combout ),
	.datac(\RAM|RAM~185_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2277_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2277 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y31_N1
dffeas \RAM|RAM~185 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2277_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~185 .is_wysiwyg = "true";
defparam \RAM|RAM~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N30
cycloneive_lcell_comb \RAM|RAM~2278 (
// Equation(s):
// \RAM|RAM~2278_combout  = (\rtl~1084_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~186_q ))))) # (!\rtl~1084_combout  & (((\RAM|RAM~186_q ))))

	.dataa(\rtl~1084_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~186_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2278_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2278 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y31_N31
dffeas \RAM|RAM~186 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2278_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~186 .is_wysiwyg = "true";
defparam \RAM|RAM~186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N24
cycloneive_lcell_comb \RAM|RAM~2279 (
// Equation(s):
// \RAM|RAM~2279_combout  = (\rtl~1085_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~184_q ))))) # (!\rtl~1085_combout  & (((\RAM|RAM~184_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1085_combout ),
	.datac(\RAM|RAM~184_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2279_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2279 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y31_N25
dffeas \RAM|RAM~184 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2279_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~184 .is_wysiwyg = "true";
defparam \RAM|RAM~184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N2
cycloneive_lcell_comb \RAM|RAM~1381 (
// Equation(s):
// \RAM|RAM~1381_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~186_q ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~184_q  & !\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~186_q ),
	.datab(\RAM|RAM~184_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1381_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1381 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N14
cycloneive_lcell_comb \RAM|RAM~1382 (
// Equation(s):
// \RAM|RAM~1382_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1381_combout  & (\RAM|RAM~187_q )) # (!\RAM|RAM~1381_combout  & ((\RAM|RAM~185_q ))))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1381_combout ))))

	.dataa(\RAM|RAM~187_q ),
	.datab(\RAM|RAM~185_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\RAM|RAM~1381_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1382_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1382 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y31_N14
cycloneive_lcell_comb \RAM|RAM~2273 (
// Equation(s):
// \RAM|RAM~2273_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1084_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1084_combout  & ((\RAM|RAM~138_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~138_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~138_q ),
	.datad(\rtl~1084_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2273_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2273 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y31_N15
dffeas \RAM|RAM~138 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2273_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~138 .is_wysiwyg = "true";
defparam \RAM|RAM~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N14
cycloneive_lcell_comb \RAM|RAM~2276 (
// Equation(s):
// \RAM|RAM~2276_combout  = (\rtl~1086_combout  & ((\RAM|RAM~1863_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1863_combout  & ((\RAM|RAM~139_q ))))) # (!\rtl~1086_combout  & (((\RAM|RAM~139_q ))))

	.dataa(\rtl~1086_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~139_q ),
	.datad(\RAM|RAM~1863_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2276_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2276 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N15
dffeas \RAM|RAM~139 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2276_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~139 .is_wysiwyg = "true";
defparam \RAM|RAM~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N26
cycloneive_lcell_comb \RAM|RAM~2275 (
// Equation(s):
// \RAM|RAM~2275_combout  = (\rtl~1085_combout  & ((\RAM|RAM~1863_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1863_combout  & ((\RAM|RAM~136_q ))))) # (!\rtl~1085_combout  & (((\RAM|RAM~136_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1085_combout ),
	.datac(\RAM|RAM~136_q ),
	.datad(\RAM|RAM~1863_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2275_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2275 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y36_N27
dffeas \RAM|RAM~136 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~136 .is_wysiwyg = "true";
defparam \RAM|RAM~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y31_N20
cycloneive_lcell_comb \RAM|RAM~2274 (
// Equation(s):
// \RAM|RAM~2274_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1083_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1083_combout  & ((\RAM|RAM~137_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~137_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1863_combout ),
	.datac(\RAM|RAM~137_q ),
	.datad(\rtl~1083_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2274_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2274 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y31_N21
dffeas \RAM|RAM~137 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2274_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~137 .is_wysiwyg = "true";
defparam \RAM|RAM~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N6
cycloneive_lcell_comb \RAM|RAM~1378 (
// Equation(s):
// \RAM|RAM~1378_combout  = (\top|ALU|Mux31~1_combout  & (((\RAM|RAM~137_q ) # (\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~136_q  & ((!\top|ALU|Mux30~1_combout ))))

	.dataa(\RAM|RAM~136_q ),
	.datab(\RAM|RAM~137_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1378_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1378 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N8
cycloneive_lcell_comb \RAM|RAM~1379 (
// Equation(s):
// \RAM|RAM~1379_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1378_combout  & ((\RAM|RAM~139_q ))) # (!\RAM|RAM~1378_combout  & (\RAM|RAM~138_q )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1378_combout ))))

	.dataa(\RAM|RAM~138_q ),
	.datab(\RAM|RAM~139_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1378_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1379_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1379 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N2
cycloneive_lcell_comb \RAM|RAM~2269 (
// Equation(s):
// \RAM|RAM~2269_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1084_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1084_combout  & ((\RAM|RAM~170_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~170_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1715_combout ),
	.datac(\RAM|RAM~170_q ),
	.datad(\rtl~1084_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2269_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2269 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y32_N3
dffeas \RAM|RAM~170 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2269_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~170 .is_wysiwyg = "true";
defparam \RAM|RAM~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N16
cycloneive_lcell_comb \RAM|RAM~2272 (
// Equation(s):
// \RAM|RAM~2272_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1086_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1086_combout  & ((\RAM|RAM~171_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~171_q ))))

	.dataa(\RAM|RAM~1715_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~171_q ),
	.datad(\rtl~1086_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2272_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2272 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y33_N17
dffeas \RAM|RAM~171 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2272_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~171 .is_wysiwyg = "true";
defparam \RAM|RAM~171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N4
cycloneive_lcell_comb \RAM|RAM~2271 (
// Equation(s):
// \RAM|RAM~2271_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1085_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1085_combout  & (\RAM|RAM~168_q )))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~168_q ))))

	.dataa(\RAM|RAM~1715_combout ),
	.datab(\rtl~1085_combout ),
	.datac(\RAM|RAM~168_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2271_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2271 .lut_mask = 16'hF870;
defparam \RAM|RAM~2271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y31_N5
dffeas \RAM|RAM~168 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2271_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~168 .is_wysiwyg = "true";
defparam \RAM|RAM~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N18
cycloneive_lcell_comb \RAM|RAM~2270 (
// Equation(s):
// \RAM|RAM~2270_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1083_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1083_combout  & ((\RAM|RAM~169_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~169_q ))))

	.dataa(\RAM|RAM~1715_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~169_q ),
	.datad(\rtl~1083_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2270_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2270 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y31_N19
dffeas \RAM|RAM~169 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2270_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~169 .is_wysiwyg = "true";
defparam \RAM|RAM~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y31_N6
cycloneive_lcell_comb \RAM|RAM~1376 (
// Equation(s):
// \RAM|RAM~1376_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & ((\RAM|RAM~169_q ))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~168_q ))))

	.dataa(\RAM|RAM~168_q ),
	.datab(\RAM|RAM~169_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1376_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1376 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N0
cycloneive_lcell_comb \RAM|RAM~1377 (
// Equation(s):
// \RAM|RAM~1377_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1376_combout  & ((\RAM|RAM~171_q ))) # (!\RAM|RAM~1376_combout  & (\RAM|RAM~170_q )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1376_combout ))))

	.dataa(\RAM|RAM~170_q ),
	.datab(\RAM|RAM~171_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1376_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1377_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1377 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N10
cycloneive_lcell_comb \RAM|RAM~1380 (
// Equation(s):
// \RAM|RAM~1380_combout  = (\top|ALU|Mux27~9_combout  & (\top|ALU|Mux26~4_combout )) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1377_combout ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~1379_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1379_combout ),
	.datad(\RAM|RAM~1377_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1380_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1380 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N4
cycloneive_lcell_comb \RAM|RAM~1383 (
// Equation(s):
// \RAM|RAM~1383_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1380_combout  & ((\RAM|RAM~1382_combout ))) # (!\RAM|RAM~1380_combout  & (\RAM|RAM~1375_combout )))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1380_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\RAM|RAM~1375_combout ),
	.datac(\RAM|RAM~1382_combout ),
	.datad(\RAM|RAM~1380_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1383_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1383 .lut_mask = 16'hF588;
defparam \RAM|RAM~1383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N8
cycloneive_lcell_comb \RAM|RAM~2296 (
// Equation(s):
// \RAM|RAM~2296_combout  = (\rtl~1090_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~179_q ))))) # (!\rtl~1090_combout  & (((\RAM|RAM~179_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1090_combout ),
	.datac(\RAM|RAM~179_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2296_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2296 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y31_N9
dffeas \RAM|RAM~179 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2296_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~179 .is_wysiwyg = "true";
defparam \RAM|RAM~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N0
cycloneive_lcell_comb \RAM|RAM~2293 (
// Equation(s):
// \RAM|RAM~2293_combout  = (\rtl~1087_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~177_q ))))) # (!\rtl~1087_combout  & (((\RAM|RAM~177_q ))))

	.dataa(\rtl~1087_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~177_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2293_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2293 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y31_N1
dffeas \RAM|RAM~177 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2293_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~177 .is_wysiwyg = "true";
defparam \RAM|RAM~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N12
cycloneive_lcell_comb \RAM|RAM~2295 (
// Equation(s):
// \RAM|RAM~2295_combout  = (\RAM|RAM~1943_combout  & ((\rtl~1089_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1089_combout  & ((\RAM|RAM~176_q ))))) # (!\RAM|RAM~1943_combout  & (((\RAM|RAM~176_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1943_combout ),
	.datac(\RAM|RAM~176_q ),
	.datad(\rtl~1089_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2295_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2295 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y31_N13
dffeas \RAM|RAM~176 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~176 .is_wysiwyg = "true";
defparam \RAM|RAM~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N14
cycloneive_lcell_comb \RAM|RAM~2294 (
// Equation(s):
// \RAM|RAM~2294_combout  = (\rtl~1088_combout  & ((\RAM|RAM~1943_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1943_combout  & ((\RAM|RAM~178_q ))))) # (!\rtl~1088_combout  & (((\RAM|RAM~178_q ))))

	.dataa(\rtl~1088_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~178_q ),
	.datad(\RAM|RAM~1943_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2294_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2294 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y31_N15
dffeas \RAM|RAM~178 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2294_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~178 .is_wysiwyg = "true";
defparam \RAM|RAM~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N22
cycloneive_lcell_comb \RAM|RAM~1391 (
// Equation(s):
// \RAM|RAM~1391_combout  = (\top|ALU|Mux30~1_combout  & (((\RAM|RAM~178_q ) # (\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (\RAM|RAM~176_q  & ((!\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~176_q ),
	.datab(\RAM|RAM~178_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1391_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1391 .lut_mask = 16'hF0CA;
defparam \RAM|RAM~1391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N6
cycloneive_lcell_comb \RAM|RAM~1392 (
// Equation(s):
// \RAM|RAM~1392_combout  = (\RAM|RAM~1391_combout  & ((\RAM|RAM~179_q ) # ((!\top|ALU|Mux31~1_combout )))) # (!\RAM|RAM~1391_combout  & (((\RAM|RAM~177_q  & \top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~179_q ),
	.datab(\RAM|RAM~177_q ),
	.datac(\RAM|RAM~1391_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1392_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1392 .lut_mask = 16'hACF0;
defparam \RAM|RAM~1392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N16
cycloneive_lcell_comb \RAM|RAM~2281 (
// Equation(s):
// \RAM|RAM~2281_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1087_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1087_combout  & ((\RAM|RAM~145_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~145_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~145_q ),
	.datad(\rtl~1087_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2281_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2281 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y31_N17
dffeas \RAM|RAM~145 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2281_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~145 .is_wysiwyg = "true";
defparam \RAM|RAM~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N4
cycloneive_lcell_comb \RAM|RAM~2284 (
// Equation(s):
// \RAM|RAM~2284_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~147_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~147_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~147_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2284_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2284 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y31_N5
dffeas \RAM|RAM~147 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2284_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~147 .is_wysiwyg = "true";
defparam \RAM|RAM~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N30
cycloneive_lcell_comb \RAM|RAM~2282 (
// Equation(s):
// \RAM|RAM~2282_combout  = (\rtl~1088_combout  & ((\RAM|RAM~1790_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\RAM|RAM~1790_combout  & (\RAM|RAM~146_q )))) # (!\rtl~1088_combout  & (((\RAM|RAM~146_q ))))

	.dataa(\rtl~1088_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~146_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2282_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2282 .lut_mask = 16'hF870;
defparam \RAM|RAM~2282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y31_N31
dffeas \RAM|RAM~146 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2282_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~146 .is_wysiwyg = "true";
defparam \RAM|RAM~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N28
cycloneive_lcell_comb \RAM|RAM~2283 (
// Equation(s):
// \RAM|RAM~2283_combout  = (\RAM|RAM~1790_combout  & ((\rtl~1089_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1089_combout  & ((\RAM|RAM~144_q ))))) # (!\RAM|RAM~1790_combout  & (((\RAM|RAM~144_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1790_combout ),
	.datac(\RAM|RAM~144_q ),
	.datad(\rtl~1089_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2283_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2283 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y31_N29
dffeas \RAM|RAM~144 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~144 .is_wysiwyg = "true";
defparam \RAM|RAM~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N10
cycloneive_lcell_comb \RAM|RAM~1384 (
// Equation(s):
// \RAM|RAM~1384_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~146_q ) # ((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~144_q  & !\top|ALU|Mux31~1_combout ))))

	.dataa(\RAM|RAM~146_q ),
	.datab(\RAM|RAM~144_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1384_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1384 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N2
cycloneive_lcell_comb \RAM|RAM~1385 (
// Equation(s):
// \RAM|RAM~1385_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~1384_combout  & ((\RAM|RAM~147_q ))) # (!\RAM|RAM~1384_combout  & (\RAM|RAM~145_q )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~1384_combout ))))

	.dataa(\RAM|RAM~145_q ),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\RAM|RAM~147_q ),
	.datad(\RAM|RAM~1384_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1385_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1385 .lut_mask = 16'hF388;
defparam \RAM|RAM~1385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N28
cycloneive_lcell_comb \RAM|RAM~2289 (
// Equation(s):
// \RAM|RAM~2289_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1088_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1088_combout  & (\RAM|RAM~130_q )))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~130_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\rtl~1088_combout ),
	.datac(\RAM|RAM~130_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2289_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2289 .lut_mask = 16'hF870;
defparam \RAM|RAM~2289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N29
dffeas \RAM|RAM~130 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2289_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~130 .is_wysiwyg = "true";
defparam \RAM|RAM~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N2
cycloneive_lcell_comb \RAM|RAM~2292 (
// Equation(s):
// \RAM|RAM~2292_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~131_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~131_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~131_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2292_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2292 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N3
dffeas \RAM|RAM~131 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2292_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~131 .is_wysiwyg = "true";
defparam \RAM|RAM~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y30_N26
cycloneive_lcell_comb \RAM|RAM~2290 (
// Equation(s):
// \RAM|RAM~2290_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1087_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1087_combout  & ((\RAM|RAM~129_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~129_q ))))

	.dataa(\RAM|RAM~1863_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~129_q ),
	.datad(\rtl~1087_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2290_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2290 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y30_N27
dffeas \RAM|RAM~129 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2290_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~129 .is_wysiwyg = "true";
defparam \RAM|RAM~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y29_N8
cycloneive_lcell_comb \RAM|RAM~2291 (
// Equation(s):
// \RAM|RAM~2291_combout  = (\RAM|RAM~1863_combout  & ((\rtl~1089_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1089_combout  & ((\RAM|RAM~128_q ))))) # (!\RAM|RAM~1863_combout  & (((\RAM|RAM~128_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\RAM|RAM~1863_combout ),
	.datac(\RAM|RAM~128_q ),
	.datad(\rtl~1089_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2291_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2291 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y29_N9
dffeas \RAM|RAM~128 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2291_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~128 .is_wysiwyg = "true";
defparam \RAM|RAM~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N24
cycloneive_lcell_comb \RAM|RAM~1388 (
// Equation(s):
// \RAM|RAM~1388_combout  = (\top|ALU|Mux31~1_combout  & ((\RAM|RAM~129_q ) # ((\top|ALU|Mux30~1_combout )))) # (!\top|ALU|Mux31~1_combout  & (((\RAM|RAM~128_q  & !\top|ALU|Mux30~1_combout ))))

	.dataa(\RAM|RAM~129_q ),
	.datab(\RAM|RAM~128_q ),
	.datac(\top|ALU|Mux31~1_combout ),
	.datad(\top|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1388_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1388 .lut_mask = 16'hF0AC;
defparam \RAM|RAM~1388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N30
cycloneive_lcell_comb \RAM|RAM~1389 (
// Equation(s):
// \RAM|RAM~1389_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1388_combout  & ((\RAM|RAM~131_q ))) # (!\RAM|RAM~1388_combout  & (\RAM|RAM~130_q )))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1388_combout ))))

	.dataa(\RAM|RAM~130_q ),
	.datab(\RAM|RAM~131_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1388_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1389_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1389 .lut_mask = 16'hCFA0;
defparam \RAM|RAM~1389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N8
cycloneive_lcell_comb \RAM|RAM~2288 (
// Equation(s):
// \RAM|RAM~2288_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1090_combout  & (\top|Registers|Mux63~6_combout )) # (!\rtl~1090_combout  & ((\RAM|RAM~163_q ))))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~163_q ))))

	.dataa(\RAM|RAM~1715_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~163_q ),
	.datad(\rtl~1090_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2288_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2288 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N9
dffeas \RAM|RAM~163 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2288_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~163 .is_wysiwyg = "true";
defparam \RAM|RAM~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N26
cycloneive_lcell_comb \RAM|RAM~2285 (
// Equation(s):
// \RAM|RAM~2285_combout  = (\RAM|RAM~1715_combout  & ((\rtl~1088_combout  & ((\top|Registers|Mux63~6_combout ))) # (!\rtl~1088_combout  & (\RAM|RAM~162_q )))) # (!\RAM|RAM~1715_combout  & (((\RAM|RAM~162_q ))))

	.dataa(\RAM|RAM~1715_combout ),
	.datab(\rtl~1088_combout ),
	.datac(\RAM|RAM~162_q ),
	.datad(\top|Registers|Mux63~6_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2285_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2285 .lut_mask = 16'hF870;
defparam \RAM|RAM~2285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N27
dffeas \RAM|RAM~162 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2285_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~162 .is_wysiwyg = "true";
defparam \RAM|RAM~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y33_N4
cycloneive_lcell_comb \RAM|RAM~2287 (
// Equation(s):
// \RAM|RAM~2287_combout  = (\rtl~1089_combout  & ((\RAM|RAM~1715_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1715_combout  & ((\RAM|RAM~160_q ))))) # (!\rtl~1089_combout  & (((\RAM|RAM~160_q ))))

	.dataa(\rtl~1089_combout ),
	.datab(\top|Registers|Mux63~6_combout ),
	.datac(\RAM|RAM~160_q ),
	.datad(\RAM|RAM~1715_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2287_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2287 .lut_mask = 16'hD8F0;
defparam \RAM|RAM~2287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y33_N5
dffeas \RAM|RAM~160 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2287_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~160 .is_wysiwyg = "true";
defparam \RAM|RAM~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N24
cycloneive_lcell_comb \RAM|RAM~2286 (
// Equation(s):
// \RAM|RAM~2286_combout  = (\rtl~1087_combout  & ((\RAM|RAM~1715_combout  & (\top|Registers|Mux63~6_combout )) # (!\RAM|RAM~1715_combout  & ((\RAM|RAM~161_q ))))) # (!\rtl~1087_combout  & (((\RAM|RAM~161_q ))))

	.dataa(\top|Registers|Mux63~6_combout ),
	.datab(\rtl~1087_combout ),
	.datac(\RAM|RAM~161_q ),
	.datad(\RAM|RAM~1715_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~2286_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~2286 .lut_mask = 16'hB8F0;
defparam \RAM|RAM~2286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y31_N25
dffeas \RAM|RAM~161 (
	.clk(\CLK~input_o ),
	.d(\RAM|RAM~2286_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|RAM~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|RAM~161 .is_wysiwyg = "true";
defparam \RAM|RAM~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N26
cycloneive_lcell_comb \RAM|RAM~1386 (
// Equation(s):
// \RAM|RAM~1386_combout  = (\top|ALU|Mux30~1_combout  & (((\top|ALU|Mux31~1_combout )))) # (!\top|ALU|Mux30~1_combout  & ((\top|ALU|Mux31~1_combout  & ((\RAM|RAM~161_q ))) # (!\top|ALU|Mux31~1_combout  & (\RAM|RAM~160_q ))))

	.dataa(\RAM|RAM~160_q ),
	.datab(\RAM|RAM~161_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\top|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1386_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1386 .lut_mask = 16'hFC0A;
defparam \RAM|RAM~1386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N18
cycloneive_lcell_comb \RAM|RAM~1387 (
// Equation(s):
// \RAM|RAM~1387_combout  = (\top|ALU|Mux30~1_combout  & ((\RAM|RAM~1386_combout  & (\RAM|RAM~163_q )) # (!\RAM|RAM~1386_combout  & ((\RAM|RAM~162_q ))))) # (!\top|ALU|Mux30~1_combout  & (((\RAM|RAM~1386_combout ))))

	.dataa(\RAM|RAM~163_q ),
	.datab(\RAM|RAM~162_q ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\RAM|RAM~1386_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1387_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1387 .lut_mask = 16'hAFC0;
defparam \RAM|RAM~1387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N16
cycloneive_lcell_comb \RAM|RAM~1390 (
// Equation(s):
// \RAM|RAM~1390_combout  = (\top|ALU|Mux27~9_combout  & (\top|ALU|Mux26~4_combout )) # (!\top|ALU|Mux27~9_combout  & ((\top|ALU|Mux26~4_combout  & ((\RAM|RAM~1387_combout ))) # (!\top|ALU|Mux26~4_combout  & (\RAM|RAM~1389_combout ))))

	.dataa(\top|ALU|Mux27~9_combout ),
	.datab(\top|ALU|Mux26~4_combout ),
	.datac(\RAM|RAM~1389_combout ),
	.datad(\RAM|RAM~1387_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1390_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1390 .lut_mask = 16'hDC98;
defparam \RAM|RAM~1390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N2
cycloneive_lcell_comb \RAM|RAM~1393 (
// Equation(s):
// \RAM|RAM~1393_combout  = (\top|ALU|Mux27~9_combout  & ((\RAM|RAM~1390_combout  & (\RAM|RAM~1392_combout )) # (!\RAM|RAM~1390_combout  & ((\RAM|RAM~1385_combout ))))) # (!\top|ALU|Mux27~9_combout  & (((\RAM|RAM~1390_combout ))))

	.dataa(\RAM|RAM~1392_combout ),
	.datab(\top|ALU|Mux27~9_combout ),
	.datac(\RAM|RAM~1385_combout ),
	.datad(\RAM|RAM~1390_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1393_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1393 .lut_mask = 16'hBBC0;
defparam \RAM|RAM~1393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N12
cycloneive_lcell_comb \RAM|RAM~1394 (
// Equation(s):
// \RAM|RAM~1394_combout  = (\top|MUXRam|out[3]~1_combout  & ((\top|MUXRam|out[2]~0_combout ) # ((\RAM|RAM~1383_combout )))) # (!\top|MUXRam|out[3]~1_combout  & (!\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1393_combout ))))

	.dataa(\top|MUXRam|out[3]~1_combout ),
	.datab(\top|MUXRam|out[2]~0_combout ),
	.datac(\RAM|RAM~1383_combout ),
	.datad(\RAM|RAM~1393_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1394_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1394 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y31_N22
cycloneive_lcell_comb \RAM|RAM~1405 (
// Equation(s):
// \RAM|RAM~1405_combout  = (\top|MUXRam|out[2]~0_combout  & ((\RAM|RAM~1394_combout  & (\RAM|RAM~1404_combout )) # (!\RAM|RAM~1394_combout  & ((\RAM|RAM~1373_combout ))))) # (!\top|MUXRam|out[2]~0_combout  & (((\RAM|RAM~1394_combout ))))

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(\RAM|RAM~1404_combout ),
	.datac(\RAM|RAM~1373_combout ),
	.datad(\RAM|RAM~1394_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1405_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1405 .lut_mask = 16'hDDA0;
defparam \RAM|RAM~1405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N16
cycloneive_lcell_comb \RAM|RAM~1533 (
// Equation(s):
// \RAM|RAM~1533_combout  = (\top|ALU|Mux24~4_combout  & ((\RAM|RAM~1490_combout  & (\RAM|RAM~1532_combout )) # (!\RAM|RAM~1490_combout  & ((\RAM|RAM~1405_combout ))))) # (!\top|ALU|Mux24~4_combout  & (((\RAM|RAM~1490_combout ))))

	.dataa(\RAM|RAM~1532_combout ),
	.datab(\top|ALU|Mux24~4_combout ),
	.datac(\RAM|RAM~1490_combout ),
	.datad(\RAM|RAM~1405_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1533_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1533 .lut_mask = 16'hBCB0;
defparam \RAM|RAM~1533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N18
cycloneive_lcell_comb \RAM|RAM~1534 (
// Equation(s):
// \RAM|RAM~1534_combout  = (\top|ALU|Mux23~3_combout  & ((\top|ALU|Mux22~3_combout ) # ((\RAM|RAM~1363_combout )))) # (!\top|ALU|Mux23~3_combout  & (!\top|ALU|Mux22~3_combout  & ((\RAM|RAM~1533_combout ))))

	.dataa(\top|ALU|Mux23~3_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\RAM|RAM~1363_combout ),
	.datad(\RAM|RAM~1533_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1534_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1534 .lut_mask = 16'hB9A8;
defparam \RAM|RAM~1534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N20
cycloneive_lcell_comb \RAM|RAM~1705 (
// Equation(s):
// \RAM|RAM~1705_combout  = (\top|ALU|Mux22~3_combout  & ((\RAM|RAM~1534_combout  & ((\RAM|RAM~1704_combout ))) # (!\RAM|RAM~1534_combout  & (\RAM|RAM~1193_combout )))) # (!\top|ALU|Mux22~3_combout  & (((\RAM|RAM~1534_combout ))))

	.dataa(\RAM|RAM~1193_combout ),
	.datab(\top|ALU|Mux22~3_combout ),
	.datac(\RAM|RAM~1704_combout ),
	.datad(\RAM|RAM~1534_combout ),
	.cin(gnd),
	.combout(\RAM|RAM~1705_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|RAM~1705 .lut_mask = 16'hF388;
defparam \RAM|RAM~1705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N6
cycloneive_lcell_comb \top|MUXRam|out[0]~8 (
// Equation(s):
// \top|MUXRam|out[0]~8_combout  = (\top|conrtol|Decoder0~0_combout  & ((\mem_ctrl|Equal0~3_combout  & (\DIN_SW[0]~input_o )) # (!\mem_ctrl|Equal0~3_combout  & ((\RAM|RAM~1705_combout )))))

	.dataa(\DIN_SW[0]~input_o ),
	.datab(\mem_ctrl|Equal0~3_combout ),
	.datac(\top|conrtol|Decoder0~0_combout ),
	.datad(\RAM|RAM~1705_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[0]~8 .lut_mask = 16'hB080;
defparam \top|MUXRam|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y35_N24
cycloneive_lcell_comb \top|MUXRam|out[0]~9 (
// Equation(s):
// \top|MUXRam|out[0]~9_combout  = (\top|MUXRam|out[0]~8_combout ) # ((\top|ALU|Mux31~1_combout  & !\top|conrtol|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\top|ALU|Mux31~1_combout ),
	.datac(\top|conrtol|Decoder0~0_combout ),
	.datad(\top|MUXRam|out[0]~8_combout ),
	.cin(gnd),
	.combout(\top|MUXRam|out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \top|MUXRam|out[0]~9 .lut_mask = 16'hFF0C;
defparam \top|MUXRam|out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y37_N19
dffeas \top|Registers|regis[4][0] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\top|MUXRam|out[0]~9_combout ),
	.clrn(\RST_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\top|Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top|Registers|regis[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \top|Registers|regis[4][0] .is_wysiwyg = "true";
defparam \top|Registers|regis[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N18
cycloneive_lcell_comb \top|Registers|Mux63~1 (
// Equation(s):
// \top|Registers|Mux63~1_combout  = (\ROM|ROM~17_combout  & (!\top|PC_a|aux [2] & (\top|Registers|regis[4][0]~q  & !\ROM|ROM~33_combout )))

	.dataa(\ROM|ROM~17_combout ),
	.datab(\top|PC_a|aux [2]),
	.datac(\top|Registers|regis[4][0]~q ),
	.datad(\ROM|ROM~33_combout ),
	.cin(gnd),
	.combout(\top|Registers|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \top|Registers|Mux63~1 .lut_mask = 16'h0020;
defparam \top|Registers|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y41_N2
cycloneive_lcell_comb \gpio|aux~0 (
// Equation(s):
// \gpio|aux~0_combout  = (\RST_N~input_o  & (!\ROM|ROM~32_combout  & ((\top|PC_a|aux [3]) # (!\ROM|ROM~20_combout ))))

	.dataa(\RST_N~input_o ),
	.datab(\ROM|ROM~20_combout ),
	.datac(\top|PC_a|aux [3]),
	.datad(\ROM|ROM~32_combout ),
	.cin(gnd),
	.combout(\gpio|aux~0_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~0 .lut_mask = 16'h00A2;
defparam \gpio|aux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N12
cycloneive_lcell_comb \mem_ctrl|Equal0~2 (
// Equation(s):
// \mem_ctrl|Equal0~2_combout  = (\top|MUXRam|out[2]~0_combout  & \mem_ctrl|Equal0~1_combout )

	.dataa(\top|MUXRam|out[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_ctrl|Equal0~1_combout ),
	.cin(gnd),
	.combout(\mem_ctrl|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_ctrl|Equal0~2 .lut_mask = 16'hAA00;
defparam \mem_ctrl|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N14
cycloneive_lcell_comb \gpio|aux~1 (
// Equation(s):
// \gpio|aux~1_combout  = (\gpio|aux~0_combout  & (\mem_ctrl|Equal0~2_combout  & ((\top|ALU|Mux31~1_combout ) # (\top|ALU|Mux30~1_combout ))))

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\gpio|aux~0_combout ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\mem_ctrl|Equal0~2_combout ),
	.cin(gnd),
	.combout(\gpio|aux~1_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~1 .lut_mask = 16'hC800;
defparam \gpio|aux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N18
cycloneive_lcell_comb \gpio|aux~2 (
// Equation(s):
// \gpio|aux~2_combout  = (\gpio|aux~1_combout  & ((\top|Registers|Mux63~1_combout ) # ((\top|Registers|Mux63~2_combout ) # (\top|Registers|Mux63~5_combout ))))

	.dataa(\top|Registers|Mux63~1_combout ),
	.datab(\top|Registers|Mux63~2_combout ),
	.datac(\gpio|aux~1_combout ),
	.datad(\top|Registers|Mux63~5_combout ),
	.cin(gnd),
	.combout(\gpio|aux~2_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~2 .lut_mask = 16'hF0E0;
defparam \gpio|aux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N12
cycloneive_lcell_comb \gpio|aux[1][0]~feeder (
// Equation(s):
// \gpio|aux[1][0]~feeder_combout  = \gpio|aux~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~2_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][0]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N4
cycloneive_lcell_comb \gpio|aux[1][0]~3 (
// Equation(s):
// \gpio|aux[1][0]~3_combout  = ((\top|ALU|Mux31~1_combout  & (\top|ALU|Mux30~1_combout  & \mem_ctrl|Equal0~2_combout ))) # (!\RST_N~input_o )

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\RST_N~input_o ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\mem_ctrl|Equal0~2_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][0]~3 .lut_mask = 16'hB333;
defparam \gpio|aux[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N13
dffeas \gpio|aux[1][0] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][0] .is_wysiwyg = "true";
defparam \gpio|aux[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N28
cycloneive_lcell_comb \gpio|aux~4 (
// Equation(s):
// \gpio|aux~4_combout  = (\top|Registers|Mux62~3_combout  & \gpio|aux~1_combout )

	.dataa(\top|Registers|Mux62~3_combout ),
	.datab(gnd),
	.datac(\gpio|aux~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\gpio|aux~4_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~4 .lut_mask = 16'hA0A0;
defparam \gpio|aux~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N22
cycloneive_lcell_comb \gpio|aux[1][1]~feeder (
// Equation(s):
// \gpio|aux[1][1]~feeder_combout  = \gpio|aux~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~4_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][1]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N23
dffeas \gpio|aux[1][1] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][1] .is_wysiwyg = "true";
defparam \gpio|aux[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N26
cycloneive_lcell_comb \gpio|aux~5 (
// Equation(s):
// \gpio|aux~5_combout  = (\top|Registers|Mux61~2_combout  & \gpio|aux~1_combout )

	.dataa(\top|Registers|Mux61~2_combout ),
	.datab(gnd),
	.datac(\gpio|aux~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\gpio|aux~5_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~5 .lut_mask = 16'hA0A0;
defparam \gpio|aux~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N20
cycloneive_lcell_comb \gpio|aux[1][2]~feeder (
// Equation(s):
// \gpio|aux[1][2]~feeder_combout  = \gpio|aux~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\gpio|aux~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\gpio|aux[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][2]~feeder .lut_mask = 16'hF0F0;
defparam \gpio|aux[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N21
dffeas \gpio|aux[1][2] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][2] .is_wysiwyg = "true";
defparam \gpio|aux[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N16
cycloneive_lcell_comb \gpio|aux~6 (
// Equation(s):
// \gpio|aux~6_combout  = (\gpio|aux~1_combout  & ((\top|Registers|Mux60~2_combout ) # ((\top|Registers|Mux60~0_combout ) # (\top|Registers|Mux60~1_combout ))))

	.dataa(\top|Registers|Mux60~2_combout ),
	.datab(\top|Registers|Mux60~0_combout ),
	.datac(\gpio|aux~1_combout ),
	.datad(\top|Registers|Mux60~1_combout ),
	.cin(gnd),
	.combout(\gpio|aux~6_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~6 .lut_mask = 16'hF0E0;
defparam \gpio|aux~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N14
cycloneive_lcell_comb \gpio|aux[1][3]~feeder (
// Equation(s):
// \gpio|aux[1][3]~feeder_combout  = \gpio|aux~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~6_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][3]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N15
dffeas \gpio|aux[1][3] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][3] .is_wysiwyg = "true";
defparam \gpio|aux[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N28
cycloneive_lcell_comb \gpio|aux~7 (
// Equation(s):
// \gpio|aux~7_combout  = (\top|Registers|Mux59~4_combout  & \gpio|aux~1_combout )

	.dataa(\top|Registers|Mux59~4_combout ),
	.datab(gnd),
	.datac(\gpio|aux~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\gpio|aux~7_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~7 .lut_mask = 16'hA0A0;
defparam \gpio|aux~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N8
cycloneive_lcell_comb \gpio|aux[1][4]~feeder (
// Equation(s):
// \gpio|aux[1][4]~feeder_combout  = \gpio|aux~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~7_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][4]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N9
dffeas \gpio|aux[1][4] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][4] .is_wysiwyg = "true";
defparam \gpio|aux[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N18
cycloneive_lcell_comb \gpio|aux~8 (
// Equation(s):
// \gpio|aux~8_combout  = (\top|Registers|Mux58~2_combout  & \gpio|aux~1_combout )

	.dataa(gnd),
	.datab(\top|Registers|Mux58~2_combout ),
	.datac(\gpio|aux~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\gpio|aux~8_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~8 .lut_mask = 16'hC0C0;
defparam \gpio|aux~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N22
cycloneive_lcell_comb \gpio|aux[1][5]~feeder (
// Equation(s):
// \gpio|aux[1][5]~feeder_combout  = \gpio|aux~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~8_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][5]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N23
dffeas \gpio|aux[1][5] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][5] .is_wysiwyg = "true";
defparam \gpio|aux[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N16
cycloneive_lcell_comb \gpio|aux~9 (
// Equation(s):
// \gpio|aux~9_combout  = (\gpio|aux~1_combout  & \top|Registers|Mux57~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gpio|aux~1_combout ),
	.datad(\top|Registers|Mux57~2_combout ),
	.cin(gnd),
	.combout(\gpio|aux~9_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~9 .lut_mask = 16'hF000;
defparam \gpio|aux~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N24
cycloneive_lcell_comb \gpio|aux[1][6]~feeder (
// Equation(s):
// \gpio|aux[1][6]~feeder_combout  = \gpio|aux~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~9_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][6]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N25
dffeas \gpio|aux[1][6] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][6] .is_wysiwyg = "true";
defparam \gpio|aux[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N30
cycloneive_lcell_comb \gpio|aux~10 (
// Equation(s):
// \gpio|aux~10_combout  = (\gpio|aux~1_combout  & \top|Registers|Mux56~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gpio|aux~1_combout ),
	.datad(\top|Registers|Mux56~2_combout ),
	.cin(gnd),
	.combout(\gpio|aux~10_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~10 .lut_mask = 16'hF000;
defparam \gpio|aux~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N13
dffeas \gpio|aux[1][7] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\gpio|aux~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][7] .is_wysiwyg = "true";
defparam \gpio|aux[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N12
cycloneive_lcell_comb \gpio|aux~11 (
// Equation(s):
// \gpio|aux~11_combout  = (\top|Registers|Mux55~2_combout  & \gpio|aux~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|Registers|Mux55~2_combout ),
	.datad(\gpio|aux~1_combout ),
	.cin(gnd),
	.combout(\gpio|aux~11_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~11 .lut_mask = 16'hF000;
defparam \gpio|aux~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N24
cycloneive_lcell_comb \gpio|aux[1][8]~feeder (
// Equation(s):
// \gpio|aux[1][8]~feeder_combout  = \gpio|aux~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~11_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][8]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N25
dffeas \gpio|aux[1][8] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][8] .is_wysiwyg = "true";
defparam \gpio|aux[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N18
cycloneive_lcell_comb \gpio|aux~12 (
// Equation(s):
// \gpio|aux~12_combout  = (\top|Registers|Mux54~2_combout  & \gpio|aux~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|Registers|Mux54~2_combout ),
	.datad(\gpio|aux~1_combout ),
	.cin(gnd),
	.combout(\gpio|aux~12_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~12 .lut_mask = 16'hF000;
defparam \gpio|aux~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N26
cycloneive_lcell_comb \gpio|aux[1][9]~feeder (
// Equation(s):
// \gpio|aux[1][9]~feeder_combout  = \gpio|aux~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~12_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][9]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N27
dffeas \gpio|aux[1][9] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][9] .is_wysiwyg = "true";
defparam \gpio|aux[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N20
cycloneive_lcell_comb \gpio|aux~13 (
// Equation(s):
// \gpio|aux~13_combout  = (\top|Registers|Mux53~2_combout  & \gpio|aux~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|Registers|Mux53~2_combout ),
	.datad(\gpio|aux~1_combout ),
	.cin(gnd),
	.combout(\gpio|aux~13_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~13 .lut_mask = 16'hF000;
defparam \gpio|aux~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N28
cycloneive_lcell_comb \gpio|aux[1][10]~feeder (
// Equation(s):
// \gpio|aux[1][10]~feeder_combout  = \gpio|aux~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~13_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][10]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N29
dffeas \gpio|aux[1][10] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][10] .is_wysiwyg = "true";
defparam \gpio|aux[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N10
cycloneive_lcell_comb \gpio|aux~14 (
// Equation(s):
// \gpio|aux~14_combout  = (\top|Registers|Mux52~2_combout  & \gpio|aux~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\top|Registers|Mux52~2_combout ),
	.datad(\gpio|aux~1_combout ),
	.cin(gnd),
	.combout(\gpio|aux~14_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~14 .lut_mask = 16'hF000;
defparam \gpio|aux~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N22
cycloneive_lcell_comb \gpio|aux[1][11]~feeder (
// Equation(s):
// \gpio|aux[1][11]~feeder_combout  = \gpio|aux~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~14_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][11]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N23
dffeas \gpio|aux[1][11] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][11] .is_wysiwyg = "true";
defparam \gpio|aux[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N24
cycloneive_lcell_comb \gpio|aux~15 (
// Equation(s):
// \gpio|aux~15_combout  = (\top|Registers|Mux51~2_combout  & \gpio|aux~1_combout )

	.dataa(\top|Registers|Mux51~2_combout ),
	.datab(gnd),
	.datac(\gpio|aux~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\gpio|aux~15_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~15 .lut_mask = 16'hA0A0;
defparam \gpio|aux~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N2
cycloneive_lcell_comb \gpio|aux[1][12]~feeder (
// Equation(s):
// \gpio|aux[1][12]~feeder_combout  = \gpio|aux~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~15_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][12]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N3
dffeas \gpio|aux[1][12] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][12] .is_wysiwyg = "true";
defparam \gpio|aux[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N18
cycloneive_lcell_comb \gpio|aux~16 (
// Equation(s):
// \gpio|aux~16_combout  = (\top|Registers|Mux50~2_combout  & \gpio|aux~1_combout )

	.dataa(\top|Registers|Mux50~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~1_combout ),
	.cin(gnd),
	.combout(\gpio|aux~16_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~16 .lut_mask = 16'hAA00;
defparam \gpio|aux~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N24
cycloneive_lcell_comb \gpio|aux[1][13]~feeder (
// Equation(s):
// \gpio|aux[1][13]~feeder_combout  = \gpio|aux~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~16_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][13]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y43_N25
dffeas \gpio|aux[1][13] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][13] .is_wysiwyg = "true";
defparam \gpio|aux[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N6
cycloneive_lcell_comb \gpio|aux~17 (
// Equation(s):
// \gpio|aux~17_combout  = (\top|Registers|Mux49~2_combout  & \gpio|aux~1_combout )

	.dataa(gnd),
	.datab(\top|Registers|Mux49~2_combout ),
	.datac(\gpio|aux~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\gpio|aux~17_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~17 .lut_mask = 16'hC0C0;
defparam \gpio|aux~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N20
cycloneive_lcell_comb \gpio|aux[1][14]~feeder (
// Equation(s):
// \gpio|aux[1][14]~feeder_combout  = \gpio|aux~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~17_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][14]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N21
dffeas \gpio|aux[1][14] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][14] .is_wysiwyg = "true";
defparam \gpio|aux[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N0
cycloneive_lcell_comb \gpio|aux~18 (
// Equation(s):
// \gpio|aux~18_combout  = (\gpio|aux~1_combout  & \top|Registers|Mux48~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\gpio|aux~1_combout ),
	.datad(\top|Registers|Mux48~2_combout ),
	.cin(gnd),
	.combout(\gpio|aux~18_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux~18 .lut_mask = 16'hF000;
defparam \gpio|aux~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N10
cycloneive_lcell_comb \gpio|aux[1][15]~feeder (
// Equation(s):
// \gpio|aux[1][15]~feeder_combout  = \gpio|aux~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\gpio|aux~18_combout ),
	.cin(gnd),
	.combout(\gpio|aux[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[1][15]~feeder .lut_mask = 16'hFF00;
defparam \gpio|aux[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N11
dffeas \gpio|aux[1][15] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[1][15] .is_wysiwyg = "true";
defparam \gpio|aux[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N26
cycloneive_lcell_comb \gpio|aux[2][7]~19 (
// Equation(s):
// \gpio|aux[2][7]~19_combout  = ((!\top|ALU|Mux31~1_combout  & (\top|ALU|Mux30~1_combout  & \mem_ctrl|Equal0~2_combout ))) # (!\RST_N~input_o )

	.dataa(\top|ALU|Mux31~1_combout ),
	.datab(\RST_N~input_o ),
	.datac(\top|ALU|Mux30~1_combout ),
	.datad(\mem_ctrl|Equal0~2_combout ),
	.cin(gnd),
	.combout(\gpio|aux[2][7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \gpio|aux[2][7]~19 .lut_mask = 16'h7333;
defparam \gpio|aux[2][7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N29
dffeas \gpio|aux[2][1] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][1] .is_wysiwyg = "true";
defparam \gpio|aux[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y43_N19
dffeas \gpio|aux[2][0] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][0] .is_wysiwyg = "true";
defparam \gpio|aux[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y43_N27
dffeas \gpio|aux[2][2] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][2] .is_wysiwyg = "true";
defparam \gpio|aux[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y43_N17
dffeas \gpio|aux[2][3] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][3] .is_wysiwyg = "true";
defparam \gpio|aux[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N0
cycloneive_lcell_comb \HEX0|WideOr6~0 (
// Equation(s):
// \HEX0|WideOr6~0_combout  = (\gpio|aux[2][2]~q  & (!\gpio|aux[2][1]~q  & (\gpio|aux[2][0]~q  $ (!\gpio|aux[2][3]~q )))) # (!\gpio|aux[2][2]~q  & (\gpio|aux[2][0]~q  & (\gpio|aux[2][1]~q  $ (!\gpio|aux[2][3]~q ))))

	.dataa(\gpio|aux[2][1]~q ),
	.datab(\gpio|aux[2][0]~q ),
	.datac(\gpio|aux[2][2]~q ),
	.datad(\gpio|aux[2][3]~q ),
	.cin(gnd),
	.combout(\HEX0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0|WideOr6~0 .lut_mask = 16'h4814;
defparam \HEX0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N26
cycloneive_lcell_comb \HEX0|WideOr5~0 (
// Equation(s):
// \HEX0|WideOr5~0_combout  = (\gpio|aux[2][1]~q  & ((\gpio|aux[2][0]~q  & ((\gpio|aux[2][3]~q ))) # (!\gpio|aux[2][0]~q  & (\gpio|aux[2][2]~q )))) # (!\gpio|aux[2][1]~q  & (\gpio|aux[2][2]~q  & (\gpio|aux[2][0]~q  $ (\gpio|aux[2][3]~q ))))

	.dataa(\gpio|aux[2][1]~q ),
	.datab(\gpio|aux[2][0]~q ),
	.datac(\gpio|aux[2][2]~q ),
	.datad(\gpio|aux[2][3]~q ),
	.cin(gnd),
	.combout(\HEX0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0|WideOr5~0 .lut_mask = 16'hB860;
defparam \HEX0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N8
cycloneive_lcell_comb \HEX0|WideOr4~0 (
// Equation(s):
// \HEX0|WideOr4~0_combout  = (\gpio|aux[2][2]~q  & (\gpio|aux[2][3]~q  & ((\gpio|aux[2][1]~q ) # (!\gpio|aux[2][0]~q )))) # (!\gpio|aux[2][2]~q  & (\gpio|aux[2][1]~q  & (!\gpio|aux[2][0]~q  & !\gpio|aux[2][3]~q )))

	.dataa(\gpio|aux[2][1]~q ),
	.datab(\gpio|aux[2][0]~q ),
	.datac(\gpio|aux[2][2]~q ),
	.datad(\gpio|aux[2][3]~q ),
	.cin(gnd),
	.combout(\HEX0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0|WideOr4~0 .lut_mask = 16'hB002;
defparam \HEX0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N18
cycloneive_lcell_comb \HEX0|WideOr3~0 (
// Equation(s):
// \HEX0|WideOr3~0_combout  = (\gpio|aux[2][1]~q  & ((\gpio|aux[2][0]~q  & (\gpio|aux[2][2]~q )) # (!\gpio|aux[2][0]~q  & (!\gpio|aux[2][2]~q  & \gpio|aux[2][3]~q )))) # (!\gpio|aux[2][1]~q  & (!\gpio|aux[2][3]~q  & (\gpio|aux[2][0]~q  $ (\gpio|aux[2][2]~q 
// ))))

	.dataa(\gpio|aux[2][1]~q ),
	.datab(\gpio|aux[2][0]~q ),
	.datac(\gpio|aux[2][2]~q ),
	.datad(\gpio|aux[2][3]~q ),
	.cin(gnd),
	.combout(\HEX0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0|WideOr3~0 .lut_mask = 16'h8294;
defparam \HEX0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N12
cycloneive_lcell_comb \HEX0|WideOr2~0 (
// Equation(s):
// \HEX0|WideOr2~0_combout  = (\gpio|aux[2][1]~q  & (\gpio|aux[2][0]~q  & ((!\gpio|aux[2][3]~q )))) # (!\gpio|aux[2][1]~q  & ((\gpio|aux[2][2]~q  & ((!\gpio|aux[2][3]~q ))) # (!\gpio|aux[2][2]~q  & (\gpio|aux[2][0]~q ))))

	.dataa(\gpio|aux[2][1]~q ),
	.datab(\gpio|aux[2][0]~q ),
	.datac(\gpio|aux[2][2]~q ),
	.datad(\gpio|aux[2][3]~q ),
	.cin(gnd),
	.combout(\HEX0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0|WideOr2~0 .lut_mask = 16'h04DC;
defparam \HEX0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N22
cycloneive_lcell_comb \HEX0|WideOr1~0 (
// Equation(s):
// \HEX0|WideOr1~0_combout  = (\gpio|aux[2][1]~q  & (!\gpio|aux[2][3]~q  & ((\gpio|aux[2][0]~q ) # (!\gpio|aux[2][2]~q )))) # (!\gpio|aux[2][1]~q  & (\gpio|aux[2][0]~q  & (\gpio|aux[2][2]~q  $ (!\gpio|aux[2][3]~q ))))

	.dataa(\gpio|aux[2][1]~q ),
	.datab(\gpio|aux[2][0]~q ),
	.datac(\gpio|aux[2][2]~q ),
	.datad(\gpio|aux[2][3]~q ),
	.cin(gnd),
	.combout(\HEX0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0|WideOr1~0 .lut_mask = 16'h408E;
defparam \HEX0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y45_N24
cycloneive_lcell_comb \HEX0|WideOr0~0 (
// Equation(s):
// \HEX0|WideOr0~0_combout  = (\gpio|aux[2][0]~q  & ((\gpio|aux[2][3]~q ) # (\gpio|aux[2][1]~q  $ (\gpio|aux[2][2]~q )))) # (!\gpio|aux[2][0]~q  & ((\gpio|aux[2][1]~q ) # (\gpio|aux[2][2]~q  $ (\gpio|aux[2][3]~q ))))

	.dataa(\gpio|aux[2][1]~q ),
	.datab(\gpio|aux[2][0]~q ),
	.datac(\gpio|aux[2][2]~q ),
	.datad(\gpio|aux[2][3]~q ),
	.cin(gnd),
	.combout(\HEX0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX0|WideOr0~0 .lut_mask = 16'hEF7A;
defparam \HEX0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N31
dffeas \gpio|aux[2][7] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][7] .is_wysiwyg = "true";
defparam \gpio|aux[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y43_N17
dffeas \gpio|aux[2][6] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][6] .is_wysiwyg = "true";
defparam \gpio|aux[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y43_N29
dffeas \gpio|aux[2][4] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][4] .is_wysiwyg = "true";
defparam \gpio|aux[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y43_N19
dffeas \gpio|aux[2][5] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][5] .is_wysiwyg = "true";
defparam \gpio|aux[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N16
cycloneive_lcell_comb \HEX1|WideOr6~0 (
// Equation(s):
// \HEX1|WideOr6~0_combout  = (\gpio|aux[2][7]~q  & (\gpio|aux[2][4]~q  & (\gpio|aux[2][6]~q  $ (\gpio|aux[2][5]~q )))) # (!\gpio|aux[2][7]~q  & (!\gpio|aux[2][5]~q  & (\gpio|aux[2][6]~q  $ (\gpio|aux[2][4]~q ))))

	.dataa(\gpio|aux[2][7]~q ),
	.datab(\gpio|aux[2][6]~q ),
	.datac(\gpio|aux[2][4]~q ),
	.datad(\gpio|aux[2][5]~q ),
	.cin(gnd),
	.combout(\HEX1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1|WideOr6~0 .lut_mask = 16'h2094;
defparam \HEX1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N2
cycloneive_lcell_comb \HEX1|WideOr5~0 (
// Equation(s):
// \HEX1|WideOr5~0_combout  = (\gpio|aux[2][7]~q  & ((\gpio|aux[2][4]~q  & ((\gpio|aux[2][5]~q ))) # (!\gpio|aux[2][4]~q  & (\gpio|aux[2][6]~q )))) # (!\gpio|aux[2][7]~q  & (\gpio|aux[2][6]~q  & (\gpio|aux[2][4]~q  $ (\gpio|aux[2][5]~q ))))

	.dataa(\gpio|aux[2][7]~q ),
	.datab(\gpio|aux[2][6]~q ),
	.datac(\gpio|aux[2][4]~q ),
	.datad(\gpio|aux[2][5]~q ),
	.cin(gnd),
	.combout(\HEX1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1|WideOr5~0 .lut_mask = 16'hAC48;
defparam \HEX1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N28
cycloneive_lcell_comb \HEX1|WideOr4~0 (
// Equation(s):
// \HEX1|WideOr4~0_combout  = (\gpio|aux[2][7]~q  & (\gpio|aux[2][6]~q  & ((\gpio|aux[2][5]~q ) # (!\gpio|aux[2][4]~q )))) # (!\gpio|aux[2][7]~q  & (!\gpio|aux[2][6]~q  & (!\gpio|aux[2][4]~q  & \gpio|aux[2][5]~q )))

	.dataa(\gpio|aux[2][7]~q ),
	.datab(\gpio|aux[2][6]~q ),
	.datac(\gpio|aux[2][4]~q ),
	.datad(\gpio|aux[2][5]~q ),
	.cin(gnd),
	.combout(\HEX1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1|WideOr4~0 .lut_mask = 16'h8908;
defparam \HEX1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N14
cycloneive_lcell_comb \HEX1|WideOr3~0 (
// Equation(s):
// \HEX1|WideOr3~0_combout  = (\gpio|aux[2][5]~q  & ((\gpio|aux[2][6]~q  & ((\gpio|aux[2][4]~q ))) # (!\gpio|aux[2][6]~q  & (\gpio|aux[2][7]~q  & !\gpio|aux[2][4]~q )))) # (!\gpio|aux[2][5]~q  & (!\gpio|aux[2][7]~q  & (\gpio|aux[2][6]~q  $ (\gpio|aux[2][4]~q 
// ))))

	.dataa(\gpio|aux[2][7]~q ),
	.datab(\gpio|aux[2][6]~q ),
	.datac(\gpio|aux[2][4]~q ),
	.datad(\gpio|aux[2][5]~q ),
	.cin(gnd),
	.combout(\HEX1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1|WideOr3~0 .lut_mask = 16'hC214;
defparam \HEX1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N20
cycloneive_lcell_comb \HEX1|WideOr2~0 (
// Equation(s):
// \HEX1|WideOr2~0_combout  = (\gpio|aux[2][5]~q  & (!\gpio|aux[2][7]~q  & ((\gpio|aux[2][4]~q )))) # (!\gpio|aux[2][5]~q  & ((\gpio|aux[2][6]~q  & (!\gpio|aux[2][7]~q )) # (!\gpio|aux[2][6]~q  & ((\gpio|aux[2][4]~q )))))

	.dataa(\gpio|aux[2][7]~q ),
	.datab(\gpio|aux[2][6]~q ),
	.datac(\gpio|aux[2][4]~q ),
	.datad(\gpio|aux[2][5]~q ),
	.cin(gnd),
	.combout(\HEX1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1|WideOr2~0 .lut_mask = 16'h5074;
defparam \HEX1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N26
cycloneive_lcell_comb \HEX1|WideOr1~0 (
// Equation(s):
// \HEX1|WideOr1~0_combout  = (\gpio|aux[2][6]~q  & (\gpio|aux[2][4]~q  & (\gpio|aux[2][7]~q  $ (\gpio|aux[2][5]~q )))) # (!\gpio|aux[2][6]~q  & (!\gpio|aux[2][7]~q  & ((\gpio|aux[2][4]~q ) # (\gpio|aux[2][5]~q ))))

	.dataa(\gpio|aux[2][7]~q ),
	.datab(\gpio|aux[2][6]~q ),
	.datac(\gpio|aux[2][4]~q ),
	.datad(\gpio|aux[2][5]~q ),
	.cin(gnd),
	.combout(\HEX1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1|WideOr1~0 .lut_mask = 16'h5190;
defparam \HEX1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N8
cycloneive_lcell_comb \HEX1|WideOr0~0 (
// Equation(s):
// \HEX1|WideOr0~0_combout  = (\gpio|aux[2][4]~q  & ((\gpio|aux[2][7]~q ) # (\gpio|aux[2][6]~q  $ (\gpio|aux[2][5]~q )))) # (!\gpio|aux[2][4]~q  & ((\gpio|aux[2][5]~q ) # (\gpio|aux[2][7]~q  $ (\gpio|aux[2][6]~q ))))

	.dataa(\gpio|aux[2][7]~q ),
	.datab(\gpio|aux[2][6]~q ),
	.datac(\gpio|aux[2][4]~q ),
	.datad(\gpio|aux[2][5]~q ),
	.cin(gnd),
	.combout(\HEX1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX1|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \HEX1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y43_N21
dffeas \gpio|aux[2][10] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][10] .is_wysiwyg = "true";
defparam \gpio|aux[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y43_N19
dffeas \gpio|aux[2][9] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][9] .is_wysiwyg = "true";
defparam \gpio|aux[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y43_N11
dffeas \gpio|aux[2][11] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][11] .is_wysiwyg = "true";
defparam \gpio|aux[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y43_N13
dffeas \gpio|aux[2][8] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][8] .is_wysiwyg = "true";
defparam \gpio|aux[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y43_N24
cycloneive_lcell_comb \HEX2|WideOr6~0 (
// Equation(s):
// \HEX2|WideOr6~0_combout  = (\gpio|aux[2][10]~q  & (!\gpio|aux[2][9]~q  & (\gpio|aux[2][11]~q  $ (!\gpio|aux[2][8]~q )))) # (!\gpio|aux[2][10]~q  & (\gpio|aux[2][8]~q  & (\gpio|aux[2][9]~q  $ (!\gpio|aux[2][11]~q ))))

	.dataa(\gpio|aux[2][10]~q ),
	.datab(\gpio|aux[2][9]~q ),
	.datac(\gpio|aux[2][11]~q ),
	.datad(\gpio|aux[2][8]~q ),
	.cin(gnd),
	.combout(\HEX2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2|WideOr6~0 .lut_mask = 16'h6102;
defparam \HEX2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y43_N2
cycloneive_lcell_comb \HEX2|WideOr5~0 (
// Equation(s):
// \HEX2|WideOr5~0_combout  = (\gpio|aux[2][9]~q  & ((\gpio|aux[2][8]~q  & ((\gpio|aux[2][11]~q ))) # (!\gpio|aux[2][8]~q  & (\gpio|aux[2][10]~q )))) # (!\gpio|aux[2][9]~q  & (\gpio|aux[2][10]~q  & (\gpio|aux[2][11]~q  $ (\gpio|aux[2][8]~q ))))

	.dataa(\gpio|aux[2][10]~q ),
	.datab(\gpio|aux[2][9]~q ),
	.datac(\gpio|aux[2][11]~q ),
	.datad(\gpio|aux[2][8]~q ),
	.cin(gnd),
	.combout(\HEX2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \HEX2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y43_N0
cycloneive_lcell_comb \HEX2|WideOr4~0 (
// Equation(s):
// \HEX2|WideOr4~0_combout  = (\gpio|aux[2][10]~q  & (\gpio|aux[2][11]~q  & ((\gpio|aux[2][9]~q ) # (!\gpio|aux[2][8]~q )))) # (!\gpio|aux[2][10]~q  & (\gpio|aux[2][9]~q  & (!\gpio|aux[2][11]~q  & !\gpio|aux[2][8]~q )))

	.dataa(\gpio|aux[2][10]~q ),
	.datab(\gpio|aux[2][9]~q ),
	.datac(\gpio|aux[2][11]~q ),
	.datad(\gpio|aux[2][8]~q ),
	.cin(gnd),
	.combout(\HEX2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2|WideOr4~0 .lut_mask = 16'h80A4;
defparam \HEX2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y43_N16
cycloneive_lcell_comb \HEX2|WideOr3~0 (
// Equation(s):
// \HEX2|WideOr3~0_combout  = (\gpio|aux[2][9]~q  & ((\gpio|aux[2][10]~q  & (\gpio|aux[2][8]~q )) # (!\gpio|aux[2][10]~q  & (!\gpio|aux[2][8]~q  & \gpio|aux[2][11]~q )))) # (!\gpio|aux[2][9]~q  & (!\gpio|aux[2][11]~q  & (\gpio|aux[2][10]~q  $ 
// (\gpio|aux[2][8]~q ))))

	.dataa(\gpio|aux[2][9]~q ),
	.datab(\gpio|aux[2][10]~q ),
	.datac(\gpio|aux[2][8]~q ),
	.datad(\gpio|aux[2][11]~q ),
	.cin(gnd),
	.combout(\HEX2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2|WideOr3~0 .lut_mask = 16'h8294;
defparam \HEX2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y43_N10
cycloneive_lcell_comb \HEX2|WideOr2~0 (
// Equation(s):
// \HEX2|WideOr2~0_combout  = (\gpio|aux[2][9]~q  & (((!\gpio|aux[2][11]~q  & \gpio|aux[2][8]~q )))) # (!\gpio|aux[2][9]~q  & ((\gpio|aux[2][10]~q  & (!\gpio|aux[2][11]~q )) # (!\gpio|aux[2][10]~q  & ((\gpio|aux[2][8]~q )))))

	.dataa(\gpio|aux[2][10]~q ),
	.datab(\gpio|aux[2][9]~q ),
	.datac(\gpio|aux[2][11]~q ),
	.datad(\gpio|aux[2][8]~q ),
	.cin(gnd),
	.combout(\HEX2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2|WideOr2~0 .lut_mask = 16'h1F02;
defparam \HEX2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y43_N4
cycloneive_lcell_comb \HEX2|WideOr1~0 (
// Equation(s):
// \HEX2|WideOr1~0_combout  = (\gpio|aux[2][10]~q  & (\gpio|aux[2][8]~q  & (\gpio|aux[2][9]~q  $ (\gpio|aux[2][11]~q )))) # (!\gpio|aux[2][10]~q  & (!\gpio|aux[2][11]~q  & ((\gpio|aux[2][9]~q ) # (\gpio|aux[2][8]~q ))))

	.dataa(\gpio|aux[2][10]~q ),
	.datab(\gpio|aux[2][9]~q ),
	.datac(\gpio|aux[2][11]~q ),
	.datad(\gpio|aux[2][8]~q ),
	.cin(gnd),
	.combout(\HEX2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2|WideOr1~0 .lut_mask = 16'h2D04;
defparam \HEX2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y43_N6
cycloneive_lcell_comb \HEX2|WideOr0~0 (
// Equation(s):
// \HEX2|WideOr0~0_combout  = (\gpio|aux[2][8]~q  & ((\gpio|aux[2][11]~q ) # (\gpio|aux[2][10]~q  $ (\gpio|aux[2][9]~q )))) # (!\gpio|aux[2][8]~q  & ((\gpio|aux[2][9]~q ) # (\gpio|aux[2][10]~q  $ (\gpio|aux[2][11]~q ))))

	.dataa(\gpio|aux[2][10]~q ),
	.datab(\gpio|aux[2][9]~q ),
	.datac(\gpio|aux[2][11]~q ),
	.datad(\gpio|aux[2][8]~q ),
	.cin(gnd),
	.combout(\HEX2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX2|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \HEX2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N1
dffeas \gpio|aux[2][15] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][15] .is_wysiwyg = "true";
defparam \gpio|aux[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y43_N7
dffeas \gpio|aux[2][14] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][14] .is_wysiwyg = "true";
defparam \gpio|aux[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y43_N19
dffeas \gpio|aux[2][13] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][13] .is_wysiwyg = "true";
defparam \gpio|aux[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y43_N25
dffeas \gpio|aux[2][12] (
	.clk(\CLK~input_o ),
	.d(\gpio|aux~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\gpio|aux[2][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gpio|aux[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gpio|aux[2][12] .is_wysiwyg = "true";
defparam \gpio|aux[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N16
cycloneive_lcell_comb \HEX3|WideOr6~0 (
// Equation(s):
// \HEX3|WideOr6~0_combout  = (\gpio|aux[2][15]~q  & (\gpio|aux[2][12]~q  & (\gpio|aux[2][14]~q  $ (\gpio|aux[2][13]~q )))) # (!\gpio|aux[2][15]~q  & (!\gpio|aux[2][13]~q  & (\gpio|aux[2][14]~q  $ (\gpio|aux[2][12]~q ))))

	.dataa(\gpio|aux[2][15]~q ),
	.datab(\gpio|aux[2][14]~q ),
	.datac(\gpio|aux[2][13]~q ),
	.datad(\gpio|aux[2][12]~q ),
	.cin(gnd),
	.combout(\HEX3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3|WideOr6~0 .lut_mask = 16'h2904;
defparam \HEX3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N30
cycloneive_lcell_comb \HEX3|WideOr5~0 (
// Equation(s):
// \HEX3|WideOr5~0_combout  = (\gpio|aux[2][15]~q  & ((\gpio|aux[2][12]~q  & ((\gpio|aux[2][13]~q ))) # (!\gpio|aux[2][12]~q  & (\gpio|aux[2][14]~q )))) # (!\gpio|aux[2][15]~q  & (\gpio|aux[2][14]~q  & (\gpio|aux[2][13]~q  $ (\gpio|aux[2][12]~q ))))

	.dataa(\gpio|aux[2][15]~q ),
	.datab(\gpio|aux[2][14]~q ),
	.datac(\gpio|aux[2][13]~q ),
	.datad(\gpio|aux[2][12]~q ),
	.cin(gnd),
	.combout(\HEX3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \HEX3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N12
cycloneive_lcell_comb \HEX3|WideOr4~0 (
// Equation(s):
// \HEX3|WideOr4~0_combout  = (\gpio|aux[2][15]~q  & (\gpio|aux[2][14]~q  & ((\gpio|aux[2][13]~q ) # (!\gpio|aux[2][12]~q )))) # (!\gpio|aux[2][15]~q  & (!\gpio|aux[2][14]~q  & (\gpio|aux[2][13]~q  & !\gpio|aux[2][12]~q )))

	.dataa(\gpio|aux[2][15]~q ),
	.datab(\gpio|aux[2][14]~q ),
	.datac(\gpio|aux[2][13]~q ),
	.datad(\gpio|aux[2][12]~q ),
	.cin(gnd),
	.combout(\HEX3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3|WideOr4~0 .lut_mask = 16'h8098;
defparam \HEX3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N10
cycloneive_lcell_comb \HEX3|WideOr3~0 (
// Equation(s):
// \HEX3|WideOr3~0_combout  = (\gpio|aux[2][13]~q  & ((\gpio|aux[2][14]~q  & ((\gpio|aux[2][12]~q ))) # (!\gpio|aux[2][14]~q  & (\gpio|aux[2][15]~q  & !\gpio|aux[2][12]~q )))) # (!\gpio|aux[2][13]~q  & (!\gpio|aux[2][15]~q  & (\gpio|aux[2][14]~q  $ 
// (\gpio|aux[2][12]~q ))))

	.dataa(\gpio|aux[2][15]~q ),
	.datab(\gpio|aux[2][14]~q ),
	.datac(\gpio|aux[2][13]~q ),
	.datad(\gpio|aux[2][12]~q ),
	.cin(gnd),
	.combout(\HEX3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3|WideOr3~0 .lut_mask = 16'hC124;
defparam \HEX3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N28
cycloneive_lcell_comb \HEX3|WideOr2~0 (
// Equation(s):
// \HEX3|WideOr2~0_combout  = (\gpio|aux[2][13]~q  & (!\gpio|aux[2][15]~q  & ((\gpio|aux[2][12]~q )))) # (!\gpio|aux[2][13]~q  & ((\gpio|aux[2][14]~q  & (!\gpio|aux[2][15]~q )) # (!\gpio|aux[2][14]~q  & ((\gpio|aux[2][12]~q )))))

	.dataa(\gpio|aux[2][15]~q ),
	.datab(\gpio|aux[2][14]~q ),
	.datac(\gpio|aux[2][13]~q ),
	.datad(\gpio|aux[2][12]~q ),
	.cin(gnd),
	.combout(\HEX3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3|WideOr2~0 .lut_mask = 16'h5704;
defparam \HEX3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N22
cycloneive_lcell_comb \HEX3|WideOr1~0 (
// Equation(s):
// \HEX3|WideOr1~0_combout  = (\gpio|aux[2][14]~q  & (\gpio|aux[2][12]~q  & (\gpio|aux[2][15]~q  $ (\gpio|aux[2][13]~q )))) # (!\gpio|aux[2][14]~q  & (!\gpio|aux[2][15]~q  & ((\gpio|aux[2][13]~q ) # (\gpio|aux[2][12]~q ))))

	.dataa(\gpio|aux[2][15]~q ),
	.datab(\gpio|aux[2][14]~q ),
	.datac(\gpio|aux[2][13]~q ),
	.datad(\gpio|aux[2][12]~q ),
	.cin(gnd),
	.combout(\HEX3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3|WideOr1~0 .lut_mask = 16'h5910;
defparam \HEX3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N20
cycloneive_lcell_comb \HEX3|WideOr0~0 (
// Equation(s):
// \HEX3|WideOr0~0_combout  = (\gpio|aux[2][12]~q  & ((\gpio|aux[2][15]~q ) # (\gpio|aux[2][14]~q  $ (\gpio|aux[2][13]~q )))) # (!\gpio|aux[2][12]~q  & ((\gpio|aux[2][13]~q ) # (\gpio|aux[2][15]~q  $ (\gpio|aux[2][14]~q ))))

	.dataa(\gpio|aux[2][15]~q ),
	.datab(\gpio|aux[2][14]~q ),
	.datac(\gpio|aux[2][13]~q ),
	.datad(\gpio|aux[2][12]~q ),
	.cin(gnd),
	.combout(\HEX3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HEX3|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \HEX3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign DOUT_LD[0] = \DOUT_LD[0]~output_o ;

assign DOUT_LD[1] = \DOUT_LD[1]~output_o ;

assign DOUT_LD[2] = \DOUT_LD[2]~output_o ;

assign DOUT_LD[3] = \DOUT_LD[3]~output_o ;

assign DOUT_LD[4] = \DOUT_LD[4]~output_o ;

assign DOUT_LD[5] = \DOUT_LD[5]~output_o ;

assign DOUT_LD[6] = \DOUT_LD[6]~output_o ;

assign DOUT_LD[7] = \DOUT_LD[7]~output_o ;

assign DOUT_LD[8] = \DOUT_LD[8]~output_o ;

assign DOUT_LD[9] = \DOUT_LD[9]~output_o ;

assign DOUT_LD[10] = \DOUT_LD[10]~output_o ;

assign DOUT_LD[11] = \DOUT_LD[11]~output_o ;

assign DOUT_LD[12] = \DOUT_LD[12]~output_o ;

assign DOUT_LD[13] = \DOUT_LD[13]~output_o ;

assign DOUT_LD[14] = \DOUT_LD[14]~output_o ;

assign DOUT_LD[15] = \DOUT_LD[15]~output_o ;

assign hex0[0] = \hex0[0]~output_o ;

assign hex0[1] = \hex0[1]~output_o ;

assign hex0[2] = \hex0[2]~output_o ;

assign hex0[3] = \hex0[3]~output_o ;

assign hex0[4] = \hex0[4]~output_o ;

assign hex0[5] = \hex0[5]~output_o ;

assign hex0[6] = \hex0[6]~output_o ;

assign hex1[0] = \hex1[0]~output_o ;

assign hex1[1] = \hex1[1]~output_o ;

assign hex1[2] = \hex1[2]~output_o ;

assign hex1[3] = \hex1[3]~output_o ;

assign hex1[4] = \hex1[4]~output_o ;

assign hex1[5] = \hex1[5]~output_o ;

assign hex1[6] = \hex1[6]~output_o ;

assign hex2[0] = \hex2[0]~output_o ;

assign hex2[1] = \hex2[1]~output_o ;

assign hex2[2] = \hex2[2]~output_o ;

assign hex2[3] = \hex2[3]~output_o ;

assign hex2[4] = \hex2[4]~output_o ;

assign hex2[5] = \hex2[5]~output_o ;

assign hex2[6] = \hex2[6]~output_o ;

assign hex3[0] = \hex3[0]~output_o ;

assign hex3[1] = \hex3[1]~output_o ;

assign hex3[2] = \hex3[2]~output_o ;

assign hex3[3] = \hex3[3]~output_o ;

assign hex3[4] = \hex3[4]~output_o ;

assign hex3[5] = \hex3[5]~output_o ;

assign hex3[6] = \hex3[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
