// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module slidednVs2VdTable(
  input  [7:0] src,
  output [2:0] outOffsetVs2,
  output [2:0] outOffsetVd,
  output       outIsFirst
);

  wire [7:0] out_invInputs = ~src;
  wire [7:0] _out_andMatrixOutputs_T_11 =
    {src[0],
     src[1],
     src[2],
     out_invInputs[3],
     out_invInputs[4],
     out_invInputs[5],
     out_invInputs[6],
     src[7]};
  wire [7:0] _out_andMatrixOutputs_T_32 =
    {src[0], src[1], src[2], src[3], out_invInputs[4], out_invInputs[5], src[6], src[7]};
  wire [7:0] _out_andMatrixOutputs_T_38 =
    {src[0],
     out_invInputs[1],
     src[2],
     out_invInputs[3],
     src[4],
     out_invInputs[5],
     src[6],
     src[7]};
  wire [6:0] _out_andMatrixOutputs_T_48 =
    {src[0],
     out_invInputs[2],
     out_invInputs[3],
     out_invInputs[4],
     src[5],
     src[6],
     src[7]};
  assign outOffsetVs2 =
    {|{&{out_invInputs[0],
         out_invInputs[1],
         out_invInputs[2],
         out_invInputs[3],
         out_invInputs[5],
         src[6],
         src[7]},
       &{out_invInputs[0],
         out_invInputs[2],
         out_invInputs[4],
         out_invInputs[5],
         src[6],
         src[7]},
       &{out_invInputs[1],
         out_invInputs[2],
         out_invInputs[4],
         out_invInputs[5],
         src[6],
         src[7]},
       &{out_invInputs[2],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5],
         src[6],
         src[7]},
       &_out_andMatrixOutputs_T_32,
       &_out_andMatrixOutputs_T_38},
     |{&{out_invInputs[0],
         out_invInputs[1],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5],
         src[7]},
       &{out_invInputs[1],
         out_invInputs[2],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5],
         src[7]},
       &{out_invInputs[0],
         out_invInputs[1],
         out_invInputs[4],
         out_invInputs[5],
         src[6],
         src[7]},
       &{out_invInputs[1],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5],
         src[6],
         src[7]},
       &{src[0],
         out_invInputs[1],
         out_invInputs[2],
         out_invInputs[3],
         out_invInputs[5],
         src[6],
         src[7]},
       &{src[0], src[1], out_invInputs[2], src[3], out_invInputs[5], src[6], src[7]},
       &{out_invInputs[0], src[1], src[4], out_invInputs[5], src[6], src[7]},
       &{src[1], src[2], out_invInputs[3], src[4], out_invInputs[5], src[6], src[7]}},
     |{&{out_invInputs[0],
         out_invInputs[1],
         out_invInputs[2],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5],
         src[6]},
       &{out_invInputs[0],
         out_invInputs[2],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5],
         src[7]},
       &{src[0],
         src[2],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5],
         out_invInputs[6],
         src[7]},
       &{out_invInputs[0],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5],
         src[6],
         src[7]},
       &{out_invInputs[0],
         src[1],
         src[2],
         out_invInputs[3],
         out_invInputs[5],
         src[6],
         src[7]},
       &{src[0], src[3], out_invInputs[4], out_invInputs[5], src[6], src[7]},
       &{src[0], src[1], src[2], src[3], out_invInputs[5], src[6], src[7]},
       &{src[0],
         out_invInputs[2],
         out_invInputs[3],
         src[4],
         out_invInputs[5],
         src[6],
         src[7]},
       &{out_invInputs[0],
         out_invInputs[1],
         src[3],
         src[4],
         out_invInputs[5],
         src[6],
         src[7]},
       &{out_invInputs[0],
         out_invInputs[2],
         src[3],
         src[4],
         out_invInputs[5],
         src[6],
         src[7]},
       &{src[0],
         out_invInputs[1],
         out_invInputs[2],
         out_invInputs[3],
         out_invInputs[4],
         src[5],
         src[6],
         src[7]}}};
  assign outOffsetVd =
    {|{&{src[1], src[3], src[4], out_invInputs[5], src[6], src[7]},
       &{src[2], src[3], src[4], out_invInputs[5], src[6], src[7]},
       &{out_invInputs[2], out_invInputs[3], out_invInputs[4], src[5], src[6], src[7]}},
     |{&_out_andMatrixOutputs_T_11,
       &{out_invInputs[1],
         out_invInputs[2],
         src[3],
         out_invInputs[4],
         out_invInputs[5],
         out_invInputs[6],
         src[7]},
       &_out_andMatrixOutputs_T_32,
       &{out_invInputs[1], out_invInputs[2], src[4], out_invInputs[5], src[6], src[7]},
       &{out_invInputs[3], src[4], out_invInputs[5], src[6], src[7]},
       &_out_andMatrixOutputs_T_48,
       &{src[1],
         out_invInputs[2],
         out_invInputs[3],
         out_invInputs[4],
         src[5],
         src[6],
         src[7]}},
     |{&{out_invInputs[0],
         src[1],
         out_invInputs[2],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5],
         src[6],
         out_invInputs[7]},
       &{out_invInputs[0],
         src[2],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5],
         out_invInputs[6],
         src[7]},
       &{out_invInputs[1],
         src[2],
         out_invInputs[3],
         out_invInputs[4],
         out_invInputs[5],
         out_invInputs[6],
         src[7]},
       &{src[0],
         out_invInputs[1],
         out_invInputs[2],
         src[3],
         out_invInputs[4],
         out_invInputs[5],
         src[7]},
       &{out_invInputs[1], out_invInputs[2], src[3], out_invInputs[5], src[6], src[7]},
       &{out_invInputs[0], src[3], out_invInputs[4], out_invInputs[5], src[6], src[7]},
       &{out_invInputs[1], src[3], out_invInputs[4], out_invInputs[5], src[6], src[7]},
       &{out_invInputs[2], src[3], out_invInputs[4], out_invInputs[5], src[6], src[7]},
       &{src[0], src[2], out_invInputs[3], src[4], out_invInputs[5], src[6], src[7]},
       &{src[1], src[2], src[4], out_invInputs[5], src[6], src[7]},
       &{out_invInputs[0],
         out_invInputs[1],
         out_invInputs[2],
         out_invInputs[3],
         out_invInputs[4],
         src[5],
         src[6],
         src[7]},
       &{src[0],
         src[1],
         out_invInputs[2],
         out_invInputs[3],
         out_invInputs[4],
         src[5],
         src[6],
         src[7]}}};
  assign outIsFirst =
    |{&{out_invInputs[0],
        out_invInputs[1],
        out_invInputs[2],
        out_invInputs[3],
        out_invInputs[4],
        out_invInputs[5]},
      &{out_invInputs[0],
        out_invInputs[2],
        out_invInputs[3],
        out_invInputs[4],
        out_invInputs[5],
        src[6],
        out_invInputs[7]},
      &{out_invInputs[0],
        out_invInputs[1],
        out_invInputs[3],
        out_invInputs[4],
        out_invInputs[5],
        out_invInputs[6],
        src[7]},
      &_out_andMatrixOutputs_T_11,
      &{src[0],
        out_invInputs[1],
        out_invInputs[2],
        src[3],
        out_invInputs[4],
        out_invInputs[5],
        out_invInputs[6],
        src[7]},
      &{out_invInputs[0],
        out_invInputs[1],
        out_invInputs[2],
        out_invInputs[4],
        out_invInputs[5],
        src[6],
        src[7]},
      &_out_andMatrixOutputs_T_32,
      &_out_andMatrixOutputs_T_38,
      &{out_invInputs[0], src[1], src[3], src[4], out_invInputs[5], src[6], src[7]},
      &_out_andMatrixOutputs_T_48};
endmodule

