// Seed: 2018909162
module module_0 ();
  assign id_1 = 1 ? "" & id_1 : id_1;
  wire id_2;
  wire id_3 = id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2;
  module_0();
endmodule
module module_2 (
    input tri id_0,
    input wire id_1,
    input tri0 id_2,
    input wand id_3,
    input wand id_4,
    output uwire id_5,
    input tri0 id_6,
    output supply1 id_7
);
  wire id_9;
  logic [7:0] id_10;
  initial begin
    begin
      $display(id_2);
      if (id_6) begin
        disable id_11;
      end
    end
    force id_7 = id_10[1];
  end
  module_0();
endmodule
