#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.790
$abc$2125$new_n449_.in[5] (.names)                                                                                      0.407    11.197
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    11.458
$abc$2125$new_n460_.in[0] (.names)                                                                                      0.264    11.722
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    11.983
$abc$2125$new_n471_.in[5] (.names)                                                                                      0.402    12.385
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    12.646
$abc$2125$new_n480_.in[4] (.names)                                                                                      0.266    12.912
$abc$2125$new_n480_.out[0] (.names)                                                                                     0.235    13.147
$abc$2125$new_n481_.in[5] (.names)                                                                                      0.334    13.481
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.742
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    14.007
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    14.268
$abc$2125$new_n512_.in[4] (.names)                                                                                      0.264    14.532
$abc$2125$new_n512_.out[0] (.names)                                                                                     0.261    14.793
$abc$2125$new_n520_.in[4] (.names)                                                                                      0.266    15.059
$abc$2125$new_n520_.out[0] (.names)                                                                                     0.261    15.320
$0\uport[31:0][31].in[4] (.names)                                                                                       0.100    15.420
$0\uport[31:0][31].out[0] (.names)                                                                                      0.261    15.681
uport[31].D[0] (.latch)                                                                                                 0.000    15.681
data arrival time                                                                                                                15.681

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[31].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.681
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.705


#Path 2
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.790
$abc$2125$new_n449_.in[5] (.names)                                                                                      0.407    11.197
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    11.458
$abc$2125$new_n460_.in[0] (.names)                                                                                      0.264    11.722
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    11.983
$abc$2125$new_n471_.in[5] (.names)                                                                                      0.402    12.385
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    12.646
$abc$2125$new_n480_.in[4] (.names)                                                                                      0.266    12.912
$abc$2125$new_n480_.out[0] (.names)                                                                                     0.235    13.147
$abc$2125$new_n481_.in[5] (.names)                                                                                      0.334    13.481
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.742
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    14.007
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    14.268
$abc$2125$new_n512_.in[4] (.names)                                                                                      0.264    14.532
$abc$2125$new_n512_.out[0] (.names)                                                                                     0.261    14.793
$abc$2125$new_n520_.in[4] (.names)                                                                                      0.266    15.059
$abc$2125$new_n520_.out[0] (.names)                                                                                     0.261    15.320
$0\uport[31:0][30].in[2] (.names)                                                                                       0.100    15.420
$0\uport[31:0][30].out[0] (.names)                                                                                      0.235    15.655
uport[30].D[0] (.latch)                                                                                                 0.000    15.655
data arrival time                                                                                                                15.655

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[30].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.655
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.679


#Path 3
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.790
$abc$2125$new_n449_.in[5] (.names)                                                                                      0.407    11.197
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    11.458
$abc$2125$new_n460_.in[0] (.names)                                                                                      0.264    11.722
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    11.983
$abc$2125$new_n471_.in[5] (.names)                                                                                      0.402    12.385
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    12.646
$abc$2125$new_n480_.in[4] (.names)                                                                                      0.266    12.912
$abc$2125$new_n480_.out[0] (.names)                                                                                     0.235    13.147
$abc$2125$new_n481_.in[5] (.names)                                                                                      0.334    13.481
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.742
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    14.007
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    14.268
$abc$2125$new_n512_.in[4] (.names)                                                                                      0.264    14.532
$abc$2125$new_n512_.out[0] (.names)                                                                                     0.261    14.793
$abc$2125$new_n515_.in[3] (.names)                                                                                      0.266    15.059
$abc$2125$new_n515_.out[0] (.names)                                                                                     0.235    15.294
$0\uport[31:0][29].in[4] (.names)                                                                                       0.100    15.394
$0\uport[31:0][29].out[0] (.names)                                                                                      0.261    15.655
uport[29].D[0] (.latch)                                                                                                 0.000    15.655
data arrival time                                                                                                                15.655

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[29].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.655
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.679


#Path 4
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.790
$abc$2125$new_n449_.in[5] (.names)                                                                                      0.407    11.197
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    11.458
$abc$2125$new_n460_.in[0] (.names)                                                                                      0.264    11.722
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    11.983
$abc$2125$new_n471_.in[5] (.names)                                                                                      0.402    12.385
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    12.646
$abc$2125$new_n480_.in[4] (.names)                                                                                      0.266    12.912
$abc$2125$new_n480_.out[0] (.names)                                                                                     0.235    13.147
$abc$2125$new_n481_.in[5] (.names)                                                                                      0.334    13.481
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.742
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    14.007
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    14.268
$abc$2125$new_n512_.in[4] (.names)                                                                                      0.264    14.532
$abc$2125$new_n512_.out[0] (.names)                                                                                     0.261    14.793
$0\uport[31:0][28].in[3] (.names)                                                                                       0.266    15.059
$0\uport[31:0][28].out[0] (.names)                                                                                      0.261    15.320
uport[28].D[0] (.latch)                                                                                                 0.000    15.320
data arrival time                                                                                                                15.320

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[28].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.320
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.344


#Path 5
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.790
$abc$2125$new_n449_.in[5] (.names)                                                                                      0.407    11.197
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    11.458
$abc$2125$new_n460_.in[0] (.names)                                                                                      0.264    11.722
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    11.983
$abc$2125$new_n471_.in[5] (.names)                                                                                      0.402    12.385
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    12.646
$abc$2125$new_n480_.in[4] (.names)                                                                                      0.266    12.912
$abc$2125$new_n480_.out[0] (.names)                                                                                     0.235    13.147
$abc$2125$new_n481_.in[5] (.names)                                                                                      0.334    13.481
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.742
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    14.007
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    14.268
$abc$2125$new_n499_.in[2] (.names)                                                                                      0.100    14.368
$abc$2125$new_n499_.out[0] (.names)                                                                                     0.235    14.603
$abc$2125$new_n505_.in[1] (.names)                                                                                      0.100    14.703
$abc$2125$new_n505_.out[0] (.names)                                                                                     0.235    14.938
$0\uport[31:0][27].in[4] (.names)                                                                                       0.100    15.038
$0\uport[31:0][27].out[0] (.names)                                                                                      0.261    15.299
uport[27].D[0] (.latch)                                                                                                 0.000    15.299
data arrival time                                                                                                                15.299

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[27].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.299
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.323


#Path 6
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.790
$abc$2125$new_n449_.in[5] (.names)                                                                                      0.407    11.197
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    11.458
$abc$2125$new_n460_.in[0] (.names)                                                                                      0.264    11.722
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    11.983
$abc$2125$new_n471_.in[5] (.names)                                                                                      0.402    12.385
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    12.646
$abc$2125$new_n480_.in[4] (.names)                                                                                      0.266    12.912
$abc$2125$new_n480_.out[0] (.names)                                                                                     0.235    13.147
$abc$2125$new_n481_.in[5] (.names)                                                                                      0.334    13.481
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.742
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    14.007
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    14.268
$abc$2125$new_n499_.in[2] (.names)                                                                                      0.100    14.368
$abc$2125$new_n499_.out[0] (.names)                                                                                     0.235    14.603
$0\uport[31:0][26].in[2] (.names)                                                                                       0.258    14.862
$0\uport[31:0][26].out[0] (.names)                                                                                      0.235    15.097
uport[26].D[0] (.latch)                                                                                                 0.000    15.097
data arrival time                                                                                                                15.097

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[26].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.097
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.120


#Path 7
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.790
$abc$2125$new_n449_.in[5] (.names)                                                                                      0.407    11.197
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    11.458
$abc$2125$new_n460_.in[0] (.names)                                                                                      0.264    11.722
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    11.983
$abc$2125$new_n471_.in[5] (.names)                                                                                      0.402    12.385
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    12.646
$abc$2125$new_n488_.in[3] (.names)                                                                                      0.266    12.912
$abc$2125$new_n488_.out[0] (.names)                                                                                     0.261    13.173
$abc$2125$new_n487_.in[3] (.names)                                                                                      0.264    13.437
$abc$2125$new_n487_.out[0] (.names)                                                                                     0.235    13.672
$abc$2125$new_n490_.in[1] (.names)                                                                                      0.329    14.001
$abc$2125$new_n490_.out[0] (.names)                                                                                     0.235    14.236
$0\uport[31:0][24].in[2] (.names)                                                                                       0.266    14.502
$0\uport[31:0][24].out[0] (.names)                                                                                      0.235    14.737
uport[24].D[0] (.latch)                                                                                                 0.000    14.737
data arrival time                                                                                                                14.737

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[24].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.737
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.760


#Path 8
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.790
$abc$2125$new_n449_.in[5] (.names)                                                                                      0.407    11.197
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    11.458
$abc$2125$new_n460_.in[0] (.names)                                                                                      0.264    11.722
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    11.983
$abc$2125$new_n471_.in[5] (.names)                                                                                      0.402    12.385
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    12.646
$abc$2125$new_n480_.in[4] (.names)                                                                                      0.266    12.912
$abc$2125$new_n480_.out[0] (.names)                                                                                     0.235    13.147
$abc$2125$new_n481_.in[5] (.names)                                                                                      0.334    13.481
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.742
$abc$2125$new_n494_.in[5] (.names)                                                                                      0.266    14.007
$abc$2125$new_n494_.out[0] (.names)                                                                                     0.261    14.268
$0\uport[31:0][25].in[4] (.names)                                                                                       0.100    14.368
$0\uport[31:0][25].out[0] (.names)                                                                                      0.261    14.629
uport[25].D[0] (.latch)                                                                                                 0.000    14.629
data arrival time                                                                                                                14.629

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[25].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.629
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.653


#Path 9
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n430_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n430_.out[0] (.names)                                                                                     0.235    10.764
$abc$2125$new_n429_.in[5] (.names)                                                                                      0.330    11.094
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.355
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.408    11.763
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    12.024
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.266    12.290
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.551
$abc$2125$new_n473_.in[5] (.names)                                                                                      0.100    12.651
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    12.912
$abc$2125$new_n475_.in[1] (.names)                                                                                      0.402    13.315
$abc$2125$new_n475_.out[0] (.names)                                                                                     0.235    13.550
$abc$2125$new_n479_.in[1] (.names)                                                                                      0.100    13.650
$abc$2125$new_n479_.out[0] (.names)                                                                                     0.235    13.885
$0\uport[31:0][22].in[3] (.names)                                                                                       0.330    14.215
$0\uport[31:0][22].out[0] (.names)                                                                                      0.235    14.450
uport[22].D[0] (.latch)                                                                                                 0.000    14.450
data arrival time                                                                                                                14.450

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[22].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.450
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.473


#Path 10
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.790
$abc$2125$new_n449_.in[5] (.names)                                                                                      0.407    11.197
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    11.458
$abc$2125$new_n460_.in[0] (.names)                                                                                      0.264    11.722
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    11.983
$abc$2125$new_n471_.in[5] (.names)                                                                                      0.402    12.385
$abc$2125$new_n471_.out[0] (.names)                                                                                     0.261    12.646
$abc$2125$new_n480_.in[4] (.names)                                                                                      0.266    12.912
$abc$2125$new_n480_.out[0] (.names)                                                                                     0.235    13.147
$abc$2125$new_n481_.in[5] (.names)                                                                                      0.334    13.481
$abc$2125$new_n481_.out[0] (.names)                                                                                     0.261    13.742
$0\uport[31:0][23].in[3] (.names)                                                                                       0.266    14.007
$0\uport[31:0][23].out[0] (.names)                                                                                      0.261    14.268
uport[23].D[0] (.latch)                                                                                                 0.000    14.268
data arrival time                                                                                                                14.268

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[23].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.268
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.292


#Path 11
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n430_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n430_.out[0] (.names)                                                                                     0.235    10.764
$abc$2125$new_n429_.in[5] (.names)                                                                                      0.330    11.094
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.355
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.408    11.763
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    12.024
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.266    12.290
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.551
$abc$2125$new_n473_.in[5] (.names)                                                                                      0.100    12.651
$abc$2125$new_n473_.out[0] (.names)                                                                                     0.261    12.912
$abc$2125$new_n475_.in[1] (.names)                                                                                      0.402    13.315
$abc$2125$new_n475_.out[0] (.names)                                                                                     0.235    13.550
$0\uport[31:0][21].in[2] (.names)                                                                                       0.264    13.814
$0\uport[31:0][21].out[0] (.names)                                                                                      0.235    14.049
uport[21].D[0] (.latch)                                                                                                 0.000    14.049
data arrival time                                                                                                                14.049

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[21].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.049
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.072


#Path 12
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n435_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n435_.out[0] (.names)                                                                                     0.261    10.790
$abc$2125$new_n449_.in[5] (.names)                                                                                      0.407    11.197
$abc$2125$new_n449_.out[0] (.names)                                                                                     0.261    11.458
$abc$2125$new_n460_.in[0] (.names)                                                                                      0.264    11.722
$abc$2125$new_n460_.out[0] (.names)                                                                                     0.261    11.983
$abc$2125$new_n470_.in[4] (.names)                                                                                      0.402    12.385
$abc$2125$new_n470_.out[0] (.names)                                                                                     0.235    12.620
$abc$2125$new_n469_.in[0] (.names)                                                                                      0.100    12.720
$abc$2125$new_n469_.out[0] (.names)                                                                                     0.235    12.955
$abc$2125$new_n468_.in[1] (.names)                                                                                      0.100    13.055
$abc$2125$new_n468_.out[0] (.names)                                                                                     0.235    13.290
$0\uport[31:0][20].in[2] (.names)                                                                                       0.338    13.628
$0\uport[31:0][20].out[0] (.names)                                                                                      0.235    13.863
uport[20].D[0] (.latch)                                                                                                 0.000    13.863
data arrival time                                                                                                                13.863

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[20].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.863
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.887


#Path 13
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n430_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n430_.out[0] (.names)                                                                                     0.235    10.764
$abc$2125$new_n429_.in[5] (.names)                                                                                      0.330    11.094
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.355
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.408    11.763
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    12.024
$abc$2125$new_n447_.in[2] (.names)                                                                                      0.411    12.436
$abc$2125$new_n447_.out[0] (.names)                                                                                     0.235    12.671
$abc$2125$new_n453_.in[4] (.names)                                                                                      0.411    13.082
$abc$2125$new_n453_.out[0] (.names)                                                                                     0.235    13.317
$0\uport[31:0][17].in[2] (.names)                                                                                       0.100    13.417
$0\uport[31:0][17].out[0] (.names)                                                                                      0.235    13.652
uport[17].D[0] (.latch)                                                                                                 0.000    13.652
data arrival time                                                                                                                13.652

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[17].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.652
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.676


#Path 14
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n430_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n430_.out[0] (.names)                                                                                     0.235    10.764
$abc$2125$new_n429_.in[5] (.names)                                                                                      0.330    11.094
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.355
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.408    11.763
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    12.024
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.266    12.290
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.551
$abc$2125$new_n463_.in[3] (.names)                                                                                      0.264    12.815
$abc$2125$new_n463_.out[0] (.names)                                                                                     0.235    13.050
$0\uport[31:0][19].in[2] (.names)                                                                                       0.266    13.316
$0\uport[31:0][19].out[0] (.names)                                                                                      0.261    13.577
uport[19].D[0] (.latch)                                                                                                 0.000    13.577
data arrival time                                                                                                                13.577

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[19].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.577
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.600


#Path 15
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n430_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n430_.out[0] (.names)                                                                                     0.235    10.764
$abc$2125$new_n429_.in[5] (.names)                                                                                      0.330    11.094
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.355
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.408    11.763
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    12.024
$abc$2125$new_n447_.in[2] (.names)                                                                                      0.411    12.436
$abc$2125$new_n447_.out[0] (.names)                                                                                     0.235    12.671
$0\uport[31:0][16].in[3] (.names)                                                                                       0.411    13.082
$0\uport[31:0][16].out[0] (.names)                                                                                      0.235    13.317
uport[16].D[0] (.latch)                                                                                                 0.000    13.317
data arrival time                                                                                                                13.317

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[16].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.317
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.341


#Path 16
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n430_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n430_.out[0] (.names)                                                                                     0.235    10.764
$abc$2125$new_n429_.in[5] (.names)                                                                                      0.330    11.094
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.355
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.408    11.763
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    12.024
$abc$2125$new_n461_.in[4] (.names)                                                                                      0.266    12.290
$abc$2125$new_n461_.out[0] (.names)                                                                                     0.261    12.551
$0\uport[31:0][18].in[4] (.names)                                                                                       0.100    12.651
$0\uport[31:0][18].out[0] (.names)                                                                                      0.261    12.912
uport[18].D[0] (.latch)                                                                                                 0.000    12.912
data arrival time                                                                                                                12.912

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[18].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -12.912
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -12.936


#Path 17
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n430_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n430_.out[0] (.names)                                                                                     0.235    10.764
$abc$2125$new_n429_.in[5] (.names)                                                                                      0.330    11.094
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.355
$abc$2125$new_n442_.in[5] (.names)                                                                                      0.408    11.763
$abc$2125$new_n442_.out[0] (.names)                                                                                     0.261    12.024
$0\uport[31:0][15].in[4] (.names)                                                                                       0.410    12.434
$0\uport[31:0][15].out[0] (.names)                                                                                      0.261    12.695
uport[15].D[0] (.latch)                                                                                                 0.000    12.695
data arrival time                                                                                                                12.695

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[15].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -12.695
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -12.719


#Path 18
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n430_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n430_.out[0] (.names)                                                                                     0.235    10.764
$abc$2125$new_n429_.in[5] (.names)                                                                                      0.330    11.094
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.355
$abc$2125$new_n438_.in[3] (.names)                                                                                      0.408    11.763
$abc$2125$new_n438_.out[0] (.names)                                                                                     0.235    11.998
$0\uport[31:0][14].in[3] (.names)                                                                                       0.266    12.264
$0\uport[31:0][14].out[0] (.names)                                                                                      0.235    12.499
uport[14].D[0] (.latch)                                                                                                 0.000    12.499
data arrival time                                                                                                                12.499

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -12.499
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -12.523


#Path 19
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n412_.in[2] (.names)                                                                                      0.266    10.168
$abc$2125$new_n412_.out[0] (.names)                                                                                     0.235    10.403
$abc$2125$new_n418_.in[2] (.names)                                                                                      0.330    10.733
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.235    10.968
$abc$2125$new_n422_.in[2] (.names)                                                                                      0.332    11.300
$abc$2125$new_n422_.out[0] (.names)                                                                                     0.235    11.535
$abc$2125$new_n428_.in[3] (.names)                                                                                      0.100    11.635
$abc$2125$new_n428_.out[0] (.names)                                                                                     0.235    11.870
$0\uport[31:0][12].in[2] (.names)                                                                                       0.264    12.134
$0\uport[31:0][12].out[0] (.names)                                                                                      0.235    12.369
uport[12].D[0] (.latch)                                                                                                 0.000    12.369
data arrival time                                                                                                                12.369

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[12].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -12.369
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -12.393


#Path 20
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n412_.in[2] (.names)                                                                                      0.266    10.168
$abc$2125$new_n412_.out[0] (.names)                                                                                     0.235    10.403
$abc$2125$new_n418_.in[2] (.names)                                                                                      0.330    10.733
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.235    10.968
$abc$2125$new_n422_.in[2] (.names)                                                                                      0.332    11.300
$abc$2125$new_n422_.out[0] (.names)                                                                                     0.235    11.535
$0\uport[31:0][11].in[3] (.names)                                                                                       0.333    11.868
$0\uport[31:0][11].out[0] (.names)                                                                                      0.235    12.103
uport[11].D[0] (.latch)                                                                                                 0.000    12.103
data arrival time                                                                                                                12.103

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[11].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -12.103
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -12.127


#Path 21
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n424_.in[5] (.names)                                                                                      0.266    10.168
$abc$2125$new_n424_.out[0] (.names)                                                                                     0.261    10.429
$abc$2125$new_n430_.in[3] (.names)                                                                                      0.100    10.529
$abc$2125$new_n430_.out[0] (.names)                                                                                     0.235    10.764
$abc$2125$new_n429_.in[5] (.names)                                                                                      0.330    11.094
$abc$2125$new_n429_.out[0] (.names)                                                                                     0.261    11.355
$0\uport[31:0][13].in[4] (.names)                                                                                       0.408    11.763
$0\uport[31:0][13].out[0] (.names)                                                                                      0.261    12.024
uport[13].D[0] (.latch)                                                                                                 0.000    12.024
data arrival time                                                                                                                12.024

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[13].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -12.024
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -12.048


#Path 22
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n412_.in[2] (.names)                                                                                      0.266    10.168
$abc$2125$new_n412_.out[0] (.names)                                                                                     0.235    10.403
$abc$2125$new_n415_.in[1] (.names)                                                                                      0.330    10.733
$abc$2125$new_n415_.out[0] (.names)                                                                                     0.235    10.968
$0\uport[31:0][9].in[4] (.names)                                                                                        0.266    11.234
$0\uport[31:0][9].out[0] (.names)                                                                                       0.261    11.495
uport[9].D[0] (.latch)                                                                                                  0.000    11.495
data arrival time                                                                                                                11.495

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[9].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -11.495
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -11.519


#Path 23
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n412_.in[2] (.names)                                                                                      0.266    10.168
$abc$2125$new_n412_.out[0] (.names)                                                                                     0.235    10.403
$abc$2125$new_n418_.in[2] (.names)                                                                                      0.330    10.733
$abc$2125$new_n418_.out[0] (.names)                                                                                     0.235    10.968
$0\uport[31:0][10].in[4] (.names)                                                                                       0.100    11.068
$0\uport[31:0][10].out[0] (.names)                                                                                      0.261    11.329
uport[10].D[0] (.latch)                                                                                                 0.000    11.329
data arrival time                                                                                                                11.329

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[10].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -11.329
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -11.353


#Path 24
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[66] (mult_36)                       1.523     6.368
$abc$2125$new_n401_.in[0] (.names)                                                                                      2.248     8.616
$abc$2125$new_n401_.out[0] (.names)                                                                                     0.235     8.851
$abc$2125$new_n405_.in[0] (.names)                                                                                      0.264     9.115
$abc$2125$new_n405_.out[0] (.names)                                                                                     0.261     9.376
$abc$2125$new_n413_.in[3] (.names)                                                                                      0.266     9.642
$abc$2125$new_n413_.out[0] (.names)                                                                                     0.261     9.903
$abc$2125$new_n412_.in[2] (.names)                                                                                      0.266    10.168
$abc$2125$new_n412_.out[0] (.names)                                                                                     0.235    10.403
$0\uport[31:0][8].in[3] (.names)                                                                                        0.330    10.733
$0\uport[31:0][8].out[0] (.names)                                                                                       0.261    10.994
uport[8].D[0] (.latch)                                                                                                  0.000    10.994
data arrival time                                                                                                                10.994

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[8].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -10.994
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -11.018


#Path 25
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.368
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.245     8.613
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.874
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.266     9.140
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.401
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.266     9.666
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.235     9.901
$abc$2125$new_n408_.in[2] (.names)                                                                                      0.100    10.001
$abc$2125$new_n408_.out[0] (.names)                                                                                     0.235    10.236
$0\uport[31:0][7].in[4] (.names)                                                                                        0.100    10.336
$0\uport[31:0][7].out[0] (.names)                                                                                       0.261    10.597
uport[7].D[0] (.latch)                                                                                                  0.000    10.597
data arrival time                                                                                                                10.597

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[7].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -10.597
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -10.621


#Path 26
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.368
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.245     8.613
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.874
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.266     9.140
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.401
$abc$2125$new_n399_.in[1] (.names)                                                                                      0.266     9.666
$abc$2125$new_n399_.out[0] (.names)                                                                                     0.235     9.901
$0\uport[31:0][5].in[2] (.names)                                                                                        0.333    10.235
$0\uport[31:0][5].out[0] (.names)                                                                                       0.235    10.470
uport[5].D[0] (.latch)                                                                                                  0.000    10.470
data arrival time                                                                                                                10.470

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[5].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -10.470
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -10.493


#Path 27
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.368
$abc$2125$new_n389_.in[2] (.names)                                                                                      2.245     8.613
$abc$2125$new_n389_.out[0] (.names)                                                                                     0.261     8.874
$abc$2125$new_n392_.in[1] (.names)                                                                                      0.337     9.210
$abc$2125$new_n392_.out[0] (.names)                                                                                     0.235     9.445
$abc$2125$new_n391_.in[4] (.names)                                                                                      0.100     9.545
$abc$2125$new_n391_.out[0] (.names)                                                                                     0.261     9.806
$0\uport[31:0][3].in[1] (.names)                                                                                        0.330    10.136
$0\uport[31:0][3].out[0] (.names)                                                                                       0.235    10.371
uport[3].D[0] (.latch)                                                                                                  0.000    10.371
data arrival time                                                                                                                10.371

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[3].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -10.371
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -10.395


#Path 28
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$abc$2125$new_n574_.in[3] (.names)                               0.258     7.784
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.045
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.145
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.406
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.506
$abc$2125$new_n587_.out[0] (.names)                              0.261     8.767
$abc$2125$new_n591_.in[4] (.names)                               0.330     9.097
$abc$2125$new_n591_.out[0] (.names)                              0.235     9.332
$abc$2125$new_n595_.in[4] (.names)                               0.100     9.432
$abc$2125$new_n595_.out[0] (.names)                              0.235     9.667
$abc$2125$new_n599_.in[4] (.names)                               0.100     9.767
$abc$2125$new_n599_.out[0] (.names)                              0.235    10.002
$0\yport[31:0][31].in[3] (.names)                                0.100    10.102
$0\yport[31:0][31].out[0] (.names)                               0.235    10.337
yport[31].D[0] (.latch)                                          0.000    10.337
data arrival time                                                         10.337

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[31].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.337
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.360


#Path 29
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$abc$2125$new_n574_.in[3] (.names)                               0.258     7.784
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.045
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.145
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.406
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.506
$abc$2125$new_n587_.out[0] (.names)                              0.261     8.767
$abc$2125$new_n591_.in[4] (.names)                               0.330     9.097
$abc$2125$new_n591_.out[0] (.names)                              0.235     9.332
$abc$2125$new_n595_.in[4] (.names)                               0.100     9.432
$abc$2125$new_n595_.out[0] (.names)                              0.235     9.667
$abc$2125$new_n597_.in[2] (.names)                               0.100     9.767
$abc$2125$new_n597_.out[0] (.names)                              0.235    10.002
$0\yport[31:0][30].in[3] (.names)                                0.100    10.102
$0\yport[31:0][30].out[0] (.names)                               0.235    10.337
yport[30].D[0] (.latch)                                          0.000    10.337
data arrival time                                                         10.337

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[30].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.337
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.360


#Path 30
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.368
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.245     8.613
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.874
$abc$2125$new_n400_.in[5] (.names)                                                                                      0.266     9.140
$abc$2125$new_n400_.out[0] (.names)                                                                                     0.261     9.401
$abc$2125$new_n403_.in[3] (.names)                                                                                      0.266     9.666
$abc$2125$new_n403_.out[0] (.names)                                                                                     0.235     9.901
$0\uport[31:0][6].in[4] (.names)                                                                                        0.100    10.001
$0\uport[31:0][6].out[0] (.names)                                                                                       0.261    10.262
uport[6].D[0] (.latch)                                                                                                  0.000    10.262
data arrival time                                                                                                                10.262

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[6].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -10.262
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -10.286


#Path 31
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$abc$2125$new_n574_.in[3] (.names)                               0.258     7.784
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.045
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.145
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.406
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.506
$abc$2125$new_n587_.out[0] (.names)                              0.261     8.767
$abc$2125$new_n591_.in[4] (.names)                               0.330     9.097
$abc$2125$new_n591_.out[0] (.names)                              0.235     9.332
$abc$2125$new_n595_.in[4] (.names)                               0.100     9.432
$abc$2125$new_n595_.out[0] (.names)                              0.235     9.667
$0\yport[31:0][29].in[3] (.names)                                0.100     9.767
$0\yport[31:0][29].out[0] (.names)                               0.235    10.002
yport[29].D[0] (.latch)                                          0.000    10.002
data arrival time                                                         10.002

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[29].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.002
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.025


#Path 32
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$abc$2125$new_n574_.in[3] (.names)                               0.258     7.784
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.045
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.145
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.406
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.506
$abc$2125$new_n587_.out[0] (.names)                              0.261     8.767
$abc$2125$new_n591_.in[4] (.names)                               0.330     9.097
$abc$2125$new_n591_.out[0] (.names)                              0.235     9.332
$abc$2125$new_n593_.in[2] (.names)                               0.100     9.432
$abc$2125$new_n593_.out[0] (.names)                              0.235     9.667
$0\yport[31:0][28].in[3] (.names)                                0.100     9.767
$0\yport[31:0][28].out[0] (.names)                               0.235    10.002
yport[28].D[0] (.latch)                                          0.000    10.002
data arrival time                                                         10.002

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[28].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.002
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.025


#Path 33
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$abc$2125$new_n574_.in[3] (.names)                               0.258     7.784
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.045
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.145
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.406
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.506
$abc$2125$new_n587_.out[0] (.names)                              0.261     8.767
$abc$2125$new_n589_.in[2] (.names)                               0.330     9.097
$abc$2125$new_n589_.out[0] (.names)                              0.235     9.332
$0\yport[31:0][26].in[3] (.names)                                0.100     9.432
$0\yport[31:0][26].out[0] (.names)                               0.235     9.667
yport[26].D[0] (.latch)                                          0.000     9.667
data arrival time                                                          9.667

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[26].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.667
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.690


#Path 34
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$abc$2125$new_n574_.in[3] (.names)                               0.258     7.784
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.045
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.145
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.406
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.506
$abc$2125$new_n587_.out[0] (.names)                              0.261     8.767
$abc$2125$new_n591_.in[4] (.names)                               0.330     9.097
$abc$2125$new_n591_.out[0] (.names)                              0.235     9.332
$0\yport[31:0][27].in[3] (.names)                                0.100     9.432
$0\yport[31:0][27].out[0] (.names)                               0.235     9.667
yport[27].D[0] (.latch)                                          0.000     9.667
data arrival time                                                          9.667

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[27].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.667
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.690


#Path 35
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.368
$abc$2125$new_n393_.in[1] (.names)                                                                                      2.245     8.613
$abc$2125$new_n393_.out[0] (.names)                                                                                     0.261     8.874
$abc$2125$new_n395_.in[1] (.names)                                                                                      0.100     8.974
$abc$2125$new_n395_.out[0] (.names)                                                                                     0.261     9.235
$0\uport[31:0][4].in[4] (.names)                                                                                        0.100     9.335
$0\uport[31:0][4].out[0] (.names)                                                                                       0.261     9.596
uport[4].D[0] (.latch)                                                                                                  0.000     9.596
data arrival time                                                                                                                 9.596

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[4].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                                -9.596
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -9.619


#Path 36
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.368
$abc$2125$new_n386_.in[1] (.names)                                                                                      2.318     8.686
$abc$2125$new_n386_.out[0] (.names)                                                                                     0.261     8.947
$0\uport[31:0][1].in[2] (.names)                                                                                        0.332     9.279
$0\uport[31:0][1].out[0] (.names)                                                                                       0.235     9.514
uport[1].D[0] (.latch)                                                                                                  0.000     9.514
data arrival time                                                                                                                 9.514

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[1].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                                -9.514
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -9.537


#Path 37
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$abc$2125$new_n574_.in[3] (.names)                               0.258     7.784
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.045
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.145
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.406
$abc$2125$new_n580_.in[1] (.names)                               0.100     8.506
$abc$2125$new_n580_.out[0] (.names)                              0.235     8.741
$abc$2125$new_n585_.in[2] (.names)                               0.100     8.841
$abc$2125$new_n585_.out[0] (.names)                              0.235     9.076
$0\yport[31:0][24].in[3] (.names)                                0.100     9.176
$0\yport[31:0][24].out[0] (.names)                               0.235     9.411
yport[24].D[0] (.latch)                                          0.000     9.411
data arrival time                                                          9.411

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[24].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.411
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.434


#Path 38
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$abc$2125$new_n574_.in[3] (.names)                               0.258     7.784
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.045
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.145
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.406
$abc$2125$new_n587_.in[0] (.names)                               0.100     8.506
$abc$2125$new_n587_.out[0] (.names)                              0.261     8.767
$0\yport[31:0][25].in[3] (.names)                                0.330     9.097
$0\yport[31:0][25].out[0] (.names)                               0.235     9.332
yport[25].D[0] (.latch)                                          0.000     9.332
data arrival time                                                          9.332

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[25].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.355


#Path 39
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[70] (mult_36)                       1.523     6.368
$abc$2125$new_n389_.in[2] (.names)                                                                                      2.245     8.613
$abc$2125$new_n389_.out[0] (.names)                                                                                     0.261     8.874
$0\uport[31:0][2].in[3] (.names)                                                                                        0.100     8.974
$0\uport[31:0][2].out[0] (.names)                                                                                       0.261     9.235
uport[2].D[0] (.latch)                                                                                                  0.000     9.235
data arrival time                                                                                                                 9.235

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[2].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                                -9.235
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -9.258


#Path 40
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$abc$2125$new_n574_.in[3] (.names)                               0.258     7.784
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.045
$abc$2125$new_n576_.in[2] (.names)                               0.100     8.145
$abc$2125$new_n576_.out[0] (.names)                              0.235     8.380
$abc$2125$new_n578_.in[2] (.names)                               0.100     8.480
$abc$2125$new_n578_.out[0] (.names)                              0.235     8.715
$0\yport[31:0][22].in[3] (.names)                                0.258     8.973
$0\yport[31:0][22].out[0] (.names)                               0.235     9.208
yport[22].D[0] (.latch)                                          0.000     9.208
data arrival time                                                          9.208

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[22].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.208
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.231


#Path 41
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$abc$2125$new_n574_.in[3] (.names)                               0.258     7.784
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.045
$abc$2125$new_n581_.in[5] (.names)                               0.100     8.145
$abc$2125$new_n581_.out[0] (.names)                              0.261     8.406
$abc$2125$new_n580_.in[1] (.names)                               0.100     8.506
$abc$2125$new_n580_.out[0] (.names)                              0.235     8.741
$0\yport[31:0][23].in[3] (.names)                                0.100     8.841
$0\yport[31:0][23].out[0] (.names)                               0.235     9.076
yport[23].D[0] (.latch)                                          0.000     9.076
data arrival time                                                          9.076

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[23].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.076
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.099


#Path 42
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : uport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[14].clk[0] (.latch)                                                                                               0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                                                                               0.124     0.166
temp[0].A[21] (mult_36)                                                                                                 0.671     0.837
temp[0].Y[61] (mult_36)                                                                                                 1.523     2.360
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].A[25] (mult_36)                       2.484     4.845
$techmap$sub$./benchmark/diffeq2.v:60$9.$auto$alumacc.cc:485:replace_alu$130.B[0].Y[71] (mult_36)                       1.523     6.368
$0\uport[31:0][0].in[3] (.names)                                                                                        2.244     8.611
$0\uport[31:0][0].out[0] (.names)                                                                                       0.235     8.846
uport[0].D[0] (.latch)                                                                                                  0.000     8.846
data arrival time                                                                                                                 8.846

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
uport[0].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                                -8.846
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                 -8.870


#Path 43
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$abc$2125$new_n574_.in[3] (.names)                               0.258     7.784
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.045
$abc$2125$new_n576_.in[2] (.names)                               0.100     8.145
$abc$2125$new_n576_.out[0] (.names)                              0.235     8.380
$0\yport[31:0][21].in[3] (.names)                                0.100     8.480
$0\yport[31:0][21].out[0] (.names)                               0.235     8.715
yport[21].D[0] (.latch)                                          0.000     8.715
data arrival time                                                          8.715

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[21].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.715
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.738


#Path 44
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$abc$2125$new_n572_.in[1] (.names)                               0.100     7.625
$abc$2125$new_n572_.out[0] (.names)                              0.235     7.860
$0\yport[31:0][19].in[3] (.names)                                0.321     8.182
$0\yport[31:0][19].out[0] (.names)                               0.235     8.417
yport[19].D[0] (.latch)                                          0.000     8.417
data arrival time                                                          8.417

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[19].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.417
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.440


#Path 45
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n564_.in[2] (.names)                               0.100     7.264
$abc$2125$new_n564_.out[0] (.names)                              0.235     7.499
$abc$2125$new_n566_.in[2] (.names)                               0.100     7.599
$abc$2125$new_n566_.out[0] (.names)                              0.235     7.834
$0\yport[31:0][17].in[3] (.names)                                0.321     8.156
$0\yport[31:0][17].out[0] (.names)                               0.235     8.391
yport[17].D[0] (.latch)                                          0.000     8.391
data arrival time                                                          8.391

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[17].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.391
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.414


#Path 46
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$abc$2125$new_n574_.in[3] (.names)                               0.258     7.784
$abc$2125$new_n574_.out[0] (.names)                              0.261     8.045
$0\yport[31:0][20].in[3] (.names)                                0.100     8.145
$0\yport[31:0][20].out[0] (.names)                               0.235     8.380
yport[20].D[0] (.latch)                                          0.000     8.380
data arrival time                                                          8.380

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[20].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.403


#Path 47
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n568_.in[5] (.names)                               0.100     7.264
$abc$2125$new_n568_.out[0] (.names)                              0.261     7.525
$0\yport[31:0][18].in[5] (.names)                                0.258     7.784
$0\yport[31:0][18].out[0] (.names)                               0.261     8.045
yport[18].D[0] (.latch)                                          0.000     8.045
data arrival time                                                          8.045

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[18].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.045
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.068


#Path 48
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$abc$2125$new_n564_.in[2] (.names)                               0.100     7.264
$abc$2125$new_n564_.out[0] (.names)                              0.235     7.499
$0\yport[31:0][16].in[3] (.names)                                0.100     7.599
$0\yport[31:0][16].out[0] (.names)                               0.235     7.834
yport[16].D[0] (.latch)                                          0.000     7.834
data arrival time                                                          7.834

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[16].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.834
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.858


#Path 49
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n551_.in[1] (.names)                               0.100     6.339
$abc$2125$new_n551_.out[0] (.names)                              0.235     6.574
$abc$2125$new_n556_.in[2] (.names)                               0.319     6.893
$abc$2125$new_n556_.out[0] (.names)                              0.235     7.128
$0\yport[31:0][12].in[3] (.names)                                0.268     7.396
$0\yport[31:0][12].out[0] (.names)                               0.235     7.631
yport[12].D[0] (.latch)                                          0.000     7.631
data arrival time                                                          7.631

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[12].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.631
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.655


#Path 50
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n562_.in[4] (.names)                               0.100     6.929
$abc$2125$new_n562_.out[0] (.names)                              0.235     7.164
$0\yport[31:0][15].in[3] (.names)                                0.100     7.264
$0\yport[31:0][15].out[0] (.names)                               0.235     7.499
yport[15].D[0] (.latch)                                          0.000     7.499
data arrival time                                                          7.499

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[15].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.523


#Path 51
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$abc$2125$new_n560_.in[2] (.names)                               0.100     6.929
$abc$2125$new_n560_.out[0] (.names)                              0.235     7.164
$0\yport[31:0][14].in[3] (.names)                                0.100     7.264
$0\yport[31:0][14].out[0] (.names)                               0.235     7.499
yport[14].D[0] (.latch)                                          0.000     7.499
data arrival time                                                          7.499

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[14].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.523


#Path 52
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n551_.in[1] (.names)                               0.100     6.339
$abc$2125$new_n551_.out[0] (.names)                              0.235     6.574
$0\yport[31:0][11].in[3] (.names)                                0.396     6.970
$0\yport[31:0][11].out[0] (.names)                               0.235     7.205
yport[11].D[0] (.latch)                                          0.000     7.205
data arrival time                                                          7.205

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[11].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.205
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.229


#Path 53
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n552_.in[5] (.names)                               0.100     5.978
$abc$2125$new_n552_.out[0] (.names)                              0.261     6.239
$abc$2125$new_n558_.in[1] (.names)                               0.329     6.568
$abc$2125$new_n558_.out[0] (.names)                              0.261     6.829
$0\yport[31:0][13].in[3] (.names)                                0.100     6.929
$0\yport[31:0][13].out[0] (.names)                               0.235     7.164
yport[13].D[0] (.latch)                                          0.000     7.164
data arrival time                                                          7.164

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[13].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.164
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.188


#Path 54
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n547_.in[2] (.names)                               0.100     5.978
$abc$2125$new_n547_.out[0] (.names)                              0.235     6.213
$abc$2125$new_n549_.in[2] (.names)                               0.100     6.313
$abc$2125$new_n549_.out[0] (.names)                              0.235     6.548
$0\yport[31:0][10].in[3] (.names)                                0.334     6.882
$0\yport[31:0][10].out[0] (.names)                               0.235     7.117
yport[10].D[0] (.latch)                                          0.000     7.117
data arrival time                                                          7.117

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[10].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.117
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.141


#Path 55
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n543_.in[1] (.names)                               0.258     5.776
$abc$2125$new_n543_.out[0] (.names)                              0.235     6.011
$0\yport[31:0][7].in[3] (.names)                                 0.337     6.348
$0\yport[31:0][7].out[0] (.names)                                0.235     6.583
yport[7].D[0] (.latch)                                           0.000     6.583
data arrival time                                                          6.583

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[7].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.606


#Path 56
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$abc$2125$new_n547_.in[2] (.names)                               0.100     5.978
$abc$2125$new_n547_.out[0] (.names)                              0.235     6.213
$0\yport[31:0][9].in[3] (.names)                                 0.100     6.313
$0\yport[31:0][9].out[0] (.names)                                0.235     6.548
yport[9].D[0] (.latch)                                           0.000     6.548
data arrival time                                                          6.548

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[9].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.548
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.572


#Path 57
Startpoint: dxport[2].inpad[0] (.input clocked by clk)
Endpoint  : xport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[2].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[3] (.names)                               0.690     0.690
$abc$2125$new_n605_.out[0] (.names)                              0.261     0.951
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.051
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.312
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.412
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.673
$abc$2125$new_n624_.in[5] (.names)                               0.330     2.003
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.264
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.364
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.625
$abc$2125$new_n634_.in[4] (.names)                               0.264     2.889
$abc$2125$new_n634_.out[0] (.names)                              0.235     3.124
$abc$2125$new_n640_.in[5] (.names)                               0.330     3.454
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.715
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.981
$abc$2125$new_n646_.out[0] (.names)                              0.261     4.242
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.342
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.603
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.703
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.964
$abc$2125$new_n663_.in[4] (.names)                               0.333     5.297
$abc$2125$new_n663_.out[0] (.names)                              0.235     5.532
$abc$2125$new_n667_.in[4] (.names)                               0.100     5.632
$abc$2125$new_n667_.out[0] (.names)                              0.235     5.867
$abc$2125$new_n669_.in[2] (.names)                               0.100     5.967
$abc$2125$new_n669_.out[0] (.names)                              0.235     6.202
$0\xport[31:0][30].in[3] (.names)                                0.100     6.302
$0\xport[31:0][30].out[0] (.names)                               0.235     6.537
xport[30].D[0] (.latch)                                          0.000     6.537
data arrival time                                                          6.537

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[30].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.537
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.560


#Path 58
Startpoint: dxport[2].inpad[0] (.input clocked by clk)
Endpoint  : xport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[2].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[3] (.names)                               0.690     0.690
$abc$2125$new_n605_.out[0] (.names)                              0.261     0.951
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.051
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.312
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.412
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.673
$abc$2125$new_n624_.in[5] (.names)                               0.330     2.003
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.264
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.364
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.625
$abc$2125$new_n634_.in[4] (.names)                               0.264     2.889
$abc$2125$new_n634_.out[0] (.names)                              0.235     3.124
$abc$2125$new_n640_.in[5] (.names)                               0.330     3.454
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.715
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.981
$abc$2125$new_n646_.out[0] (.names)                              0.261     4.242
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.342
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.603
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.703
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.964
$abc$2125$new_n663_.in[4] (.names)                               0.333     5.297
$abc$2125$new_n663_.out[0] (.names)                              0.235     5.532
$abc$2125$new_n667_.in[4] (.names)                               0.100     5.632
$abc$2125$new_n667_.out[0] (.names)                              0.235     5.867
$abc$2125$new_n671_.in[4] (.names)                               0.100     5.967
$abc$2125$new_n671_.out[0] (.names)                              0.235     6.202
$0\xport[31:0][31].in[3] (.names)                                0.100     6.302
$0\xport[31:0][31].out[0] (.names)                               0.235     6.537
xport[31].D[0] (.latch)                                          0.000     6.537
data arrival time                                                          6.537

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[31].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.537
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.560


#Path 59
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$abc$2125$new_n545_.in[0] (.names)                               0.100     5.617
$abc$2125$new_n545_.out[0] (.names)                              0.261     5.878
$0\yport[31:0][8].in[3] (.names)                                 0.100     5.978
$0\yport[31:0][8].out[0] (.names)                                0.235     6.213
yport[8].D[0] (.latch)                                           0.000     6.213
data arrival time                                                          6.213

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[8].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.213
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.237


#Path 60
Startpoint: dxport[2].inpad[0] (.input clocked by clk)
Endpoint  : xport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[2].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[3] (.names)                               0.690     0.690
$abc$2125$new_n605_.out[0] (.names)                              0.261     0.951
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.051
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.312
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.412
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.673
$abc$2125$new_n624_.in[5] (.names)                               0.330     2.003
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.264
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.364
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.625
$abc$2125$new_n634_.in[4] (.names)                               0.264     2.889
$abc$2125$new_n634_.out[0] (.names)                              0.235     3.124
$abc$2125$new_n640_.in[5] (.names)                               0.330     3.454
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.715
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.981
$abc$2125$new_n646_.out[0] (.names)                              0.261     4.242
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.342
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.603
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.703
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.964
$abc$2125$new_n663_.in[4] (.names)                               0.333     5.297
$abc$2125$new_n663_.out[0] (.names)                              0.235     5.532
$abc$2125$new_n665_.in[2] (.names)                               0.100     5.632
$abc$2125$new_n665_.out[0] (.names)                              0.235     5.867
$0\xport[31:0][28].in[3] (.names)                                0.100     5.967
$0\xport[31:0][28].out[0] (.names)                               0.235     6.202
xport[28].D[0] (.latch)                                          0.000     6.202
data arrival time                                                          6.202

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[28].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.225


#Path 61
Startpoint: dxport[2].inpad[0] (.input clocked by clk)
Endpoint  : xport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[2].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[3] (.names)                               0.690     0.690
$abc$2125$new_n605_.out[0] (.names)                              0.261     0.951
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.051
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.312
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.412
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.673
$abc$2125$new_n624_.in[5] (.names)                               0.330     2.003
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.264
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.364
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.625
$abc$2125$new_n634_.in[4] (.names)                               0.264     2.889
$abc$2125$new_n634_.out[0] (.names)                              0.235     3.124
$abc$2125$new_n640_.in[5] (.names)                               0.330     3.454
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.715
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.981
$abc$2125$new_n646_.out[0] (.names)                              0.261     4.242
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.342
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.603
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.703
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.964
$abc$2125$new_n663_.in[4] (.names)                               0.333     5.297
$abc$2125$new_n663_.out[0] (.names)                              0.235     5.532
$abc$2125$new_n667_.in[4] (.names)                               0.100     5.632
$abc$2125$new_n667_.out[0] (.names)                              0.235     5.867
$0\xport[31:0][29].in[3] (.names)                                0.100     5.967
$0\xport[31:0][29].out[0] (.names)                               0.235     6.202
xport[29].D[0] (.latch)                                          0.000     6.202
data arrival time                                                          6.202

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[29].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.225


#Path 62
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[66] (mult_36)                                          1.523     2.360
$abc$2125$new_n540_.in[0] (.names)                               2.320     4.680
$abc$2125$new_n540_.out[0] (.names)                              0.235     4.915
$abc$2125$new_n539_.in[0] (.names)                               0.341     5.256
$abc$2125$new_n539_.out[0] (.names)                              0.261     5.517
$0\yport[31:0][6].in[5] (.names)                                 0.100     5.617
$0\yport[31:0][6].out[0] (.names)                                0.261     5.878
yport[6].D[0] (.latch)                                           0.000     5.878
data arrival time                                                          5.878

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[6].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.878
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.902


#Path 63
Startpoint: dxport[2].inpad[0] (.input clocked by clk)
Endpoint  : xport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[2].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[3] (.names)                               0.690     0.690
$abc$2125$new_n605_.out[0] (.names)                              0.261     0.951
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.051
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.312
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.412
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.673
$abc$2125$new_n624_.in[5] (.names)                               0.330     2.003
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.264
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.364
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.625
$abc$2125$new_n634_.in[4] (.names)                               0.264     2.889
$abc$2125$new_n634_.out[0] (.names)                              0.235     3.124
$abc$2125$new_n640_.in[5] (.names)                               0.330     3.454
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.715
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.981
$abc$2125$new_n646_.out[0] (.names)                              0.261     4.242
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.342
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.603
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.703
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.964
$abc$2125$new_n663_.in[4] (.names)                               0.333     5.297
$abc$2125$new_n663_.out[0] (.names)                              0.235     5.532
$0\xport[31:0][27].in[3] (.names)                                0.100     5.632
$0\xport[31:0][27].out[0] (.names)                               0.235     5.867
xport[27].D[0] (.latch)                                          0.000     5.867
data arrival time                                                          5.867

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[27].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.867
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.890


#Path 64
Startpoint: dxport[2].inpad[0] (.input clocked by clk)
Endpoint  : xport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[2].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[3] (.names)                               0.690     0.690
$abc$2125$new_n605_.out[0] (.names)                              0.261     0.951
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.051
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.312
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.412
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.673
$abc$2125$new_n624_.in[5] (.names)                               0.330     2.003
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.264
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.364
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.625
$abc$2125$new_n634_.in[4] (.names)                               0.264     2.889
$abc$2125$new_n634_.out[0] (.names)                              0.235     3.124
$abc$2125$new_n640_.in[5] (.names)                               0.330     3.454
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.715
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.981
$abc$2125$new_n646_.out[0] (.names)                              0.261     4.242
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.342
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.603
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.703
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.964
$abc$2125$new_n661_.in[2] (.names)                               0.333     5.297
$abc$2125$new_n661_.out[0] (.names)                              0.235     5.532
$0\xport[31:0][26].in[3] (.names)                                0.100     5.632
$0\xport[31:0][26].out[0] (.names)                               0.235     5.867
xport[26].D[0] (.latch)                                          0.000     5.867
data arrival time                                                          5.867

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[26].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.867
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.890


#Path 65
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[70] (mult_36)                                          1.523     2.360
$abc$2125$new_n533_.in[2] (.names)                               2.308     4.669
$abc$2125$new_n533_.out[0] (.names)                              0.261     4.930
$abc$2125$new_n535_.in[4] (.names)                               0.100     5.030
$abc$2125$new_n535_.out[0] (.names)                              0.261     5.291
$0\yport[31:0][4].in[1] (.names)                                 0.258     5.549
$0\yport[31:0][4].out[0] (.names)                                0.235     5.784
yport[4].D[0] (.latch)                                           0.000     5.784
data arrival time                                                          5.784

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[4].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.784
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.808


#Path 66
Startpoint: dxport[2].inpad[0] (.input clocked by clk)
Endpoint  : xport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[2].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[3] (.names)                               0.690     0.690
$abc$2125$new_n605_.out[0] (.names)                              0.261     0.951
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.051
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.312
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.412
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.673
$abc$2125$new_n624_.in[5] (.names)                               0.330     2.003
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.264
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.364
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.625
$abc$2125$new_n634_.in[4] (.names)                               0.264     2.889
$abc$2125$new_n634_.out[0] (.names)                              0.235     3.124
$abc$2125$new_n640_.in[5] (.names)                               0.330     3.454
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.715
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.981
$abc$2125$new_n646_.out[0] (.names)                              0.261     4.242
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.342
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.603
$abc$2125$new_n652_.in[1] (.names)                               0.100     4.703
$abc$2125$new_n652_.out[0] (.names)                              0.235     4.938
$abc$2125$new_n657_.in[2] (.names)                               0.100     5.038
$abc$2125$new_n657_.out[0] (.names)                              0.235     5.273
$0\xport[31:0][24].in[3] (.names)                                0.100     5.373
$0\xport[31:0][24].out[0] (.names)                               0.235     5.608
xport[24].D[0] (.latch)                                          0.000     5.608
data arrival time                                                          5.608

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[24].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.608
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.631


#Path 67
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[70] (mult_36)                                          1.523     2.360
$abc$2125$new_n533_.in[2] (.names)                               2.308     4.669
$abc$2125$new_n533_.out[0] (.names)                              0.261     4.930
$abc$2125$new_n537_.in[4] (.names)                               0.100     5.030
$abc$2125$new_n537_.out[0] (.names)                              0.235     5.265
$0\yport[31:0][5].in[3] (.names)                                 0.100     5.365
$0\yport[31:0][5].out[0] (.names)                                0.235     5.600
yport[5].D[0] (.latch)                                           0.000     5.600
data arrival time                                                          5.600

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[5].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.600
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.623


#Path 68
Startpoint: dxport[2].inpad[0] (.input clocked by clk)
Endpoint  : xport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[2].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[3] (.names)                               0.690     0.690
$abc$2125$new_n605_.out[0] (.names)                              0.261     0.951
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.051
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.312
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.412
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.673
$abc$2125$new_n624_.in[5] (.names)                               0.330     2.003
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.264
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.364
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.625
$abc$2125$new_n634_.in[4] (.names)                               0.264     2.889
$abc$2125$new_n634_.out[0] (.names)                              0.235     3.124
$abc$2125$new_n640_.in[5] (.names)                               0.330     3.454
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.715
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.981
$abc$2125$new_n646_.out[0] (.names)                              0.261     4.242
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.342
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.603
$abc$2125$new_n659_.in[0] (.names)                               0.100     4.703
$abc$2125$new_n659_.out[0] (.names)                              0.261     4.964
$0\xport[31:0][25].in[3] (.names)                                0.333     5.297
$0\xport[31:0][25].out[0] (.names)                               0.235     5.532
xport[25].D[0] (.latch)                                          0.000     5.532
data arrival time                                                          5.532

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[25].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.532
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.555


#Path 69
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$abc$2125$new_n607_.in[5] (.names)                               0.697     4.639
$abc$2125$new_n607_.out[0] (.names)                              0.261     4.900
$0\xport[31:0][4].in[1] (.names)                                 0.333     5.233
$0\xport[31:0][4].out[0] (.names)                                0.235     5.468
xport[4].D[0] (.latch)                                           0.000     5.468
data arrival time                                                          5.468

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[4].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.468
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.491


#Path 70
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[70] (mult_36)                                          1.523     2.360
$abc$2125$new_n533_.in[2] (.names)                               2.308     4.669
$abc$2125$new_n533_.out[0] (.names)                              0.261     4.930
$0\yport[31:0][3].in[3] (.names)                                 0.262     5.192
$0\yport[31:0][3].out[0] (.names)                                0.235     5.427
yport[3].D[0] (.latch)                                           0.000     5.427
data arrival time                                                          5.427

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[3].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.427
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.450


#Path 71
Startpoint: dxport[2].inpad[0] (.input clocked by clk)
Endpoint  : xport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[2].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[3] (.names)                               0.690     0.690
$abc$2125$new_n605_.out[0] (.names)                              0.261     0.951
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.051
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.312
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.412
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.673
$abc$2125$new_n624_.in[5] (.names)                               0.330     2.003
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.264
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.364
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.625
$abc$2125$new_n634_.in[4] (.names)                               0.264     2.889
$abc$2125$new_n634_.out[0] (.names)                              0.235     3.124
$abc$2125$new_n640_.in[5] (.names)                               0.330     3.454
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.715
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.981
$abc$2125$new_n646_.out[0] (.names)                              0.261     4.242
$abc$2125$new_n648_.in[2] (.names)                               0.100     4.342
$abc$2125$new_n648_.out[0] (.names)                              0.235     4.577
$abc$2125$new_n650_.in[2] (.names)                               0.100     4.677
$abc$2125$new_n650_.out[0] (.names)                              0.235     4.912
$0\xport[31:0][22].in[3] (.names)                                0.266     5.177
$0\xport[31:0][22].out[0] (.names)                               0.235     5.412
xport[22].D[0] (.latch)                                          0.000     5.412
data arrival time                                                          5.412

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[22].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.412
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.436


#Path 72
Startpoint: dxport[2].inpad[0] (.input clocked by clk)
Endpoint  : xport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[2].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[3] (.names)                               0.690     0.690
$abc$2125$new_n605_.out[0] (.names)                              0.261     0.951
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.051
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.312
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.412
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.673
$abc$2125$new_n624_.in[5] (.names)                               0.330     2.003
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.264
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.364
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.625
$abc$2125$new_n634_.in[4] (.names)                               0.264     2.889
$abc$2125$new_n634_.out[0] (.names)                              0.235     3.124
$abc$2125$new_n640_.in[5] (.names)                               0.330     3.454
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.715
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.981
$abc$2125$new_n646_.out[0] (.names)                              0.261     4.242
$abc$2125$new_n653_.in[5] (.names)                               0.100     4.342
$abc$2125$new_n653_.out[0] (.names)                              0.261     4.603
$abc$2125$new_n652_.in[1] (.names)                               0.100     4.703
$abc$2125$new_n652_.out[0] (.names)                              0.235     4.938
$0\xport[31:0][23].in[3] (.names)                                0.100     5.038
$0\xport[31:0][23].out[0] (.names)                               0.235     5.273
xport[23].D[0] (.latch)                                          0.000     5.273
data arrival time                                                          5.273

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[23].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.273
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.296


#Path 73
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[70] (mult_36)                                          1.523     2.360
$abc$2125$new_n531_.in[2] (.names)                               2.308     4.669
$abc$2125$new_n531_.out[0] (.names)                              0.235     4.904
$0\yport[31:0][2].in[3] (.names)                                 0.100     5.004
$0\yport[31:0][2].out[0] (.names)                                0.235     5.239
yport[2].D[0] (.latch)                                           0.000     5.239
data arrival time                                                          5.239

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[2].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.239
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.262


#Path 74
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[70] (mult_36)                                          1.523     2.360
$0\yport[31:0][1].in[2] (.names)                                 2.308     4.669
$0\yport[31:0][1].out[0] (.names)                                0.261     4.930
yport[1].D[0] (.latch)                                           0.000     4.930
data arrival time                                                          4.930

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[1].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.930
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.953


#Path 75
Startpoint: dxport[2].inpad[0] (.input clocked by clk)
Endpoint  : xport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[2].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[3] (.names)                               0.690     0.690
$abc$2125$new_n605_.out[0] (.names)                              0.261     0.951
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.051
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.312
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.412
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.673
$abc$2125$new_n624_.in[5] (.names)                               0.330     2.003
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.264
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.364
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.625
$abc$2125$new_n634_.in[4] (.names)                               0.264     2.889
$abc$2125$new_n634_.out[0] (.names)                              0.235     3.124
$abc$2125$new_n640_.in[5] (.names)                               0.330     3.454
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.715
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.981
$abc$2125$new_n646_.out[0] (.names)                              0.261     4.242
$abc$2125$new_n648_.in[2] (.names)                               0.100     4.342
$abc$2125$new_n648_.out[0] (.names)                              0.235     4.577
$0\xport[31:0][21].in[3] (.names)                                0.100     4.677
$0\xport[31:0][21].out[0] (.names)                               0.235     4.912
xport[21].D[0] (.latch)                                          0.000     4.912
data arrival time                                                          4.912

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[21].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.912
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.935


#Path 76
Startpoint: uport[14].Q[0] (.latch clocked by clk)
Endpoint  : yport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[14].clk[0] (.latch)                                        0.042     0.042
uport[14].Q[0] (.latch) [clock-to-output]                        0.124     0.166
temp[0].A[21] (mult_36)                                          0.671     0.837
temp[0].Y[71] (mult_36)                                          1.523     2.360
$0\yport[31:0][0].in[2] (.names)                                 2.306     4.666
$0\yport[31:0][0].out[0] (.names)                                0.235     4.901
yport[0].D[0] (.latch)                                           0.000     4.901
data arrival time                                                          4.901

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[0].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.901
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.925


#Path 77
Startpoint: dxport[2].inpad[0] (.input clocked by clk)
Endpoint  : xport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[2].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[3] (.names)                               0.690     0.690
$abc$2125$new_n605_.out[0] (.names)                              0.261     0.951
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.051
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.312
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.412
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.673
$abc$2125$new_n624_.in[5] (.names)                               0.330     2.003
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.264
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.364
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.625
$abc$2125$new_n634_.in[4] (.names)                               0.264     2.889
$abc$2125$new_n634_.out[0] (.names)                              0.235     3.124
$abc$2125$new_n640_.in[5] (.names)                               0.330     3.454
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.715
$abc$2125$new_n644_.in[1] (.names)                               0.100     3.815
$abc$2125$new_n644_.out[0] (.names)                              0.235     4.050
$0\xport[31:0][19].in[3] (.names)                                0.332     4.381
$0\xport[31:0][19].out[0] (.names)                               0.235     4.616
xport[19].D[0] (.latch)                                          0.000     4.616
data arrival time                                                          4.616

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[19].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.616
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.640


#Path 78
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][1].in[5] (.names)                                 0.409     4.351
$0\xport[31:0][1].out[0] (.names)                                0.261     4.612
xport[1].D[0] (.latch)                                           0.000     4.612
data arrival time                                                          4.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[1].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.635


#Path 79
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][6].in[3] (.names)                                 0.409     4.351
$0\xport[31:0][6].out[0] (.names)                                0.261     4.612
xport[6].D[0] (.latch)                                           0.000     4.612
data arrival time                                                          4.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[6].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.635


#Path 80
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][0].in[3] (.names)                                 0.409     4.351
$0\xport[31:0][0].out[0] (.names)                                0.235     4.586
xport[0].D[0] (.latch)                                           0.000     4.586
data arrival time                                                          4.586

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.586
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.609


#Path 81
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][7].in[4] (.names)                                 0.409     4.351
$0\xport[31:0][7].out[0] (.names)                                0.235     4.586
xport[7].D[0] (.latch)                                           0.000     4.586
data arrival time                                                          4.586

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[7].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.586
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.609


#Path 82
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][5].in[4] (.names)                                 0.409     4.351
$0\xport[31:0][5].out[0] (.names)                                0.235     4.586
xport[5].D[0] (.latch)                                           0.000     4.586
data arrival time                                                          4.586

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[5].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.586
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.609


#Path 83
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][3].in[4] (.names)                                 0.409     4.351
$0\xport[31:0][3].out[0] (.names)                                0.235     4.586
xport[3].D[0] (.latch)                                           0.000     4.586
data arrival time                                                          4.586

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[3].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.586
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.609


#Path 84
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][2].in[4] (.names)                                 0.409     4.351
$0\xport[31:0][2].out[0] (.names)                                0.235     4.586
xport[2].D[0] (.latch)                                           0.000     4.586
data arrival time                                                          4.586

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[2].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.586
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.609


#Path 85
Startpoint: dxport[2].inpad[0] (.input clocked by clk)
Endpoint  : xport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
dxport[2].inpad[0] (.input)                                      0.000     0.000
$abc$2125$new_n605_.in[3] (.names)                               0.690     0.690
$abc$2125$new_n605_.out[0] (.names)                              0.261     0.951
$abc$2125$new_n611_.in[5] (.names)                               0.100     1.051
$abc$2125$new_n611_.out[0] (.names)                              0.261     1.312
$abc$2125$new_n617_.in[0] (.names)                               0.100     1.412
$abc$2125$new_n617_.out[0] (.names)                              0.261     1.673
$abc$2125$new_n624_.in[5] (.names)                               0.330     2.003
$abc$2125$new_n624_.out[0] (.names)                              0.261     2.264
$abc$2125$new_n630_.in[0] (.names)                               0.100     2.364
$abc$2125$new_n630_.out[0] (.names)                              0.261     2.625
$abc$2125$new_n634_.in[4] (.names)                               0.264     2.889
$abc$2125$new_n634_.out[0] (.names)                              0.235     3.124
$abc$2125$new_n640_.in[5] (.names)                               0.330     3.454
$abc$2125$new_n640_.out[0] (.names)                              0.261     3.715
$abc$2125$new_n646_.in[3] (.names)                               0.266     3.981
$abc$2125$new_n646_.out[0] (.names)                              0.261     4.242
$0\xport[31:0][20].in[3] (.names)                                0.100     4.342
$0\xport[31:0][20].out[0] (.names)                               0.235     4.577
xport[20].D[0] (.latch)                                          0.000     4.577
data arrival time                                                          4.577

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[20].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.600


#Path 86
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][10].in[4] (.names)                                0.336     4.277
$0\xport[31:0][10].out[0] (.names)                               0.235     4.512
xport[10].D[0] (.latch)                                          0.000     4.512
data arrival time                                                          4.512

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[10].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.512
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.536


#Path 87
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][11].in[4] (.names)                                0.336     4.277
$0\xport[31:0][11].out[0] (.names)                               0.235     4.512
xport[11].D[0] (.latch)                                          0.000     4.512
data arrival time                                                          4.512

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[11].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.512
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.536


#Path 88
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][9].in[4] (.names)                                 0.336     4.277
$0\xport[31:0][9].out[0] (.names)                                0.235     4.512
xport[9].D[0] (.latch)                                           0.000     4.512
data arrival time                                                          4.512

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[9].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.512
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.536


#Path 89
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][8].in[4] (.names)                                 0.336     4.277
$0\xport[31:0][8].out[0] (.names)                                0.235     4.512
xport[8].D[0] (.latch)                                           0.000     4.512
data arrival time                                                          4.512

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[8].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.512
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.536


#Path 90
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][12].in[4] (.names)                                0.336     4.277
$0\xport[31:0][12].out[0] (.names)                               0.235     4.512
xport[12].D[0] (.latch)                                          0.000     4.512
data arrival time                                                          4.512

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[12].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.512
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.536


#Path 91
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][13].in[4] (.names)                                0.330     4.272
$0\xport[31:0][13].out[0] (.names)                               0.235     4.507
xport[13].D[0] (.latch)                                          0.000     4.507
data arrival time                                                          4.507

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[13].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.507
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.530


#Path 92
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][17].in[4] (.names)                                0.330     4.272
$0\xport[31:0][17].out[0] (.names)                               0.235     4.507
xport[17].D[0] (.latch)                                          0.000     4.507
data arrival time                                                          4.507

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[17].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.507
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.530


#Path 93
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][16].in[4] (.names)                                0.330     4.272
$0\xport[31:0][16].out[0] (.names)                               0.235     4.507
xport[16].D[0] (.latch)                                          0.000     4.507
data arrival time                                                          4.507

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[16].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.507
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.530


#Path 94
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][15].in[4] (.names)                                0.330     4.272
$0\xport[31:0][15].out[0] (.names)                               0.235     4.507
xport[15].D[0] (.latch)                                          0.000     4.507
data arrival time                                                          4.507

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[15].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.507
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.530


#Path 95
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][14].in[4] (.names)                                0.330     4.272
$0\xport[31:0][14].out[0] (.names)                               0.235     4.507
xport[14].D[0] (.latch)                                          0.000     4.507
data arrival time                                                          4.507

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[14].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.507
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.530


#Path 96
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : xport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2125$new_n363_.in[2] (.names)                               0.496     0.662
$abc$2125$new_n363_.out[0] (.names)                              0.235     0.897
$abc$2125$new_n362_.in[4] (.names)                               0.100     0.997
$abc$2125$new_n362_.out[0] (.names)                              0.235     1.232
$abc$2125$new_n361_.in[4] (.names)                               0.100     1.332
$abc$2125$new_n361_.out[0] (.names)                              0.235     1.567
$abc$2125$new_n360_.in[2] (.names)                               0.100     1.667
$abc$2125$new_n360_.out[0] (.names)                              0.235     1.902
$abc$2125$new_n359_.in[0] (.names)                               0.100     2.002
$abc$2125$new_n359_.out[0] (.names)                              0.261     2.263
$abc$2125$new_n358_.in[4] (.names)                               0.544     2.807
$abc$2125$new_n358_.out[0] (.names)                              0.235     3.042
$abc$2125$new_n357_.in[1] (.names)                               0.100     3.142
$abc$2125$new_n357_.out[0] (.names)                              0.235     3.377
$abc$2125$new_n673_.in[4] (.names)                               0.330     3.707
$abc$2125$new_n673_.out[0] (.names)                              0.235     3.942
$0\xport[31:0][18].in[3] (.names)                                0.264     4.206
$0\xport[31:0][18].out[0] (.names)                               0.261     4.467
xport[18].D[0] (.latch)                                          0.000     4.467
data arrival time                                                          4.467

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[18].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.467
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.490


#Path 97
Startpoint: xport[0].Q[0] (.latch clocked by clk)
Endpoint  : out:xport[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[0].clk[0] (.latch)                                         0.042     0.042
xport[0].Q[0] (.latch) [clock-to-output]                         0.124     0.166
out:xport[0].outpad[0] (.output)                                 0.753     0.920
data arrival time                                                          0.920

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.920
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.920


#Path 98
Startpoint: xport[8].Q[0] (.latch clocked by clk)
Endpoint  : out:xport[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
xport[8].clk[0] (.latch)                                         0.042     0.042
xport[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
out:xport[8].outpad[0] (.output)                                 0.700     0.867
data arrival time                                                          0.867

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.867
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.867


#Path 99
Startpoint: uport[20].Q[0] (.latch clocked by clk)
Endpoint  : out:uport[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
uport[20].clk[0] (.latch)                                        0.042     0.042
uport[20].Q[0] (.latch) [clock-to-output]                        0.124     0.166
out:uport[20].outpad[0] (.output)                                0.628     0.794
data arrival time                                                          0.794

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.794
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.794


#Path 100
Startpoint: yport[22].Q[0] (.latch clocked by clk)
Endpoint  : out:yport[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
yport[22].clk[0] (.latch)                                        0.042     0.042
yport[22].Q[0] (.latch) [clock-to-output]                        0.124     0.166
out:yport[22].outpad[0] (.output)                                0.623     0.789
data arrival time                                                          0.789

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -0.789
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.789


#End of timing report
