

================================================================
== Vitis HLS Report for 'TOP_Pipeline_VITIS_LOOP_488_4'
================================================================
* Date:           Wed May 25 23:55:46 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  7.256 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.300 us|  0.300 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_488_4  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     577|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      11|     613|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln488_fu_112_p2       |         +|   0|  0|   12|           4|           1|
    |add_ln590_fu_206_p2       |         +|   0|  0|   19|          12|           5|
    |F2_fu_194_p2              |         -|   0|  0|   19|          11|          12|
    |man_V_3_fu_174_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln590_fu_212_p2       |         -|   0|  0|   19|           4|          12|
    |and_ln590_fu_326_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln591_fu_308_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln594_fu_332_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln612_fu_350_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln595_fu_266_p2      |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln488_fu_106_p2      |      icmp|   0|  0|    9|           4|           5|
    |icmp_ln580_fu_188_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln590_fu_200_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln591_fu_230_p2      |      icmp|   0|  0|   12|          12|           4|
    |icmp_ln594_fu_240_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln612_fu_256_p2      |      icmp|   0|  0|   11|           8|           1|
    |or_ln580_1_fu_394_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln580_fu_364_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln590_fu_338_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln591_fu_314_p2        |        or|   0|  0|    2|           1|           1|
    |man_V_4_fu_180_p3         |    select|   0|  0|   52|           1|          54|
    |select_ln580_1_fu_370_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_2_fu_378_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_3_fu_386_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln580_fu_356_p3    |    select|   0|  0|   16|           1|           1|
    |select_ln597_fu_284_p3    |    select|   0|  0|    2|           1|           2|
    |sh_amt_fu_218_p3          |    select|   0|  0|   11|           1|          12|
    |y_receive_V_d0            |    select|   0|  0|   16|           1|          16|
    |shl_ln613_fu_296_p2       |       shl|   0|  0|   35|          16|          16|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln580_fu_302_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln590_fu_344_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln591_fu_320_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  577|         233|         324|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_68                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_cast_reg_419         |  4|   0|   64|         60|
    |i_fu_68                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   71|         60|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_488_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_488_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_488_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_488_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_488_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  TOP_Pipeline_VITIS_LOOP_488_4|  return value|
|y_address0            |  out|    3|   ap_memory|                              y|         array|
|y_ce0                 |  out|    1|   ap_memory|                              y|         array|
|y_q0                  |   in|   64|   ap_memory|                              y|         array|
|y_receive_V_address0  |  out|    3|   ap_memory|                    y_receive_V|         array|
|y_receive_V_ce0       |  out|    1|   ap_memory|                    y_receive_V|         array|
|y_receive_V_we0       |  out|    1|   ap_memory|                    y_receive_V|         array|
|y_receive_V_d0        |  out|   16|   ap_memory|                    y_receive_V|         array|
+----------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [src/QRD.cpp:488]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.72ns)   --->   "%icmp_ln488 = icmp_eq  i4 %i_1, i4 8" [src/QRD.cpp:488]   --->   Operation 10 'icmp' 'icmp_ln488' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.79ns)   --->   "%add_ln488 = add i4 %i_1, i4 1" [src/QRD.cpp:488]   --->   Operation 12 'add' 'add_ln488' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln488 = br i1 %icmp_ln488, void %.split7_ifconv, void %.preheader.preheader.preheader.exitStub" [src/QRD.cpp:488]   --->   Operation 13 'br' 'br_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2_cast = zext i4 %i_1" [src/QRD.cpp:488]   --->   Operation 14 'zext' 'i_2_cast' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i64 %y, i64 0, i64 %i_2_cast" [src/QRD.cpp:489]   --->   Operation 15 'getelementptr' 'y_addr' <Predicate = (!icmp_ln488)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.67ns)   --->   "%LD = load i3 %y_addr" [src/QRD.cpp:489]   --->   Operation 16 'load' 'LD' <Predicate = (!icmp_ln488)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln488 = store i4 %add_ln488, i4 %i" [src/QRD.cpp:488]   --->   Operation 17 'store' 'store_ln488' <Predicate = (!icmp_ln488)> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln488)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/QRD.cpp:448]   --->   Operation 18 'specloopname' 'specloopname_ln448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.67ns)   --->   "%LD = load i3 %y_addr" [src/QRD.cpp:489]   --->   Operation 19 'load' 'LD' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %LD"   --->   Operation 20 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg"   --->   Operation 21 'trunc' 'trunc_ln564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 22 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 23 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 24 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 25 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 26 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_2"   --->   Operation 27 'zext' 'zext_ln578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.10ns)   --->   "%man_V_3 = sub i54 0, i54 %zext_ln578"   --->   Operation 28 'sub' 'man_V_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.40ns)   --->   "%man_V_4 = select i1 %p_Result_s, i54 %man_V_3, i54 %zext_ln578"   --->   Operation 29 'select' 'man_V_4' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 30 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 31 'sub' 'F2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 32 'icmp' 'icmp_ln590' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns)   --->   "%add_ln590 = add i12 %F2, i12 4088"   --->   Operation 33 'add' 'add_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns)   --->   "%sub_ln590 = sub i12 8, i12 %F2"   --->   Operation 34 'sub' 'sub_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 35 'select' 'sh_amt' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 36 'sext' 'sext_ln590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.97ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 8"   --->   Operation 37 'icmp' 'icmp_ln591' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_4"   --->   Operation 38 'trunc' 'trunc_ln592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 39 'icmp' 'icmp_ln594' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11"   --->   Operation 40 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.84ns)   --->   "%icmp_ln612 = icmp_eq  i8 %tmp, i8 0"   --->   Operation 41 'icmp' 'icmp_ln612' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%zext_ln595 = zext i32 %sext_ln590"   --->   Operation 42 'zext' 'zext_ln595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%ashr_ln595 = ashr i54 %man_V_4, i54 %zext_ln595"   --->   Operation 43 'ashr' 'ashr_ln595' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595"   --->   Operation 44 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 45 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%select_ln597 = select i1 %tmp_2, i16 65535, i16 0"   --->   Operation 46 'select' 'select_ln597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_3)   --->   "%sext_ln590cast = trunc i32 %sext_ln590"   --->   Operation 47 'trunc' 'sext_ln590cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_3)   --->   "%shl_ln613 = shl i16 %trunc_ln592, i16 %sext_ln590cast"   --->   Operation 48 'shl' 'shl_ln613' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_2)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1"   --->   Operation 49 'xor' 'xor_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_2)   --->   "%and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580"   --->   Operation 50 'and' 'and_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.28ns)   --->   "%or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591"   --->   Operation 51 'or' 'or_ln591' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 52 'xor' 'xor_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591"   --->   Operation 53 'and' 'and_ln590' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%and_ln594 = and i1 %and_ln590, i1 %icmp_ln594"   --->   Operation 54 'and' 'and_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%or_ln590 = or i1 %or_ln591, i1 %icmp_ln590"   --->   Operation 55 'or' 'or_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%xor_ln590 = xor i1 %or_ln590, i1 1"   --->   Operation 56 'xor' 'xor_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%and_ln612 = and i1 %icmp_ln612, i1 %xor_ln590"   --->   Operation 57 'and' 'and_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_3)   --->   "%select_ln580 = select i1 %icmp_ln580, i16 0, i16 %shl_ln613"   --->   Operation 58 'select' 'select_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580 = or i1 %icmp_ln580, i1 %and_ln612"   --->   Operation 59 'or' 'or_ln580' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_1 = select i1 %and_ln594, i16 %trunc_ln595, i16 %select_ln597"   --->   Operation 60 'select' 'select_ln580_1' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_2 = select i1 %and_ln591, i16 %trunc_ln592, i16 0"   --->   Operation 61 'select' 'select_ln580_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_3 = select i1 %or_ln580, i16 %select_ln580, i16 %select_ln580_1"   --->   Operation 62 'select' 'select_ln580_3' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_4)   --->   "%or_ln580_1 = or i1 %or_ln580, i1 %and_ln590"   --->   Operation 63 'or' 'or_ln580_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_4 = select i1 %or_ln580_1, i16 %select_ln580_3, i16 %select_ln580_2"   --->   Operation 64 'select' 'select_ln580_4' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%y_receive_V_addr = getelementptr i16 %y_receive_V, i64 0, i64 %i_2_cast" [src/QRD.cpp:489]   --->   Operation 65 'getelementptr' 'y_receive_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.67ns)   --->   "%store_ln489 = store i16 %select_ln580_4, i3 %y_receive_V_addr" [src/QRD.cpp:489]   --->   Operation 66 'store' 'store_ln489' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y_receive_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_1                (load             ) [ 000]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln488         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln488          (add              ) [ 000]
br_ln488           (br               ) [ 000]
i_2_cast           (zext             ) [ 011]
y_addr             (getelementptr    ) [ 011]
store_ln488        (store            ) [ 000]
specloopname_ln448 (specloopname     ) [ 000]
LD                 (load             ) [ 000]
ireg               (bitcast          ) [ 000]
trunc_ln564        (trunc            ) [ 000]
p_Result_s         (bitselect        ) [ 000]
exp_tmp            (partselect       ) [ 000]
zext_ln501         (zext             ) [ 000]
trunc_ln574        (trunc            ) [ 000]
p_Result_2         (bitconcatenate   ) [ 000]
zext_ln578         (zext             ) [ 000]
man_V_3            (sub              ) [ 000]
man_V_4            (select           ) [ 000]
icmp_ln580         (icmp             ) [ 000]
F2                 (sub              ) [ 000]
icmp_ln590         (icmp             ) [ 000]
add_ln590          (add              ) [ 000]
sub_ln590          (sub              ) [ 000]
sh_amt             (select           ) [ 000]
sext_ln590         (sext             ) [ 000]
icmp_ln591         (icmp             ) [ 000]
trunc_ln592        (trunc            ) [ 000]
icmp_ln594         (icmp             ) [ 000]
tmp                (partselect       ) [ 000]
icmp_ln612         (icmp             ) [ 000]
zext_ln595         (zext             ) [ 000]
ashr_ln595         (ashr             ) [ 000]
trunc_ln595        (trunc            ) [ 000]
tmp_2              (bitselect        ) [ 000]
select_ln597       (select           ) [ 000]
sext_ln590cast     (trunc            ) [ 000]
shl_ln613          (shl              ) [ 000]
xor_ln580          (xor              ) [ 000]
and_ln591          (and              ) [ 000]
or_ln591           (or               ) [ 000]
xor_ln591          (xor              ) [ 000]
and_ln590          (and              ) [ 000]
and_ln594          (and              ) [ 000]
or_ln590           (or               ) [ 000]
xor_ln590          (xor              ) [ 000]
and_ln612          (and              ) [ 000]
select_ln580       (select           ) [ 000]
or_ln580           (or               ) [ 000]
select_ln580_1     (select           ) [ 000]
select_ln580_2     (select           ) [ 000]
select_ln580_3     (select           ) [ 000]
or_ln580_1         (or               ) [ 000]
select_ln580_4     (select           ) [ 000]
y_receive_V_addr   (getelementptr    ) [ 000]
store_ln489        (store            ) [ 000]
br_ln0             (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_receive_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_receive_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="y_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LD/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="y_receive_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="1"/>
<pin id="89" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_receive_V_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln489_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln489/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_1_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln488_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln488/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln488_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln488/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_2_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln488_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln488/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="ireg_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln564_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln564/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_Result_s_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="exp_tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="0" index="3" bw="7" slack="0"/>
<pin id="149" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln501_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln501/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln574_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln574/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Result_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="53" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="52" slack="0"/>
<pin id="166" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln578_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="53" slack="0"/>
<pin id="172" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln578/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="man_V_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="53" slack="0"/>
<pin id="177" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_3/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="man_V_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="54" slack="0"/>
<pin id="183" dir="0" index="2" bw="54" slack="0"/>
<pin id="184" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_4/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln580_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="63" slack="0"/>
<pin id="190" dir="0" index="1" bw="63" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln580/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="F2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="0"/>
<pin id="197" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln590_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="12" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln590/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln590_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln590/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sub_ln590_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="12" slack="0"/>
<pin id="215" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln590/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sh_amt_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="12" slack="0"/>
<pin id="221" dir="0" index="2" bw="12" slack="0"/>
<pin id="222" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln590_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln590/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln591_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="12" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln591/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln592_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="54" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln592/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln594_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="0" index="1" bw="12" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln594/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="12" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="0" index="3" bw="5" slack="0"/>
<pin id="251" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln612_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln612/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln595_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln595/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="ashr_ln595_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="54" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln595/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln595_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="54" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln595/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln597_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="16" slack="0"/>
<pin id="288" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln597/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln590cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln590cast/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="shl_ln613_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln613/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="xor_ln580_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln580/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="and_ln591_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln591/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln591_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln591/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="xor_ln591_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln591/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="and_ln590_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln590/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="and_ln594_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln594/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="or_ln590_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln590/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="xor_ln590_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln590/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="and_ln612_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln612/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln580_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="0" index="2" bw="16" slack="0"/>
<pin id="360" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="or_ln580_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln580/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln580_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="0" index="2" bw="16" slack="0"/>
<pin id="374" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_1/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln580_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="0" index="2" bw="16" slack="0"/>
<pin id="382" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_2/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln580_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="0" index="2" bw="16" slack="0"/>
<pin id="390" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_3/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="or_ln580_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln580_1/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln580_4_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="0"/>
<pin id="403" dir="0" index="2" bw="16" slack="0"/>
<pin id="404" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580_4/2 "/>
</bind>
</comp>

<comp id="409" class="1005" name="i_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="419" class="1005" name="i_2_cast_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_2_cast "/>
</bind>
</comp>

<comp id="424" class="1005" name="y_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="3" slack="1"/>
<pin id="426" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="103" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="127"><net_src comp="112" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="79" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="128" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="128" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="144" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="128" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="136" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="170" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="132" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="154" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="194" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="194" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="200" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="206" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="212" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="194" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="180" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="218" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="218" pin="3"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="60" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="260"><net_src comp="246" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="62" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="226" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="180" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="128" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="66" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="226" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="236" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="188" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="42" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="230" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="188" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="230" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="200" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="240" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="314" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="200" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="256" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="188" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="66" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="296" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="188" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="350" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="332" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="272" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="284" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="308" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="236" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="66" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="364" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="356" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="370" pin="3"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="364" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="326" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="386" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="378" pin="3"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="400" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="412"><net_src comp="68" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="422"><net_src comp="118" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="427"><net_src comp="72" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_receive_V | {2 }
 - Input state : 
	Port: TOP_Pipeline_VITIS_LOOP_488_4 : y | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln488 : 2
		add_ln488 : 2
		br_ln488 : 3
		i_2_cast : 2
		y_addr : 3
		LD : 4
		store_ln488 : 3
	State 2
		ireg : 1
		trunc_ln564 : 2
		p_Result_s : 2
		exp_tmp : 2
		zext_ln501 : 3
		trunc_ln574 : 2
		p_Result_2 : 3
		zext_ln578 : 4
		man_V_3 : 5
		man_V_4 : 6
		icmp_ln580 : 3
		F2 : 4
		icmp_ln590 : 5
		add_ln590 : 5
		sub_ln590 : 5
		sh_amt : 6
		sext_ln590 : 7
		icmp_ln591 : 5
		trunc_ln592 : 7
		icmp_ln594 : 7
		tmp : 7
		icmp_ln612 : 8
		zext_ln595 : 8
		ashr_ln595 : 9
		trunc_ln595 : 10
		tmp_2 : 2
		select_ln597 : 3
		sext_ln590cast : 8
		shl_ln613 : 9
		xor_ln580 : 4
		and_ln591 : 6
		or_ln591 : 6
		xor_ln591 : 6
		and_ln590 : 6
		and_ln594 : 6
		or_ln590 : 6
		xor_ln590 : 6
		and_ln612 : 6
		select_ln580 : 10
		or_ln580 : 6
		select_ln580_1 : 11
		select_ln580_2 : 8
		select_ln580_3 : 12
		or_ln580_1 : 6
		select_ln580_4 : 13
		store_ln489 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |     man_V_4_fu_180    |    0    |    52   |
|          |     sh_amt_fu_218     |    0    |    11   |
|          |  select_ln597_fu_284  |    0    |    16   |
|  select  |  select_ln580_fu_356  |    0    |    16   |
|          | select_ln580_1_fu_370 |    0    |    16   |
|          | select_ln580_2_fu_378 |    0    |    16   |
|          | select_ln580_3_fu_386 |    0    |    16   |
|          | select_ln580_4_fu_400 |    0    |    16   |
|----------|-----------------------|---------|---------|
|   ashr   |   ashr_ln595_fu_266   |    0    |   159   |
|----------|-----------------------|---------|---------|
|          |     man_V_3_fu_174    |    0    |    60   |
|    sub   |       F2_fu_194       |    0    |    19   |
|          |    sub_ln590_fu_212   |    0    |    19   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln488_fu_106   |    0    |    9    |
|          |   icmp_ln580_fu_188   |    0    |    28   |
|   icmp   |   icmp_ln590_fu_200   |    0    |    12   |
|          |   icmp_ln591_fu_230   |    0    |    12   |
|          |   icmp_ln594_fu_240   |    0    |    12   |
|          |   icmp_ln612_fu_256   |    0    |    11   |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln613_fu_296   |    0    |    35   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln488_fu_112   |    0    |    12   |
|          |    add_ln590_fu_206   |    0    |    19   |
|----------|-----------------------|---------|---------|
|          |    and_ln591_fu_308   |    0    |    2    |
|    and   |    and_ln590_fu_326   |    0    |    2    |
|          |    and_ln594_fu_332   |    0    |    2    |
|          |    and_ln612_fu_350   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    or_ln591_fu_314    |    0    |    2    |
|    or    |    or_ln590_fu_338    |    0    |    2    |
|          |    or_ln580_fu_364    |    0    |    2    |
|          |   or_ln580_1_fu_394   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    xor_ln580_fu_302   |    0    |    2    |
|    xor   |    xor_ln591_fu_320   |    0    |    2    |
|          |    xor_ln590_fu_344   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    i_2_cast_fu_118    |    0    |    0    |
|   zext   |   zext_ln501_fu_154   |    0    |    0    |
|          |   zext_ln578_fu_170   |    0    |    0    |
|          |   zext_ln595_fu_262   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln564_fu_132  |    0    |    0    |
|          |   trunc_ln574_fu_158  |    0    |    0    |
|   trunc  |   trunc_ln592_fu_236  |    0    |    0    |
|          |   trunc_ln595_fu_272  |    0    |    0    |
|          | sext_ln590cast_fu_292 |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|   p_Result_s_fu_136   |    0    |    0    |
|          |      tmp_2_fu_276     |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|     exp_tmp_fu_144    |    0    |    0    |
|          |       tmp_fu_246      |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   p_Result_2_fu_162   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln590_fu_226   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   588   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|i_2_cast_reg_419|   64   |
|    i_reg_409   |    4   |
| y_addr_reg_424 |    3   |
+----------------+--------+
|      Total     |   71   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    6   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   588  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   71   |   597  |
+-----------+--------+--------+--------+
