Analysis & Synthesis report for DE1_SoC_CAMERA
Thu Feb 26 17:27:21 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 11. State Machine - |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 12. State Machine - |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 13. State Machine - |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 14. State Machine - |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mSetup_ST
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2
 22. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
 38. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 39. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13
 40. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 41. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16
 42. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
 43. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 44. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5
 58. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
 59. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
 60. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
 61. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8
 62. Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 63. Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 64. Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 65. Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 66. Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 67. Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 68. Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 69. Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 70. Source assignments for StartSignal:u0|StartSignal_ram:ram|altsyncram:the_altsyncram|altsyncram_sfi1:auto_generated
 71. Source assignments for StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
 72. Source assignments for StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
 73. Source assignments for StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 74. Source assignments for StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001
 75. Source assignments for StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 76. Source assignments for StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux
 77. Source assignments for StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux_001
 78. Source assignments for StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux
 79. Source assignments for StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001
 80. Source assignments for StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_002
 81. Source assignments for StartSignal:u0|altera_reset_controller:rst_controller
 82. Source assignments for StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 83. Source assignments for StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 84. Source assignments for StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 85. Source assignments for StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 86. Parameter Settings for User Entity Instance: CCD_Capture:u3
 87. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component
 88. Parameter Settings for User Entity Instance: sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i
 89. Parameter Settings for User Entity Instance: Sdram_Control:u7
 90. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 91. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 92. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 93. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 94. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 95. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 96. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 97. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
 98. Parameter Settings for User Entity Instance: VGA_Controller:u1
 99. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps
100. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
101. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
102. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
103. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
104. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
105. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
106. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
107. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
108. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
109. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
110. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
111. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
112. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
113. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
114. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
115. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
116. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
117. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
118. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
119. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
120. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
121. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
122. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
123. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
124. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
125. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
126. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
127. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
128. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
129. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
130. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
131. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
132. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
133. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
134. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
135. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
136. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
137. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
138. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
139. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
140. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_ram:ram
141. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_ram:ram|altsyncram:the_altsyncram
142. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo
143. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo
144. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator
145. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent
146. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
147. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent
148. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
151. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_addr_router:addr_router|StartSignal_mm_interconnect_0_addr_router_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_addr_router:addr_router_001|StartSignal_mm_interconnect_0_addr_router_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_id_router:id_router|StartSignal_mm_interconnect_0_id_router_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter
155. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
156. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
157. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
158. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
159. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
160. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
161. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
162. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
163. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
164. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
165. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
166. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
167. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
168. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
169. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
170. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
171. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
172. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
173. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter
174. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
175. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001
176. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_address_alignment:check_and_align_address_to_size
177. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator
178. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:start_signal_s1_translator
179. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator
180. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent
181. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
182. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
183. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
184. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
185. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
186. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent
187. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
188. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
189. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
190. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent
191. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
192. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
193. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
194. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_addr_router:addr_router|StartSignal_mm_interconnect_1_addr_router_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_addr_router:addr_router_001|StartSignal_mm_interconnect_1_addr_router_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_id_router:id_router|StartSignal_mm_interconnect_1_id_router_default_decode:the_default_decode
197. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_id_router:id_router_001|StartSignal_mm_interconnect_1_id_router_default_decode:the_default_decode
198. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_id_router:id_router_002|StartSignal_mm_interconnect_1_id_router_default_decode:the_default_decode
199. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter
200. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter_001
201. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter
202. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
203. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
204. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
205. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
206. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
207. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
208. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
209. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
210. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
211. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
212. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
213. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
214. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
215. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
216. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
217. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
218. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001
219. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
220. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
221. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
222. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
223. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
224. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
225. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
226. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
227. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
228. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
229. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
230. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
231. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
232. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
233. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
234. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
235. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002
236. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
237. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
238. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
239. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
240. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
241. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
242. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
243. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
244. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
245. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
246. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
247. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
248. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
249. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
250. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
251. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
252. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
253. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
254. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
255. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
256. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
257. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
258. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
259. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
260. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
261. Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
262. Parameter Settings for User Entity Instance: StartSignal:u0|altera_reset_controller:rst_controller
263. Parameter Settings for User Entity Instance: StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
264. Parameter Settings for User Entity Instance: StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
265. Parameter Settings for User Entity Instance: StartSignal:u0|altera_reset_controller:rst_controller_001
266. Parameter Settings for User Entity Instance: StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
267. Parameter Settings for User Entity Instance: StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
268. altshift_taps Parameter Settings by Entity Instance
269. altsyncram Parameter Settings by Entity Instance
270. scfifo Parameter Settings by Entity Instance
271. Port Connectivity Checks: "StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
272. Port Connectivity Checks: "StartSignal:u0|altera_reset_controller:rst_controller_001"
273. Port Connectivity Checks: "StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
274. Port Connectivity Checks: "StartSignal:u0|altera_reset_controller:rst_controller"
275. Port Connectivity Checks: "StartSignal:u0|StartSignal_irq_mapper_001:irq_mapper_001"
276. Port Connectivity Checks: "StartSignal:u0|StartSignal_irq_mapper:irq_mapper"
277. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
278. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
279. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
280. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
281. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
282. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
283. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
284. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
285. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
286. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
287. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_id_router:id_router|StartSignal_mm_interconnect_1_id_router_default_decode:the_default_decode"
288. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_addr_router:addr_router|StartSignal_mm_interconnect_1_addr_router_default_decode:the_default_decode"
289. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
290. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
291. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent"
292. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
293. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
294. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent"
295. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
296. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
297. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
298. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
299. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent"
300. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator"
301. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:start_signal_s1_translator"
302. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator"
303. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_address_alignment:check_and_align_address_to_size"
304. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
305. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
306. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
307. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
308. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
309. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
310. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
311. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
312. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
313. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
314. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
315. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
316. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
317. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_id_router:id_router|StartSignal_mm_interconnect_0_id_router_default_decode:the_default_decode"
318. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_addr_router:addr_router|StartSignal_mm_interconnect_0_addr_router_default_decode:the_default_decode"
319. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
320. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
321. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent"
322. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
323. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent"
324. Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
325. Port Connectivity Checks: "StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic"
326. Port Connectivity Checks: "StartSignal:u0|StartSignal_system_console:system_console"
327. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
328. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
329. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
330. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
331. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
332. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
333. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
334. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
335. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
336. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
337. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
338. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
339. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
340. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
341. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
342. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
343. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
344. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
345. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
346. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
347. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
348. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
349. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
350. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
351. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
352. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
353. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
354. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
355. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
356. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
357. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
358. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
359. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
360. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
361. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst"
362. Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps"
363. Port Connectivity Checks: "StartSignal:u0"
364. Port Connectivity Checks: "VGA_Controller:u1"
365. Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"
366. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"
367. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
368. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"
369. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
370. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
371. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
372. Port Connectivity Checks: "Sdram_Control:u7"
373. Port Connectivity Checks: "sdram_pll:u6"
374. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer1:u0"
375. Port Connectivity Checks: "RAW2RGB:u4"
376. Port Connectivity Checks: "CCD_Capture:u3"
377. Port Connectivity Checks: "Reset_Delay:u2"
378. Elapsed Time Per Partition
379. Analysis & Synthesis Messages
380. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Feb 26 17:27:20 2015       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; DE1_SoC_CAMERA                              ;
; Top-level Entity Name           ; DE1_SoC_CAMERA                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2261                                        ;
; Total pins                      ; 298                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 191,440                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_CAMERA     ; DE1_SoC_CAMERA     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                             ; Library     ;
+---------------------------------------------------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; StartSignal/synthesis/StartSignal.v                                                   ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/StartSignal.v                                                   ; StartSignal ;
; StartSignal/synthesis/submodules/altera_reset_controller.v                            ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_reset_controller.v                            ; StartSignal ;
; StartSignal/synthesis/submodules/altera_reset_synchronizer.v                          ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_reset_synchronizer.v                          ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_irq_mapper_001.sv                        ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_irq_mapper_001.sv                        ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_irq_mapper.sv                            ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_irq_mapper.sv                            ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1.v                      ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1.v                      ; StartSignal ;
; StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv                          ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv                          ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_mux.sv        ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_mux.sv        ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_demux.sv      ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_demux.sv      ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_mux.sv        ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_mux.sv        ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_demux.sv      ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_demux.sv      ; StartSignal ;
; StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv                       ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv                       ; StartSignal ;
; StartSignal/synthesis/submodules/altera_merlin_address_alignment.sv                   ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_merlin_address_alignment.sv                   ; StartSignal ;
; StartSignal/synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; StartSignal ;
; StartSignal/synthesis/submodules/altera_avalon_sc_fifo.v                              ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_avalon_sc_fifo.v                              ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv           ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv           ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv         ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv         ; StartSignal ;
; StartSignal/synthesis/submodules/altera_merlin_slave_agent.sv                         ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_merlin_slave_agent.sv                         ; StartSignal ;
; StartSignal/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; StartSignal ;
; StartSignal/synthesis/submodules/altera_merlin_axi_master_ni.sv                       ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_merlin_axi_master_ni.sv                       ; StartSignal ;
; StartSignal/synthesis/submodules/altera_merlin_slave_translator.sv                    ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_merlin_slave_translator.sv                    ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0.v                      ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0.v                      ; StartSignal ;
; StartSignal/synthesis/submodules/altera_merlin_width_adapter.sv                       ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_merlin_width_adapter.sv                       ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_mux.sv        ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_mux.sv        ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_demux.sv      ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_demux.sv      ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_mux.sv        ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_mux.sv        ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_demux.sv      ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_demux.sv      ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv           ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv           ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv         ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv         ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_pio_0.v                                  ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_pio_0.v                                  ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_start_signal.v                           ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_start_signal.v                           ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_system_console.v                         ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_system_console.v                         ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_ram.hex                                  ; yes             ; User Hexadecimal (Intel-Format) File  ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_ram.hex                                  ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_ram.v                                    ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_ram.v                                    ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS.v                             ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS.v                             ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io.v                      ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io.v                      ; StartSignal ;
; StartSignal/synthesis/submodules/hps_sdram.v                                          ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/hps_sdram.v                                          ; StartSignal ;
; StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; StartSignal ;
; StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; StartSignal ;
; StartSignal/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; StartSignal ;
; StartSignal/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; StartSignal ;
; StartSignal/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; StartSignal ;
; StartSignal/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; StartSignal ;
; StartSignal/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; StartSignal ;
; StartSignal/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; StartSignal ;
; StartSignal/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; StartSignal ;
; StartSignal/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; StartSignal ;
; StartSignal/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; StartSignal ;
; StartSignal/synthesis/submodules/hps_sdram_p0.sv                                      ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/hps_sdram_p0.sv                                      ; StartSignal ;
; StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; StartSignal ;
; StartSignal/synthesis/submodules/hps_sdram_pll.sv                                     ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/hps_sdram_pll.sv                                     ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io_border.sv              ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io_border.sv              ; StartSignal ;
; StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_fpga_interfaces.sv            ; yes             ; User SystemVerilog HDL File           ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_fpga_interfaces.sv            ; StartSignal ;
; v/VGA_Controller.v                                                                    ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/v/VGA_Controller.v                                                                    ;             ;
; v/SEG7_LUT.v                                                                          ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/v/SEG7_LUT.v                                                                          ;             ;
; v/Reset_Delay.v                                                                       ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/v/Reset_Delay.v                                                                       ;             ;
; v/RAW2RGB.v                                                                           ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/v/RAW2RGB.v                                                                           ;             ;
; v/I2C_Controller.v                                                                    ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/v/I2C_Controller.v                                                                    ;             ;
; v/I2C_CCD_Config.v                                                                    ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/v/I2C_CCD_Config.v                                                                    ;             ;
; v/CCD_Capture.v                                                                       ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/v/CCD_Capture.v                                                                       ;             ;
; Sdram_Control/Sdram_Params.h                                                          ; yes             ; User Unspecified File                 ; /home/beast13/181/lab6/Lab6_I_Copy/Sdram_Control/Sdram_Params.h                                                          ;             ;
; Sdram_Control/Sdram_Control.v                                                         ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/Sdram_Control/Sdram_Control.v                                                         ;             ;
; Sdram_Control/sdr_data_path.v                                                         ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/Sdram_Control/sdr_data_path.v                                                         ;             ;
; Sdram_Control/control_interface.v                                                     ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/Sdram_Control/control_interface.v                                                     ;             ;
; Sdram_Control/command.v                                                               ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/Sdram_Control/command.v                                                               ;             ;
; v/SEG7_LUT_6.v                                                                        ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/v/SEG7_LUT_6.v                                                                        ;             ;
; v/sdram_pll.v                                                                         ; yes             ; User Wizard-Generated File            ; /home/beast13/181/lab6/Lab6_I_Copy/v/sdram_pll.v                                                                         ; sdram_pll   ;
; v/sdram_pll/sdram_pll_0002.v                                                          ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/v/sdram_pll/sdram_pll_0002.v                                                          ; sdram_pll   ;
; v/Line_Buffer1.v                                                                      ; yes             ; User Wizard-Generated File            ; /home/beast13/181/lab6/Lab6_I_Copy/v/Line_Buffer1.v                                                                      ;             ;
; Sdram_Control/Sdram_RD_FIFO.v                                                         ; yes             ; User Wizard-Generated File            ; /home/beast13/181/lab6/Lab6_I_Copy/Sdram_Control/Sdram_RD_FIFO.v                                                         ;             ;
; Sdram_Control/Sdram_WR_FIFO.v                                                         ; yes             ; User Wizard-Generated File            ; /home/beast13/181/lab6/Lab6_I_Copy/Sdram_Control/Sdram_WR_FIFO.v                                                         ;             ;
; DE1_SoC_CAMERA.v                                                                      ; yes             ; User Verilog HDL File                 ; /home/beast13/181/lab6/Lab6_I_Copy/DE1_SoC_CAMERA.v                                                                      ;             ;
; altshift_taps.tdf                                                                     ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/altshift_taps.tdf                                          ;             ;
; altdpram.inc                                                                          ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; lpm_counter.inc                                                                       ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/lpm_counter.inc                                            ;             ;
; lpm_compare.inc                                                                       ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/lpm_compare.inc                                            ;             ;
; lpm_constant.inc                                                                      ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/lpm_constant.inc                                           ;             ;
; db/shift_taps_lv51.tdf                                                                ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/shift_taps_lv51.tdf                                                                ;             ;
; db/altsyncram_jug1.tdf                                                                ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/altsyncram_jug1.tdf                                                                ;             ;
; db/cntr_7of.tdf                                                                       ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/cntr_7of.tdf                                                                       ;             ;
; db/cmpr_qac.tdf                                                                       ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/cmpr_qac.tdf                                                                       ;             ;
; altera_pll.v                                                                          ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v                                               ;             ;
; dcfifo_mixed_widths.tdf                                                               ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                    ;             ;
; db/dcfifo_ngp1.tdf                                                                    ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/dcfifo_ngp1.tdf                                                                    ;             ;
; db/a_gray2bin_oab.tdf                                                                 ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/a_gray2bin_oab.tdf                                                                 ;             ;
; db/a_graycounter_nv6.tdf                                                              ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/a_graycounter_nv6.tdf                                                              ;             ;
; db/a_graycounter_jdc.tdf                                                              ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/a_graycounter_jdc.tdf                                                              ;             ;
; db/altsyncram_eq91.tdf                                                                ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/altsyncram_eq91.tdf                                                                ;             ;
; db/dffpipe_oe9.tdf                                                                    ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/dffpipe_oe9.tdf                                                                    ;             ;
; db/alt_synch_pipe_vd8.tdf                                                             ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/alt_synch_pipe_vd8.tdf                                                             ;             ;
; db/dffpipe_pe9.tdf                                                                    ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/dffpipe_pe9.tdf                                                                    ;             ;
; db/alt_synch_pipe_0e8.tdf                                                             ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/alt_synch_pipe_0e8.tdf                                                             ;             ;
; db/dffpipe_qe9.tdf                                                                    ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/dffpipe_qe9.tdf                                                                    ;             ;
; db/cmpr_906.tdf                                                                       ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/cmpr_906.tdf                                                                       ;             ;
; db/dcfifo_ahp1.tdf                                                                    ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/dcfifo_ahp1.tdf                                                                    ;             ;
; db/alt_synch_pipe_1e8.tdf                                                             ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/alt_synch_pipe_1e8.tdf                                                             ;             ;
; db/dffpipe_re9.tdf                                                                    ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/dffpipe_re9.tdf                                                                    ;             ;
; db/alt_synch_pipe_2e8.tdf                                                             ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/alt_synch_pipe_2e8.tdf                                                             ;             ;
; db/dffpipe_se9.tdf                                                                    ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/dffpipe_se9.tdf                                                                    ;             ;
; altddio_out.tdf                                                                       ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/altddio_out.tdf                                            ;             ;
; aglobal131.inc                                                                        ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/aglobal131.inc                                             ;             ;
; stratix_ddio.inc                                                                      ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/stratix_ddio.inc                                           ;             ;
; cyclone_ddio.inc                                                                      ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                           ;             ;
; lpm_mux.inc                                                                           ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; stratix_lcell.inc                                                                     ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/stratix_lcell.inc                                          ;             ;
; db/ddio_out_uqe.tdf                                                                   ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/ddio_out_uqe.tdf                                                                   ;             ;
; altsyncram.tdf                                                                        ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                                                 ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_decode.inc                                                                        ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; a_rdenreg.inc                                                                         ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                                                            ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                                                            ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; db/altsyncram_sfi1.tdf                                                                ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/altsyncram_sfi1.tdf                                                                ;             ;
; scfifo.tdf                                                                            ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/scfifo.tdf                                                 ;             ;
; a_regfifo.inc                                                                         ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/a_regfifo.inc                                              ;             ;
; a_dpfifo.inc                                                                          ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                               ;             ;
; a_i2fifo.inc                                                                          ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                               ;             ;
; a_fffifo.inc                                                                          ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/a_fffifo.inc                                               ;             ;
; a_f2fifo.inc                                                                          ; yes             ; Megafunction                          ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                               ;             ;
; db/scfifo_3291.tdf                                                                    ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/scfifo_3291.tdf                                                                    ;             ;
; db/a_dpfifo_a891.tdf                                                                  ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/a_dpfifo_a891.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                   ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_vg7.tdf                                                                       ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/cntr_vg7.tdf                                                                       ;             ;
; db/dpram_7s81.tdf                                                                     ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/dpram_7s81.tdf                                                                     ;             ;
; db/altsyncram_b8s1.tdf                                                                ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/altsyncram_b8s1.tdf                                                                ;             ;
; db/cntr_jgb.tdf                                                                       ; yes             ; Auto-Generated Megafunction           ; /home/beast13/181/lab6/Lab6_I_Copy/db/cntr_jgb.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                   ; yes             ; Encrypted Megafunction                ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                        ;             ;
; sld_hub.vhd                                                                           ; yes             ; Encrypted Megafunction                ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                ;             ;
; sld_jtag_hub.vhd                                                                      ; yes             ; Encrypted Megafunction                ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
; sld_rom_sr.vhd                                                                        ; yes             ; Encrypted Megafunction                ; /software/altera/quartus-13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
+---------------------------------------------------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1690           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2812           ;
;     -- 7 input functions                    ; 65             ;
;     -- 6 input functions                    ; 389            ;
;     -- 5 input functions                    ; 334            ;
;     -- 4 input functions                    ; 674            ;
;     -- <=3 input functions                  ; 1350           ;
;                                             ;                ;
; Dedicated logic registers                   ; 2181           ;
;                                             ;                ;
; I/O pins                                    ; 298            ;
; I/O registers                               ; 80             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 191440         ;
; Total DSP Blocks                            ; 0              ;
; Total PLLs                                  ; 4              ;
;     -- PLLs                                 ; 4              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1065           ;
; Total fan-out                               ; 21906          ;
; Average fan-out                             ; 3.60           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                             ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_SoC_CAMERA                                                                                                        ; 2812 (1)          ; 2181 (14)    ; 191440            ; 0          ; 298  ; 0            ; |DE1_SoC_CAMERA                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |CCD_Capture:u3|                                                                                                    ; 62 (62)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|CCD_Capture:u3                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |I2C_CCD_Config:u8|                                                                                                 ; 193 (137)         ; 131 (93)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |I2C_Controller:u0|                                                                                              ; 56 (56)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |RAW2RGB:u4|                                                                                                        ; 72 (57)           ; 66 (55)      ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |Line_Buffer1:u0|                                                                                                ; 15 (0)            ; 11 (0)       ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                                                                       ; 15 (0)            ; 11 (0)       ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                                                                           ; work         ;
;             |shift_taps_lv51:auto_generated|                                                                           ; 15 (0)            ; 11 (0)       ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_jug1:altsyncram2|                                                                           ; 0 (0)             ; 0 (0)        ; 30672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2                                                                                                                                                                                                                                                ; work         ;
;                |cntr_7of:cntr1|                                                                                        ; 15 (13)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1                                                                                                                                                                                                                                                             ; work         ;
;                   |cmpr_qac:cmpr4|                                                                                     ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4                                                                                                                                                                                                                                              ; work         ;
;    |Reset_Delay:u2|                                                                                                    ; 45 (45)           ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Reset_Delay:u2                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |SEG7_LUT_6:u5|                                                                                                     ; 42 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |SEG7_LUT:u0|                                                                                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u1|                                                                                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u2|                                                                                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u3|                                                                                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u4|                                                                                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u4                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |SEG7_LUT:u5|                                                                                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u5                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |Sdram_Control:u7|                                                                                                  ; 633 (216)         ; 713 (157)    ; 28672             ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                                                                     ; 72 (0)            ; 112 (0)      ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                           ; 72 (0)            ; 112 (0)      ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                              ; work         ;
;             |dcfifo_ahp1:auto_generated|                                                                               ; 72 (14)           ; 112 (30)     ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                                                                       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                                                                                                                                                   ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                                                                       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                                                                                                                                                   ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                           ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                                                       ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                           ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                                                       ; work         ;
;                |alt_synch_pipe_1e8:rs_dgwp|                                                                            ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp                                                                                                                                                                                                                        ; work         ;
;                   |dffpipe_re9:dffpipe5|                                                                               ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5                                                                                                                                                                                                   ; work         ;
;                |alt_synch_pipe_2e8:ws_dgrp|                                                                            ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp                                                                                                                                                                                                                        ; work         ;
;                   |dffpipe_se9:dffpipe8|                                                                               ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8                                                                                                                                                                                                   ; work         ;
;                |altsyncram_eq91:fifo_ram|                                                                              ; 0 (0)             ; 0 (0)        ; 6656              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram                                                                                                                                                                                                                          ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                              ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                                                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                                                           ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                    ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                                ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                    ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                                ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                                                                                     ; 72 (0)            ; 112 (0)      ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                           ; 72 (0)            ; 112 (0)      ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                              ; work         ;
;             |dcfifo_ahp1:auto_generated|                                                                               ; 72 (14)           ; 112 (30)     ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin|                                                                       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                                                                                                                                                   ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin|                                                                       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                                                                                                                                                   ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                           ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                                                       ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                           ; 18 (18)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                                                       ; work         ;
;                |alt_synch_pipe_1e8:rs_dgwp|                                                                            ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp                                                                                                                                                                                                                        ; work         ;
;                   |dffpipe_re9:dffpipe5|                                                                               ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5                                                                                                                                                                                                   ; work         ;
;                |alt_synch_pipe_2e8:ws_dgrp|                                                                            ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp                                                                                                                                                                                                                        ; work         ;
;                   |dffpipe_se9:dffpipe8|                                                                               ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8                                                                                                                                                                                                   ; work         ;
;                |altsyncram_eq91:fifo_ram|                                                                              ; 0 (0)             ; 0 (0)        ; 5632              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram                                                                                                                                                                                                                          ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                              ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                                                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                                                           ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                    ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                                ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                    ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                                ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                                                                    ; 72 (0)            ; 112 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                           ; 72 (0)            ; 112 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                             ; work         ;
;             |dcfifo_ngp1:auto_generated|                                                                               ; 72 (14)           ; 112 (30)     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated                                                                                                                                                                                                                                                  ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|                                                                       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                                                                  ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                                                                  ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                           ; 16 (16)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                                                      ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                           ; 17 (17)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                                                      ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|                                                                            ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                                                                                                                                                                       ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                              ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                                 ; work         ;
;                |alt_synch_pipe_vd8:rs_dgwp|                                                                            ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                                                                                                                                                                                       ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                              ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                                 ; work         ;
;                |altsyncram_eq91:fifo_ram|                                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram                                                                                                                                                                                                                         ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                                                         ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                                                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                    ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                                               ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                    ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                                               ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                                                                                    ; 72 (0)            ; 112 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                           ; 72 (0)            ; 112 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                             ; work         ;
;             |dcfifo_ngp1:auto_generated|                                                                               ; 72 (14)           ; 112 (30)     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated                                                                                                                                                                                                                                                  ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin|                                                                       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                                                                  ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                                                                  ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|                                                                           ; 16 (16)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                                                                                                                                                      ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|                                                                           ; 17 (17)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                                                      ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|                                                                            ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                                                                                                                                                                       ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                              ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                                 ; work         ;
;                |alt_synch_pipe_vd8:rs_dgwp|                                                                            ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                                                                                                                                                                                       ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                              ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                                 ; work         ;
;                |altsyncram_eq91:fifo_ram|                                                                              ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram                                                                                                                                                                                                                         ; work         ;
;                |cmpr_906:rdempty_eq_comp|                                                                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                                                         ; work         ;
;                |cmpr_906:wrfull_eq_comp|                                                                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                                                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                    ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                                               ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                    ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                                               ; work         ;
;       |command:u_command|                                                                                              ; 54 (54)           ; 49 (49)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |control_interface:u_control_interface|                                                                          ; 75 (75)           ; 59 (59)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |StartSignal:u0|                                                                                                    ; 1627 (0)          ; 1022 (0)     ; 132096            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0                                                                                                                                                                                                                                                                                                                                                             ; StartSignal  ;
;       |StartSignal_Arm_A9_HPS:arm_a9_hps|                                                                              ; 1 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                           ; StartSignal  ;
;          |StartSignal_Arm_A9_HPS_fpga_interfaces:fpga_interfaces|                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                    ; StartSignal  ;
;          |StartSignal_Arm_A9_HPS_hps_io:hps_io|                                                                        ; 1 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                      ; StartSignal  ;
;             |StartSignal_Arm_A9_HPS_hps_io_border:border|                                                              ; 1 (1)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; StartSignal  ;
;                |hps_sdram:hps_sdram_inst|                                                                              ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; StartSignal  ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; StartSignal  ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; StartSignal  ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; StartSignal  ;
;                   |hps_sdram_p0:p0|                                                                                    ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; StartSignal  ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                            ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; StartSignal  ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                       ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; StartSignal  ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; StartSignal  ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; StartSignal  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; StartSignal  ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; StartSignal  ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; StartSignal  ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; StartSignal  ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; StartSignal  ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; StartSignal  ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                            ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; StartSignal  ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                            ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; StartSignal  ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; StartSignal  ;
;                   |hps_sdram_pll:pll|                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; StartSignal  ;
;       |StartSignal_mm_interconnect_0:mm_interconnect_0|                                                                ; 859 (0)           ; 430 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                             ; StartSignal  ;
;          |StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                     ; 119 (114)         ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                     ; StartSignal  ;
;             |altera_merlin_arbitrator:arb|                                                                             ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                        ; StartSignal  ;
;          |StartSignal_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                 ; StartSignal  ;
;          |altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                           ; 69 (69)           ; 66 (66)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                           ; StartSignal  ;
;          |altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                             ; 42 (42)           ; 74 (74)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                             ; StartSignal  ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|                                                 ; 104 (56)          ; 20 (6)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                                                                                                                                 ; StartSignal  ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                    ; 48 (48)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                           ; StartSignal  ;
;          |altera_merlin_burst_adapter:burst_adapter|                                                                   ; 107 (0)           ; 127 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                                                   ; StartSignal  ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                 ; 107 (104)         ; 127 (127)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                          ; StartSignal  ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                                    ; StartSignal  ;
;          |altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|                                  ; 60 (9)            ; 15 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                  ; StartSignal  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 51 (51)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                    ; StartSignal  ;
;          |altera_merlin_slave_translator:ram_s1_translator|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                                            ; StartSignal  ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                               ; 116 (116)         ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                               ; StartSignal  ;
;          |altera_merlin_width_adapter:width_adapter|                                                                   ; 238 (238)         ; 96 (96)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                   ; StartSignal  ;
;       |StartSignal_mm_interconnect_1:mm_interconnect_1|                                                                ; 640 (0)           ; 448 (0)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                             ; StartSignal  ;
;          |StartSignal_mm_interconnect_1_addr_router:addr_router_001|                                                   ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_addr_router:addr_router_001                                                                                                                                                                                                                                                   ; StartSignal  ;
;          |StartSignal_mm_interconnect_1_addr_router:addr_router|                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_addr_router:addr_router                                                                                                                                                                                                                                                       ; StartSignal  ;
;          |StartSignal_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux_001|                                             ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux_001                                                                                                                                                                                                                                             ; StartSignal  ;
;          |StartSignal_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux|                                                 ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                 ; StartSignal  ;
;          |StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|                                                 ; 36 (31)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                 ; StartSignal  ;
;             |altera_merlin_arbitrator:arb|                                                                             ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                    ; StartSignal  ;
;          |StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|                                                 ; 19 (19)           ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                 ; StartSignal  ;
;          |StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|                                                     ; 39 (35)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                     ; StartSignal  ;
;             |altera_merlin_arbitrator:arb|                                                                             ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                        ; StartSignal  ;
;          |StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001|                                             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                             ; StartSignal  ;
;          |StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux|                                                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                 ; StartSignal  ;
;          |StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux_001|                                                 ; 44 (44)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux_001                                                                                                                                                                                                                                                 ; StartSignal  ;
;          |StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|                                                     ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                     ; StartSignal  ;
;          |altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                         ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                         ; StartSignal  ;
;          |altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                           ; 24 (24)           ; 40 (40)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                           ; StartSignal  ;
;          |altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                  ; 7 (7)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                  ; StartSignal  ;
;          |altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 27 (27)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                    ; StartSignal  ;
;          |altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo| ; 27 (27)           ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                 ; StartSignal  ;
;          |altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 28 (28)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                   ; StartSignal  ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|                                              ; 79 (43)           ; 12 (6)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                              ; StartSignal  ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                    ; 36 (36)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                        ; StartSignal  ;
;          |altera_merlin_burst_adapter:burst_adapter_001|                                                               ; 62 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001                                                                                                                                                                                                                                                               ; StartSignal  ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                 ; 62 (61)           ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                      ; StartSignal  ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                                ; StartSignal  ;
;          |altera_merlin_burst_adapter:burst_adapter_002|                                                               ; 57 (0)            ; 51 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002                                                                                                                                                                                                                                                               ; StartSignal  ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                 ; 57 (56)           ; 51 (51)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                      ; StartSignal  ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                                ; StartSignal  ;
;          |altera_merlin_burst_adapter:burst_adapter|                                                                   ; 57 (0)            ; 62 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                                                   ; StartSignal  ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                 ; 57 (56)           ; 62 (62)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                          ; StartSignal  ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                                    ; StartSignal  ;
;          |altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|                                ; 21 (4)            ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                ; StartSignal  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 17 (17)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                  ; StartSignal  ;
;          |altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent|                         ; 23 (8)            ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                         ; StartSignal  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 15 (15)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                           ; StartSignal  ;
;          |altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|        ; 22 (6)            ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                        ; StartSignal  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                            ; 16 (16)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                          ; StartSignal  ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                          ; 2 (2)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                          ; StartSignal  ;
;          |altera_merlin_slave_translator:start_signal_s1_translator|                                                   ; 5 (5)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:start_signal_s1_translator                                                                                                                                                                                                                                                   ; StartSignal  ;
;          |altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator|                                  ; 3 (3)             ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator                                                                                                                                                                                                                                  ; StartSignal  ;
;          |altera_merlin_traffic_limiter:limiter_001|                                                                   ; 9 (9)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                   ; StartSignal  ;
;          |altera_merlin_traffic_limiter:limiter|                                                                       ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                       ; StartSignal  ;
;       |StartSignal_pio_0:pio_0|                                                                                        ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                     ; StartSignal  ;
;       |StartSignal_ram:ram|                                                                                            ; 0 (0)             ; 0 (0)        ; 131072            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_ram:ram                                                                                                                                                                                                                                                                                                                                         ; StartSignal  ;
;          |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 131072            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_ram:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_sfi1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 131072            ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_ram:ram|altsyncram:the_altsyncram|altsyncram_sfi1:auto_generated                                                                                                                                                                                                                                                                                ; work         ;
;       |StartSignal_start_signal:start_signal|                                                                          ; 4 (4)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_start_signal:start_signal                                                                                                                                                                                                                                                                                                                       ; StartSignal  ;
;       |StartSignal_system_console:system_console|                                                                      ; 115 (32)          ; 112 (13)     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console                                                                                                                                                                                                                                                                                                                   ; StartSignal  ;
;          |StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|                                 ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r                                                                                                                                                                                                                                       ; StartSignal  ;
;             |scfifo:rfifo|                                                                                             ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                          ; work         ;
;                |scfifo_3291:auto_generated|                                                                            ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                               ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                         ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; work         ;
;                         |cntr_vg7:count_usedw|                                                                         ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                           ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                 ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; work         ;
;                      |dpram_7s81:FIFOram|                                                                              ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                       ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                  ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                           ; work         ;
;          |StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|                                 ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w                                                                                                                                                                                                                                       ; StartSignal  ;
;             |scfifo:wfifo|                                                                                             ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                          ; work         ;
;                |scfifo_3291:auto_generated|                                                                            ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                               ; 24 (0)            ; 20 (0)       ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                         ; 12 (6)            ; 8 (2)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; work         ;
;                         |cntr_vg7:count_usedw|                                                                         ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                           ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                 ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; work         ;
;                      |dpram_7s81:FIFOram|                                                                              ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                       ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                  ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                           ; work         ;
;          |alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|                                              ; 35 (35)           ; 59 (59)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic                                                                                                                                                                                                                                                    ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                     ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                  ; StartSignal  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                       ; StartSignal  ;
;       |altera_reset_controller:rst_controller|                                                                         ; 7 (6)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                      ; StartSignal  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                              ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                       ; StartSignal  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                  ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; StartSignal  ;
;    |VGA_Controller:u1|                                                                                                 ; 44 (44)           ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|VGA_Controller:u1                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |sdram_pll:u6|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6                                                                                                                                                                                                                                                                                                                                                               ; sdram_pll    ;
;       |sdram_pll_0002:sdram_pll_inst|                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst                                                                                                                                                                                                                                                                                                                                 ; sdram_pll    ;
;          |altera_pll:altera_pll_i|                                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                  ; 93 (1)            ; 78 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                   ; 92 (60)           ; 78 (50)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                              ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                     ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                      ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                   ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_CAMERA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                    ; work         ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Name                                                                                                                                                                                                                                                        ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2|ALTSYNCRAM                                                                                                                      ; M10K block ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672  ; None                ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|ALTSYNCRAM                                                                                                ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|ALTSYNCRAM                                                                                                ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram|ALTSYNCRAM                                                                                               ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram|ALTSYNCRAM                                                                                               ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                ;
; StartSignal:u0|StartSignal_ram:ram|altsyncram:the_altsyncram|altsyncram_sfi1:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO       ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; StartSignal_ram.hex ;
; StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                ;
; StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                           ; IP Include File                                                                                             ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0                                                                                                                                                                            ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_hps                         ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps                                                                                                                                          ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_hps_io                      ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io                                                                                                     ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; N/A                                ; N/A     ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border                                                         ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io_border.sv ;
; Altera ; altera_mem_if_dll                  ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_mem_if_dll_cyclonev.sv           ;
; Altera ; altera_mem_if_oct                  ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/altera_mem_if_oct_cyclonev.sv           ;
; Altera ; altera_mem_if_ddr3_hard_phy_core   ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/hps_sdram_p0.sv                         ;
; Altera ; altera_mem_if_hps_pll              ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll              ; /home/beast13/181/lab6/Lab6_I_Copy/StartSignal/synthesis/submodules/hps_sdram_pll.sv                        ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_irq_mapper:irq_mapper                                                                                                                                          ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_irq_mapper_001:irq_mapper_001                                                                                                                                  ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0                                                                                                                            ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_addr_router:addr_router                                                                      ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_addr_router:addr_router_001                                                                  ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_axi_master_ni        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                                                  ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001                                                            ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                    ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_id_router:id_router                                                                          ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                           ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent                                                 ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                          ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                            ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                    ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001                                                                ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                  ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                              ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1                                                                                                                            ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_addr_router:addr_router                                                                      ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_addr_router:addr_router_001                                                                  ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_axi_master_ni        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                             ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter                                                                                  ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001                                                                              ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002                                                                              ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux                                                                ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux_001                                                            ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux                                                                    ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001                                                                ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002                                                                ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_id_router:id_router                                                                          ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_id_router:id_router_001                                                                      ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_id_router:id_router_002                                                                      ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter                                                                                      ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter_001                                                                                  ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator                                                                         ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent                                               ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                        ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux                                                                ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001                                                            ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_002                                                            ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux                                                                    ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux_001                                                                ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:start_signal_s1_translator                                                                  ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent                                        ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                 ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                   ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator                                                 ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                       ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                  ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_pio_0:pio_0                                                                                                                                                    ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_avalon_onchip_memory2       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_ram:ram                                                                                                                                                        ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|altera_reset_controller:rst_controller                                                                                                                                     ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|altera_reset_controller:rst_controller_001                                                                                                                                 ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_start_signal:start_signal                                                                                                                                      ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; altera_avalon_jtag_uart            ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console                                                                                                                                  ; StartSignal/synthesis/../../StartSignal.qsys                                                                ;
; Altera ; Shift register (RAM-based)         ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|RAW2RGB:u4|Line_Buffer1:u0                                                                                                                                                                ; /home/beast13/181/lab6/Lab6_I_Copy/v/Line_Buffer1.v                                                         ;
; Altera ; altera_pll                         ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|sdram_pll:u6                                                                                                                                                                              ; /home/beast13/181/lab6/Lab6_I_Copy/v/sdram_pll.v                                                            ;
; Altera ; FIFO                               ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                               ; /home/beast13/181/lab6/Lab6_I_Copy/Sdram_Control/Sdram_RD_FIFO.v                                            ;
; Altera ; FIFO                               ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                               ; /home/beast13/181/lab6/Lab6_I_Copy/Sdram_Control/Sdram_RD_FIFO.v                                            ;
; Altera ; FIFO                               ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                              ; /home/beast13/181/lab6/Lab6_I_Copy/Sdram_Control/Sdram_WR_FIFO.v                                            ;
; Altera ; FIFO                               ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                              ; /home/beast13/181/lab6/Lab6_I_Copy/Sdram_Control/Sdram_WR_FIFO.v                                            ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                       ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                       ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                       ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                       ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                       ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                       ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                   ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                   ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                   ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                   ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                   ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                   ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|write_valid         ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|write_stalled       ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|tck_t_dav           ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|rvalid              ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|user_saw_rvalid     ; yes                                                              ; yes                                        ;
; StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|wdata[0]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|wdata[1]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|wdata[2]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|wdata[3]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|wdata[4]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|wdata[5]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|wdata[6]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|wdata[7]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|read_req            ; yes                                                              ; yes                                        ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                ; yes                                                              ; yes                                        ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|jupdate             ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|write               ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|rdata[7]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|read                ; yes                                                              ; yes                                        ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|rdata[0]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|rdata[3]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|rdata[4]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|rdata[5]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|rdata[6]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|rdata[1]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|rdata[2]            ; yes                                                              ; yes                                        ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|locked[0,1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[58,86,87]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[58,86,87]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[58,86,87]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:start_signal_s1_translator|av_readdata_pre[3..31]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:start_signal_s1_translator|av_chipselect_pre                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[67,99]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[1..31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; VGA_Controller:u1|oVGA_SYNC                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Sdram_Control:u7|mDATAOUT[0,1,15]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1..31]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..6]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..8]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|saved_grant[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[59]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0..31]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[2,3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[65..76]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0,1]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_response_status_field[0,1]                                                                                                           ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8,9]                                                                                             ; Lost fanout                                                                                                                                                                                                                  ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8,9]                                                                                             ; Lost fanout                                                                                                                                                                                                                  ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8,9]                                                                                             ; Lost fanout                                                                                                                                                                                                                  ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8,9]                                                                                             ; Lost fanout                                                                                                                                                                                                                  ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8,9]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8,9]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8,9]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8,9]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[57]                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[60]            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0..3]                                            ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[60]            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                                     ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[60]            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                             ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                             ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[57]                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[60]            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                             ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                             ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[57]                                                    ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[60]                ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]        ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]        ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter_001|last_channel[0]                                                                                                                             ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter_001|last_dest_id[1]                                                                                         ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                          ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                      ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                          ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                      ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                               ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                     ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                 ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[2]                                                     ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[92]                ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[1]                                                     ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[91]                ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[0]                                                     ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[90]                ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[66]                                                    ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[69]                ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]        ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]        ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                                          ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                      ;
; Sdram_Control:u7|rWR1_ADDR[0..2]                                                                                                                                                                                                                     ; Merged with Sdram_Control:u7|rWR1_ADDR[3]                                                                                                                                                                                    ;
; Sdram_Control:u7|rWR2_ADDR[0..2]                                                                                                                                                                                                                     ; Merged with Sdram_Control:u7|rWR2_ADDR[3]                                                                                                                                                                                    ;
; Sdram_Control:u7|rRD1_ADDR[0..2]                                                                                                                                                                                                                     ; Merged with Sdram_Control:u7|rRD1_ADDR[3]                                                                                                                                                                                    ;
; Sdram_Control:u7|rRD2_ADDR[0..2]                                                                                                                                                                                                                     ; Merged with Sdram_Control:u7|rRD2_ADDR[3]                                                                                                                                                                                    ;
; Sdram_Control:u7|mLENGTH[0..3,5]                                                                                                                                                                                                                     ; Merged with Sdram_Control:u7|mLENGTH[7]                                                                                                                                                                                      ;
; Sdram_Control:u7|mLENGTH[4]                                                                                                                                                                                                                          ; Merged with Sdram_Control:u7|mLENGTH[6]                                                                                                                                                                                      ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                          ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                      ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                               ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                              ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                              ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                            ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                        ;
; Sdram_Control:u7|mADDR[0..2]                                                                                                                                                                                                                         ; Merged with Sdram_Control:u7|mADDR[3]                                                                                                                                                                                        ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..2]                                                                                                                                                                                   ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][32]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                                      ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:start_signal_s1_translator|waitrequest_reset_override                                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                       ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|rst1                                                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                                                                             ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                                         ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                              ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                              ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                               ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                               ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                          ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                      ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                          ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                      ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                          ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                      ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][33]                                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                            ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][33]                                                                                 ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][33]                                                                                        ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                    ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                            ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                        ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][33]                                                                                          ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                      ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|response_status_reg[1]                                                                                                                      ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|response_status_reg[0]                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                                ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]    ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                                    ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]        ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[29]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[28]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[27]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[26]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[25]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[24]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[23]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[22]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[21]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[20]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[19]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[18]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[17]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[16]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[15]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[14]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[13]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[12]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[11]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[10]                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10]       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[9]                                                    ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9]        ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[8]                                                    ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8]        ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[7]                                                    ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]        ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[6]                                                    ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6]        ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[5]                                                    ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]        ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[4]                                                    ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]        ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                                    ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]        ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                                    ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]        ;
; I2C_CCD_Config:u8|senosr_exposure[1,2]                                                                                                                                                                                                               ; Merged with I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                                                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                                     ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1] ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                                     ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1] ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                                     ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1] ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                                     ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1] ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]     ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                                         ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                          ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                      ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                   ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                               ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                  ; Merged with StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                              ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                            ; Merged with StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                        ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][33]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Sdram_Control:u7|rWR2_ADDR[3]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Sdram_Control:u7|rRD1_ADDR[3]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Sdram_Control:u7|rRD2_ADDR[3]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|response_status_reg[0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Sdram_Control:u7|mADDR[3]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[8]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byte_cnt_reg[0,1]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0,1]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|mSetup_ST~9                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; I2C_CCD_Config:u8|mSetup_ST~10                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                  ;
; CCD_Capture:u3|Frame_Cont[24..31]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                  ;
; CCD_Capture:u3|Y_Cont[10..15]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3..20]                                        ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3..6]                                      ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4..20]                                    ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4..6]                                  ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4..20]                                    ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4..6]                                  ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6..20]                                             ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                          ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                           ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                           ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                           ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                           ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                           ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                           ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                                ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6..20]                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                                ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                                ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                                ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                                ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                                ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]                                                ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6..20]                                        ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6..20]                                        ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[29]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[28]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[27]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[26]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[25]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[24]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[23]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[22]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[21]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[20]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[19]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[18]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[17]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[16]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[15]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14]                                               ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                   ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[14]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14..29]                                       ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[4..8]                                            ; Lost fanout                                                                                                                                                                                                                  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[92]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4..7]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][114]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; I2C_CCD_Config:u8|LUT_INDEX[5]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][114]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Total Number of Removed Registers = 923                                                                                                                                                                                                              ;                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                            ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                            ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                            ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                            ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket,                                                                                                                        ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[31],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[30],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[29],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[28],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[27],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[26],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[25],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[24],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[23],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[22],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[21],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[20],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[19],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[18],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[17],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[16],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[15],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[14],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[13],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[12],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[11],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[10],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[9],                                                                                                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[8],                                                                                                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[7],                                                                                                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[6],                                                                                                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[5],                                                                                                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[4],                                                                                                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[3],                                                                                                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[2],                                                                                                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[1],                                                                                                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0],                                                                                                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[2],                                                                                                                   ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                  ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                  ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                  ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                  ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                  ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                  ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                  ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[76],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[75],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[74],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[73],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[72],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[71],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[70],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[69],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[68],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[67],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[66],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[65],                                                                                                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[1],                                                                                                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0],                                                                                                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[2],                                                                                                                  ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[1],                                                                                                                  ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0],                                                                                                                  ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_response_status_field[1],                                                                                                           ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_response_status_field[0],                                                                                                           ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][32],                                                                                        ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|response_status_reg[0],                                                                                                                    ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                           ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                           ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[92],                                                  ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[7],                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                           ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20]                  ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                                             ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                                             ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                                             ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                                             ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                                             ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                                             ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                                             ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                                             ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                                             ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                                             ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                                             ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]                                               ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20]              ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4],                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                                   ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                                   ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                   ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                           ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20]              ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                                     ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4],                                      ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                                   ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                                   ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                   ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                           ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[8]                ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                                 ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[29],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[28],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[27],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[26],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[25],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                             ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[24],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[23],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[22],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[21],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[20],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[19],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[18],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[17],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[16],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[15],                                                                                                                       ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[14]                                                                                                                        ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|locked[0]                                                                                        ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|last_channel[2],                                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|saved_grant[0],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[59],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                        ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1],                                   ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59],                                                                                        ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                              ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                               ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                               ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                               ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                               ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5],                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                           ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                            ;
;                                                                                                                                                                                                                             ; due to stuck port clock_enable ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                            ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                            ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                            ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                            ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[8]                                              ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                  ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64],                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]  ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[5]                                              ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]  ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[6]                                              ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg              ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64],                                                                                        ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                        ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                        ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                         ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]  ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[4]                                              ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]  ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][88],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][88],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[7]                                              ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg              ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64],                                                                                 ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                 ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                  ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                   ;
; CCD_Capture:u3|Y_Cont[15]                                                                                                                                                                                                   ; Lost Fanouts                   ; CCD_Capture:u3|Y_Cont[14], CCD_Capture:u3|Y_Cont[13], CCD_Capture:u3|Y_Cont[12],                                                                                                                                                                    ;
;                                                                                                                                                                                                                             ;                                ; CCD_Capture:u3|Y_Cont[11], CCD_Capture:u3|Y_Cont[10]                                                                                                                                                                                                ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16]                                          ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                                           ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                                           ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                           ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]  ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                           ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]  ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                           ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                                                                                                                                                               ; Stuck at GND                   ; Sdram_Control:u7|mADDR[3],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[58]                       ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][114],                                                                                       ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][114]                                                                                        ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[10]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10],                                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13] ; Lost Fanouts                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49],                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                           ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[9]                                                                                                                                                                          ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[9]                                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[8]                                                                                                                                                                          ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8]                                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[7]                                                                                                                                                                          ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[7]                                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[6]                                                                                                                                                                          ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[6]                                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[5]                                                                                                                                                                          ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[5]                                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[4]                                                                                                                                                                          ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4]                                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[3]                                                                                                                                                                          ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[3]                                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[2]                                                                                                                                                                          ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[2]                                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[1]                                                                                                                                                                          ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1]                                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:start_signal_s1_translator|av_readdata_pre[10]                                                                                ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[6]                   ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                                    ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[6]                       ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                                        ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[8]                       ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                                        ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                                                                                             ; Stuck at VCC                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                                                                                             ; Stuck at GND                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; I2C_CCD_Config:u8|mI2C_DATA[29]                                                                                                                                                                                             ; Stuck at VCC                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; I2C_CCD_Config:u8|mI2C_DATA[28]                                                                                                                                                                                             ; Stuck at VCC                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; I2C_CCD_Config:u8|mI2C_DATA[27]                                                                                                                                                                                             ; Stuck at VCC                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                                                                                             ; Stuck at GND                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                                                                                             ; Stuck at VCC                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                                                                                             ; Stuck at GND                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[6]                   ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                                    ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|locked[1]                                                                                        ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byte_cnt_reg[0]                                                                                                ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                                        ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                            ; Stuck at VCC                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                            ; Stuck at VCC                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                ; Stuck at VCC                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                ; Stuck at VCC                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[87]                       ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                         ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[87]                       ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                  ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[86]                       ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                  ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[87]                           ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                 ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[86]                           ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                 ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:start_signal_s1_translator|av_readdata_pre[31]                                                                                ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                    ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator|av_readdata_pre[11]                                                               ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[99]                           ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                  ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[31]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[30]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[30]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[29]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[29]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[28]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[28]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[27]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[27]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[26]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[26]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[25]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[25]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[24]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[12]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[12]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[23]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[23]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[22]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[22]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[21]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[21]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[20]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[20]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[19]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[19]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[18]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[18]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[17]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[17]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[16]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[16]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[15]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[15]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[14]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[14]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[13]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[13]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
; StartSignal:u0|StartSignal_pio_0:pio_0|readdata[11]                                                                                                                                                                         ; Stuck at GND                   ; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[11]                                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2181  ;
; Number of registers using Synchronous Clear  ; 394   ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 1979  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1205  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                           ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                                    ; 3       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                           ; 16      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                           ; 14      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                           ; 23      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                           ; 19      ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                  ; 14      ;
; StartSignal:u0|StartSignal_system_console:system_console|av_waitrequest                                                                                                     ; 12      ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|sop_enable                                    ; 25      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                           ; 17      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                           ; 20      ;
; StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                ; 43      ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable                                       ; 46      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0             ; 10      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0             ; 10      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                                     ; 5       ;
; StartSignal:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                   ; 1       ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|rst2                                                ; 3       ;
; StartSignal:u0|StartSignal_system_console:system_console|t_dav                                                                                                              ; 3       ;
; StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|count[9]                                            ; 11      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                     ; 4       ;
; StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                 ; 1       ;
; StartSignal:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                   ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0             ; 8       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0             ; 8       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                ; 5       ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                ; 1       ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0            ; 9       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0            ; 9       ;
; StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                 ; 1       ;
; StartSignal:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                   ; 1       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                              ; 4       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                              ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                ; 2       ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0            ; 9       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6               ; 2       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0            ; 9       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6               ; 2       ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9               ; 5       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9               ; 5       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                       ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                        ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                        ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                        ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                        ; 3       ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                    ; 1       ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                     ; 1       ;
; StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; 3       ;
; Total number of inverted registers = 58                                                                                                                                     ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[6]                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:start_signal_s1_translator|wait_latency_counter[1]                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|td_shift[10]                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface|timer[4]                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                                                                               ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|td_shift[8]                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|CCD_Capture:u3|X_Cont[15]                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_CAMERA|CCD_Capture:u3|Y_Cont[5]                                                                                                                                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                                                                                     ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                                                                               ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                                                                               ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|mADDR[9]                                                                                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                              ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                  ;
; 64:1               ; 4 bits    ; 168 LEs       ; 56 LEs               ; 112 LEs                ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|mI2C_DATA[3]                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|CMD[1]                                                                                                                                                                                                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|WR_MASK[1]                                                                                                                                                                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|RD_MASK[0]                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|td_shift[4]                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic|td_shift[6]                                                                                                                ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|Sdram_Control:u7|ST[4]                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[33]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[5]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[34]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[3]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[34]                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[6]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[34]                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[2]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|ShiftRight0                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|I2C_CCD_Config:u8|Mux12                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|d0_int_nxt_addr[6]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[72]                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|out_data[37]                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|Selector10                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|Selector6                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|Selector2                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_CAMERA|StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|Selector11                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_CAMERA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_CAMERA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_CAMERA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE1_SoC_CAMERA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |DE1_SoC_CAMERA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                          ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE1_SoC_CAMERA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_CAMERA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                               ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                               ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                              ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                  ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                   ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                  ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                   ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                              ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                  ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                   ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                  ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                   ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                           ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                            ;
; IP_TOOL_VERSION                       ; 13.1                  ; -    ; -                                                                                                                            ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                            ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                              ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                               ;
; IP_TOOL_VERSION                       ; 13.1                             ; -    ; -                                                                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                               ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                              ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                               ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                            ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                             ;
; IP_TOOL_VERSION                       ; 13.1              ; -    ; -                                                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                             ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                            ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                             ;
; IP_TOOL_VERSION                       ; 13.1              ; -    ; -                                                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                             ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_ram:ram|altsyncram:the_altsyncram|altsyncram_sfi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                       ;
+----------------+-----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 2               ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                             ;
; WIDTH          ; 12              ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_lv51 ; Untyped                                                                    ;
+----------------+-----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+---------------------------------------------------------+
; Parameter Name                       ; Value          ; Type                                                    ;
+--------------------------------------+----------------+---------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz       ; String                                                  ;
; fractional_vco_multiplier            ; false          ; String                                                  ;
; pll_type                             ; General        ; String                                                  ;
; pll_subtype                          ; General        ; String                                                  ;
; number_of_clocks                     ; 4              ; Signed Integer                                          ;
; operation_mode                       ; direct         ; String                                                  ;
; deserialization_factor               ; 4              ; Signed Integer                                          ;
; data_rate                            ; 0              ; Signed Integer                                          ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                                          ;
; output_clock_frequency0              ; 100.000000 MHz ; String                                                  ;
; phase_shift0                         ; 0 ps           ; String                                                  ;
; duty_cycle0                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency1              ; 100.000000 MHz ; String                                                  ;
; phase_shift1                         ; 7500 ps        ; String                                                  ;
; duty_cycle1                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency2              ; 25.000000 MHz  ; String                                                  ;
; phase_shift2                         ; 0 ps           ; String                                                  ;
; duty_cycle2                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency3              ; 25.000000 MHz  ; String                                                  ;
; phase_shift3                         ; 0 ps           ; String                                                  ;
; duty_cycle3                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency4              ; 0 MHz          ; String                                                  ;
; phase_shift4                         ; 0 ps           ; String                                                  ;
; duty_cycle4                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency5              ; 0 MHz          ; String                                                  ;
; phase_shift5                         ; 0 ps           ; String                                                  ;
; duty_cycle5                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency6              ; 0 MHz          ; String                                                  ;
; phase_shift6                         ; 0 ps           ; String                                                  ;
; duty_cycle6                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency7              ; 0 MHz          ; String                                                  ;
; phase_shift7                         ; 0 ps           ; String                                                  ;
; duty_cycle7                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency8              ; 0 MHz          ; String                                                  ;
; phase_shift8                         ; 0 ps           ; String                                                  ;
; duty_cycle8                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency9              ; 0 MHz          ; String                                                  ;
; phase_shift9                         ; 0 ps           ; String                                                  ;
; duty_cycle9                          ; 50             ; Signed Integer                                          ;
; output_clock_frequency10             ; 0 MHz          ; String                                                  ;
; phase_shift10                        ; 0 ps           ; String                                                  ;
; duty_cycle10                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency11             ; 0 MHz          ; String                                                  ;
; phase_shift11                        ; 0 ps           ; String                                                  ;
; duty_cycle11                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency12             ; 0 MHz          ; String                                                  ;
; phase_shift12                        ; 0 ps           ; String                                                  ;
; duty_cycle12                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency13             ; 0 MHz          ; String                                                  ;
; phase_shift13                        ; 0 ps           ; String                                                  ;
; duty_cycle13                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency14             ; 0 MHz          ; String                                                  ;
; phase_shift14                        ; 0 ps           ; String                                                  ;
; duty_cycle14                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency15             ; 0 MHz          ; String                                                  ;
; phase_shift15                        ; 0 ps           ; String                                                  ;
; duty_cycle15                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency16             ; 0 MHz          ; String                                                  ;
; phase_shift16                        ; 0 ps           ; String                                                  ;
; duty_cycle16                         ; 50             ; Signed Integer                                          ;
; output_clock_frequency17             ; 0 MHz          ; String                                                  ;
; phase_shift17                        ; 0 ps           ; String                                                  ;
; duty_cycle17                         ; 50             ; Signed Integer                                          ;
; m_cnt_hi_div                         ; 1              ; Signed Integer                                          ;
; m_cnt_lo_div                         ; 1              ; Signed Integer                                          ;
; m_cnt_bypass_en                      ; false          ; String                                                  ;
; m_cnt_odd_div_duty_en                ; false          ; String                                                  ;
; n_cnt_hi_div                         ; 1              ; Signed Integer                                          ;
; n_cnt_lo_div                         ; 1              ; Signed Integer                                          ;
; n_cnt_bypass_en                      ; false          ; String                                                  ;
; n_cnt_odd_div_duty_en                ; false          ; String                                                  ;
; c_cnt_hi_div0                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div0                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en0                     ; false          ; String                                                  ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en0               ; false          ; String                                                  ;
; c_cnt_prst0                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div1                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div1                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en1                     ; false          ; String                                                  ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en1               ; false          ; String                                                  ;
; c_cnt_prst1                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div2                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div2                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en2                     ; false          ; String                                                  ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en2               ; false          ; String                                                  ;
; c_cnt_prst2                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div3                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div3                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en3                     ; false          ; String                                                  ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en3               ; false          ; String                                                  ;
; c_cnt_prst3                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div4                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div4                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en4                     ; false          ; String                                                  ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en4               ; false          ; String                                                  ;
; c_cnt_prst4                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div5                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div5                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en5                     ; false          ; String                                                  ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en5               ; false          ; String                                                  ;
; c_cnt_prst5                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en6                     ; false          ; String                                                  ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en6               ; false          ; String                                                  ;
; c_cnt_prst6                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en7                     ; false          ; String                                                  ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en7               ; false          ; String                                                  ;
; c_cnt_prst7                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en8                     ; false          ; String                                                  ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en8               ; false          ; String                                                  ;
; c_cnt_prst8                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en9                     ; false          ; String                                                  ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en9               ; false          ; String                                                  ;
; c_cnt_prst9                          ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en10                    ; false          ; String                                                  ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en10              ; false          ; String                                                  ;
; c_cnt_prst10                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en11                    ; false          ; String                                                  ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en11              ; false          ; String                                                  ;
; c_cnt_prst11                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en12                    ; false          ; String                                                  ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en12              ; false          ; String                                                  ;
; c_cnt_prst12                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en13                    ; false          ; String                                                  ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en13              ; false          ; String                                                  ;
; c_cnt_prst13                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en14                    ; false          ; String                                                  ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en14              ; false          ; String                                                  ;
; c_cnt_prst14                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en15                    ; false          ; String                                                  ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en15              ; false          ; String                                                  ;
; c_cnt_prst15                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en16                    ; false          ; String                                                  ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en16              ; false          ; String                                                  ;
; c_cnt_prst16                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                                          ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                                          ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                                          ;
; c_cnt_bypass_en17                    ; false          ; String                                                  ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                                                  ;
; c_cnt_odd_div_duty_en17              ; false          ; String                                                  ;
; c_cnt_prst17                         ; 1              ; Signed Integer                                          ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                                          ;
; pll_vco_div                          ; 1              ; Signed Integer                                          ;
; pll_output_clk_frequency             ; 0 MHz          ; String                                                  ;
; pll_cp_current                       ; 0              ; Signed Integer                                          ;
; pll_bwctrl                           ; 0              ; Signed Integer                                          ;
; pll_fractional_division              ; 1              ; Signed Integer                                          ;
; pll_fractional_cout                  ; 24             ; Signed Integer                                          ;
; pll_dsm_out_sel                      ; 1st_order      ; String                                                  ;
; mimic_fbclk_type                     ; gclk           ; String                                                  ;
; pll_fbclk_mux_1                      ; glb            ; String                                                  ;
; pll_fbclk_mux_2                      ; fb_1           ; String                                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                                                  ;
; pll_vcoph_div                        ; 1              ; Signed Integer                                          ;
; refclk1_frequency                    ; 0 MHz          ; String                                                  ;
; pll_clkin_0_src                      ; clk_0          ; String                                                  ;
; pll_clkin_1_src                      ; clk_0          ; String                                                  ;
; pll_clk_loss_sw_en                   ; false          ; String                                                  ;
; pll_auto_clk_sw_en                   ; false          ; String                                                  ;
; pll_manu_clk_sw_en                   ; false          ; String                                                  ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                                          ;
+--------------------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                               ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                            ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                            ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                            ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                            ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                                     ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                     ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                     ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                                                     ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                            ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                            ;
; USE_EAB                  ; ON          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                            ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; CBXI_PARAMETER           ; dcfifo_ngp1 ; Untyped                                                                                            ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                               ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                            ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                            ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                            ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                            ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                                     ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                     ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                     ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                                                     ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                            ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                            ;
; USE_EAB                  ; ON          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                            ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; CBXI_PARAMETER           ; dcfifo_ngp1 ; Untyped                                                                                            ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                              ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                           ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                                    ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                    ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER           ; dcfifo_ahp1 ; Untyped                                                                                           ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                              ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                           ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                                    ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                    ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER           ; dcfifo_ahp1 ; Untyped                                                                                           ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary     ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                                       ;
; S2F_Width      ; 3     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                             ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                           ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                           ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                           ;
; REF_CLK_FREQ               ; 125.0 MHz ; String                                                                                                                                                                           ;
; REF_CLK_PERIOD_PS          ; 8000      ; Signed Integer                                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_STR       ; 300.0 MHz ; String                                                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_STR     ; 300.0 MHz ; String                                                                                                                                                                           ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 3334 ps   ; String                                                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 3334 ps   ; String                                                                                                                                                                           ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                           ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                           ;
; WRITE_CLK_PHASE            ; 2500 ps   ; String                                                                                                                                                                           ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                           ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                          ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                        ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                        ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                                ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                                ;
; MEM_IF_ADDR_WIDTH                    ; 13               ; Signed Integer                                                                                                                                                ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                                ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                                ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                ;
; MEM_IF_DM_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                ;
; MEM_IF_DQ_WIDTH                      ; 8                ; Signed Integer                                                                                                                                                ;
; MEM_IF_DQS_WIDTH                     ; 1                ; Signed Integer                                                                                                                                                ;
; MEM_IF_READ_DQS_WIDTH                ; 1                ; Signed Integer                                                                                                                                                ;
; MEM_IF_WRITE_DQS_WIDTH               ; 1                ; Signed Integer                                                                                                                                                ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                                ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                                ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                                ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                                ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                                                ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                                                ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                                                ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                                ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                                ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                        ;
; TB_MEM_CLK_FREQ                      ; 300.0            ; String                                                                                                                                                        ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                        ;
; TB_MEM_DQ_WIDTH                      ; 8                ; String                                                                                                                                                        ;
; TB_MEM_DQS_WIDTH                     ; 1                ; String                                                                                                                                                        ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                        ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                        ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                        ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                        ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                                    ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                                  ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                          ;
; MEM_ADDRESS_WIDTH               ; 13               ; Signed Integer                                                                                                                                                                                          ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                          ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                          ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                          ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                          ;
; MEM_DQS_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                          ;
; MEM_DM_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                          ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                          ;
; MEM_DQ_WIDTH                    ; 8                ; Signed Integer                                                                                                                                                                                          ;
; MEM_READ_DQS_WIDTH              ; 1                ; Signed Integer                                                                                                                                                                                          ;
; MEM_WRITE_DQS_WIDTH             ; 1                ; Signed Integer                                                                                                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                          ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                                          ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                                          ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                                          ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                                  ;
; TB_MEM_CLK_FREQ                 ; 300.0            ; String                                                                                                                                                                                                  ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                                  ;
; TB_MEM_DQ_WIDTH                 ; 8                ; String                                                                                                                                                                                                  ;
; TB_MEM_DQS_WIDTH                ; 1                ; String                                                                                                                                                                                                  ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                                  ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                          ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                                  ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                          ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                                  ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                                  ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                                ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                        ;
; MEM_ADDRESS_WIDTH               ; 13        ; Signed Integer                                                                                                                                                                                                                                        ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                        ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                        ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                        ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                        ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                        ;
; MEM_DQS_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                        ;
; MEM_DM_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                        ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                        ;
; MEM_DQ_WIDTH                    ; 8         ; Signed Integer                                                                                                                                                                                                                                        ;
; MEM_READ_DQS_WIDTH              ; 1         ; Signed Integer                                                                                                                                                                                                                                        ;
; MEM_WRITE_DQS_WIDTH             ; 1         ; Signed Integer                                                                                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                                ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                                ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                             ;
; MEM_ADDRESS_WIDTH     ; 13        ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; AFI_ADDRESS_WIDTH     ; 52        ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                             ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                  ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH   ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; MEM_IF_DQ_WIDTH    ; 8     ; Signed Integer                                                                                                                                                                                                  ;
; MEM_IF_DM_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                            ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                                  ;
; AVL_ADDR_WIDTH                          ; 22                                                               ; Signed Integer                                                                                                                                  ;
; AVL_DATA_WIDTH                          ; 16                                                               ; Signed Integer                                                                                                                                  ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                                  ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                                  ;
; MEM_IF_DQS_WIDTH                        ; 1                                                                ; Signed Integer                                                                                                                                  ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AFI_ADDR_WIDTH                          ; 13                                                               ; Signed Integer                                                                                                                                  ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                                  ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AFI_DM_WIDTH                            ; 2                                                                ; Signed Integer                                                                                                                                  ;
; AFI_DQ_WIDTH                            ; 16                                                               ; Signed Integer                                                                                                                                  ;
; AFI_WRITE_DQS_WIDTH                     ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                  ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                  ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                  ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                                  ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                                  ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                  ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                                  ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                          ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_8                                                         ; String                                                                                                                                          ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                          ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                          ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                          ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                          ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                          ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                          ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                          ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                          ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                          ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                          ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                          ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                          ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                          ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                          ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                          ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                          ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                          ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                          ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                          ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                          ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                          ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                          ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                          ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                          ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                          ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                          ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                          ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                          ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                          ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                          ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                          ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                          ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_16_BIT                                                ; String                                                                                                                                          ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                          ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                          ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                          ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                          ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                          ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                          ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                          ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                          ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                          ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                          ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                          ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                          ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_8                                                     ; String                                                                                                                                          ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                          ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                          ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                          ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_1                                                      ; String                                                                                                                                          ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_8                                                  ; String                                                                                                                                          ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                          ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_12                                                    ; String                                                                                                                                          ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_800_5_5_5                                                   ; String                                                                                                                                          ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                          ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                                          ;
; ENUM_MEM_IF_TCWL                        ; TCWL_6                                                           ; String                                                                                                                                          ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                                          ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                          ;
; ENUM_MEM_IF_TRAS                        ; TRAS_13                                                          ; String                                                                                                                                          ;
; ENUM_MEM_IF_TRC                         ; TRC_17                                                           ; String                                                                                                                                          ;
; ENUM_MEM_IF_TRCD                        ; TRCD_5                                                           ; String                                                                                                                                          ;
; ENUM_MEM_IF_TRP                         ; TRP_5                                                            ; String                                                                                                                                          ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                          ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                          ;
; ENUM_MEM_IF_TWR                         ; TWR_5                                                            ; String                                                                                                                                          ;
; ENUM_MEM_IF_TWTR                        ; TWTR_2                                                           ; String                                                                                                                                          ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                          ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                          ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                          ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                          ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                          ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                          ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                          ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                          ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                          ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                          ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                          ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                          ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                          ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                          ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                          ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                          ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                          ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                          ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                          ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                          ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                          ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                          ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                          ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                          ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                          ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                          ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                          ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                          ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                          ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                          ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                          ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                          ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                          ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                          ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                          ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                          ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                          ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                          ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                          ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                          ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                          ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                          ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                          ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                          ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                          ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                          ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                          ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                          ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                          ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                          ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                          ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                          ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                          ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                          ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                          ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                          ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                          ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                          ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                          ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                          ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                          ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                          ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                          ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                          ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                          ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                          ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                          ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                          ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                          ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                          ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                          ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                          ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                          ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                          ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                          ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                          ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                          ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                                          ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                          ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                          ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                                  ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                                  ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_MEM_IF_TREFI                       ; 2101                                                             ; Signed Integer                                                                                                                                  ;
; INTG_MEM_IF_TRFC                        ; 23                                                               ; Signed Integer                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                                  ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                 ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                 ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                                 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                  ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                        ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                            ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                                  ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                          ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                                  ;
; DLL_INPUT_FREQUENCY_PS_STR ; 3333 ps ; String                                                                                                                                                                                          ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                                  ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_ram:ram ;
+----------------+---------------------+------------------------------------------+
; Parameter Name ; Value               ; Type                                     ;
+----------------+---------------------+------------------------------------------+
; INIT_FILE      ; StartSignal_ram.hex ; String                                   ;
+----------------+---------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_ram:ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; StartSignal_ram.hex  ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_sfi1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                      ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                                      ;
; RDATA_WIDTH               ; 128   ; Signed Integer                                                                                                                      ;
; WDATA_WIDTH               ; 128   ; Signed Integer                                                                                                                      ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                      ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                      ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                      ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                      ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                      ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                      ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                              ;
; PKT_THREAD_ID_H           ; 220   ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 209   ; Signed Integer                                                                                                                      ;
; PKT_QOS_H                 ; 206   ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 206   ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 205   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 227   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 224   ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 203   ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 203   ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 204   ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 204   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 223   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 221   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 197   ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 189   ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 178   ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 177   ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 207   ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 207   ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 208   ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 208   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 233   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 9     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                    ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                    ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                    ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                    ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 99    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 100   ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 100   ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 115   ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 113   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                     ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                     ;
; FIFO_DATA_W               ; 126   ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 126   ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 126   ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_addr_router:addr_router|StartSignal_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_addr_router:addr_router_001|StartSignal_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_id_router:id_router|StartSignal_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                    ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                    ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                    ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                             ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                             ;
; ST_DATA_W                 ; 125   ; Signed Integer                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 9     ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 120   ; Signed Integer                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 121   ; Signed Integer                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 122   ; Signed Integer                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 124   ; Signed Integer                                                                                                ;
; IN_ST_DATA_W                  ; 125   ; Signed Integer                                                                                                ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                ;
; OUT_PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 228   ; Signed Integer                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 229   ; Signed Integer                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 230   ; Signed Integer                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 232   ; Signed Integer                                                                                                ;
; OUT_ST_DATA_W                 ; 233   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                    ;
; IN_PKT_ADDR_H                 ; 173   ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 174   ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 180   ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 188   ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 189   ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 197   ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 198   ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 200   ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 228   ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 229   ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 179   ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 201   ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 202   ; Signed Integer                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 230   ; Signed Integer                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 232   ; Signed Integer                                                                                                    ;
; IN_ST_DATA_W                  ; 233   ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 120   ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 121   ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 122   ; Signed Integer                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 124   ; Signed Integer                                                                                                    ;
; OUT_ST_DATA_W                 ; 125   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                    ;
; PACKING                       ; 0     ; Signed Integer                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:start_signal_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                         ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                         ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                         ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                         ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                         ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                         ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                         ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                         ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                         ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                         ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                         ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                       ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                       ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                       ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                       ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                               ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                                                               ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                                                               ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                               ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                               ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                          ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                       ;
; FIFO_DATA_W               ; 115   ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 115   ; Signed Integer                                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                  ;
; DATA_WIDTH          ; 115   ; Signed Integer                                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_addr_router:addr_router|StartSignal_mm_interconnect_1_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_addr_router:addr_router_001|StartSignal_mm_interconnect_1_addr_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_id_router:id_router|StartSignal_mm_interconnect_1_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_id_router:id_router_001|StartSignal_mm_interconnect_1_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_id_router:id_router_002|StartSignal_mm_interconnect_1_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                    ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                    ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                    ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                    ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                    ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                    ;
; REORDER                   ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                    ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                    ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                    ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                             ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001 ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002 ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                        ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                        ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                           ;
+----------------------------+------------------------------------------------------------------+
; Name                       ; Value                                                            ;
+----------------------------+------------------------------------------------------------------+
; Number of entity instances ; 1                                                                ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                ;
;     -- TAP_DISTANCE        ; 1280                                                             ;
;     -- WIDTH               ; 12                                                               ;
+----------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 1                                                            ;
; Entity Instance                           ; StartSignal:u0|StartSignal_ram:ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 32                                                           ;
;     -- NUMWORDS_A                         ; 4096                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                 ;
; Entity Instance            ; StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                ;
; Entity Instance            ; StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_irq_mapper_001:irq_mapper_001" ;
+-------+-------+----------+-----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                   ;
+-------+-------+----------+-----------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                    ;
; reset ; Input ; Info     ; Explicitly unconnected                                    ;
+-------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_irq_mapper:irq_mapper" ;
+-------+-------+----------+---------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                           ;
+-------+-------+----------+---------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                            ;
; reset ; Input ; Info     ; Explicitly unconnected                            ;
+-------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                          ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_id_router:id_router|StartSignal_mm_interconnect_1_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_addr_router:addr_router|StartSignal_mm_interconnect_1_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:start_signal_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:start_signal_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent"                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wuser    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wuser[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_0_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                        ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:start_signal_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[42..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                            ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                            ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                            ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                            ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                        ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                 ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                    ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                               ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; b[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                             ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[8..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                          ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_id_router:id_router|StartSignal_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_addr_router:addr_router|StartSignal_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent"                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wuser    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wuser[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                 ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic"                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_system_console:system_console"                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                        ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                        ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                        ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                        ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                        ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                        ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (52 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                             ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                           ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                                       ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                      ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                      ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                      ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                       ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                               ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                               ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                            ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps" ;
+-------------+--------+----------+--------------------------------------------+
; Port        ; Type   ; Severity ; Details                                    ;
+-------------+--------+----------+--------------------------------------------+
; f2h_AWID    ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_AWADDR  ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_AWLEN   ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_AWSIZE  ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_AWBURST ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_AWLOCK  ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_AWCACHE ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_AWPROT  ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_AWVALID ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_AWREADY ; Output ; Info     ; Explicitly unconnected                     ;
; f2h_AWUSER  ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_WID     ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_WDATA   ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_WSTRB   ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_WLAST   ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_WVALID  ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_WREADY  ; Output ; Info     ; Explicitly unconnected                     ;
; f2h_BID     ; Output ; Info     ; Explicitly unconnected                     ;
; f2h_BRESP   ; Output ; Info     ; Explicitly unconnected                     ;
; f2h_BVALID  ; Output ; Info     ; Explicitly unconnected                     ;
; f2h_BREADY  ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_ARID    ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_ARADDR  ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_ARLEN   ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_ARSIZE  ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_ARBURST ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_ARLOCK  ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_ARCACHE ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_ARPROT  ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_ARVALID ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_ARREADY ; Output ; Info     ; Explicitly unconnected                     ;
; f2h_ARUSER  ; Input  ; Info     ; Explicitly unconnected                     ;
; f2h_RID     ; Output ; Info     ; Explicitly unconnected                     ;
; f2h_RDATA   ; Output ; Info     ; Explicitly unconnected                     ;
; f2h_RRESP   ; Output ; Info     ; Explicitly unconnected                     ;
; f2h_RLAST   ; Output ; Info     ; Explicitly unconnected                     ;
; f2h_RVALID  ; Output ; Info     ; Explicitly unconnected                     ;
; f2h_RREADY  ; Input  ; Info     ; Explicitly unconnected                     ;
+-------------+--------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StartSignal:u0"                                                                                                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; memory_mem_a     ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (15 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; memory_mem_dq    ; Bidir  ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
; memory_mem_dqs   ; Bidir  ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.   ;
; memory_mem_dqs_n ; Bidir  ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.   ;
; memory_mem_dm    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.   ;
; start_export[2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "wrusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "wrusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo"                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "rdusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "rdusedw[8..8]" have no fanouts ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; rst  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer1:u0"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4"                                                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; iX_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                                    ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; oX_Cont[15..11]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oY_Cont[15..11]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oFrame_Cont[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reset_Delay:u2"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; oRST_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oRST_4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Elapsed Time Per Partition                                 ;
+---------------------------------------------+--------------+
; Partition Name                              ; Elapsed Time ;
+---------------------------------------------+--------------+
; Top                                         ; 00:00:11     ;
; StartSignal_Arm_A9_HPS_hps_io_border:border ; 00:00:01     ;
; sld_hub:auto_hub                            ; 00:00:01     ;
+---------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Feb 26 17:26:22 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_CAMERA -c DE1_SoC_CAMERA
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/StartSignal.v
    Info (12023): Found entity 1: StartSignal
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_irq_mapper_001.sv
    Info (12023): Found entity 1: StartSignal_irq_mapper_001
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_irq_mapper.sv
    Info (12023): Found entity 1: StartSignal_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1.v
    Info (12023): Found entity 1: StartSignal_mm_interconnect_1
Info (12021): Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_mux.sv
    Info (12023): Found entity 1: StartSignal_mm_interconnect_1_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_rsp_xbar_demux.sv
    Info (12023): Found entity 1: StartSignal_mm_interconnect_1_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_mux.sv
    Info (12023): Found entity 1: StartSignal_mm_interconnect_1_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_cmd_xbar_demux.sv
    Info (12023): Found entity 1: StartSignal_mm_interconnect_1_cmd_xbar_demux
Info (12021): Found 7 design units, including 7 entities, in source file StartSignal/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_id_router.sv
    Info (12023): Found entity 1: StartSignal_mm_interconnect_1_id_router_default_decode
    Info (12023): Found entity 2: StartSignal_mm_interconnect_1_id_router
Info (12021): Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_1_addr_router.sv
    Info (12023): Found entity 1: StartSignal_mm_interconnect_1_addr_router_default_decode
    Info (12023): Found entity 2: StartSignal_mm_interconnect_1_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0.v
    Info (12023): Found entity 1: StartSignal_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: StartSignal_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: StartSignal_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: StartSignal_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: StartSignal_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: StartSignal_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: StartSignal_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file StartSignal/synthesis/submodules/StartSignal_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: StartSignal_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: StartSignal_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_pio_0.v
    Info (12023): Found entity 1: StartSignal_pio_0
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_start_signal.v
    Info (12023): Found entity 1: StartSignal_start_signal
Info (12021): Found 5 design units, including 5 entities, in source file StartSignal/synthesis/submodules/StartSignal_system_console.v
    Info (12023): Found entity 1: StartSignal_system_console_sim_scfifo_w
    Info (12023): Found entity 2: StartSignal_system_console_scfifo_w
    Info (12023): Found entity 3: StartSignal_system_console_sim_scfifo_r
    Info (12023): Found entity 4: StartSignal_system_console_scfifo_r
    Info (12023): Found entity 5: StartSignal_system_console
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_ram.v
    Info (12023): Found entity 1: StartSignal_ram
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS.v
    Info (12023): Found entity 1: StartSignal_Arm_A9_HPS
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io.v
    Info (12023): Found entity 1: StartSignal_Arm_A9_HPS_hps_io
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_hps_io_border.sv
    Info (12023): Found entity 1: StartSignal_Arm_A9_HPS_hps_io_border
Info (12021): Found 1 design units, including 1 entities, in source file StartSignal/synthesis/submodules/StartSignal_Arm_A9_HPS_fpga_interfaces.sv
    Info (12023): Found entity 1: StartSignal_Arm_A9_HPS_fpga_interfaces
Info (12021): Found 1 design units, including 1 entities, in source file v/VGA_Controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/SEG7_LUT.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/Reset_Delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/RAW2RGB.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file v/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/I2C_CCD_Config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file v/CCD_Capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_Control.v
    Info (12023): Found entity 1: Sdram_Control
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file v/SEG7_LUT_6.v
    Info (12023): Found entity 1: SEG7_LUT_6
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: sdram_pll_0002
Info (12021): Found 1 design units, including 1 entities, in source file v/Line_Buffer1.v
    Info (12023): Found entity 1: Line_Buffer1
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_RD_FIFO.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_WR_FIFO.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file DE1_SoC_CAMERA.v
    Info (12023): Found entity 1: DE1_SoC_CAMERA
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_p0_acv_hard_io_pads.v(289): created implicit net for "dqs_busout"
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk"
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_CAMERA.v(290): created implicit net for "VGA_CTRL_CLK"
Info (12127): Elaborating entity "DE1_SoC_CAMERA" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE1_SoC_CAMERA.v(292): truncated value with size 16 to match size of target (10)
Warning (10034): Output port "ADC_DIN" at DE1_SoC_CAMERA.v(41) has no driver
Warning (10034): Output port "ADC_SCLK" at DE1_SoC_CAMERA.v(43) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE1_SoC_CAMERA.v(49) has no driver
Warning (10034): Output port "AUD_XCK" at DE1_SoC_CAMERA.v(51) has no driver
Warning (10034): Output port "FAN_CTRL" at DE1_SoC_CAMERA.v(79) has no driver
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SoC_CAMERA.v(82) has no driver
Warning (10034): Output port "IRDA_TXD" at DE1_SoC_CAMERA.v(185) has no driver
Warning (10034): Output port "TD_RESET_N" at DE1_SoC_CAMERA.v(206) has no driver
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(164): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(165): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(185): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info (12128): Elaborating entity "Line_Buffer1" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_lv51.tdf
    Info (12023): Found entity 1: shift_taps_lv51
Info (12128): Elaborating entity "shift_taps_lv51" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jug1.tdf
    Info (12023): Found entity 1: altsyncram_jug1
Info (12128): Elaborating entity "altsyncram_jug1" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf
    Info (12023): Found entity 1: cntr_7of
Info (12128): Elaborating entity "cntr_7of" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf
    Info (12023): Found entity 1: cmpr_qac
Info (12128): Elaborating entity "cmpr_qac" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4"
Info (12128): Elaborating entity "SEG7_LUT_6" for hierarchy "SEG7_LUT_6:u5"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_6:u5|SEG7_LUT:u0"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6"
Info (12128): Elaborating entity "sdram_pll_0002" for hierarchy "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "7500 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ngp1.tdf
    Info (12023): Found entity 1: dcfifo_ngp1
Info (12128): Elaborating entity "dcfifo_ngp1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eq91.tdf
    Info (12023): Found entity 1: altsyncram_eq91
Info (12128): Elaborating entity "altsyncram_eq91" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_eq91:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906
Info (12128): Elaborating entity "cmpr_906" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ahp1.tdf
    Info (12023): Found entity 1: dcfifo_ahp1
Info (12128): Elaborating entity "dcfifo_ahp1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1e8
Info (12128): Elaborating entity "alt_synch_pipe_1e8" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe5"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2e8
Info (12128): Elaborating entity "alt_synch_pipe_2e8" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe8"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(121): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(124): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(184): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(210): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "StartSignal" for hierarchy "StartSignal:u0"
Info (12128): Elaborating entity "StartSignal_Arm_A9_HPS" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps"
Info (12128): Elaborating entity "StartSignal_Arm_A9_HPS_fpga_interfaces" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_fpga_interfaces:fpga_interfaces"
Info (12128): Elaborating entity "StartSignal_Arm_A9_HPS_hps_io" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io"
Info (12128): Elaborating entity "StartSignal_Arm_A9_HPS_hps_io_border" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border"
Info (12128): Elaborating entity "hps_sdram" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst"
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/beast13/181/lab6/Lab6_I_Copy/hps_AC_ROM.hex -- setting all initial values to 0
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/beast13/181/lab6/Lab6_I_Copy/hps_inst_ROM.hex -- setting all initial values to 0
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
Warning (10034): Output port "ddio_phy_dqdin[179..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
Info (12128): Elaborating entity "altddio_out" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12130): Elaborated megafunction instantiation "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12133): Instantiated megafunction "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated"
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct"
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "StartSignal:u0|StartSignal_Arm_A9_HPS:arm_a9_hps|StartSignal_Arm_A9_HPS_hps_io:hps_io|StartSignal_Arm_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"
Info (12128): Elaborating entity "StartSignal_ram" for hierarchy "StartSignal:u0|StartSignal_ram:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "StartSignal:u0|StartSignal_ram:ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "StartSignal:u0|StartSignal_ram:ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "StartSignal:u0|StartSignal_ram:ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "StartSignal_ram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sfi1.tdf
    Info (12023): Found entity 1: altsyncram_sfi1
Info (12128): Elaborating entity "altsyncram_sfi1" for hierarchy "StartSignal:u0|StartSignal_ram:ram|altsyncram:the_altsyncram|altsyncram_sfi1:auto_generated"
Info (12128): Elaborating entity "StartSignal_system_console" for hierarchy "StartSignal:u0|StartSignal_system_console:system_console"
Info (12128): Elaborating entity "StartSignal_system_console_scfifo_w" for hierarchy "StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf
    Info (12023): Found entity 1: a_dpfifo_a891
Info (12128): Elaborating entity "a_dpfifo_a891" for hierarchy "StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf
    Info (12023): Found entity 1: dpram_7s81
Info (12128): Elaborating entity "dpram_7s81" for hierarchy "StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf
    Info (12023): Found entity 1: altsyncram_b8s1
Info (12128): Elaborating entity "altsyncram_b8s1" for hierarchy "StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_w:the_StartSignal_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count"
Info (12128): Elaborating entity "StartSignal_system_console_scfifo_r" for hierarchy "StartSignal:u0|StartSignal_system_console:system_console|StartSignal_system_console_scfifo_r:the_StartSignal_system_console_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "StartSignal:u0|StartSignal_system_console:system_console|alt_jtag_atlantic:StartSignal_system_console_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "StartSignal_start_signal" for hierarchy "StartSignal:u0|StartSignal_start_signal:start_signal"
Info (12128): Elaborating entity "StartSignal_pio_0" for hierarchy "StartSignal:u0|StartSignal_pio_0:pio_0"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_0" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_0_addr_router" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_0_addr_router_default_decode" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_addr_router:addr_router|StartSignal_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_0_id_router" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_0_id_router_default_decode" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_id_router:id_router|StartSignal_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_0_cmd_xbar_demux" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_0_cmd_xbar_mux" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_0_rsp_xbar_demux" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_0_rsp_xbar_mux" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|StartSignal_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_address_alignment:check_and_align_address_to_size"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_1" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:system_console_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:start_signal_s1_translator"
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:system_console_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_1_addr_router" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_addr_router:addr_router"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_1_addr_router_default_decode" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_addr_router:addr_router|StartSignal_mm_interconnect_1_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_1_id_router" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_id_router:id_router"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_1_id_router_default_decode" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_id_router:id_router|StartSignal_mm_interconnect_1_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_1_cmd_xbar_demux" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_1_cmd_xbar_mux" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_1_rsp_xbar_demux" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "StartSignal_mm_interconnect_1_rsp_xbar_mux" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "StartSignal:u0|StartSignal_mm_interconnect_1:mm_interconnect_1|StartSignal_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "StartSignal_irq_mapper" for hierarchy "StartSignal:u0|StartSignal_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "StartSignal_irq_mapper_001" for hierarchy "StartSignal:u0|StartSignal_irq_mapper_001:irq_mapper_001"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "StartSignal:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "StartSignal:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "StartSignal:u0|altera_reset_controller:rst_controller_001"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_eq91:fifo_ram|q_b[15]"
Warning (12241): 44 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "HPS_DDR3_DQ[8]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[9]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[10]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[11]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[12]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[13]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[14]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[15]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[16]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[17]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[18]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[19]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[20]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[21]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[22]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[23]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[24]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[25]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[26]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[27]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[28]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[29]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[30]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQ[31]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQS_N[1]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQS_N[2]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQS_N[3]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQS_P[1]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQS_P[2]" has no driver
    Warning (13040): Bidir "HPS_DDR3_DQS_P[3]" has no driver
    Warning (13040): Bidir "ADC_CS_N" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "FPGA_I2C_SDAT" has no driver
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND
    Warning (13410): Pin "ADC_SCLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FAN_CTRL" is stuck at GND
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "HPS_DDR3_ADDR[13]" is stuck at GND
    Warning (13410): Pin "HPS_DDR3_ADDR[14]" is stuck at GND
    Warning (13410): Pin "HPS_DDR3_DM[1]" is stuck at GND
    Warning (13410): Pin "HPS_DDR3_DM[2]" is stuck at GND
    Warning (13410): Pin "HPS_DDR3_DM[3]" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "D5M_TRIGGER" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 395 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "StartSignal_Arm_A9_HPS_hps_io_border:border"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/beast13/181/lab6/Lab6_I_Copy/DE1_SoC_CAMERA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 30 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[3].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21074): Design contains 27 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "D5M_STROBE"
Info (21057): Implemented 4516 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 52 input pins
    Info (21059): Implemented 148 output pins
    Info (21060): Implemented 102 bidirectional pins
    Info (21061): Implemented 3821 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 223 warnings
    Info: Peak virtual memory: 1085 megabytes
    Info: Processing ended: Thu Feb 26 17:27:21 2015
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/beast13/181/lab6/Lab6_I_Copy/DE1_SoC_CAMERA.map.smsg.


