# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/new/mux2to1.vhd" \
"../../../../Lab2.srcs/sources_1/new/mux4to1.vhd" \
"../../../../Lab2.srcs/sources_1/new/mux8to1.vhd" \
"../../../../Lab2.srcs/sim_1/new/mux8to_tb.vhd" \

# Do not sort compile order
nosort
