Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 04:42:03 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.029        0.000                      0                 1521        0.077        0.000                      0                 1521       54.305        0.000                       0                   559  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.029        0.000                      0                 1517        0.077        0.000                      0                 1517       54.305        0.000                       0                   559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.067        0.000                      0                    4        0.869        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.194ns  (logic 60.656ns (58.778%)  route 42.539ns (41.222%))
  Logic Levels:           323  (CARRY4=288 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.547     7.151    sm/D_states_q[5]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  sm/D_registers_q[7][31]_i_105/O
                         net (fo=4, routed)           0.845     8.120    sm/D_registers_q[7][31]_i_105_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.244 f  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.849     9.093    sm/ram_reg_i_134_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.733    10.951    L_reg/M_sm_ra1[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.075 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.919    11.994    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.119    12.113 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.595    12.708    sm/M_alum_a[31]
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.332    13.040 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.553 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.553    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.670 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.670    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.787 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.904 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.904    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.021 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.626 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.154    15.781    alum/temp_out0[31]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.367    16.148 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.148    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.698 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.698    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.812 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.812    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.926 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.926    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.040 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.040    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.154 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.154    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.268 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.382    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.496 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.496    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.653 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.135    18.787    alum/temp_out0[30]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.116 r  alum/D_registers_q[7][29]_i_99/O
                         net (fo=1, routed)           0.000    19.116    alum/D_registers_q[7][29]_i_99_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.666 r  alum/D_registers_q_reg[7][29]_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.780    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.894 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.894    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.008 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.008    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.122 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.122    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.236 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.236    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.350 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.464 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.087    21.708    alum/temp_out0[29]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.037 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.037    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.587 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.542 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.936    24.478    alum/temp_out0[28]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.807 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.807    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.357 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.813    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.927 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.041 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.041    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.155 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.155    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.312 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.133    27.445    alum/temp_out0[27]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.245 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.245    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.362 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.362    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.479 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.479    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.596    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.713 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.713    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.830 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.830    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.947 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.947    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.064 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.064    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.221 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.935    30.156    alum/temp_out0[26]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.959 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.959    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.076 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.076    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.193 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.193    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.310 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.310    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.427 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.544 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.661 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.671    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.788    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.945 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.960    32.904    alum/temp_out0[25]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.900    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.014 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.014    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.128 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.128    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.242 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.242    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.356 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.470 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.022    alum/temp_out0[24]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.351 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.351    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.901 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.243    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.357    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.471    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.585    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.708    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.865 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.034    38.899    alum/temp_out0[23]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.228 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.228    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.761 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.761    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.878 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.995 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.112 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.112    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.229 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.229    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.346 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.346    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.463 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.463    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.580 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.589    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.746 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.905    41.651    alum/temp_out0[22]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.332    41.983 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.983    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.533 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.647 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.647    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.761 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.761    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.875 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.009    42.884    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.998 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.998    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.112 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.226 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.226    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.340    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.497 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.998    44.495    alum/temp_out0[21]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.824 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.374 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.839    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.953 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.953    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.067 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.067    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.181 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.181    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.338 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.103    47.440    alum/temp_out0[20]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.769 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.769    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.302 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.302    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.419 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.536 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.653 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.653    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.770 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.770    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.887 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.009    48.896    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.013 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.013    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.130 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.130    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.287 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.363    50.650    alum/temp_out0[19]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    50.982 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.515 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.515    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.749 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.749    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.866 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.866    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.983 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.983    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.100 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.100    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.217 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.217    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.334 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.491 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.590    53.081    alum/temp_out0[18]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.413 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.963 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.770    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.927 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.901    55.828    alum/temp_out0[17]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.157 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.157    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.707 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.391 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.400    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.514 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.514    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.671 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.853    58.524    alum/temp_out0[16]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.853 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.853    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.386 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.503 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.503    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.620 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.620    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.737 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.854 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.863    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.980 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.980    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.097 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.097    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.214 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.214    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.371 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.079    61.450    alum/temp_out0[15]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.332    61.782 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.782    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.332 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.911    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.057    64.354    alum/temp_out0[14]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.683 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.683    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.216 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.216    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.333 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.333    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.450 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.450    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.567 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.567    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.801 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.801    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.918 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.927    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.044 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.044    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.201 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.134    67.334    alum/temp_out0[13]
    SLICE_X39Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    68.122 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.350 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.350    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.464 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.464    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.578 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.578    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.692 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.692    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.806 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.815    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.929 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.929    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.086 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.178    70.264    alum/temp_out0[12]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.593 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.143 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.257    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.371 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.371    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.485 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.485    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.599 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.599    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.713 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.713    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.827 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.827    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.941 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.941    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.098 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    73.059    alum/temp_out0[11]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    73.388 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.388    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.938 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.938    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.052 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.052    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.166 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.280 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.893 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.038    75.931    alum/temp_out0[10]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    76.260 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.260    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.793 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.793    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.910    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.027    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.144    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.261 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.261    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.378 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.378    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.495 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.495    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.612 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.612    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.769 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.736    alum/temp_out0[9]
    SLICE_X41Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.638 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.638    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.752 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.866 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.866    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.980 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.980    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.094 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.208 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.208    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.322 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.322    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.479 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.151    81.630    alum/temp_out0[8]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.415 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.415    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.529 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.529    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.643 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.643    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.757 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.757    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.871 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.871    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.985 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.985    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.099 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.099    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.213 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.370 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.930    84.300    alum/temp_out0[7]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.629 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.629    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.179 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.179    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.293 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.293    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.407 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.407    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.521 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.521    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.635 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.749 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.749    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.863 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.863    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.977 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.977    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.134 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.105    87.239    alum/temp_out0[6]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.024 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.138 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.138    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.252 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.366 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.366    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.480 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.480    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.594 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.594    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.708 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.708    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.822 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.822    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.979 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.962    89.941    alum/temp_out0[5]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.270 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.820 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.934 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.775 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    92.798    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.127 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.660 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.660    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.777    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.894    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.010 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.010    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.127 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.127    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.244 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.244    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.361 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.361    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.478 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.478    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.635 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.831    95.467    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.799 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.799    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.349 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.349    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.463 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.463    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.577 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.577    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.691 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.805 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.805    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.919 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.919    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.033 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.033    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.147 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.304 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.062    98.366    alum/temp_out0[2]
    SLICE_X48Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.151 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.151    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.265 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.379 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.379    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.493 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.493    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.607 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.607    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.721 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.721    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.835 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.949 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.949    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.106 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.913   101.018    alum/temp_out0[1]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.347 r  alum/D_registers_q[7][0]_i_70/O
                         net (fo=1, routed)           0.000   101.347    alum/D_registers_q[7][0]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.897 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.897    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.011 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   102.011    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.125 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   102.125    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.239 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.239    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.353 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.353    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.467 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.467    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.581 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.581    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.695 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.695    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.852 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.034   103.886    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.215 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.215    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I0_O)      0.209   104.424 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   104.734    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297   105.031 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.508   106.539    sm/M_alum_out[0]
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.150   106.689 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.478   107.167    sm/brams/override_address[0]
    SLICE_X50Y4          LUT4 (Prop_lut4_I2_O)        0.321   107.488 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.854   108.343    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.790   115.372    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.372    
                         arrival time                        -108.343    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.008ns  (logic 60.663ns (58.891%)  route 42.345ns (41.109%))
  Logic Levels:           323  (CARRY4=288 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.547     7.151    sm/D_states_q[5]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  sm/D_registers_q[7][31]_i_105/O
                         net (fo=4, routed)           0.845     8.120    sm/D_registers_q[7][31]_i_105_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.244 f  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.849     9.093    sm/ram_reg_i_134_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.733    10.951    L_reg/M_sm_ra1[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.075 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.919    11.994    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.119    12.113 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.595    12.708    sm/M_alum_a[31]
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.332    13.040 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.553 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.553    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.670 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.670    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.787 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.904 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.904    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.021 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.626 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.154    15.781    alum/temp_out0[31]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.367    16.148 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.148    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.698 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.698    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.812 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.812    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.926 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.926    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.040 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.040    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.154 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.154    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.268 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.382    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.496 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.496    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.653 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.135    18.787    alum/temp_out0[30]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.116 r  alum/D_registers_q[7][29]_i_99/O
                         net (fo=1, routed)           0.000    19.116    alum/D_registers_q[7][29]_i_99_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.666 r  alum/D_registers_q_reg[7][29]_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.780    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.894 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.894    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.008 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.008    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.122 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.122    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.236 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.236    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.350 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.464 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.087    21.708    alum/temp_out0[29]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.037 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.037    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.587 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.542 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.936    24.478    alum/temp_out0[28]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.807 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.807    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.357 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.813    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.927 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.041 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.041    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.155 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.155    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.312 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.133    27.445    alum/temp_out0[27]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.245 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.245    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.362 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.362    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.479 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.479    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.596    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.713 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.713    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.830 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.830    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.947 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.947    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.064 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.064    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.221 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.935    30.156    alum/temp_out0[26]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.959 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.959    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.076 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.076    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.193 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.193    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.310 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.310    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.427 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.544 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.661 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.671    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.788    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.945 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.960    32.904    alum/temp_out0[25]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.900    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.014 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.014    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.128 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.128    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.242 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.242    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.356 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.470 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.022    alum/temp_out0[24]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.351 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.351    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.901 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.243    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.357    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.471    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.585    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.708    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.865 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.034    38.899    alum/temp_out0[23]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.228 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.228    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.761 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.761    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.878 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.995 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.112 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.112    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.229 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.229    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.346 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.346    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.463 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.463    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.580 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.589    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.746 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.905    41.651    alum/temp_out0[22]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.332    41.983 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.983    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.533 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.647 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.647    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.761 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.761    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.875 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.009    42.884    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.998 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.998    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.112 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.226 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.226    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.340    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.497 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.998    44.495    alum/temp_out0[21]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.824 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.374 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.839    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.953 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.953    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.067 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.067    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.181 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.181    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.338 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.103    47.440    alum/temp_out0[20]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.769 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.769    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.302 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.302    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.419 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.536 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.653 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.653    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.770 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.770    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.887 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.009    48.896    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.013 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.013    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.130 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.130    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.287 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.363    50.650    alum/temp_out0[19]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    50.982 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.515 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.515    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.749 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.749    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.866 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.866    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.983 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.983    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.100 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.100    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.217 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.217    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.334 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.491 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.590    53.081    alum/temp_out0[18]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.413 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.963 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.770    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.927 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.901    55.828    alum/temp_out0[17]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.157 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.157    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.707 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.391 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.400    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.514 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.514    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.671 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.853    58.524    alum/temp_out0[16]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.853 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.853    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.386 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.503 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.503    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.620 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.620    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.737 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.854 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.863    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.980 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.980    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.097 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.097    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.214 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.214    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.371 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.079    61.450    alum/temp_out0[15]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.332    61.782 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.782    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.332 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.911    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.057    64.354    alum/temp_out0[14]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.683 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.683    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.216 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.216    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.333 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.333    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.450 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.450    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.567 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.567    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.801 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.801    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.918 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.927    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.044 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.044    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.201 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.134    67.334    alum/temp_out0[13]
    SLICE_X39Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    68.122 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.350 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.350    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.464 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.464    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.578 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.578    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.692 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.692    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.806 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.815    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.929 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.929    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.086 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.178    70.264    alum/temp_out0[12]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.593 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.143 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.257    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.371 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.371    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.485 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.485    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.599 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.599    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.713 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.713    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.827 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.827    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.941 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.941    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.098 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    73.059    alum/temp_out0[11]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    73.388 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.388    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.938 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.938    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.052 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.052    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.166 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.280 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.893 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.038    75.931    alum/temp_out0[10]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    76.260 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.260    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.793 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.793    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.910    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.027    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.144    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.261 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.261    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.378 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.378    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.495 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.495    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.612 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.612    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.769 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.736    alum/temp_out0[9]
    SLICE_X41Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.638 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.638    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.752 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.866 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.866    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.980 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.980    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.094 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.208 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.208    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.322 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.322    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.479 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.151    81.630    alum/temp_out0[8]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.415 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.415    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.529 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.529    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.643 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.643    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.757 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.757    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.871 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.871    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.985 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.985    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.099 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.099    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.213 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.370 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.930    84.300    alum/temp_out0[7]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.629 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.629    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.179 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.179    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.293 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.293    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.407 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.407    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.521 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.521    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.635 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.749 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.749    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.863 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.863    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.977 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.977    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.134 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.105    87.239    alum/temp_out0[6]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.024 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.138 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.138    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.252 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.366 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.366    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.480 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.480    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.594 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.594    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.708 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.708    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.822 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.822    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.979 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.962    89.941    alum/temp_out0[5]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.270 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.820 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.934 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.775 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    92.798    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.127 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.660 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.660    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.777    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.894    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.010 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.010    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.127 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.127    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.244 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.244    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.361 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.361    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.478 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.478    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.635 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.831    95.467    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.799 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.799    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.349 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.349    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.463 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.463    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.577 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.577    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.691 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.805 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.805    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.919 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.919    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.033 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.033    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.147 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.304 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.062    98.366    alum/temp_out0[2]
    SLICE_X48Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.151 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.151    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.265 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.379 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.379    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.493 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.493    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.607 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.607    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.721 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.721    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.835 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.949 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.949    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.106 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.913   101.018    alum/temp_out0[1]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.347 r  alum/D_registers_q[7][0]_i_70/O
                         net (fo=1, routed)           0.000   101.347    alum/D_registers_q[7][0]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.897 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.897    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.011 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   102.011    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.125 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   102.125    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.239 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.239    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.353 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.353    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.467 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.467    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.581 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.581    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.695 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.695    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.852 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.034   103.886    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.215 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.215    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I0_O)      0.209   104.424 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   104.734    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297   105.031 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.508   106.539    sm/M_alum_out[0]
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.150   106.689 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.478   107.167    sm/brams/override_address[0]
    SLICE_X50Y4          LUT4 (Prop_lut4_I0_O)        0.328   107.495 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.661   108.156    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -108.157    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             7.810ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.090ns  (logic 60.557ns (58.742%)  route 42.533ns (41.258%))
  Logic Levels:           324  (CARRY4=288 LUT2=3 LUT3=25 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.547     7.151    sm/D_states_q[5]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  sm/D_registers_q[7][31]_i_105/O
                         net (fo=4, routed)           0.845     8.120    sm/D_registers_q[7][31]_i_105_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.244 f  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.849     9.093    sm/ram_reg_i_134_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.733    10.951    L_reg/M_sm_ra1[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.075 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.919    11.994    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.119    12.113 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.595    12.708    sm/M_alum_a[31]
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.332    13.040 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.553 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.553    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.670 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.670    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.787 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.904 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.904    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.021 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.626 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.154    15.781    alum/temp_out0[31]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.367    16.148 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.148    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.698 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.698    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.812 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.812    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.926 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.926    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.040 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.040    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.154 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.154    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.268 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.382    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.496 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.496    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.653 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.135    18.787    alum/temp_out0[30]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.116 r  alum/D_registers_q[7][29]_i_99/O
                         net (fo=1, routed)           0.000    19.116    alum/D_registers_q[7][29]_i_99_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.666 r  alum/D_registers_q_reg[7][29]_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.780    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.894 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.894    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.008 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.008    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.122 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.122    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.236 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.236    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.350 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.464 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.087    21.708    alum/temp_out0[29]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.037 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.037    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.587 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.542 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.936    24.478    alum/temp_out0[28]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.807 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.807    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.357 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.813    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.927 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.041 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.041    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.155 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.155    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.312 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.133    27.445    alum/temp_out0[27]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.245 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.245    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.362 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.362    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.479 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.479    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.596    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.713 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.713    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.830 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.830    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.947 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.947    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.064 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.064    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.221 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.935    30.156    alum/temp_out0[26]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.959 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.959    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.076 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.076    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.193 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.193    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.310 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.310    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.427 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.544 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.661 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.671    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.788    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.945 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.960    32.904    alum/temp_out0[25]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.900    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.014 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.014    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.128 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.128    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.242 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.242    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.356 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.470 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.022    alum/temp_out0[24]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.351 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.351    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.901 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.243    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.357    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.471    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.585    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.708    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.865 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.034    38.899    alum/temp_out0[23]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.228 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.228    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.761 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.761    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.878 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.995 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.112 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.112    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.229 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.229    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.346 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.346    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.463 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.463    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.580 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.589    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.746 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.905    41.651    alum/temp_out0[22]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.332    41.983 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.983    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.533 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.647 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.647    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.761 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.761    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.875 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.009    42.884    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.998 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.998    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.112 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.226 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.226    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.340    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.497 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.998    44.495    alum/temp_out0[21]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.824 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.374 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.839    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.953 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.953    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.067 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.067    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.181 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.181    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.338 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.103    47.440    alum/temp_out0[20]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.769 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.769    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.302 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.302    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.419 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.536 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.653 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.653    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.770 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.770    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.887 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.009    48.896    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.013 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.013    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.130 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.130    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.287 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.363    50.650    alum/temp_out0[19]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    50.982 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.515 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.515    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.749 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.749    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.866 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.866    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.983 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.983    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.100 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.100    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.217 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.217    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.334 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.491 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.590    53.081    alum/temp_out0[18]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.413 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.963 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.770    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.927 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.901    55.828    alum/temp_out0[17]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.157 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.157    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.707 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.391 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.400    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.514 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.514    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.671 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.853    58.524    alum/temp_out0[16]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.853 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.853    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.386 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.503 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.503    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.620 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.620    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.737 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.854 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.863    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.980 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.980    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.097 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.097    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.214 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.214    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.371 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.079    61.450    alum/temp_out0[15]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.332    61.782 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.782    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.332 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.911    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.057    64.354    alum/temp_out0[14]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.683 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.683    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.216 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.216    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.333 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.333    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.450 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.450    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.567 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.567    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.801 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.801    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.918 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.927    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.044 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.044    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.201 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.134    67.334    alum/temp_out0[13]
    SLICE_X39Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    68.122 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.350 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.350    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.464 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.464    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.578 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.578    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.692 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.692    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.806 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.815    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.929 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.929    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.086 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.178    70.264    alum/temp_out0[12]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.593 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.143 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.257    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.371 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.371    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.485 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.485    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.599 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.599    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.713 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.713    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.827 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.827    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.941 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.941    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.098 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    73.059    alum/temp_out0[11]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    73.388 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.388    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.938 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.938    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.052 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.052    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.166 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.280 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.893 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.038    75.931    alum/temp_out0[10]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    76.260 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.260    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.793 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.793    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.910    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.027    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.144    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.261 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.261    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.378 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.378    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.495 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.495    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.612 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.612    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.769 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.736    alum/temp_out0[9]
    SLICE_X41Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.638 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.638    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.752 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.866 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.866    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.980 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.980    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.094 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.208 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.208    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.322 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.322    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.479 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.151    81.630    alum/temp_out0[8]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.415 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.415    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.529 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.529    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.643 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.643    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.757 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.757    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.871 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.871    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.985 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.985    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.099 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.099    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.213 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.370 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.930    84.300    alum/temp_out0[7]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.629 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.629    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.179 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.179    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.293 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.293    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.407 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.407    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.521 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.521    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.635 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.749 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.749    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.863 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.863    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.977 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.977    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.134 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.105    87.239    alum/temp_out0[6]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.024 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.138 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.138    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.252 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.366 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.366    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.480 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.480    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.594 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.594    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.708 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.708    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.822 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.822    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.979 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.962    89.941    alum/temp_out0[5]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.270 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.820 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.934 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.775 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    92.798    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.127 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.660 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.660    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.777    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.894    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.010 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.010    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.127 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.127    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.244 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.244    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.361 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.361    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.478 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.478    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.635 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.831    95.467    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.799 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.799    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.349 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.349    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.463 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.463    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.577 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.577    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.691 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.805 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.805    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.919 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.919    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.033 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.033    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.147 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.304 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.062    98.366    alum/temp_out0[2]
    SLICE_X48Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.151 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.151    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.265 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.379 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.379    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.493 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.493    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.607 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.607    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.721 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.721    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.835 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.949 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.949    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.106 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.913   101.018    alum/temp_out0[1]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.347 r  alum/D_registers_q[7][0]_i_70/O
                         net (fo=1, routed)           0.000   101.347    alum/D_registers_q[7][0]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.897 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.897    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.011 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   102.011    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.125 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   102.125    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.239 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.239    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.353 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.353    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.467 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.467    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.581 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.581    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.695 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.695    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.852 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.034   103.886    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.215 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.215    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I0_O)      0.209   104.424 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   104.734    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297   105.031 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          0.911   105.942    sm/M_alum_out[0]
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.124   106.066 r  sm/D_states_q[1]_i_9/O
                         net (fo=2, routed)           0.817   106.883    sm/D_states_q[1]_i_9_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I4_O)        0.124   107.007 r  sm/D_states_q[1]_i_4/O
                         net (fo=2, routed)           0.722   107.729    sm/D_states_q[1]_i_4_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124   107.853 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.385   108.238    sm/D_states_d__0[1]
    SLICE_X40Y3          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X40Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.150    
                         clock uncertainty           -0.035   116.115    
    SLICE_X40Y3          FDRE (Setup_fdre_C_D)       -0.067   116.048    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.048    
                         arrival time                        -108.238    
  -------------------------------------------------------------------
                         slack                                  7.810    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.155ns  (logic 60.785ns (58.926%)  route 42.371ns (41.074%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.547     7.151    sm/D_states_q[5]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  sm/D_registers_q[7][31]_i_105/O
                         net (fo=4, routed)           0.845     8.120    sm/D_registers_q[7][31]_i_105_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.244 f  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.849     9.093    sm/ram_reg_i_134_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.733    10.951    L_reg/M_sm_ra1[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.075 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.919    11.994    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.119    12.113 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.595    12.708    sm/M_alum_a[31]
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.332    13.040 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.553 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.553    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.670 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.670    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.787 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.904 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.904    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.021 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.626 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.154    15.781    alum/temp_out0[31]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.367    16.148 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.148    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.698 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.698    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.812 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.812    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.926 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.926    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.040 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.040    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.154 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.154    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.268 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.382    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.496 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.496    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.653 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.135    18.787    alum/temp_out0[30]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.116 r  alum/D_registers_q[7][29]_i_99/O
                         net (fo=1, routed)           0.000    19.116    alum/D_registers_q[7][29]_i_99_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.666 r  alum/D_registers_q_reg[7][29]_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.780    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.894 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.894    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.008 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.008    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.122 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.122    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.236 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.236    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.350 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.464 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.087    21.708    alum/temp_out0[29]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.037 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.037    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.587 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.542 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.936    24.478    alum/temp_out0[28]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.807 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.807    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.357 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.813    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.927 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.041 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.041    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.155 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.155    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.312 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.133    27.445    alum/temp_out0[27]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.245 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.245    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.362 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.362    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.479 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.479    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.596    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.713 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.713    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.830 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.830    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.947 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.947    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.064 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.064    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.221 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.935    30.156    alum/temp_out0[26]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.959 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.959    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.076 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.076    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.193 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.193    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.310 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.310    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.427 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.544 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.661 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.671    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.788    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.945 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.960    32.904    alum/temp_out0[25]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.900    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.014 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.014    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.128 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.128    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.242 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.242    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.356 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.470 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.022    alum/temp_out0[24]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.351 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.351    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.901 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.243    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.357    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.471    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.585    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.708    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.865 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.034    38.899    alum/temp_out0[23]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.228 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.228    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.761 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.761    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.878 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.995 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.112 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.112    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.229 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.229    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.346 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.346    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.463 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.463    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.580 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.589    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.746 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.905    41.651    alum/temp_out0[22]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.332    41.983 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.983    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.533 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.647 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.647    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.761 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.761    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.875 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.009    42.884    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.998 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.998    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.112 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.226 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.226    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.340    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.497 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.998    44.495    alum/temp_out0[21]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.824 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.374 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.839    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.953 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.953    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.067 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.067    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.181 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.181    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.338 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.103    47.440    alum/temp_out0[20]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.769 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.769    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.302 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.302    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.419 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.536 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.653 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.653    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.770 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.770    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.887 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.009    48.896    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.013 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.013    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.130 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.130    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.287 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.363    50.650    alum/temp_out0[19]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    50.982 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.515 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.515    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.749 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.749    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.866 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.866    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.983 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.983    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.100 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.100    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.217 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.217    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.334 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.491 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.590    53.081    alum/temp_out0[18]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.413 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.963 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.770    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.927 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.901    55.828    alum/temp_out0[17]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.157 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.157    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.707 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.391 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.400    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.514 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.514    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.671 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.853    58.524    alum/temp_out0[16]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.853 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.853    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.386 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.503 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.503    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.620 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.620    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.737 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.854 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.863    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.980 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.980    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.097 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.097    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.214 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.214    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.371 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.079    61.450    alum/temp_out0[15]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.332    61.782 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.782    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.332 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.911    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.057    64.354    alum/temp_out0[14]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.683 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.683    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.216 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.216    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.333 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.333    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.450 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.450    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.567 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.567    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.801 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.801    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.918 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.927    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.044 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.044    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.201 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.134    67.334    alum/temp_out0[13]
    SLICE_X39Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    68.122 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.350 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.350    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.464 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.464    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.578 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.578    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.692 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.692    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.806 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.815    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.929 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.929    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.086 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.178    70.264    alum/temp_out0[12]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.593 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.143 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.257    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.371 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.371    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.485 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.485    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.599 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.599    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.713 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.713    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.827 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.827    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.941 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.941    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.098 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    73.059    alum/temp_out0[11]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    73.388 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.388    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.938 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.938    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.052 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.052    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.166 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.280 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.893 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.038    75.931    alum/temp_out0[10]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    76.260 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.260    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.793 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.793    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.910    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.027    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.144    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.261 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.261    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.378 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.378    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.495 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.495    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.612 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.612    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.769 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.736    alum/temp_out0[9]
    SLICE_X41Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.638 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.638    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.752 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.866 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.866    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.980 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.980    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.094 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.208 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.208    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.322 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.322    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.479 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.151    81.630    alum/temp_out0[8]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.415 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.415    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.529 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.529    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.643 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.643    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.757 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.757    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.871 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.871    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.985 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.985    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.099 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.099    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.213 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.370 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.930    84.300    alum/temp_out0[7]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.629 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.629    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.179 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.179    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.293 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.293    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.407 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.407    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.521 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.521    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.635 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.749 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.749    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.863 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.863    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.977 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.977    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.134 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.105    87.239    alum/temp_out0[6]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.024 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.138 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.138    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.252 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.366 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.366    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.480 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.480    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.594 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.594    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.708 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.708    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.822 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.822    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.979 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.962    89.941    alum/temp_out0[5]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.270 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.820 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.934 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.775 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    92.798    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.127 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.660 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.660    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.777    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.894    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.010 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.010    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.127 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.127    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.244 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.244    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.361 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.361    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.478 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.478    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.635 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.831    95.467    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.799 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.799    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.349 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.349    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.463 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.463    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.577 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.577    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.691 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.805 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.805    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.919 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.919    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.033 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.033    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.147 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.304 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.062    98.366    alum/temp_out0[2]
    SLICE_X48Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.151 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.151    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.265 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.379 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.379    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.493 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.493    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.607 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.607    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.721 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.721    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.835 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.949 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.949    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.106 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.913   101.018    alum/temp_out0[1]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.347 r  alum/D_registers_q[7][0]_i_70/O
                         net (fo=1, routed)           0.000   101.347    alum/D_registers_q[7][0]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.897 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.897    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.011 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   102.011    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.125 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   102.125    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.239 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.239    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.353 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.353    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.467 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.467    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.581 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.581    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.695 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.695    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.852 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.034   103.886    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.215 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.215    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I0_O)      0.209   104.424 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   104.734    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297   105.031 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.207   106.238    sm/M_alum_out[0]
    SLICE_X36Y4          LUT5 (Prop_lut5_I0_O)        0.150   106.388 r  sm/D_states_q[3]_i_9/O
                         net (fo=1, routed)           0.309   106.697    sm/D_states_q[3]_i_9_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I4_O)        0.326   107.023 f  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.655   107.678    sm/D_states_q[3]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124   107.802 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.502   108.304    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X35Y4          FDSE (Setup_fdse_C_D)       -0.047   116.152    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.152    
                         arrival time                        -108.304    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.038ns  (logic 60.785ns (58.993%)  route 42.253ns (41.007%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.547     7.151    sm/D_states_q[5]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  sm/D_registers_q[7][31]_i_105/O
                         net (fo=4, routed)           0.845     8.120    sm/D_registers_q[7][31]_i_105_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.244 f  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.849     9.093    sm/ram_reg_i_134_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.733    10.951    L_reg/M_sm_ra1[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.075 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.919    11.994    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.119    12.113 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.595    12.708    sm/M_alum_a[31]
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.332    13.040 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.553 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.553    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.670 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.670    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.787 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.904 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.904    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.021 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.626 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.154    15.781    alum/temp_out0[31]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.367    16.148 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.148    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.698 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.698    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.812 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.812    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.926 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.926    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.040 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.040    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.154 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.154    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.268 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.382    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.496 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.496    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.653 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.135    18.787    alum/temp_out0[30]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.116 r  alum/D_registers_q[7][29]_i_99/O
                         net (fo=1, routed)           0.000    19.116    alum/D_registers_q[7][29]_i_99_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.666 r  alum/D_registers_q_reg[7][29]_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.780    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.894 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.894    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.008 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.008    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.122 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.122    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.236 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.236    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.350 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.464 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.087    21.708    alum/temp_out0[29]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.037 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.037    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.587 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.542 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.936    24.478    alum/temp_out0[28]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.807 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.807    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.357 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.813    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.927 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.041 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.041    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.155 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.155    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.312 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.133    27.445    alum/temp_out0[27]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.245 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.245    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.362 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.362    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.479 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.479    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.596    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.713 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.713    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.830 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.830    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.947 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.947    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.064 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.064    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.221 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.935    30.156    alum/temp_out0[26]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.959 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.959    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.076 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.076    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.193 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.193    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.310 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.310    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.427 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.544 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.661 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.671    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.788    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.945 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.960    32.904    alum/temp_out0[25]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.900    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.014 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.014    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.128 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.128    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.242 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.242    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.356 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.470 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.022    alum/temp_out0[24]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.351 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.351    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.901 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.243    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.357    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.471    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.585    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.708    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.865 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.034    38.899    alum/temp_out0[23]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.228 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.228    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.761 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.761    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.878 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.995 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.112 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.112    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.229 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.229    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.346 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.346    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.463 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.463    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.580 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.589    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.746 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.905    41.651    alum/temp_out0[22]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.332    41.983 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.983    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.533 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.647 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.647    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.761 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.761    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.875 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.009    42.884    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.998 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.998    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.112 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.226 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.226    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.340    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.497 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.998    44.495    alum/temp_out0[21]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.824 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.374 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.839    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.953 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.953    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.067 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.067    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.181 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.181    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.338 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.103    47.440    alum/temp_out0[20]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.769 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.769    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.302 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.302    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.419 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.536 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.653 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.653    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.770 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.770    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.887 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.009    48.896    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.013 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.013    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.130 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.130    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.287 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.363    50.650    alum/temp_out0[19]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    50.982 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.515 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.515    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.749 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.749    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.866 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.866    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.983 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.983    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.100 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.100    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.217 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.217    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.334 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.491 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.590    53.081    alum/temp_out0[18]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.413 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.963 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.770    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.927 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.901    55.828    alum/temp_out0[17]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.157 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.157    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.707 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.391 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.400    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.514 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.514    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.671 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.853    58.524    alum/temp_out0[16]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.853 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.853    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.386 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.503 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.503    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.620 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.620    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.737 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.854 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.863    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.980 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.980    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.097 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.097    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.214 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.214    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.371 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.079    61.450    alum/temp_out0[15]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.332    61.782 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.782    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.332 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.911    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.057    64.354    alum/temp_out0[14]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.683 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.683    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.216 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.216    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.333 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.333    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.450 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.450    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.567 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.567    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.801 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.801    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.918 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.927    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.044 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.044    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.201 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.134    67.334    alum/temp_out0[13]
    SLICE_X39Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    68.122 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.350 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.350    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.464 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.464    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.578 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.578    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.692 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.692    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.806 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.815    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.929 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.929    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.086 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.178    70.264    alum/temp_out0[12]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.593 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.143 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.257    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.371 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.371    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.485 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.485    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.599 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.599    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.713 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.713    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.827 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.827    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.941 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.941    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.098 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    73.059    alum/temp_out0[11]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    73.388 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.388    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.938 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.938    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.052 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.052    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.166 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.280 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.893 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.038    75.931    alum/temp_out0[10]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    76.260 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.260    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.793 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.793    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.910    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.027    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.144    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.261 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.261    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.378 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.378    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.495 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.495    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.612 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.612    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.769 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.736    alum/temp_out0[9]
    SLICE_X41Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.638 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.638    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.752 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.866 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.866    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.980 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.980    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.094 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.208 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.208    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.322 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.322    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.479 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.151    81.630    alum/temp_out0[8]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.415 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.415    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.529 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.529    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.643 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.643    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.757 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.757    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.871 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.871    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.985 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.985    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.099 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.099    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.213 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.370 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.930    84.300    alum/temp_out0[7]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.629 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.629    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.179 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.179    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.293 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.293    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.407 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.407    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.521 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.521    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.635 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.749 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.749    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.863 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.863    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.977 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.977    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.134 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.105    87.239    alum/temp_out0[6]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.024 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.138 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.138    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.252 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.366 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.366    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.480 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.480    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.594 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.594    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.708 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.708    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.822 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.822    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.979 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.962    89.941    alum/temp_out0[5]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.270 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.820 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.934 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.775 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    92.798    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.127 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.660 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.660    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.777    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.894    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.010 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.010    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.127 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.127    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.244 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.244    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.361 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.361    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.478 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.478    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.635 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.831    95.467    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.799 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.799    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.349 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.349    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.463 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.463    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.577 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.577    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.691 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.805 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.805    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.919 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.919    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.033 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.033    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.147 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.304 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.062    98.366    alum/temp_out0[2]
    SLICE_X48Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.151 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.151    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.265 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.379 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.379    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.493 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.493    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.607 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.607    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.721 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.721    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.835 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.949 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.949    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.106 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.913   101.018    alum/temp_out0[1]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.347 r  alum/D_registers_q[7][0]_i_70/O
                         net (fo=1, routed)           0.000   101.347    alum/D_registers_q[7][0]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.897 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.897    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.011 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   102.011    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.125 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   102.125    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.239 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.239    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.353 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.353    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.467 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.467    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.581 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.581    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.695 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.695    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.852 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.034   103.886    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.215 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.215    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I0_O)      0.209   104.424 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   104.734    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297   105.031 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.207   106.238    sm/M_alum_out[0]
    SLICE_X36Y4          LUT5 (Prop_lut5_I0_O)        0.150   106.388 r  sm/D_states_q[3]_i_9/O
                         net (fo=1, routed)           0.309   106.697    sm/D_states_q[3]_i_9_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I4_O)        0.326   107.023 f  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.660   107.683    sm/D_states_q[3]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124   107.807 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   108.186    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X35Y4          FDSE (Setup_fdse_C_D)       -0.081   116.118    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -108.187    
  -------------------------------------------------------------------
                         slack                                  7.931    

Slack (MET) :             7.995ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.891ns  (logic 60.557ns (58.855%)  route 42.334ns (41.145%))
  Logic Levels:           324  (CARRY4=288 LUT2=3 LUT3=25 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.547     7.151    sm/D_states_q[5]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  sm/D_registers_q[7][31]_i_105/O
                         net (fo=4, routed)           0.845     8.120    sm/D_registers_q[7][31]_i_105_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.244 f  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.849     9.093    sm/ram_reg_i_134_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.733    10.951    L_reg/M_sm_ra1[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.075 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.919    11.994    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.119    12.113 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.595    12.708    sm/M_alum_a[31]
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.332    13.040 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.553 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.553    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.670 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.670    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.787 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.904 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.904    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.021 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.626 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.154    15.781    alum/temp_out0[31]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.367    16.148 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.148    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.698 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.698    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.812 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.812    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.926 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.926    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.040 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.040    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.154 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.154    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.268 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.382    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.496 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.496    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.653 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.135    18.787    alum/temp_out0[30]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.116 r  alum/D_registers_q[7][29]_i_99/O
                         net (fo=1, routed)           0.000    19.116    alum/D_registers_q[7][29]_i_99_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.666 r  alum/D_registers_q_reg[7][29]_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.780    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.894 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.894    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.008 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.008    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.122 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.122    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.236 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.236    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.350 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.464 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.087    21.708    alum/temp_out0[29]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.037 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.037    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.587 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.542 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.936    24.478    alum/temp_out0[28]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.807 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.807    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.357 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.813    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.927 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.041 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.041    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.155 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.155    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.312 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.133    27.445    alum/temp_out0[27]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.245 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.245    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.362 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.362    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.479 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.479    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.596    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.713 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.713    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.830 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.830    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.947 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.947    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.064 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.064    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.221 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.935    30.156    alum/temp_out0[26]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.959 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.959    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.076 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.076    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.193 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.193    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.310 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.310    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.427 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.544 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.661 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.671    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.788    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.945 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.960    32.904    alum/temp_out0[25]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.900    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.014 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.014    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.128 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.128    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.242 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.242    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.356 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.470 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.022    alum/temp_out0[24]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.351 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.351    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.901 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.243    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.357    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.471    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.585    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.708    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.865 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.034    38.899    alum/temp_out0[23]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.228 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.228    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.761 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.761    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.878 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.995 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.112 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.112    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.229 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.229    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.346 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.346    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.463 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.463    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.580 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.589    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.746 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.905    41.651    alum/temp_out0[22]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.332    41.983 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.983    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.533 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.647 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.647    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.761 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.761    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.875 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.009    42.884    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.998 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.998    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.112 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.226 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.226    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.340    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.497 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.998    44.495    alum/temp_out0[21]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.824 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.374 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.839    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.953 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.953    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.067 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.067    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.181 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.181    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.338 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.103    47.440    alum/temp_out0[20]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.769 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.769    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.302 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.302    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.419 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.536 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.653 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.653    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.770 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.770    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.887 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.009    48.896    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.013 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.013    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.130 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.130    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.287 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.363    50.650    alum/temp_out0[19]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    50.982 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.515 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.515    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.749 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.749    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.866 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.866    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.983 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.983    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.100 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.100    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.217 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.217    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.334 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.491 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.590    53.081    alum/temp_out0[18]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.413 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.963 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.770    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.927 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.901    55.828    alum/temp_out0[17]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.157 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.157    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.707 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.391 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.400    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.514 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.514    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.671 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.853    58.524    alum/temp_out0[16]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.853 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.853    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.386 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.503 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.503    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.620 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.620    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.737 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.854 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.863    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.980 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.980    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.097 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.097    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.214 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.214    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.371 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.079    61.450    alum/temp_out0[15]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.332    61.782 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.782    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.332 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.911    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.057    64.354    alum/temp_out0[14]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.683 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.683    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.216 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.216    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.333 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.333    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.450 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.450    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.567 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.567    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.801 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.801    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.918 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.927    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.044 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.044    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.201 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.134    67.334    alum/temp_out0[13]
    SLICE_X39Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    68.122 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.350 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.350    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.464 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.464    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.578 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.578    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.692 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.692    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.806 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.815    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.929 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.929    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.086 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.178    70.264    alum/temp_out0[12]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.593 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.143 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.257    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.371 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.371    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.485 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.485    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.599 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.599    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.713 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.713    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.827 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.827    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.941 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.941    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.098 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    73.059    alum/temp_out0[11]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    73.388 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.388    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.938 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.938    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.052 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.052    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.166 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.280 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.893 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.038    75.931    alum/temp_out0[10]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    76.260 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.260    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.793 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.793    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.910    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.027    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.144    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.261 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.261    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.378 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.378    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.495 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.495    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.612 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.612    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.769 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.736    alum/temp_out0[9]
    SLICE_X41Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.638 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.638    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.752 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.866 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.866    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.980 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.980    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.094 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.208 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.208    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.322 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.322    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.479 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.151    81.630    alum/temp_out0[8]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.415 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.415    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.529 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.529    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.643 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.643    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.757 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.757    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.871 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.871    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.985 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.985    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.099 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.099    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.213 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.370 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.930    84.300    alum/temp_out0[7]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.629 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.629    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.179 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.179    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.293 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.293    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.407 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.407    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.521 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.521    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.635 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.749 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.749    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.863 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.863    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.977 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.977    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.134 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.105    87.239    alum/temp_out0[6]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.024 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.138 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.138    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.252 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.366 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.366    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.480 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.480    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.594 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.594    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.708 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.708    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.822 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.822    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.979 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.962    89.941    alum/temp_out0[5]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.270 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.820 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.934 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.775 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    92.798    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.127 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.660 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.660    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.777    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.894    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.010 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.010    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.127 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.127    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.244 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.244    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.361 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.361    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.478 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.478    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.635 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.831    95.467    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.799 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.799    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.349 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.349    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.463 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.463    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.577 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.577    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.691 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.805 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.805    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.919 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.919    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.033 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.033    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.147 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.304 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.062    98.366    alum/temp_out0[2]
    SLICE_X48Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.151 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.151    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.265 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.379 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.379    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.493 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.493    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.607 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.607    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.721 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.721    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.835 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.949 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.949    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.106 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.913   101.018    alum/temp_out0[1]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.347 r  alum/D_registers_q[7][0]_i_70/O
                         net (fo=1, routed)           0.000   101.347    alum/D_registers_q[7][0]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.897 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.897    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.011 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   102.011    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.125 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   102.125    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.239 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.239    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.353 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.353    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.467 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.467    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.581 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.581    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.695 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.695    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.852 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.034   103.886    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.215 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.215    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I0_O)      0.209   104.424 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   104.734    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297   105.031 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          0.911   105.942    sm/M_alum_out[0]
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.124   106.066 r  sm/D_states_q[1]_i_9/O
                         net (fo=2, routed)           0.817   106.883    sm/D_states_q[1]_i_9_n_0
    SLICE_X40Y6          LUT6 (Prop_lut6_I4_O)        0.124   107.007 r  sm/D_states_q[1]_i_4/O
                         net (fo=2, routed)           0.577   107.583    sm/D_states_q[1]_i_4_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I2_O)        0.124   107.707 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.332   108.039    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X40Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.187   116.150    
                         clock uncertainty           -0.035   116.115    
    SLICE_X40Y3          FDRE (Setup_fdre_C_D)       -0.081   116.034    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.034    
                         arrival time                        -108.039    
  -------------------------------------------------------------------
                         slack                                  7.995    

Slack (MET) :             7.997ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.920ns  (logic 60.557ns (58.839%)  route 42.363ns (41.161%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.547     7.151    sm/D_states_q[5]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  sm/D_registers_q[7][31]_i_105/O
                         net (fo=4, routed)           0.845     8.120    sm/D_registers_q[7][31]_i_105_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.244 f  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.849     9.093    sm/ram_reg_i_134_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.733    10.951    L_reg/M_sm_ra1[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.075 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.919    11.994    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.119    12.113 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.595    12.708    sm/M_alum_a[31]
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.332    13.040 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.553 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.553    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.670 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.670    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.787 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.904 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.904    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.021 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.626 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.154    15.781    alum/temp_out0[31]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.367    16.148 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.148    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.698 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.698    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.812 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.812    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.926 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.926    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.040 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.040    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.154 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.154    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.268 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.382    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.496 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.496    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.653 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.135    18.787    alum/temp_out0[30]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.116 r  alum/D_registers_q[7][29]_i_99/O
                         net (fo=1, routed)           0.000    19.116    alum/D_registers_q[7][29]_i_99_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.666 r  alum/D_registers_q_reg[7][29]_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.780    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.894 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.894    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.008 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.008    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.122 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.122    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.236 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.236    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.350 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.464 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.087    21.708    alum/temp_out0[29]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.037 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.037    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.587 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.542 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.936    24.478    alum/temp_out0[28]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.807 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.807    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.357 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.813    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.927 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.041 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.041    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.155 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.155    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.312 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.133    27.445    alum/temp_out0[27]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.245 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.245    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.362 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.362    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.479 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.479    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.596    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.713 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.713    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.830 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.830    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.947 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.947    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.064 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.064    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.221 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.935    30.156    alum/temp_out0[26]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.959 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.959    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.076 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.076    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.193 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.193    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.310 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.310    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.427 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.544 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.661 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.671    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.788    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.945 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.960    32.904    alum/temp_out0[25]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.900    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.014 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.014    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.128 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.128    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.242 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.242    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.356 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.470 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.022    alum/temp_out0[24]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.351 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.351    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.901 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.243    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.357    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.471    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.585    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.708    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.865 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.034    38.899    alum/temp_out0[23]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.228 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.228    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.761 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.761    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.878 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.995 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.112 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.112    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.229 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.229    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.346 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.346    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.463 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.463    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.580 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.589    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.746 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.905    41.651    alum/temp_out0[22]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.332    41.983 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.983    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.533 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.647 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.647    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.761 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.761    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.875 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.009    42.884    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.998 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.998    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.112 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.226 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.226    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.340    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.497 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.998    44.495    alum/temp_out0[21]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.824 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.374 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.839    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.953 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.953    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.067 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.067    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.181 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.181    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.338 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.103    47.440    alum/temp_out0[20]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.769 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.769    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.302 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.302    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.419 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.536 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.653 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.653    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.770 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.770    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.887 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.009    48.896    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.013 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.013    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.130 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.130    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.287 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.363    50.650    alum/temp_out0[19]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    50.982 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.515 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.515    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.749 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.749    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.866 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.866    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.983 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.983    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.100 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.100    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.217 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.217    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.334 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.491 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.590    53.081    alum/temp_out0[18]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.413 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.963 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.770    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.927 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.901    55.828    alum/temp_out0[17]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.157 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.157    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.707 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.391 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.400    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.514 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.514    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.671 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.853    58.524    alum/temp_out0[16]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.853 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.853    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.386 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.503 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.503    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.620 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.620    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.737 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.854 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.863    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.980 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.980    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.097 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.097    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.214 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.214    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.371 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.079    61.450    alum/temp_out0[15]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.332    61.782 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.782    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.332 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.911    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.057    64.354    alum/temp_out0[14]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.683 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.683    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.216 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.216    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.333 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.333    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.450 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.450    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.567 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.567    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.801 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.801    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.918 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.927    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.044 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.044    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.201 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.134    67.334    alum/temp_out0[13]
    SLICE_X39Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    68.122 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.350 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.350    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.464 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.464    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.578 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.578    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.692 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.692    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.806 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.815    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.929 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.929    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.086 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.178    70.264    alum/temp_out0[12]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.593 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.143 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.257    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.371 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.371    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.485 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.485    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.599 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.599    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.713 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.713    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.827 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.827    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.941 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.941    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.098 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    73.059    alum/temp_out0[11]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    73.388 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.388    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.938 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.938    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.052 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.052    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.166 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.280 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.893 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.038    75.931    alum/temp_out0[10]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    76.260 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.260    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.793 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.793    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.910    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.027    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.144    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.261 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.261    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.378 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.378    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.495 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.495    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.612 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.612    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.769 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.736    alum/temp_out0[9]
    SLICE_X41Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.638 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.638    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.752 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.866 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.866    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.980 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.980    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.094 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.208 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.208    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.322 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.322    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.479 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.151    81.630    alum/temp_out0[8]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.415 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.415    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.529 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.529    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.643 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.643    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.757 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.757    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.871 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.871    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.985 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.985    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.099 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.099    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.213 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.370 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.930    84.300    alum/temp_out0[7]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.629 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.629    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.179 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.179    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.293 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.293    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.407 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.407    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.521 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.521    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.635 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.749 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.749    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.863 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.863    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.977 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.977    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.134 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.105    87.239    alum/temp_out0[6]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.024 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.138 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.138    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.252 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.366 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.366    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.480 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.480    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.594 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.594    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.708 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.708    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.822 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.822    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.979 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.962    89.941    alum/temp_out0[5]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.270 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.820 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.934 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.775 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    92.798    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.127 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.660 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.660    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.777    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.894    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.010 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.010    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.127 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.127    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.244 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.244    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.361 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.361    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.478 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.478    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.635 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.831    95.467    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.799 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.799    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.349 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.349    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.463 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.463    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.577 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.577    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.691 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.805 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.805    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.919 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.919    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.033 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.033    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.147 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.304 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.062    98.366    alum/temp_out0[2]
    SLICE_X48Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.151 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.151    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.265 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.379 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.379    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.493 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.493    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.607 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.607    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.721 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.721    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.835 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.949 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.949    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.106 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.913   101.018    alum/temp_out0[1]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.347 r  alum/D_registers_q[7][0]_i_70/O
                         net (fo=1, routed)           0.000   101.347    alum/D_registers_q[7][0]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.897 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.897    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.011 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   102.011    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.125 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   102.125    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.239 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.239    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.353 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.353    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.467 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.467    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.581 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.581    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.695 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.695    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.852 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.034   103.886    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.215 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.215    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I0_O)      0.209   104.424 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   104.734    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297   105.031 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.117   106.148    sm/M_alum_out[0]
    SLICE_X36Y3          LUT5 (Prop_lut5_I2_O)        0.124   106.272 f  sm/D_states_q[2]_i_23/O
                         net (fo=1, routed)           0.626   106.898    sm/D_states_q[2]_i_23_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.124   107.022 r  sm/D_states_q[2]_i_7/O
                         net (fo=3, routed)           0.452   107.474    sm/D_states_q[2]_i_7_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I5_O)        0.124   107.598 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.471   108.069    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)       -0.047   116.066    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.066    
                         arrival time                        -108.069    
  -------------------------------------------------------------------
                         slack                                  7.997    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.991ns  (logic 60.785ns (59.020%)  route 42.206ns (40.980%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.547     7.151    sm/D_states_q[5]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  sm/D_registers_q[7][31]_i_105/O
                         net (fo=4, routed)           0.845     8.120    sm/D_registers_q[7][31]_i_105_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.244 f  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.849     9.093    sm/ram_reg_i_134_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.733    10.951    L_reg/M_sm_ra1[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.075 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.919    11.994    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.119    12.113 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.595    12.708    sm/M_alum_a[31]
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.332    13.040 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.553 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.553    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.670 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.670    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.787 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.904 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.904    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.021 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.626 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.154    15.781    alum/temp_out0[31]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.367    16.148 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.148    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.698 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.698    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.812 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.812    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.926 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.926    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.040 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.040    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.154 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.154    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.268 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.382    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.496 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.496    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.653 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.135    18.787    alum/temp_out0[30]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.116 r  alum/D_registers_q[7][29]_i_99/O
                         net (fo=1, routed)           0.000    19.116    alum/D_registers_q[7][29]_i_99_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.666 r  alum/D_registers_q_reg[7][29]_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.780    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.894 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.894    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.008 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.008    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.122 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.122    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.236 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.236    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.350 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.464 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.087    21.708    alum/temp_out0[29]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.037 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.037    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.587 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.542 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.936    24.478    alum/temp_out0[28]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.807 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.807    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.357 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.813    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.927 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.041 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.041    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.155 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.155    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.312 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.133    27.445    alum/temp_out0[27]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.245 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.245    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.362 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.362    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.479 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.479    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.596    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.713 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.713    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.830 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.830    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.947 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.947    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.064 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.064    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.221 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.935    30.156    alum/temp_out0[26]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.959 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.959    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.076 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.076    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.193 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.193    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.310 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.310    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.427 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.544 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.661 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.671    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.788    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.945 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.960    32.904    alum/temp_out0[25]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.900    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.014 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.014    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.128 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.128    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.242 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.242    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.356 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.470 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.022    alum/temp_out0[24]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.351 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.351    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.901 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.243    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.357    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.471    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.585    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.708    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.865 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.034    38.899    alum/temp_out0[23]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.228 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.228    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.761 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.761    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.878 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.995 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.112 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.112    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.229 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.229    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.346 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.346    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.463 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.463    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.580 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.589    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.746 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.905    41.651    alum/temp_out0[22]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.332    41.983 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.983    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.533 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.647 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.647    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.761 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.761    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.875 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.009    42.884    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.998 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.998    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.112 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.226 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.226    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.340    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.497 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.998    44.495    alum/temp_out0[21]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.824 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.374 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.839    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.953 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.953    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.067 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.067    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.181 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.181    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.338 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.103    47.440    alum/temp_out0[20]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.769 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.769    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.302 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.302    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.419 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.536 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.653 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.653    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.770 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.770    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.887 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.009    48.896    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.013 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.013    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.130 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.130    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.287 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.363    50.650    alum/temp_out0[19]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    50.982 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.515 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.515    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.749 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.749    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.866 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.866    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.983 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.983    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.100 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.100    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.217 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.217    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.334 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.491 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.590    53.081    alum/temp_out0[18]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.413 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.963 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.770    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.927 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.901    55.828    alum/temp_out0[17]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.157 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.157    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.707 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.391 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.400    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.514 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.514    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.671 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.853    58.524    alum/temp_out0[16]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.853 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.853    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.386 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.503 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.503    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.620 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.620    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.737 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.854 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.863    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.980 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.980    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.097 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.097    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.214 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.214    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.371 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.079    61.450    alum/temp_out0[15]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.332    61.782 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.782    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.332 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.911    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.057    64.354    alum/temp_out0[14]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.683 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.683    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.216 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.216    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.333 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.333    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.450 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.450    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.567 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.567    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.801 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.801    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.918 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.927    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.044 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.044    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.201 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.134    67.334    alum/temp_out0[13]
    SLICE_X39Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    68.122 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.350 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.350    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.464 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.464    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.578 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.578    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.692 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.692    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.806 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.815    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.929 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.929    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.086 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.178    70.264    alum/temp_out0[12]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.593 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.143 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.257    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.371 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.371    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.485 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.485    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.599 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.599    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.713 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.713    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.827 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.827    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.941 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.941    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.098 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    73.059    alum/temp_out0[11]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    73.388 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.388    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.938 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.938    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.052 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.052    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.166 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.280 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.893 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.038    75.931    alum/temp_out0[10]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    76.260 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.260    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.793 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.793    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.910    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.027    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.144    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.261 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.261    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.378 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.378    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.495 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.495    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.612 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.612    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.769 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.736    alum/temp_out0[9]
    SLICE_X41Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.638 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.638    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.752 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.866 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.866    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.980 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.980    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.094 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.208 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.208    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.322 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.322    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.479 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.151    81.630    alum/temp_out0[8]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.415 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.415    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.529 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.529    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.643 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.643    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.757 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.757    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.871 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.871    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.985 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.985    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.099 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.099    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.213 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.370 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.930    84.300    alum/temp_out0[7]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.629 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.629    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.179 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.179    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.293 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.293    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.407 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.407    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.521 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.521    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.635 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.749 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.749    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.863 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.863    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.977 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.977    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.134 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.105    87.239    alum/temp_out0[6]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.024 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.138 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.138    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.252 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.366 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.366    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.480 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.480    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.594 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.594    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.708 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.708    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.822 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.822    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.979 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.962    89.941    alum/temp_out0[5]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.270 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.820 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.934 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.775 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    92.798    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.127 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.660 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.660    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.777    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.894    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.010 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.010    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.127 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.127    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.244 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.244    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.361 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.361    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.478 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.478    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.635 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.831    95.467    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.799 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.799    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.349 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.349    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.463 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.463    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.577 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.577    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.691 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.805 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.805    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.919 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.919    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.033 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.033    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.147 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.304 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.062    98.366    alum/temp_out0[2]
    SLICE_X48Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.151 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.151    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.265 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.379 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.379    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.493 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.493    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.607 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.607    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.721 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.721    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.835 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.949 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.949    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.106 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.913   101.018    alum/temp_out0[1]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.347 r  alum/D_registers_q[7][0]_i_70/O
                         net (fo=1, routed)           0.000   101.347    alum/D_registers_q[7][0]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.897 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.897    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.011 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   102.011    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.125 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   102.125    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.239 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.239    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.353 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.353    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.467 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.467    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.581 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.581    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.695 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.695    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.852 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.034   103.886    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.215 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.215    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I0_O)      0.209   104.424 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   104.734    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297   105.031 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.376   106.407    sm/M_alum_out[0]
    SLICE_X35Y1          LUT5 (Prop_lut5_I4_O)        0.150   106.557 f  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.378   106.935    sm/D_states_q[7]_i_9_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.326   107.261 r  sm/D_states_q[6]_i_3/O
                         net (fo=1, routed)           0.282   107.543    sm/D_states_q[6]_i_3_n_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I5_O)        0.124   107.667 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.472   108.139    sm/D_states_d__0[6]
    SLICE_X34Y1          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X34Y1          FDRE (Setup_fdre_C_D)       -0.031   116.169    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.169    
                         arrival time                        -108.139    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.060ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.824ns  (logic 60.557ns (58.894%)  route 42.267ns (41.106%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.547     7.151    sm/D_states_q[5]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  sm/D_registers_q[7][31]_i_105/O
                         net (fo=4, routed)           0.845     8.120    sm/D_registers_q[7][31]_i_105_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.244 f  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.849     9.093    sm/ram_reg_i_134_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.733    10.951    L_reg/M_sm_ra1[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.075 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.919    11.994    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.119    12.113 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.595    12.708    sm/M_alum_a[31]
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.332    13.040 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.553 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.553    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.670 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.670    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.787 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.904 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.904    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.021 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.626 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.154    15.781    alum/temp_out0[31]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.367    16.148 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.148    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.698 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.698    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.812 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.812    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.926 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.926    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.040 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.040    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.154 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.154    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.268 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.382    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.496 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.496    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.653 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.135    18.787    alum/temp_out0[30]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.116 r  alum/D_registers_q[7][29]_i_99/O
                         net (fo=1, routed)           0.000    19.116    alum/D_registers_q[7][29]_i_99_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.666 r  alum/D_registers_q_reg[7][29]_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.780    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.894 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.894    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.008 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.008    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.122 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.122    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.236 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.236    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.350 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.464 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.087    21.708    alum/temp_out0[29]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.037 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.037    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.587 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.542 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.936    24.478    alum/temp_out0[28]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.807 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.807    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.357 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.813    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.927 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.041 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.041    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.155 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.155    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.312 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.133    27.445    alum/temp_out0[27]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.245 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.245    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.362 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.362    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.479 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.479    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.596    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.713 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.713    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.830 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.830    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.947 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.947    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.064 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.064    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.221 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.935    30.156    alum/temp_out0[26]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.959 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.959    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.076 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.076    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.193 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.193    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.310 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.310    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.427 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.544 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.661 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.671    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.788    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.945 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.960    32.904    alum/temp_out0[25]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.900    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.014 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.014    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.128 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.128    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.242 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.242    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.356 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.470 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.022    alum/temp_out0[24]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.351 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.351    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.901 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.243    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.357    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.471    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.585    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.708    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.865 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.034    38.899    alum/temp_out0[23]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.228 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.228    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.761 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.761    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.878 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.995 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.112 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.112    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.229 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.229    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.346 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.346    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.463 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.463    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.580 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.589    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.746 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.905    41.651    alum/temp_out0[22]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.332    41.983 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.983    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.533 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.647 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.647    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.761 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.761    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.875 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.009    42.884    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.998 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.998    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.112 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.226 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.226    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.340    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.497 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.998    44.495    alum/temp_out0[21]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.824 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.374 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.839    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.953 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.953    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.067 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.067    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.181 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.181    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.338 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.103    47.440    alum/temp_out0[20]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.769 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.769    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.302 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.302    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.419 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.536 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.653 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.653    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.770 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.770    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.887 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.009    48.896    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.013 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.013    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.130 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.130    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.287 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.363    50.650    alum/temp_out0[19]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    50.982 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.515 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.515    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.749 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.749    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.866 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.866    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.983 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.983    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.100 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.100    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.217 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.217    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.334 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.491 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.590    53.081    alum/temp_out0[18]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.413 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.963 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.770    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.927 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.901    55.828    alum/temp_out0[17]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.157 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.157    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.707 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.391 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.400    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.514 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.514    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.671 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.853    58.524    alum/temp_out0[16]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.853 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.853    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.386 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.503 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.503    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.620 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.620    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.737 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.854 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.863    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.980 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.980    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.097 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.097    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.214 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.214    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.371 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.079    61.450    alum/temp_out0[15]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.332    61.782 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.782    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.332 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.911    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.057    64.354    alum/temp_out0[14]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.683 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.683    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.216 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.216    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.333 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.333    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.450 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.450    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.567 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.567    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.801 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.801    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.918 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.927    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.044 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.044    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.201 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.134    67.334    alum/temp_out0[13]
    SLICE_X39Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    68.122 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.350 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.350    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.464 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.464    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.578 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.578    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.692 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.692    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.806 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.815    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.929 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.929    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.086 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.178    70.264    alum/temp_out0[12]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.593 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.143 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.257    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.371 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.371    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.485 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.485    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.599 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.599    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.713 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.713    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.827 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.827    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.941 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.941    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.098 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    73.059    alum/temp_out0[11]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    73.388 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.388    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.938 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.938    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.052 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.052    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.166 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.280 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.893 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.038    75.931    alum/temp_out0[10]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    76.260 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.260    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.793 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.793    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.910    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.027    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.144    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.261 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.261    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.378 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.378    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.495 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.495    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.612 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.612    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.769 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.736    alum/temp_out0[9]
    SLICE_X41Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.638 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.638    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.752 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.866 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.866    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.980 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.980    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.094 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.208 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.208    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.322 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.322    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.479 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.151    81.630    alum/temp_out0[8]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.415 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.415    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.529 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.529    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.643 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.643    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.757 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.757    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.871 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.871    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.985 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.985    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.099 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.099    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.213 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.370 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.930    84.300    alum/temp_out0[7]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.629 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.629    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.179 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.179    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.293 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.293    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.407 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.407    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.521 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.521    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.635 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.749 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.749    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.863 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.863    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.977 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.977    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.134 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.105    87.239    alum/temp_out0[6]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.024 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.138 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.138    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.252 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.366 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.366    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.480 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.480    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.594 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.594    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.708 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.708    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.822 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.822    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.979 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.962    89.941    alum/temp_out0[5]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.270 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.820 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.934 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.775 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    92.798    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.127 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.660 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.660    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.777    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.894    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.010 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.010    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.127 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.127    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.244 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.244    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.361 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.361    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.478 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.478    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.635 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.831    95.467    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.799 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.799    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.349 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.349    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.463 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.463    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.577 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.577    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.691 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.805 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.805    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.919 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.919    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.033 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.033    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.147 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.304 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.062    98.366    alum/temp_out0[2]
    SLICE_X48Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.151 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.151    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.265 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.379 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.379    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.493 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.493    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.607 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.607    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.721 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.721    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.835 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.949 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.949    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.106 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.913   101.018    alum/temp_out0[1]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.347 r  alum/D_registers_q[7][0]_i_70/O
                         net (fo=1, routed)           0.000   101.347    alum/D_registers_q[7][0]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.897 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.897    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.011 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   102.011    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.125 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   102.125    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.239 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.239    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.353 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.353    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.467 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.467    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.581 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.581    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.695 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.695    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.852 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.034   103.886    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.215 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.215    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I0_O)      0.209   104.424 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   104.734    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297   105.031 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.117   106.148    sm/M_alum_out[0]
    SLICE_X36Y3          LUT5 (Prop_lut5_I2_O)        0.124   106.272 f  sm/D_states_q[2]_i_23/O
                         net (fo=1, routed)           0.626   106.898    sm/D_states_q[2]_i_23_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.124   107.022 r  sm/D_states_q[2]_i_7/O
                         net (fo=3, routed)           0.447   107.469    sm/D_states_q[2]_i_7_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I5_O)        0.124   107.593 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   107.972    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)       -0.081   116.032    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.032    
                         arrival time                        -107.972    
  -------------------------------------------------------------------
                         slack                                  8.060    

Slack (MET) :             8.375ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.582ns  (logic 60.557ns (59.033%)  route 42.025ns (40.967%))
  Logic Levels:           324  (CARRY4=288 LUT2=2 LUT3=25 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=185, routed)         1.547     7.151    sm/D_states_q[5]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  sm/D_registers_q[7][31]_i_105/O
                         net (fo=4, routed)           0.845     8.120    sm/D_registers_q[7][31]_i_105_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.244 f  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.849     9.093    sm/ram_reg_i_134_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          1.733    10.951    L_reg/M_sm_ra1[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.075 r  L_reg/D_registers_q[7][31]_i_123/O
                         net (fo=2, routed)           0.919    11.994    L_reg/D_registers_q[7][31]_i_123_n_0
    SLICE_X63Y15         LUT3 (Prop_lut3_I2_O)        0.119    12.113 r  L_reg/D_registers_q[7][31]_i_72/O
                         net (fo=50, routed)          0.595    12.708    sm/M_alum_a[31]
    SLICE_X60Y13         LUT2 (Prop_lut2_I1_O)        0.332    13.040 r  sm/D_registers_q[7][31]_i_227/O
                         net (fo=1, routed)           0.000    13.040    alum/S[0]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.553 r  alum/D_registers_q_reg[7][31]_i_218/CO[3]
                         net (fo=1, routed)           0.000    13.553    alum/D_registers_q_reg[7][31]_i_218_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.670 r  alum/D_registers_q_reg[7][31]_i_213/CO[3]
                         net (fo=1, routed)           0.000    13.670    alum/D_registers_q_reg[7][31]_i_213_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.787 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.787    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.904 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.904    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.021 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.021    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.138 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.138    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.255 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    14.255    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.372 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.372    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.626 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.154    15.781    alum/temp_out0[31]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.367    16.148 r  alum/D_registers_q[7][30]_i_64/O
                         net (fo=1, routed)           0.000    16.148    alum/D_registers_q[7][30]_i_64_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.698 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.698    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.812 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.812    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.926 r  alum/D_registers_q_reg[7][30]_i_47/CO[3]
                         net (fo=1, routed)           0.000    16.926    alum/D_registers_q_reg[7][30]_i_47_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.040 r  alum/D_registers_q_reg[7][30]_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.040    alum/D_registers_q_reg[7][30]_i_42_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.154 r  alum/D_registers_q_reg[7][30]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.154    alum/D_registers_q_reg[7][30]_i_37_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.268 r  alum/D_registers_q_reg[7][30]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.268    alum/D_registers_q_reg[7][30]_i_32_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.382 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.382    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.496 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.496    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.653 r  alum/D_registers_q_reg[7][30]_i_7/CO[1]
                         net (fo=37, routed)          1.135    18.787    alum/temp_out0[30]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.116 r  alum/D_registers_q[7][29]_i_99/O
                         net (fo=1, routed)           0.000    19.116    alum/D_registers_q[7][29]_i_99_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.666 r  alum/D_registers_q_reg[7][29]_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_92_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.780 r  alum/D_registers_q_reg[7][29]_i_87/CO[3]
                         net (fo=1, routed)           0.000    19.780    alum/D_registers_q_reg[7][29]_i_87_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.894 r  alum/D_registers_q_reg[7][29]_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.894    alum/D_registers_q_reg[7][29]_i_82_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.008 r  alum/D_registers_q_reg[7][29]_i_74/CO[3]
                         net (fo=1, routed)           0.000    20.008    alum/D_registers_q_reg[7][29]_i_74_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.122 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.122    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.236 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.236    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.350 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.350    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.464 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.464    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.621 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=36, routed)          1.087    21.708    alum/temp_out0[29]
    SLICE_X61Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.037 r  alum/D_registers_q[7][28]_i_71/O
                         net (fo=1, routed)           0.000    22.037    alum/D_registers_q[7][28]_i_71_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.587 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.587    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.701 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.701    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.815 r  alum/D_registers_q_reg[7][28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    22.815    alum/D_registers_q_reg[7][28]_i_54_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.929 r  alum/D_registers_q_reg[7][28]_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.929    alum/D_registers_q_reg[7][28]_i_49_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.043 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.043    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.157 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.157    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.271 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.271    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.385 r  alum/D_registers_q_reg[7][28]_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.385    alum/D_registers_q_reg[7][28]_i_17_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.542 r  alum/D_registers_q_reg[7][28]_i_9/CO[1]
                         net (fo=36, routed)          0.936    24.478    alum/temp_out0[28]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.329    24.807 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.807    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.357 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.357    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.471 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.471    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.585 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.585    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.699 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.699    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.813 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.813    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.927 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.927    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.041 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.041    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.155 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.155    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.312 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.133    27.445    alum/temp_out0[27]
    SLICE_X54Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    28.245 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.245    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.362 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.362    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.479 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.479    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.596 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.596    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.713 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.713    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.830 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.830    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.947 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.947    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.064 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.064    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.221 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.935    30.156    alum/temp_out0[26]
    SLICE_X52Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.959 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.959    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.076 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.076    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.193 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.193    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.310 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.310    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.427 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.544 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.661 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.009    31.671    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.788    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.945 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.960    32.904    alum/temp_out0[25]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.332    33.236 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.236    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.786 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.786    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.900 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.900    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.014 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.014    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.128 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.128    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.242 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.242    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.356 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.356    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.470 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.479    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.593    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.750 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.022    alum/temp_out0[24]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.329    36.351 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.351    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.901 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.901    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.015 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.015    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.129 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.129    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.243    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.357    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.471 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.471    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.585 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.585    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.699 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.009    37.708    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.865 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.034    38.899    alum/temp_out0[23]
    SLICE_X56Y17         LUT3 (Prop_lut3_I0_O)        0.329    39.228 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.228    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.761 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.761    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.878 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.995 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.995    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.112 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.112    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.229 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.229    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.346 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.346    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.463 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.463    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.580 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.589    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.746 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.905    41.651    alum/temp_out0[22]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.332    41.983 r  alum/D_registers_q[7][21]_i_62/O
                         net (fo=1, routed)           0.000    41.983    alum/D_registers_q[7][21]_i_62_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.533 r  alum/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.533    alum/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.647 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    42.647    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.761 r  alum/D_registers_q_reg[7][21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    42.761    alum/D_registers_q_reg[7][21]_i_45_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.875 r  alum/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.009    42.884    alum/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.998 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    42.998    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.112 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.112    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.226 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.226    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.340 r  alum/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.340    alum/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.497 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.998    44.495    alum/temp_out0[21]
    SLICE_X55Y20         LUT3 (Prop_lut3_I0_O)        0.329    44.824 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.824    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.374 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.488    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.602    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.716    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.830 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.839    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.953 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.953    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.067 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.067    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.181 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.181    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.338 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.103    47.440    alum/temp_out0[20]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.329    47.769 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.769    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.302 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.302    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.419 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.419    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.536 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.653 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.653    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.770 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.770    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.887 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.009    48.896    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.013 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.013    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.130 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.130    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.287 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.363    50.650    alum/temp_out0[19]
    SLICE_X50Y10         LUT3 (Prop_lut3_I0_O)        0.332    50.982 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.982    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.515 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.515    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.632 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.632    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.749 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.749    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.866 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.866    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.983 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.983    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.100 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.100    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.217 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.217    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.334 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.334    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.491 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.590    53.081    alum/temp_out0[18]
    SLICE_X51Y17         LUT3 (Prop_lut3_I0_O)        0.332    53.413 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.413    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.963 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.963    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.077 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.077    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.191 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.191    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.305 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.305    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.419 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    54.419    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.533 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.533    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.647 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.647    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.761 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.009    54.770    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.927 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.901    55.828    alum/temp_out0[17]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.329    56.157 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.157    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.707 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.707    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.821 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.821    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.935 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.935    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.049 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.049    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.163 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.163    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.277 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.277    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.391 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.400    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.514 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.514    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.671 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.853    58.524    alum/temp_out0[16]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    58.853 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.853    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.386 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.503 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.503    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.620 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.620    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.737 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.737    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.854 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.009    59.863    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.980 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.980    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.097 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.097    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.214 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.214    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.371 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.079    61.450    alum/temp_out0[15]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.332    61.782 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.782    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.332 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.446 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.446    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.560 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.560    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.674 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.674    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.788 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.788    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.902 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.911    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.296 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.057    64.354    alum/temp_out0[14]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.683 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.683    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.216 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.216    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.333 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.333    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.450 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.450    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.567 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.567    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.684 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.684    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.801 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.801    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.918 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    65.927    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.044 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.044    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.201 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.134    67.334    alum/temp_out0[13]
    SLICE_X39Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    68.122 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.122    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.236 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.236    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.350 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.350    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.464 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.464    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.578 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.578    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.692 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.692    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.806 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.009    68.815    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.929 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.929    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.086 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.178    70.264    alum/temp_out0[12]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.593 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.143 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.257    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.371 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.371    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.485 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.485    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.599 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.599    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.713 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.713    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.827 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.827    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.941 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.941    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.098 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    73.059    alum/temp_out0[11]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.329    73.388 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.388    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.938 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.938    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.052 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.052    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.166 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.166    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.280 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.280    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.394 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.394    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.508 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.508    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.622 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.622    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.736 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.736    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.893 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.038    75.931    alum/temp_out0[10]
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.329    76.260 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.260    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.793 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.793    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.910 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.910    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.027 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.027    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.144 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.144    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.261 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.261    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.378 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.378    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.495 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.495    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.612 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.612    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.769 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.967    78.736    alum/temp_out0[9]
    SLICE_X41Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.524 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.524    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.638 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.638    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.752 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.866 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.866    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.980 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.980    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.094 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.094    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.208 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.208    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.322 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.322    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.479 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.151    81.630    alum/temp_out0[8]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    82.415 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.415    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.529 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.529    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.643 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.643    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.757 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.757    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.871 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.871    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.985 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.985    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.099 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.099    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.213 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.213    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.370 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.930    84.300    alum/temp_out0[7]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.629 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.629    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.179 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.179    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.293 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.293    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.407 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.407    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.521 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.521    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.635 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.749 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.749    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.863 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.863    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.977 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.977    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.134 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.105    87.239    alum/temp_out0[6]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    88.024 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.024    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.138 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.138    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.252 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.366 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.366    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.480 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.480    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.594 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.594    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.708 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.708    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.822 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.822    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.979 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.962    89.941    alum/temp_out0[5]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.329    90.270 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.820 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.820    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.934 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.934    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.048 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.048    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.162 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.162    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.276 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.276    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.390 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.390    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.504 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.504    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.618 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.618    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.775 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    92.798    alum/temp_out0[4]
    SLICE_X46Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.127 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.127    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.660 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.660    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.777 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.777    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.894 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.894    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.010 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.010    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.127 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.127    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.244 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.244    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.361 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.361    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.478 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.478    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.635 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.831    95.467    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    95.799 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.799    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.349 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    96.349    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.463 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.463    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.577 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.577    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.691 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.805 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.805    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.919 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.919    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.033 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.033    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.147 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.304 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.062    98.366    alum/temp_out0[2]
    SLICE_X48Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    99.151 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.151    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.265 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.265    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.379 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.379    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.493 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.493    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.607 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.607    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.721 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.721    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.835 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.835    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.949 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.949    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.106 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.913   101.018    alum/temp_out0[1]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329   101.347 r  alum/D_registers_q[7][0]_i_70/O
                         net (fo=1, routed)           0.000   101.347    alum/D_registers_q[7][0]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.897 r  alum/D_registers_q_reg[7][0]_i_63/CO[3]
                         net (fo=1, routed)           0.000   101.897    alum/D_registers_q_reg[7][0]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.011 r  alum/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000   102.011    alum/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.125 r  alum/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000   102.125    alum/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.239 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   102.239    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.353 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   102.353    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.467 r  alum/D_registers_q_reg[7][0]_i_36/CO[3]
                         net (fo=1, routed)           0.000   102.467    alum/D_registers_q_reg[7][0]_i_36_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.581 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   102.581    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.695 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   102.695    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.852 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.034   103.886    sm/temp_out0[0]
    SLICE_X42Y14         LUT5 (Prop_lut5_I4_O)        0.329   104.215 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=1, routed)           0.000   104.215    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y14         MUXF7 (Prop_muxf7_I0_O)      0.209   104.424 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.310   104.734    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.297   105.031 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          0.877   105.907    sm/M_alum_out[0]
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.124   106.031 r  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.441   106.473    sm/D_states_q[4]_i_12_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.124   106.597 f  sm/D_states_q[4]_i_3/O
                         net (fo=2, routed)           0.630   107.227    sm/D_states_q[4]_i_3_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I2_O)        0.124   107.351 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.379   107.730    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X33Y1          FDSE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X33Y1          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X33Y1          FDSE (Setup_fdse_C_D)       -0.081   116.105    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.105    
                         arrival time                        -107.731    
  -------------------------------------------------------------------
                         slack                                  8.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.952%)  route 0.262ns (65.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.911    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.952%)  route 0.262ns (65.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.911    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.952%)  route 0.262ns (65.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.911    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.952%)  route 0.262ns (65.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.911    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y2          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            gameclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.422%)  route 0.308ns (68.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.562     1.506    gamecounter/clk_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  gamecounter/D_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  gamecounter/D_ctr_q_reg[20]/Q
                         net (fo=4, routed)           0.308     1.954    gameclk/S[0]
    SLICE_X37Y7          FDRE                                         r  gameclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.831     2.021    gameclk/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  gameclk/D_last_q_reg/C
                         clock pessimism             -0.251     1.770    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.070     1.840    gameclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.497    forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X33Y22         FDRE                                         r  forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.819     2.009    forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.075     1.572    forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.551     1.495    forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.701    forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X32Y23         FDRE                                         r  forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.817     2.007    forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.495    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.075     1.570    forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.554     1.498    forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.704    forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.822     2.012    forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X28Y20         FDRE (Hold_fdre_C_D)         0.075     1.573    forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.564     1.508    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.714    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.834     2.024    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X28Y1          FDRE (Hold_fdre_C_D)         0.075     1.583    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.550     1.494    forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.700    forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.816     2.006    forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.075     1.569    forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y10   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y11   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y11   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y13   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y12   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y13   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y11   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y2    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y2    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y2    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y2    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.067ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.907ns (19.959%)  route 3.637ns (80.041%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X35Y1          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         1.779     7.385    sm/D_states_q[7]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.119     7.504 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.161     8.665    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.332     8.997 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.697     9.694    fifo_reset_cond/AS[0]
    SLICE_X49Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.452   115.968    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.155    
                         clock uncertainty           -0.035   116.120    
    SLICE_X49Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.761    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.761    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                106.067    

Slack (MET) :             106.067ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.907ns (19.959%)  route 3.637ns (80.041%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X35Y1          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         1.779     7.385    sm/D_states_q[7]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.119     7.504 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.161     8.665    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.332     8.997 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.697     9.694    fifo_reset_cond/AS[0]
    SLICE_X49Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.452   115.968    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.155    
                         clock uncertainty           -0.035   116.120    
    SLICE_X49Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.761    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.761    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                106.067    

Slack (MET) :             106.067ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.907ns (19.959%)  route 3.637ns (80.041%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X35Y1          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         1.779     7.385    sm/D_states_q[7]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.119     7.504 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.161     8.665    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.332     8.997 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.697     9.694    fifo_reset_cond/AS[0]
    SLICE_X49Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.452   115.968    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.155    
                         clock uncertainty           -0.035   116.120    
    SLICE_X49Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.761    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.761    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                106.067    

Slack (MET) :             106.067ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.907ns (19.959%)  route 3.637ns (80.041%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X35Y1          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[7]/Q
                         net (fo=147, routed)         1.779     7.385    sm/D_states_q[7]
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.119     7.504 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.161     8.665    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I0_O)        0.332     8.997 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.697     9.694    fifo_reset_cond/AS[0]
    SLICE_X49Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.452   115.968    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.155    
                         clock uncertainty           -0.035   116.120    
    SLICE_X49Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.761    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.761    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                106.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.209ns (20.031%)  route 0.834ns (79.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164     1.671 f  sm/D_states_q_reg[6]/Q
                         net (fo=157, routed)         0.537     2.208    sm/D_states_q[6]
    SLICE_X47Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.253 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.297     2.550    fifo_reset_cond/AS[0]
    SLICE_X49Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.776    
    SLICE_X49Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.681    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.209ns (20.031%)  route 0.834ns (79.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164     1.671 f  sm/D_states_q_reg[6]/Q
                         net (fo=157, routed)         0.537     2.208    sm/D_states_q[6]
    SLICE_X47Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.253 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.297     2.550    fifo_reset_cond/AS[0]
    SLICE_X49Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.776    
    SLICE_X49Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.681    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.209ns (20.031%)  route 0.834ns (79.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164     1.671 f  sm/D_states_q_reg[6]/Q
                         net (fo=157, routed)         0.537     2.208    sm/D_states_q[6]
    SLICE_X47Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.253 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.297     2.550    fifo_reset_cond/AS[0]
    SLICE_X49Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.776    
    SLICE_X49Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.681    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.209ns (20.031%)  route 0.834ns (79.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.164     1.671 f  sm/D_states_q_reg[6]/Q
                         net (fo=157, routed)         0.537     2.208    sm/D_states_q[6]
    SLICE_X47Y2          LUT6 (Prop_lut6_I1_O)        0.045     2.253 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.297     2.550    fifo_reset_cond/AS[0]
    SLICE_X49Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.776    
    SLICE_X49Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.681    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.869    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.408ns  (logic 11.608ns (31.882%)  route 24.801ns (68.118%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.518     5.737 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.879     7.617    L_reg/M_sm_pac[9]
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.741 r  L_reg/L_3f3f378e_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.026     8.767    L_reg/L_3f3f378e_remainder0_carry_i_21_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.891 r  L_reg/L_3f3f378e_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.398    10.288    L_reg/L_3f3f378e_remainder0_carry__0_i_9_n_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.117    10.405 f  L_reg/L_3f3f378e_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.691    L_reg/L_3f3f378e_remainder0_carry_i_15_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I3_O)        0.348    11.039 r  L_reg/L_3f3f378e_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.315    11.354    L_reg/L_3f3f378e_remainder0_carry_i_8_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.124    11.478 r  L_reg/L_3f3f378e_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.548    12.026    aseg_driver/decimal_renderer/DI[2]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.411 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.411    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.633 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.811    13.444    L_reg/L_3f3f378e_remainder0[4]
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.324    13.768 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.892    14.660    L_reg/i__carry__1_i_14_n_0
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.355    15.015 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.402    15.418    L_reg/i__carry__1_i_15_n_0
    SLICE_X65Y8          LUT5 (Prop_lut5_I3_O)        0.118    15.536 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.676    16.212    L_reg/i__carry__1_i_9_n_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.352    16.564 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.992    17.556    L_reg/i__carry_i_19_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.354    17.910 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.976    18.886    L_reg/i__carry_i_11_n_0
    SLICE_X64Y5          LUT2 (Prop_lut2_I1_O)        0.348    19.234 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.634    19.868    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.375 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.375    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.489 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.489    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.823 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.305    22.129    L_reg/L_3f3f378e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y5          LUT5 (Prop_lut5_I4_O)        0.303    22.432 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    22.897    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.021 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.173    24.194    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.318 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.000    25.318    L_reg/i__carry_i_13_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.124    25.442 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.673    26.115    L_reg/i__carry_i_18_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I5_O)        0.124    26.239 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.415    26.653    L_reg/i__carry_i_13_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.118    26.771 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.818    27.589    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.915 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.915    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.465 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.465    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.579 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.579    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.693    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.915 f  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.947    29.862    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.161 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.676    30.837    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.961 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.844    31.805    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.929 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.601    32.530    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.124    32.654 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.897    33.551    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y5          LUT4 (Prop_lut4_I2_O)        0.146    33.697 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.151    37.848    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.628 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.628    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.734ns  (logic 11.374ns (31.830%)  route 24.360ns (68.170%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.518     5.737 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.879     7.617    L_reg/M_sm_pac[9]
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.741 r  L_reg/L_3f3f378e_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.026     8.767    L_reg/L_3f3f378e_remainder0_carry_i_21_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.891 r  L_reg/L_3f3f378e_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.398    10.288    L_reg/L_3f3f378e_remainder0_carry__0_i_9_n_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.117    10.405 f  L_reg/L_3f3f378e_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.691    L_reg/L_3f3f378e_remainder0_carry_i_15_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I3_O)        0.348    11.039 r  L_reg/L_3f3f378e_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.315    11.354    L_reg/L_3f3f378e_remainder0_carry_i_8_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.124    11.478 r  L_reg/L_3f3f378e_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.548    12.026    aseg_driver/decimal_renderer/DI[2]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.411 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.411    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.633 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.811    13.444    L_reg/L_3f3f378e_remainder0[4]
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.324    13.768 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.892    14.660    L_reg/i__carry__1_i_14_n_0
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.355    15.015 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.402    15.418    L_reg/i__carry__1_i_15_n_0
    SLICE_X65Y8          LUT5 (Prop_lut5_I3_O)        0.118    15.536 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.676    16.212    L_reg/i__carry__1_i_9_n_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.352    16.564 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.992    17.556    L_reg/i__carry_i_19_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.354    17.910 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.976    18.886    L_reg/i__carry_i_11_n_0
    SLICE_X64Y5          LUT2 (Prop_lut2_I1_O)        0.348    19.234 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.634    19.868    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.375 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.375    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.489 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.489    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.823 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.305    22.129    L_reg/L_3f3f378e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y5          LUT5 (Prop_lut5_I4_O)        0.303    22.432 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    22.897    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.021 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.173    24.194    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.318 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.000    25.318    L_reg/i__carry_i_13_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.124    25.442 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.673    26.115    L_reg/i__carry_i_18_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I5_O)        0.124    26.239 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.415    26.653    L_reg/i__carry_i_13_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.118    26.771 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.818    27.589    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.915 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.915    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.465 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.465    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.579 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.579    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.693    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.915 f  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.947    29.862    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.161 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.676    30.837    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.961 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.844    31.805    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.929 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.601    32.530    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.124    32.654 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.897    33.551    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y5          LUT4 (Prop_lut4_I0_O)        0.124    33.675 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.710    37.385    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.953 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.953    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.758ns  (logic 11.117ns (31.090%)  route 24.641ns (68.910%))
  Logic Levels:           30  (CARRY4=6 LUT2=1 LUT3=5 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.723     7.331    L_reg/M_sm_pbc[9]
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  L_reg/L_3f3f378e_remainder0_carry_i_29__0/O
                         net (fo=1, routed)           1.109     8.564    L_reg/L_3f3f378e_remainder0_carry_i_29__0_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.688 f  L_reg/L_3f3f378e_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.188     9.876    L_reg/L_3f3f378e_remainder0_carry_i_16__0_n_0
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.152    10.028 f  L_reg/L_3f3f378e_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.405    10.433    L_reg/L_3f3f378e_remainder0_carry_i_19__0_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I3_O)        0.320    10.753 r  L_reg/L_3f3f378e_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.048    11.801    L_reg/L_3f3f378e_remainder0_carry_i_10__0_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I1_O)        0.326    12.127 r  L_reg/L_3f3f378e_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.127    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    12.357 r  bseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry/O[1]
                         net (fo=7, routed)           1.337    13.693    L_reg/L_3f3f378e_remainder0_1[1]
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.306    13.999 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=6, routed)           1.212    15.212    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    15.336 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.598    15.933    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X55Y8          LUT5 (Prop_lut5_I3_O)        0.150    16.083 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.203    17.287    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I4_O)        0.348    17.635 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.802    18.437    L_reg/i__carry_i_19__1_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.356    18.793 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.741    19.533    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.859 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.497    20.356    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.876 r  bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.876    bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.993 r  bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.993    bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.308 f  bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.277    22.586    L_reg/L_3f3f378e_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X54Y5          LUT5 (Prop_lut5_I0_O)        0.307    22.893 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.359    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X54Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.483 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.432    24.914    L_reg/i__carry_i_14__0_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I0_O)        0.152    25.066 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.448    25.514    L_reg/i__carry_i_25__1_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.840 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.603    26.443    L_reg/i__carry_i_20__1_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.567 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.729    27.296    L_reg/i__carry_i_13__1_n_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.150    27.446 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.584    28.029    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.326    28.355 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.355    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.905 r  bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.905    bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.144 f  bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.816    29.960    bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y6          LUT6 (Prop_lut6_I4_O)        0.302    30.262 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.306    30.568    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.692 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.116    31.808    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.932 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.670    32.602    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I5_O)        0.124    32.726 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.835    33.561    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y5          LUT4 (Prop_lut4_I3_O)        0.154    33.715 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.498    37.213    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.911 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.911    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.613ns  (logic 11.379ns (31.953%)  route 24.234ns (68.047%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.518     5.737 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.879     7.617    L_reg/M_sm_pac[9]
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.741 r  L_reg/L_3f3f378e_remainder0_carry_i_21/O
                         net (fo=4, routed)           1.026     8.767    L_reg/L_3f3f378e_remainder0_carry_i_21_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.891 r  L_reg/L_3f3f378e_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.398    10.288    L_reg/L_3f3f378e_remainder0_carry__0_i_9_n_0
    SLICE_X60Y8          LUT2 (Prop_lut2_I1_O)        0.117    10.405 f  L_reg/L_3f3f378e_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.286    10.691    L_reg/L_3f3f378e_remainder0_carry_i_15_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I3_O)        0.348    11.039 r  L_reg/L_3f3f378e_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.315    11.354    L_reg/L_3f3f378e_remainder0_carry_i_8_n_0
    SLICE_X60Y9          LUT2 (Prop_lut2_I0_O)        0.124    11.478 r  L_reg/L_3f3f378e_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.548    12.026    aseg_driver/decimal_renderer/DI[2]
    SLICE_X61Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.411 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.411    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.633 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.811    13.444    L_reg/L_3f3f378e_remainder0[4]
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.324    13.768 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.892    14.660    L_reg/i__carry__1_i_14_n_0
    SLICE_X65Y7          LUT6 (Prop_lut6_I4_O)        0.355    15.015 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.402    15.418    L_reg/i__carry__1_i_15_n_0
    SLICE_X65Y8          LUT5 (Prop_lut5_I3_O)        0.118    15.536 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.676    16.212    L_reg/i__carry__1_i_9_n_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.352    16.564 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.992    17.556    L_reg/i__carry_i_19_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.354    17.910 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.976    18.886    L_reg/i__carry_i_11_n_0
    SLICE_X64Y5          LUT2 (Prop_lut2_I1_O)        0.348    19.234 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.634    19.868    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X63Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.375 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.375    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.489 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.489    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.823 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.305    22.129    L_reg/L_3f3f378e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y5          LUT5 (Prop_lut5_I4_O)        0.303    22.432 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    22.897    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.021 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.173    24.194    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.318 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.000    25.318    L_reg/i__carry_i_13_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.124    25.442 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.673    26.115    L_reg/i__carry_i_18_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I5_O)        0.124    26.239 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.415    26.653    L_reg/i__carry_i_13_n_0
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.118    26.771 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.818    27.589    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.915 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.915    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.465 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.465    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.579 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.579    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.693    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.915 r  aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.947    29.862    aseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.299    30.161 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.676    30.837    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.961 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.844    31.805    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.929 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.596    32.525    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I4_O)        0.124    32.649 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.770    33.419    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I1_O)        0.124    33.543 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.716    37.259    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.833 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.833    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.652ns  (logic 11.463ns (32.151%)  route 24.190ns (67.849%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.810     7.480    L_reg/M_sm_timer[3]
    SLICE_X60Y25         LUT5 (Prop_lut5_I2_O)        0.152     7.632 r  L_reg/L_3f3f378e_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.862     8.494    L_reg/L_3f3f378e_remainder0_carry_i_27__1_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.348     8.842 f  L_reg/L_3f3f378e_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.835     9.676    L_reg/L_3f3f378e_remainder0_carry_i_13__1_n_0
    SLICE_X60Y27         LUT3 (Prop_lut3_I1_O)        0.152     9.828 f  L_reg/L_3f3f378e_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.979    10.807    L_reg/L_3f3f378e_remainder0_carry_i_19__1_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.376    11.183 r  L_reg/L_3f3f378e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    12.024    L_reg/L_3f3f378e_remainder0_carry_i_10__1_n_0
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.326    12.350 r  L_reg/L_3f3f378e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.350    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.900 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.900    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.234 f  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.245    14.479    L_reg/L_3f3f378e_remainder0_3[5]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.303    14.782 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.855    16.637    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.761 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.303    17.064    L_reg/i__carry_i_26__4_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.188 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.203    18.391    L_reg/i__carry_i_24__4_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I2_O)        0.148    18.539 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.478    19.017    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.321    19.338 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.801    20.140    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.348    20.488 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.331    20.818    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.338 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.338    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.455 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.455    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.674 f  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.875    22.549    L_reg/L_3f3f378e_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X57Y32         LUT5 (Prop_lut5_I2_O)        0.295    22.844 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.993    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X57Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.117 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.840    23.957    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.081 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.018    25.100    L_reg/i__carry_i_13__3_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.124    25.224 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.781    26.005    L_reg/i__carry_i_24__3_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.124    26.129 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.467    26.596    L_reg/i__carry_i_13__3_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.150    26.746 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.045    27.791    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y33         LUT5 (Prop_lut5_I0_O)        0.326    28.117 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.117    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.650 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.650    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.767 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.767    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.986 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.845    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y35         LUT6 (Prop_lut6_I1_O)        0.295    30.140 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.573    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    31.517    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I2_O)        0.124    31.641 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.046    32.687    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I5_O)        0.124    32.811 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.828    33.638    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y33         LUT4 (Prop_lut4_I0_O)        0.124    33.762 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.486    37.248    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.804 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.804    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.594ns  (logic 11.696ns (32.859%)  route 23.898ns (67.141%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.810     7.480    L_reg/M_sm_timer[3]
    SLICE_X60Y25         LUT5 (Prop_lut5_I2_O)        0.152     7.632 r  L_reg/L_3f3f378e_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.862     8.494    L_reg/L_3f3f378e_remainder0_carry_i_27__1_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.348     8.842 f  L_reg/L_3f3f378e_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.835     9.676    L_reg/L_3f3f378e_remainder0_carry_i_13__1_n_0
    SLICE_X60Y27         LUT3 (Prop_lut3_I1_O)        0.152     9.828 f  L_reg/L_3f3f378e_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.979    10.807    L_reg/L_3f3f378e_remainder0_carry_i_19__1_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.376    11.183 r  L_reg/L_3f3f378e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    12.024    L_reg/L_3f3f378e_remainder0_carry_i_10__1_n_0
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.326    12.350 r  L_reg/L_3f3f378e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.350    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.900 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.900    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.234 f  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.245    14.479    L_reg/L_3f3f378e_remainder0_3[5]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.303    14.782 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.855    16.637    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.761 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.303    17.064    L_reg/i__carry_i_26__4_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.188 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.203    18.391    L_reg/i__carry_i_24__4_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I2_O)        0.148    18.539 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.478    19.017    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.321    19.338 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.801    20.140    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.348    20.488 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.331    20.818    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.338 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.338    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.455 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.455    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.674 f  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.875    22.549    L_reg/L_3f3f378e_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X57Y32         LUT5 (Prop_lut5_I2_O)        0.295    22.844 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.993    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X57Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.117 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.840    23.957    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.081 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.018    25.100    L_reg/i__carry_i_13__3_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.124    25.224 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.781    26.005    L_reg/i__carry_i_24__3_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.124    26.129 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.467    26.596    L_reg/i__carry_i_13__3_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.150    26.746 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.045    27.791    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y33         LUT5 (Prop_lut5_I0_O)        0.326    28.117 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.117    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.650 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.650    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.767 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.767    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.986 f  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.845    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y35         LUT6 (Prop_lut6_I1_O)        0.295    30.140 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.573    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I1_O)        0.124    30.697 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.066    31.763    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124    31.887 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    32.321    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I5_O)        0.124    32.445 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.041    33.486    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X61Y33         LUT4 (Prop_lut4_I3_O)        0.152    33.638 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.346    36.984    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    40.745 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.745    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.473ns  (logic 11.692ns (32.960%)  route 23.781ns (67.040%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.810     7.480    L_reg/M_sm_timer[3]
    SLICE_X60Y25         LUT5 (Prop_lut5_I2_O)        0.152     7.632 r  L_reg/L_3f3f378e_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.862     8.494    L_reg/L_3f3f378e_remainder0_carry_i_27__1_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.348     8.842 f  L_reg/L_3f3f378e_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.835     9.676    L_reg/L_3f3f378e_remainder0_carry_i_13__1_n_0
    SLICE_X60Y27         LUT3 (Prop_lut3_I1_O)        0.152     9.828 f  L_reg/L_3f3f378e_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.979    10.807    L_reg/L_3f3f378e_remainder0_carry_i_19__1_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.376    11.183 r  L_reg/L_3f3f378e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    12.024    L_reg/L_3f3f378e_remainder0_carry_i_10__1_n_0
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.326    12.350 r  L_reg/L_3f3f378e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.350    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.900 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.900    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.234 f  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.245    14.479    L_reg/L_3f3f378e_remainder0_3[5]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.303    14.782 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.855    16.637    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.761 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.303    17.064    L_reg/i__carry_i_26__4_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.188 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.203    18.391    L_reg/i__carry_i_24__4_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I2_O)        0.148    18.539 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.478    19.017    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.321    19.338 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.801    20.140    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.348    20.488 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.331    20.818    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.338 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.338    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.455 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.455    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.674 f  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.875    22.549    L_reg/L_3f3f378e_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X57Y32         LUT5 (Prop_lut5_I2_O)        0.295    22.844 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.993    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X57Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.117 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.840    23.957    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.081 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.018    25.100    L_reg/i__carry_i_13__3_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.124    25.224 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.781    26.005    L_reg/i__carry_i_24__3_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.124    26.129 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.467    26.596    L_reg/i__carry_i_13__3_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.150    26.746 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.045    27.791    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y33         LUT5 (Prop_lut5_I0_O)        0.326    28.117 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.117    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.650 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.650    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.767 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.767    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.986 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.845    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y35         LUT6 (Prop_lut6_I1_O)        0.295    30.140 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.573    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.066    31.763    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I1_O)        0.124    31.887 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    32.321    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I5_O)        0.124    32.445 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.043    33.488    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X61Y33         LUT4 (Prop_lut4_I3_O)        0.152    33.640 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.228    36.868    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.624 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.624    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.463ns  (logic 11.127ns (31.376%)  route 24.336ns (68.625%))
  Logic Levels:           30  (CARRY4=6 LUT2=1 LUT3=6 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.723     7.331    L_reg/M_sm_pbc[9]
    SLICE_X58Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  L_reg/L_3f3f378e_remainder0_carry_i_29__0/O
                         net (fo=1, routed)           1.109     8.564    L_reg/L_3f3f378e_remainder0_carry_i_29__0_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.688 f  L_reg/L_3f3f378e_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.188     9.876    L_reg/L_3f3f378e_remainder0_carry_i_16__0_n_0
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.152    10.028 f  L_reg/L_3f3f378e_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.405    10.433    L_reg/L_3f3f378e_remainder0_carry_i_19__0_n_0
    SLICE_X57Y8          LUT5 (Prop_lut5_I3_O)        0.320    10.753 r  L_reg/L_3f3f378e_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.048    11.801    L_reg/L_3f3f378e_remainder0_carry_i_10__0_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I1_O)        0.326    12.127 r  L_reg/L_3f3f378e_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.127    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    12.357 r  bseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry/O[1]
                         net (fo=7, routed)           1.337    13.693    L_reg/L_3f3f378e_remainder0_1[1]
    SLICE_X55Y5          LUT3 (Prop_lut3_I2_O)        0.306    13.999 r  L_reg/i__carry__0_i_16__0/O
                         net (fo=6, routed)           1.212    15.212    L_reg/i__carry__0_i_16__0_n_0
    SLICE_X53Y8          LUT6 (Prop_lut6_I1_O)        0.124    15.336 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.598    15.933    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X55Y8          LUT5 (Prop_lut5_I3_O)        0.150    16.083 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.203    17.287    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X52Y6          LUT5 (Prop_lut5_I4_O)        0.348    17.635 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.802    18.437    L_reg/i__carry_i_19__1_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.356    18.793 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.741    19.533    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.859 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.497    20.356    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.876 r  bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.876    bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.993 r  bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.993    bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.308 f  bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.277    22.586    L_reg/L_3f3f378e_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X54Y5          LUT5 (Prop_lut5_I0_O)        0.307    22.893 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    23.359    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X54Y5          LUT5 (Prop_lut5_I0_O)        0.124    23.483 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.432    24.914    L_reg/i__carry_i_14__0_0
    SLICE_X53Y2          LUT3 (Prop_lut3_I0_O)        0.152    25.066 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.448    25.514    L_reg/i__carry_i_25__1_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.326    25.840 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.603    26.443    L_reg/i__carry_i_20__1_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.567 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.729    27.296    L_reg/i__carry_i_13__1_n_0
    SLICE_X53Y3          LUT3 (Prop_lut3_I1_O)        0.150    27.446 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.584    28.029    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y4          LUT5 (Prop_lut5_I0_O)        0.326    28.355 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.355    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.905 r  bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.905    bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.144 r  bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.816    29.960    bseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X52Y6          LUT6 (Prop_lut6_I4_O)        0.302    30.262 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.306    30.568    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.692 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.837    31.529    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.653 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.804    32.457    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.581 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.056    33.637    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y5          LUT4 (Prop_lut4_I0_O)        0.152    33.789 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.117    36.907    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    40.615 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.615    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.457ns  (logic 11.460ns (32.321%)  route 23.997ns (67.679%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=1 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.810     7.480    L_reg/M_sm_timer[3]
    SLICE_X60Y25         LUT5 (Prop_lut5_I2_O)        0.152     7.632 r  L_reg/L_3f3f378e_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.862     8.494    L_reg/L_3f3f378e_remainder0_carry_i_27__1_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.348     8.842 f  L_reg/L_3f3f378e_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.835     9.676    L_reg/L_3f3f378e_remainder0_carry_i_13__1_n_0
    SLICE_X60Y27         LUT3 (Prop_lut3_I1_O)        0.152     9.828 f  L_reg/L_3f3f378e_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.979    10.807    L_reg/L_3f3f378e_remainder0_carry_i_19__1_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.376    11.183 r  L_reg/L_3f3f378e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    12.024    L_reg/L_3f3f378e_remainder0_carry_i_10__1_n_0
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.326    12.350 r  L_reg/L_3f3f378e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.350    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.900 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.900    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.234 f  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.245    14.479    L_reg/L_3f3f378e_remainder0_3[5]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.303    14.782 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.855    16.637    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.761 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.303    17.064    L_reg/i__carry_i_26__4_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.188 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.203    18.391    L_reg/i__carry_i_24__4_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I2_O)        0.148    18.539 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.478    19.017    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.321    19.338 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.801    20.140    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.348    20.488 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.331    20.818    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.338 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.338    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.455 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.455    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.674 f  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.875    22.549    L_reg/L_3f3f378e_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X57Y32         LUT5 (Prop_lut5_I2_O)        0.295    22.844 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.993    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X57Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.117 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.840    23.957    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.081 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.018    25.100    L_reg/i__carry_i_13__3_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.124    25.224 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.781    26.005    L_reg/i__carry_i_24__3_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.124    26.129 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.467    26.596    L_reg/i__carry_i_13__3_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.150    26.746 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.045    27.791    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y33         LUT5 (Prop_lut5_I0_O)        0.326    28.117 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.117    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.650 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.650    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.767 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.767    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.986 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.845    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y35         LUT6 (Prop_lut6_I1_O)        0.295    30.140 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.573    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I1_O)        0.124    30.697 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    31.517    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I2_O)        0.124    31.641 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.046    32.687    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I5_O)        0.124    32.811 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.833    33.643    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y33         LUT3 (Prop_lut3_I0_O)        0.124    33.767 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.288    37.055    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.609 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.609    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.400ns  (logic 11.687ns (33.015%)  route 23.713ns (66.985%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.810     7.480    L_reg/M_sm_timer[3]
    SLICE_X60Y25         LUT5 (Prop_lut5_I2_O)        0.152     7.632 r  L_reg/L_3f3f378e_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.862     8.494    L_reg/L_3f3f378e_remainder0_carry_i_27__1_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.348     8.842 f  L_reg/L_3f3f378e_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           0.835     9.676    L_reg/L_3f3f378e_remainder0_carry_i_13__1_n_0
    SLICE_X60Y27         LUT3 (Prop_lut3_I1_O)        0.152     9.828 f  L_reg/L_3f3f378e_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.979    10.807    L_reg/L_3f3f378e_remainder0_carry_i_19__1_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I3_O)        0.376    11.183 r  L_reg/L_3f3f378e_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.841    12.024    L_reg/L_3f3f378e_remainder0_carry_i_10__1_n_0
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.326    12.350 r  L_reg/L_3f3f378e_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.350    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.900 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.900    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.234 f  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.245    14.479    L_reg/L_3f3f378e_remainder0_3[5]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.303    14.782 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.855    16.637    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.124    16.761 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.303    17.064    L_reg/i__carry_i_26__4_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.188 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.203    18.391    L_reg/i__carry_i_24__4_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I2_O)        0.148    18.539 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.478    19.017    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.321    19.338 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.801    20.140    L_reg/i__carry_i_11__3_n_0
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.348    20.488 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.331    20.818    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.338 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.338    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.455 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.455    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.674 f  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.875    22.549    L_reg/L_3f3f378e_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X57Y32         LUT5 (Prop_lut5_I2_O)        0.295    22.844 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.993    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X57Y32         LUT5 (Prop_lut5_I0_O)        0.124    23.117 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.840    23.957    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y31         LUT2 (Prop_lut2_I0_O)        0.124    24.081 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.018    25.100    L_reg/i__carry_i_13__3_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.124    25.224 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.781    26.005    L_reg/i__carry_i_24__3_n_0
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.124    26.129 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.467    26.596    L_reg/i__carry_i_13__3_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I1_O)        0.150    26.746 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.045    27.791    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X56Y33         LUT5 (Prop_lut5_I0_O)        0.326    28.117 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.117    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.650 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.650    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.767 r  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.767    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.986 f  timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    29.845    timerseg_driver/decimal_renderer/L_3f3f378e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y35         LUT6 (Prop_lut6_I1_O)        0.295    30.140 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.573    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y35         LUT6 (Prop_lut6_I1_O)        0.124    30.697 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.820    31.517    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y33         LUT6 (Prop_lut6_I2_O)        0.124    31.641 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.046    32.687    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I5_O)        0.124    32.811 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.828    33.638    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y33         LUT4 (Prop_lut4_I0_O)        0.154    33.792 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.009    36.801    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.551 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.551    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.420ns (61.050%)  route 0.906ns (38.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X44Y2          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.906     2.556    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.835 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.835    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.409ns (60.445%)  route 0.922ns (39.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X44Y4          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.922     2.571    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.840 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.840    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.431ns (59.989%)  route 0.954ns (40.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.954     2.626    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.893 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.893    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.383ns (56.022%)  route 1.086ns (43.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X59Y2          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.086     2.765    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     4.007 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.007    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.373ns (54.811%)  route 1.132ns (45.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.569     1.513    display/clk_IBUF_BUFG
    SLICE_X57Y1          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           1.132     2.786    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     4.017 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     4.017    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.407ns (55.621%)  route 1.123ns (44.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           1.123     2.773    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     4.040 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.040    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.431ns (56.931%)  route 1.082ns (43.069%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.594     1.538    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.409     2.088    bseg_driver/ctr/S[1]
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.133 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.806    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.051 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.051    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.433ns (56.509%)  route 1.103ns (43.491%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.594     1.538    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.141     1.679 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.399     2.078    bseg_driver/ctr/S[1]
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.123 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.704     2.827    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.074 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.074    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.407ns (54.177%)  route 1.190ns (45.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.190     2.841    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     4.108 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.108    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.471ns (57.146%)  route 1.103ns (42.854%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.594     1.538    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X58Y5          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.399     2.078    bseg_driver/ctr/S[1]
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.123 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.704     2.827    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     4.111 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.111    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.732ns  (logic 1.643ns (34.717%)  route 3.089ns (65.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.435    reset_cond/butt_reset_IBUF
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.559 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.173     4.732    reset_cond/M_reset_cond_in
    SLICE_X46Y17         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X46Y17         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.311ns  (logic 1.643ns (38.107%)  route 2.668ns (61.893%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.435    reset_cond/butt_reset_IBUF
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.559 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.752     4.311    reset_cond/M_reset_cond_in
    SLICE_X40Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.437     4.842    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.270ns  (logic 1.643ns (38.474%)  route 2.627ns (61.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.435    reset_cond/butt_reset_IBUF
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.559 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.711     4.270    reset_cond/M_reset_cond_in
    SLICE_X36Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433     4.838    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.270ns  (logic 1.643ns (38.474%)  route 2.627ns (61.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.435    reset_cond/butt_reset_IBUF
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.559 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.711     4.270    reset_cond/M_reset_cond_in
    SLICE_X36Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.433     4.838    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 1.641ns (39.461%)  route 2.518ns (60.539%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.518     4.036    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.124     4.160 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.160    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.448     4.853    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.913ns  (logic 1.624ns (41.512%)  route 2.288ns (58.488%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.288     3.789    forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.913 r  forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.913    forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X33Y22         FDRE                                         r  forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.431     4.836    forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.739ns  (logic 1.639ns (43.820%)  route 2.101ns (56.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.101     3.615    forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.739 r  forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.739    forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y16         FDRE                                         r  forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.438     4.843    forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.738ns  (logic 1.658ns (44.361%)  route 2.080ns (55.639%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.080     3.614    forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.738 r  forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.738    forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.428     4.833    forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.556ns  (logic 1.630ns (45.852%)  route 1.925ns (54.148%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.925     3.432    forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.556 r  forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.556    forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X32Y23         FDRE                                         r  forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.430     4.835    forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 1.653ns (46.682%)  route 1.888ns (53.318%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.888     3.417    forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.541 r  forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.541    forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.435     4.840    forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.329ns (27.855%)  route 0.851ns (72.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.851     1.135    forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.180 r  forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.180    forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.822     2.012    forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_380941560[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.341ns (28.630%)  route 0.851ns (71.370%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.851     1.147    forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.192 r  forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.192    forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.821     2.011    forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1469548879[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.319ns (26.637%)  route 0.878ns (73.363%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.878     1.152    forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.197 r  forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.197    forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X32Y23         FDRE                                         r  forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.817     2.007    forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  forLoop_idx_0_1469548879[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.327ns (26.190%)  route 0.922ns (73.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.922     1.204    forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.249 r  forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.249    forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y16         FDRE                                         r  forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.825     2.015    forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y16         FDRE                                         r  forLoop_idx_0_380941560[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.347ns (27.676%)  route 0.906ns (72.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.906     1.208    forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.253 r  forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.253    forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.816     2.006    forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  forLoop_idx_0_1469548879[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.313ns (23.951%)  route 0.993ns (76.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.993     1.261    forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.306 r  forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.306    forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X33Y22         FDRE                                         r  forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.819     2.009    forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  forLoop_idx_0_1469548879[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.331ns (23.000%)  route 1.109ns (77.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.129    reset_cond/butt_reset_IBUF
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.174 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.267     1.441    reset_cond/M_reset_cond_in
    SLICE_X36Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.331ns (23.000%)  route 1.109ns (77.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.129    reset_cond/butt_reset_IBUF
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.174 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.267     1.441    reset_cond/M_reset_cond_in
    SLICE_X36Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X36Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.330ns (22.767%)  route 1.119ns (77.233%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.119     1.404    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.449 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.449    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.834     2.024    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.460ns  (logic 0.331ns (22.698%)  route 1.128ns (77.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.129    reset_cond/butt_reset_IBUF
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.174 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.286     1.460    reset_cond/M_reset_cond_in
    SLICE_X40Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





