// Seed: 453013749
module module_0 ();
  assign id_1 = 1;
  assign id_2 = id_1;
endmodule
program module_1 (
    input supply1 id_0,
    output wire id_1,
    input tri id_2,
    input tri id_3
);
  assign id_1 = id_3;
  assign id_1 = 1;
  wire id_5, id_6, id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  initial
    @(id_4 or posedge id_1 / id_1, ~-1)
      if (id_2) id_3 <= id_2 !=? "";
      else id_1 = id_1 == id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
