

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_16u_config5_s'
================================================================
* Date:           Tue Feb 15 18:33:08 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.00 ns | 1.710 ns |   0.25 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      680|      680| 1.360 us | 1.360 us |  680|  680|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                 |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                             Instance                            |                      Module                     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_ufixed_16u_config5_s_fu_328  |shift_line_buffer_array_ap_ufixed_16u_config5_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      678|      678|         4|          1|          1|   676|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     962|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        0|      -|     1025|     512|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     405|    -|
|Register             |        0|      -|      615|      64|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|     1640|    1943|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+-------------------------------------------------+---------+-------+------+-----+-----+
    |                             Instance                            |                      Module                     | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +-----------------------------------------------------------------+-------------------------------------------------+---------+-------+------+-----+-----+
    |call_ret_shift_line_buffer_array_ap_ufixed_16u_config5_s_fu_328  |shift_line_buffer_array_ap_ufixed_16u_config5_s  |        0|      0|  1025|  512|    0|
    +-----------------------------------------------------------------+-------------------------------------------------+---------+-------+------+-----+-----+
    |Total                                                            |                                                 |        0|      0|  1025|  512|    0|
    +-----------------------------------------------------------------+-------------------------------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln211_fu_538_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln213_fu_550_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln216_fu_488_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln218_fu_500_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln233_fu_418_p2               |     +    |      0|  0|  17|          10|           1|
    |and_ln185_3_fu_470_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln185_4_fu_476_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln185_fu_464_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_293                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_315                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_626                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_633                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_869                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op375         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op78          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_100_fu_1968_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_101_fu_1982_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_102_fu_2241_p2        |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_56_fu_1262_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_57_fu_2016_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_58_fu_1296_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_59_fu_1310_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_60_fu_2031_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_61_fu_1344_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_62_fu_1358_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_63_fu_2046_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_64_fu_1392_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_65_fu_1406_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_66_fu_2061_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_67_fu_1440_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_68_fu_1454_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_69_fu_2076_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_70_fu_1488_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_71_fu_1502_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_72_fu_2091_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_73_fu_1536_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_74_fu_1550_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_75_fu_2106_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_76_fu_1584_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_77_fu_1598_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_78_fu_2121_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_79_fu_1632_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_80_fu_1646_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_81_fu_2136_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_82_fu_1680_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_83_fu_1694_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_84_fu_2151_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_85_fu_1728_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_86_fu_1742_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_87_fu_2166_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_88_fu_1776_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_89_fu_1790_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_90_fu_2181_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_91_fu_1824_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_92_fu_1838_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_93_fu_2196_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_94_fu_1872_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_95_fu_1886_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_96_fu_2211_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_97_fu_1920_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_98_fu_1934_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_99_fu_2226_p2         |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln1496_fu_1248_p2            |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln185_4_fu_438_p2            |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln185_5_fu_448_p2            |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln185_6_fu_458_p2            |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln185_fu_428_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln203_fu_482_p2              |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln207_fu_532_p2              |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln233_fu_412_p2              |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln213_fu_556_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln218_fu_506_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln86_100_fu_1974_p3        |  select  |      0|  0|   3|           1|           3|
    |select_ln86_101_fu_1988_p3        |  select  |      0|  0|   3|           1|           3|
    |select_ln86_102_fu_2245_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln86_56_fu_1268_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_57_fu_2020_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_58_fu_1302_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_59_fu_1316_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_60_fu_2035_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_61_fu_1350_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_62_fu_1364_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_63_fu_2050_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_64_fu_1398_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_65_fu_1412_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_66_fu_2065_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_67_fu_1446_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_68_fu_1460_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_69_fu_2080_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_70_fu_1494_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_71_fu_1508_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_72_fu_2095_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_73_fu_1542_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_74_fu_1556_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_75_fu_2110_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_76_fu_1590_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_77_fu_1604_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_78_fu_2125_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_79_fu_1638_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_80_fu_1652_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_81_fu_2140_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_82_fu_1686_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_83_fu_1700_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_84_fu_2155_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_85_fu_1734_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_86_fu_1748_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_87_fu_2170_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_88_fu_1782_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_89_fu_1796_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_90_fu_2185_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_91_fu_1830_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_92_fu_1844_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_93_fu_2200_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_94_fu_1878_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_95_fu_1892_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_96_fu_2215_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_97_fu_1926_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_98_fu_1940_p3         |  select  |      0|  0|   3|           1|           3|
    |select_ln86_99_fu_2230_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln86_fu_1254_p3            |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 962|         551|         320|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  21|          4|    1|          4|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_317  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_1_load                   |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_306                       |   9|          2|   10|         20|
    |pX_1                                         |   9|          2|   32|         64|
    |pY_1                                         |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                         |   9|          2|    1|          2|
    |sX_1                                         |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 405|         89|  207|        448|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln185_4_reg_2265                                                          |   1|   0|    1|          0|
    |ap_CS_fsm                                                                     |   3|   0|    3|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_317                                   |  32|   0|   32|          0|
    |call_ret_shift_line_buffer_array_ap_ufixed_16u_config5_s_fu_328_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln203_reg_2269                                                           |   1|   0|    1|          0|
    |icmp_ln233_reg_2256                                                           |   1|   0|    1|          0|
    |indvar_flatten_reg_306                                                        |  10|   0|   10|          0|
    |kernel_data_V_2_16                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_17                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_18                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_19                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_20                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_21                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_22                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_23                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_24                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_25                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_26                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_27                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_28                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_29                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_30                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_31                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_48                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_49                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_50                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_51                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_52                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_53                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_54                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_55                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_56                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_57                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_58                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_59                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_60                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_61                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_62                                                            |   3|   0|    3|          0|
    |kernel_data_V_2_63                                                            |   3|   0|    3|          0|
    |pX_1                                                                          |  32|   0|   32|          0|
    |pY_1                                                                          |  32|   0|   32|          0|
    |sX_1                                                                          |  32|   0|   32|          0|
    |sY_1                                                                          |  32|   0|   32|          0|
    |select_ln86_100_reg_2662                                                      |   3|   0|    3|          0|
    |select_ln86_101_reg_2667                                                      |   3|   0|    3|          0|
    |select_ln86_56_reg_2367                                                       |   3|   0|    3|          0|
    |select_ln86_58_reg_2382                                                       |   3|   0|    3|          0|
    |select_ln86_59_reg_2387                                                       |   3|   0|    3|          0|
    |select_ln86_61_reg_2402                                                       |   3|   0|    3|          0|
    |select_ln86_62_reg_2407                                                       |   3|   0|    3|          0|
    |select_ln86_64_reg_2422                                                       |   3|   0|    3|          0|
    |select_ln86_65_reg_2427                                                       |   3|   0|    3|          0|
    |select_ln86_67_reg_2442                                                       |   3|   0|    3|          0|
    |select_ln86_68_reg_2447                                                       |   3|   0|    3|          0|
    |select_ln86_70_reg_2462                                                       |   3|   0|    3|          0|
    |select_ln86_71_reg_2467                                                       |   3|   0|    3|          0|
    |select_ln86_73_reg_2482                                                       |   3|   0|    3|          0|
    |select_ln86_74_reg_2487                                                       |   3|   0|    3|          0|
    |select_ln86_76_reg_2502                                                       |   3|   0|    3|          0|
    |select_ln86_77_reg_2507                                                       |   3|   0|    3|          0|
    |select_ln86_79_reg_2522                                                       |   3|   0|    3|          0|
    |select_ln86_80_reg_2527                                                       |   3|   0|    3|          0|
    |select_ln86_82_reg_2542                                                       |   3|   0|    3|          0|
    |select_ln86_83_reg_2547                                                       |   3|   0|    3|          0|
    |select_ln86_85_reg_2562                                                       |   3|   0|    3|          0|
    |select_ln86_86_reg_2567                                                       |   3|   0|    3|          0|
    |select_ln86_88_reg_2582                                                       |   3|   0|    3|          0|
    |select_ln86_89_reg_2587                                                       |   3|   0|    3|          0|
    |select_ln86_91_reg_2602                                                       |   3|   0|    3|          0|
    |select_ln86_92_reg_2607                                                       |   3|   0|    3|          0|
    |select_ln86_94_reg_2622                                                       |   3|   0|    3|          0|
    |select_ln86_95_reg_2627                                                       |   3|   0|    3|          0|
    |select_ln86_97_reg_2642                                                       |   3|   0|    3|          0|
    |select_ln86_98_reg_2647                                                       |   3|   0|    3|          0|
    |select_ln86_reg_2362                                                          |   3|   0|    3|          0|
    |start_once_reg                                                                |   1|   0|    1|          0|
    |tmp_32_reg_2377                                                               |   2|   0|    2|          0|
    |tmp_33_reg_2392                                                               |   2|   0|    2|          0|
    |tmp_34_reg_2397                                                               |   2|   0|    2|          0|
    |tmp_35_reg_2412                                                               |   2|   0|    2|          0|
    |tmp_36_reg_2417                                                               |   2|   0|    2|          0|
    |tmp_37_reg_2432                                                               |   2|   0|    2|          0|
    |tmp_38_reg_2437                                                               |   2|   0|    2|          0|
    |tmp_39_reg_2452                                                               |   2|   0|    2|          0|
    |tmp_40_reg_2457                                                               |   2|   0|    2|          0|
    |tmp_41_reg_2472                                                               |   2|   0|    2|          0|
    |tmp_42_reg_2477                                                               |   2|   0|    2|          0|
    |tmp_43_reg_2492                                                               |   2|   0|    2|          0|
    |tmp_44_reg_2497                                                               |   2|   0|    2|          0|
    |tmp_45_reg_2512                                                               |   2|   0|    2|          0|
    |tmp_46_reg_2517                                                               |   2|   0|    2|          0|
    |tmp_47_reg_2532                                                               |   2|   0|    2|          0|
    |tmp_48_reg_2537                                                               |   2|   0|    2|          0|
    |tmp_49_reg_2552                                                               |   2|   0|    2|          0|
    |tmp_50_reg_2557                                                               |   2|   0|    2|          0|
    |tmp_51_reg_2572                                                               |   2|   0|    2|          0|
    |tmp_52_reg_2577                                                               |   2|   0|    2|          0|
    |tmp_53_reg_2592                                                               |   2|   0|    2|          0|
    |tmp_54_reg_2597                                                               |   2|   0|    2|          0|
    |tmp_55_reg_2612                                                               |   2|   0|    2|          0|
    |tmp_56_reg_2617                                                               |   2|   0|    2|          0|
    |tmp_57_reg_2632                                                               |   2|   0|    2|          0|
    |tmp_58_reg_2637                                                               |   2|   0|    2|          0|
    |tmp_59_reg_2652                                                               |   2|   0|    2|          0|
    |tmp_60_reg_2657                                                               |   2|   0|    2|          0|
    |tmp_61_reg_2672                                                               |   2|   0|    2|          0|
    |tmp_62_reg_2677                                                               |   2|   0|    2|          0|
    |tmp_data_0_V_reg_2282                                                         |   3|   0|    3|          0|
    |tmp_data_10_V_reg_2332                                                        |   3|   0|    3|          0|
    |tmp_data_11_V_reg_2337                                                        |   3|   0|    3|          0|
    |tmp_data_12_V_reg_2342                                                        |   3|   0|    3|          0|
    |tmp_data_13_V_reg_2347                                                        |   3|   0|    3|          0|
    |tmp_data_14_V_reg_2352                                                        |   3|   0|    3|          0|
    |tmp_data_15_V_reg_2357                                                        |   3|   0|    3|          0|
    |tmp_data_1_V_reg_2287                                                         |   3|   0|    3|          0|
    |tmp_data_2_V_reg_2292                                                         |   3|   0|    3|          0|
    |tmp_data_3_V_reg_2297                                                         |   3|   0|    3|          0|
    |tmp_data_4_V_reg_2302                                                         |   3|   0|    3|          0|
    |tmp_data_5_V_reg_2307                                                         |   3|   0|    3|          0|
    |tmp_data_6_V_reg_2312                                                         |   3|   0|    3|          0|
    |tmp_data_7_V_reg_2317                                                         |   3|   0|    3|          0|
    |tmp_data_8_V_reg_2322                                                         |   3|   0|    3|          0|
    |tmp_data_9_V_reg_2327                                                         |   3|   0|    3|          0|
    |tmp_reg_2372                                                                  |   2|   0|    2|          0|
    |and_ln185_4_reg_2265                                                          |  64|  32|    1|          0|
    |icmp_ln233_reg_2256                                                           |  64|  32|    1|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 615|  64|  489|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config5> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config5> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config5> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config5> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config5> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config5> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config5> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config5> | return value |
|start_out                 | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config5> | return value |
|start_write               | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,16u>,config5> | return value |
|data_V_data_0_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                 data_V_data_0_V                 |    pointer   |
|data_V_data_1_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                 data_V_data_1_V                 |    pointer   |
|data_V_data_2_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                 data_V_data_2_V                 |    pointer   |
|data_V_data_3_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                 data_V_data_3_V                 |    pointer   |
|data_V_data_4_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                 data_V_data_4_V                 |    pointer   |
|data_V_data_5_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                 data_V_data_5_V                 |    pointer   |
|data_V_data_6_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                 data_V_data_6_V                 |    pointer   |
|data_V_data_7_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                 data_V_data_7_V                 |    pointer   |
|data_V_data_8_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_8_V                 |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_8_V                 |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                 data_V_data_8_V                 |    pointer   |
|data_V_data_9_V_dout      |  in |    3|   ap_fifo  |                 data_V_data_9_V                 |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_9_V                 |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                 data_V_data_9_V                 |    pointer   |
|data_V_data_10_V_dout     |  in |    3|   ap_fifo  |                 data_V_data_10_V                |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_10_V                |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                 data_V_data_10_V                |    pointer   |
|data_V_data_11_V_dout     |  in |    3|   ap_fifo  |                 data_V_data_11_V                |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_11_V                |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                 data_V_data_11_V                |    pointer   |
|data_V_data_12_V_dout     |  in |    3|   ap_fifo  |                 data_V_data_12_V                |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_12_V                |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                 data_V_data_12_V                |    pointer   |
|data_V_data_13_V_dout     |  in |    3|   ap_fifo  |                 data_V_data_13_V                |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_13_V                |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                 data_V_data_13_V                |    pointer   |
|data_V_data_14_V_dout     |  in |    3|   ap_fifo  |                 data_V_data_14_V                |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_14_V                |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                 data_V_data_14_V                |    pointer   |
|data_V_data_15_V_dout     |  in |    3|   ap_fifo  |                 data_V_data_15_V                |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_15_V                |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                 data_V_data_15_V                |    pointer   |
|res_V_data_0_V_din        | out |    3|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                  res_V_data_0_V                 |    pointer   |
|res_V_data_1_V_din        | out |    3|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                  res_V_data_1_V                 |    pointer   |
|res_V_data_2_V_din        | out |    3|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                  res_V_data_2_V                 |    pointer   |
|res_V_data_3_V_din        | out |    3|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                  res_V_data_3_V                 |    pointer   |
|res_V_data_4_V_din        | out |    3|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                  res_V_data_4_V                 |    pointer   |
|res_V_data_5_V_din        | out |    3|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                  res_V_data_5_V                 |    pointer   |
|res_V_data_6_V_din        | out |    3|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                  res_V_data_6_V                 |    pointer   |
|res_V_data_7_V_din        | out |    3|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                  res_V_data_7_V                 |    pointer   |
|res_V_data_8_V_din        | out |    3|   ap_fifo  |                  res_V_data_8_V                 |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_8_V                 |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                  res_V_data_8_V                 |    pointer   |
|res_V_data_9_V_din        | out |    3|   ap_fifo  |                  res_V_data_9_V                 |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                  res_V_data_9_V                 |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                  res_V_data_9_V                 |    pointer   |
|res_V_data_10_V_din       | out |    3|   ap_fifo  |                 res_V_data_10_V                 |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_10_V                 |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                 res_V_data_10_V                 |    pointer   |
|res_V_data_11_V_din       | out |    3|   ap_fifo  |                 res_V_data_11_V                 |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_11_V                 |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                 res_V_data_11_V                 |    pointer   |
|res_V_data_12_V_din       | out |    3|   ap_fifo  |                 res_V_data_12_V                 |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_12_V                 |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                 res_V_data_12_V                 |    pointer   |
|res_V_data_13_V_din       | out |    3|   ap_fifo  |                 res_V_data_13_V                 |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_13_V                 |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                 res_V_data_13_V                 |    pointer   |
|res_V_data_14_V_din       | out |    3|   ap_fifo  |                 res_V_data_14_V                 |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_14_V                 |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                 res_V_data_14_V                 |    pointer   |
|res_V_data_15_V_din       | out |    3|   ap_fifo  |                 res_V_data_15_V                 |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_15_V                 |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                 res_V_data_15_V                 |    pointer   |
+--------------------------+-----+-----+------------+-------------------------------------------------+--------------+

