0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_OOP.sv,1718266051,systemVerilog,,,,$unit_tb_OOP_sv;RiscVProcessor_test_top;processor_io;test,,uvm,,,,,,
C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_RiscV.v,1718192713,verilog,,,,tb_RiscV,,,,,,,,
C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/DataMemory.v,1718194147,verilog,,C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/InstructionsMemory.v,,DataMemory,,,,,,,,
C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/InstructionsMemory.v,1718194886,verilog,,C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v,,InstructionsMemory,,,,,,,,
C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/RiscV_processor.v,1718196365,verilog,,C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/mux2to1.v,,RiscV_processor,,,,,,,,
C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/mux2to1.v,1714465974,verilog,,C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/mux4to1.v,,mux2to1,,,,,,,,
C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sources_1/new/mux4to1.v,1714466215,verilog,,C:/Users/LENOVO/Desktop/MyProjects/RISCV-PROCESSOR-PIPELINE/NguyenGiaBaoNgoc_21520366_Lab0405/RiscV_Pipeline/RiscV_Pipeline.srcs/sim_1/new/tb_RiscV.v,,mux4to1,,,,,,,,
