// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2020, The Linux Foundation. All rights reserved.
 */

#include <linux/types.h>
#include "besbev-registers.h"

const u8 besbev_reg_access_analog[BESBEV_REG(
			BESBEV_ANALOG_REGISTERS_MAX_SIZE)] = {
	[BESBEV_REG(BESBEV_ANA_MICBIAS_MICB_1_2_EN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_MICBIAS_MICB_3_EN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_MICBIAS_LDO_1_SETTING)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_MICBIAS_LDO_1_CTRL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_TX_AMIC1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_TX_AMIC2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_NCP_EN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_NCP_VCTRL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_HPHPA_CNP_CTL_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_HPHPA_CNP_CTL_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_HPHPA_PA_STATUS)] = RD_REG,
	[BESBEV_REG(BESBEV_ANA_HPHPA_FSM_CLK)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_HPHPA_L_GAIN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_HPHPA_R_GAIN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_HPHPA_SPARE_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SWR_HPHPA_HD2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_SURGE_EN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_COMBOPA_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_COMBOPA_CTL_4)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_COMBOPA_CTL_5)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_RXLDO_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_MBIAS_EN)] = RD_WR_REG,
};

const u8 besbev_reg_access_digital[BESBEV_REG(
			BESBEV_DIGITAL_REGISTERS_MAX_SIZE)] = {
	[BESBEV_REG(BESBEV_DIG_SWR_CHIP_ID0)] = RD_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CHIP_ID1)] = RD_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CHIP_ID2)] = RD_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CHIP_ID3)] = RD_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_SWR_TX_CLK_RATE)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_RST_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_TOP_CLK_CFG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_RX_CLK_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_TX_CLK_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_SWR_RST_EN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_RX_RST)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_RX0_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_RX1_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_TX_ANA_MODE_0_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_COMP_CTL_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_RX_DELAY_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_RX_GAIN_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_RX_GAIN_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_RX_GAIN_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_TX0_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_TX1_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_TX_RST)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_REQ0_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_REQ1_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_RST)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_AMIC_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_DMIC_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_DMIC1_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_DMIC1_RATE)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_PDM_WD_CTL0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_PDM_WD_CTL1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_INTR_MODE)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_INTR_MASK_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_INTR_MASK_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_INTR_MASK_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_INTR_STATUS_0)] = RD_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_INTR_STATUS_1)] = RD_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_INTR_STATUS_2)] = RD_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_INTR_CLEAR_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_INTR_CLEAR_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_INTR_CLEAR_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_INTR_LEVEL_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_INTR_LEVEL_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_INTR_LEVEL_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_CONN_RX0_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_CDC_CONN_RX1_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_LOOP_BACK_MODE)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_DRIVE_STRENGTH_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_DIG_DEBUG_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_DIG_DEBUG_EN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_DEM_BYPASS_DATA0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_DEM_BYPASS_DATA1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_DEM_BYPASS_DATA2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_SWR_DEM_BYPASS_DATA3)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_REF_CTRL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TEST_CTL_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_BIAS_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OP_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_IREF_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ISENS_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CLK_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TEST_CTL_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_BIAS_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ADC_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DOUT_MSB)] = RD_REG,
	[BESBEV_REG(BESBEV_DOUT_LSB)] = RD_REG,
	[BESBEV_REG(BESBEV_VBAT_SNS)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ITRIM_CODE)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OVERRIDE1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OVERRIDE2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_VSENSE1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ISENSE1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ISENSE2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ISENSE_CAL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_MISC)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ADC_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ADC_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ADC_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ADC_3)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ADC_4)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ADC_5)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ADC_6)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ADC_7)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_STATUS)] = RD_REG,
	[BESBEV_REG(BESBEV_DAC_CTRL_REG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DAC_EN_DEBUG_REG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DAC_OPAMP_BIAS1_REG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DAC_OPAMP_BIAS2_REG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DAC_VCM_CTRL_REG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DAC_VOLTAGE_CTRL_REG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ATEST1_REG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ATEST2_REG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_TOP_BIAS_REG1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_TOP_BIAS_REG2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_TOP_BIAS_REG3)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_TOP_BIAS_REG4)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_CLIP_DET_REG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_DRV_LF_BLK_EN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_DRV_LF_EN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_DRV_LF_MASK_DCC_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_DRV_LF_MISC_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_DRV_LF_REG_GAIN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_DRV_OS_CAL_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_DRV_OS_CAL_CTL1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_PWM_CLK_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_PDRV_HS_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_PDRV_LS_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_PWRSTG_DBG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_OCP_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPKR_BBM_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PA_STATUS0)] = RD_REG,
	[BESBEV_REG(BESBEV_PA_STATUS1)] = RD_REG,
	[BESBEV_REG(BESBEV_PA_STATUS2)] = RD_REG,
	[BESBEV_REG(BESBEV_EN_CTRL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CURRENT_LIMIT)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_IBIAS1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_IBIAS2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_IBIAS3)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_LDO_PROG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_STABILITY_CTRL1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_STABILITY_CTRL2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PWRSTAGE_CTRL1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PWRSTAGE_CTRL2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_BYPASS_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_BYPASS_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ZX_CTRL_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ZX_CTRL_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_MISC1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_MISC2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_GMAMP_SUP1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PWRSTAGE_CTRL3)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PWRSTAGE_CTRL4)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TEST1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPARE1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPARE2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PON_CTL_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PON_CLT_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PON_CTL_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PON_CTL_3)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CKWD_CTL_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CKWD_CTL_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CKWD_CTL_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CKSK_CTL_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PADSW_CTL_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TEST_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TEST_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_STATUS_0)] = RD_REG,
	[BESBEV_REG(BESBEV_STATUS_1)] = RD_REG,
	[BESBEV_REG(BESBEV_CHIP_ID0)] = RD_REG,
	[BESBEV_REG(BESBEV_CHIP_ID1)] = RD_REG,
	[BESBEV_REG(BESBEV_CHIP_ID2)] = RD_REG,
	[BESBEV_REG(BESBEV_CHIP_ID3)] = RD_REG,
	[BESBEV_REG(BESBEV_BUS_ID)] = RD_REG,
	[BESBEV_REG(BESBEV_CDC_RST_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TOP_CLK_CFG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_PATH_MODE)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_CLK_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SWR_RESET_EN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_RESET_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PA_FSM_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PA_FSM_TIMER0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PA_FSM_TIMER1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PA_FSM_STA)] = RD_REG,
	[BESBEV_REG(BESBEV_PA_FSM_ERR_COND)] = RD_REG,
	[BESBEV_REG(BESBEV_PA_FSM_MSK)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PA_FSM_BYP)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PA_FSM_DBG)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TADC_VALUE_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TEMP_DETECT_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TEMP_MSB)] = RD_REG,
	[BESBEV_REG(BESBEV_TEMP_LSB)] = RD_REG,
	[BESBEV_REG(BESBEV_TEMP_CONFIG0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TEMP_CONFIG1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_VBAT_ADC_FLT_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_VBAT_DIN_MSB)] = RD_REG,
	[BESBEV_REG(BESBEV_VBAT_DIN_LSB)] = RD_REG,
	[BESBEV_REG(BESBEV_VBAT_DOUT)] = RD_REG,
	[BESBEV_REG(BESBEV_SDM_PDM9_LSB)] = RD_REG,
	[BESBEV_REG(BESBEV_SDM_PDM9_MSB)] = RD_REG,
	[BESBEV_REG(BESBEV_CDC_RX_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_A1_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_A1_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_A2_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_A2_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_A3_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_A3_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_A4_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_A4_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_A5_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_A5_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_A6_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_A7_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_C_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_C_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_C_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_C_3)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_R1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_R2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_R3)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_R4)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_R5)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_R6)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_DSM_R7)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_GAIN_PDM_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_GAIN_PDM_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CDC_SPK_GAIN_PDM_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PDM_WD_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DEM_BYPASS_DATA0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DEM_BYPASS_DATA1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DEM_BYPASS_DATA2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DEM_BYPASS_DATA3)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_LRA_PER_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_LRA_PER_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_DELTA_THETA_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_DELTA_THETA_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_DIRECT_AMP_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_DIRECT_AMP_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP0_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP0_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP1_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP1_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP2_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP2_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP3_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP3_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP4_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP4_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP5_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP5_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP6_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP6_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP7_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PTRN_AMP7_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PER_0_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PER_2_3)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PER_4_5)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_PER_6_7)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_WAVG_STA)] = RD_REG,
	[BESBEV_REG(BESBEV_DRE_CTL_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DRE_CTL_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DRE_IDLE_DET_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CLSH_CTL_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CLSH_CTL_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CLSH_V_HD_PA)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CLSH_V_PA_MIN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CLSH_OVRD_VAL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CLSH_HARD_MAX)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CLSH_SOFT_MAX)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_CLSH_SIG_DP)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TAGC_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TAGC_TIME)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TAGC_E2E_GAIN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TAGC_FORCE_VAL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_VAGC_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_VAGC_TIME)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_VAGC_ATTN_LVL_1_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_VAGC_ATTN_LVL_3)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_INTR_MODE)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_INTR_MASK0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_INTR_MASK1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_INTR_STATUS0)] = RD_REG,
	[BESBEV_REG(BESBEV_INTR_STATUS1)] = RD_REG,
	[BESBEV_REG(BESBEV_INTR_CLEAR0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_INTR_CLEAR1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_INTR_LEVEL0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_INTR_LEVEL1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_INTR_SET0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_INTR_SET1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_INTR_TEST0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_INTR_TEST1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_CTRL0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_CTRL1)] = RD_REG,
	[BESBEV_REG(BESBEV_HDRIVE_CTL_GROUP1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PIN_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PIN_CTL_OE)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PIN_WDATA_IOPAD)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PIN_STATUS)] = RD_REG,
	[BESBEV_REG(BESBEV_I2C_SLAVE_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_PDM_TEST_MODE)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ATE_TEST_MODE)] = RD_REG,
	[BESBEV_REG(BESBEV_DIG_DEBUG_MODE)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_DEBUG_SEL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_DIG_DEBUG_EN)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SWR_HM_TEST0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SWR_HM_TEST1)] = RD_REG,
	[BESBEV_REG(BESBEV_SWR_PAD_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TADC_DETECT_DBG_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TADC_DEBUG_MSB)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TADC_DEBUG_LSB)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SAMPLE_EDGE_SEL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SWR_EDGE_SEL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_TEST_MODE_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_IOPAD_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_CSR_DBG_ADD)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_ANA_CSR_DBG_CTL)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPARE_R)] = RD_REG,
	[BESBEV_REG(BESBEV_SPARE_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPARE_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SPARE_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_SCODE)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_3)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_4)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_5)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_6)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_7)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_8)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_9)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_10)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_11)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_12)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_13)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_14)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_15)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_16)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_17)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_18)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_19)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_20)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_21)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_22)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_23)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_24)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_25)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_26)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_27)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_28)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_29)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_30)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_31)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_32)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_33)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_34)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_35)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_OTP_REG_63)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_0)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_1)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_2)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_3)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_4)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_5)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_6)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_7)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_8)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_9)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_10)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_11)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_12)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_13)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_14)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_15)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_16)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_17)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_18)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_19)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_20)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_21)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_22)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_23)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_24)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_25)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_26)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_27)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_28)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_29)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_30)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_31)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_32)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_33)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_34)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_35)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_36)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_37)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_38)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_39)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_40)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_41)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_42)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_43)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_44)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_45)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_46)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_47)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_48)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_49)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_50)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_51)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_52)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_53)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_54)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_55)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_56)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_57)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_58)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_59)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_60)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_61)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_62)] = RD_WR_REG,
	[BESBEV_REG(BESBEV_EMEM_63)] = RD_WR_REG,
};
