Timing Analyzer report for cofre
Fri Feb 28 05:54:28 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'clk_500m_1s:inst|tffc[5]'
 13. Setup: 'clk_500m_1s:inst|tffc[2]'
 14. Setup: 'clk_500m_1s:inst|tffc[1]'
 15. Setup: 'clk_500m_1s:inst|tffc[4]'
 16. Setup: 'clk_500m_1s:inst|tffc[3]'
 17. Setup: 'clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]'
 18. Hold: 'clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]'
 19. Hold: 'clk_500m_1s:inst|tffc[3]'
 20. Hold: 'clk'
 21. Hold: 'clk_500m_1s:inst|tffc[4]'
 22. Hold: 'clk_500m_1s:inst|tffc[1]'
 23. Hold: 'clk_500m_1s:inst|tffc[2]'
 24. Hold: 'clk_500m_1s:inst|tffc[5]'
 25. Setup Transfers
 26. Hold Transfers
 27. Report TCCS
 28. Report RSKM
 29. Unconstrained Paths Summary
 30. Clock Status Summary
 31. Unconstrained Output Ports
 32. Unconstrained Output Ports
 33. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; cofre                                               ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM240T100I5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------+
; Clock Name                                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                     ;
+-------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------+
; clk                                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                     ;
; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] } ;
; clk_500m_1s:inst|tffc[1]                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_500m_1s:inst|tffc[1] }                                                ;
; clk_500m_1s:inst|tffc[2]                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_500m_1s:inst|tffc[2] }                                                ;
; clk_500m_1s:inst|tffc[3]                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_500m_1s:inst|tffc[3] }                                                ;
; clk_500m_1s:inst|tffc[4]                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_500m_1s:inst|tffc[4] }                                                ;
; clk_500m_1s:inst|tffc[5]                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_500m_1s:inst|tffc[5] }                                                ;
+-------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fmax Summary                                                  ;
+-----------+-----------------+--------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name               ; Note ;
+-----------+-----------------+--------------------------+------+
; 179.6 MHz ; 179.6 MHz       ; clk                      ;      ;
; 357.4 MHz ; 357.4 MHz       ; clk_500m_1s:inst|tffc[5] ;      ;
+-----------+-----------------+--------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                    ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; clk                                                                     ; -4.568 ; -80.542       ;
; clk_500m_1s:inst|tffc[5]                                                ; -1.798 ; -1.798        ;
; clk_500m_1s:inst|tffc[2]                                                ; 0.457  ; 0.000         ;
; clk_500m_1s:inst|tffc[1]                                                ; 0.793  ; 0.000         ;
; clk_500m_1s:inst|tffc[4]                                                ; 0.805  ; 0.000         ;
; clk_500m_1s:inst|tffc[3]                                                ; 1.556  ; 0.000         ;
; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; 4.398  ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                     ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; -4.452 ; -4.452        ;
; clk_500m_1s:inst|tffc[3]                                                ; -1.610 ; -1.610        ;
; clk                                                                     ; -1.493 ; -2.653        ;
; clk_500m_1s:inst|tffc[4]                                                ; -0.859 ; -0.859        ;
; clk_500m_1s:inst|tffc[1]                                                ; -0.847 ; -0.847        ;
; clk_500m_1s:inst|tffc[2]                                                ; -0.511 ; -0.511        ;
; clk_500m_1s:inst|tffc[5]                                                ; -0.504 ; -0.504        ;
+-------------------------------------------------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+--------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                      ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; clk                                                                     ; -2.289 ; -2.289        ;
; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; 0.234  ; 0.000         ;
; clk_500m_1s:inst|tffc[1]                                                ; 0.234  ; 0.000         ;
; clk_500m_1s:inst|tffc[2]                                                ; 0.234  ; 0.000         ;
; clk_500m_1s:inst|tffc[3]                                                ; 0.234  ; 0.000         ;
; clk_500m_1s:inst|tffc[4]                                                ; 0.234  ; 0.000         ;
; clk_500m_1s:inst|tffc[5]                                                ; 0.234  ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.568 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 5.235      ;
; -4.568 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 5.235      ;
; -4.568 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 5.235      ;
; -4.568 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 5.235      ;
; -4.568 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 5.235      ;
; -4.555 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 5.222      ;
; -4.446 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 5.113      ;
; -4.446 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 5.113      ;
; -4.446 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 5.113      ;
; -4.446 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 5.113      ;
; -4.446 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 5.113      ;
; -4.433 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 5.100      ;
; -4.181 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.848      ;
; -4.181 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.848      ;
; -4.181 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.848      ;
; -4.181 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.848      ;
; -4.181 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.848      ;
; -4.168 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.835      ;
; -4.091 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.758      ;
; -4.091 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.758      ;
; -4.091 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.758      ;
; -4.091 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.758      ;
; -4.091 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.758      ;
; -4.078 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.745      ;
; -3.973 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.973 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.640      ;
; -3.961 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.628      ;
; -3.961 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.628      ;
; -3.961 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.628      ;
; -3.961 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.628      ;
; -3.961 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.628      ;
; -3.960 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.627      ;
; -3.960 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.627      ;
; -3.960 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.627      ;
; -3.960 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.627      ;
; -3.960 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.627      ;
; -3.960 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.627      ;
; -3.948 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.615      ;
; -3.920 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[5]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.587      ;
; -3.920 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[5]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.587      ;
; -3.920 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[5]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.587      ;
; -3.920 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[5]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.587      ;
; -3.920 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[5]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.587      ;
; -3.907 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[5]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.574      ;
; -3.851 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.848 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.515      ;
; -3.848 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.515      ;
; -3.848 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.515      ;
; -3.848 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.515      ;
; -3.848 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.515      ;
; -3.838 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[15] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.505      ;
; -3.838 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.505      ;
; -3.838 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[13] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.505      ;
; -3.838 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.505      ;
; -3.838 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.505      ;
; -3.838 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.505      ;
; -3.835 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.502      ;
; -3.806 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.473      ;
; -3.806 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.473      ;
; -3.793 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.460      ;
; -3.725 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.392      ;
; -3.725 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.392      ;
; -3.725 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.392      ;
; -3.725 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.392      ;
; -3.725 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.392      ;
; -3.712 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.379      ;
; -3.654 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.321      ;
; -3.654 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.321      ;
; -3.654 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.321      ;
; -3.654 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.321      ;
; -3.654 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.321      ;
; -3.641 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.308      ;
; -3.595 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.262      ;
; -3.595 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.262      ;
; -3.595 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.262      ;
; -3.595 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.262      ;
; -3.595 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.262      ;
; -3.586 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.253      ;
; -3.586 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.253      ;
; -3.586 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.253      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk_500m_1s:inst|tffc[5]'                                                                                                          ;
+--------+--------------------------+---------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------+--------------------------+--------------------------+--------------+------------+------------+
; -1.798 ; inst1                    ; inst1   ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; 1.000        ; 0.000      ; 2.465      ;
; 0.450  ; clk_500m_1s:inst|tffc[5] ; inst1   ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; 0.500        ; 1.806      ; 1.899      ;
; 0.950  ; clk_500m_1s:inst|tffc[5] ; inst1   ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; 1.000        ; 1.806      ; 1.899      ;
+--------+--------------------------+---------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk_500m_1s:inst|tffc[2]'                                                                                                                          ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.457 ; clk_500m_1s:inst|tffc[3] ; clk_500m_1s:inst|tffc[3] ; clk_500m_1s:inst|tffc[3] ; clk_500m_1s:inst|tffc[2] ; 0.500        ; 1.793      ; 1.879      ;
; 0.957 ; clk_500m_1s:inst|tffc[3] ; clk_500m_1s:inst|tffc[3] ; clk_500m_1s:inst|tffc[3] ; clk_500m_1s:inst|tffc[2] ; 1.000        ; 1.793      ; 1.879      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk_500m_1s:inst|tffc[1]'                                                                                                                          ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.793 ; clk_500m_1s:inst|tffc[2] ; clk_500m_1s:inst|tffc[2] ; clk_500m_1s:inst|tffc[2] ; clk_500m_1s:inst|tffc[1] ; 0.500        ; 2.136      ; 1.886      ;
; 1.293 ; clk_500m_1s:inst|tffc[2] ; clk_500m_1s:inst|tffc[2] ; clk_500m_1s:inst|tffc[2] ; clk_500m_1s:inst|tffc[1] ; 1.000        ; 2.136      ; 1.886      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk_500m_1s:inst|tffc[4]'                                                                                                                          ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.805 ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[4] ; 0.500        ; 2.160      ; 1.898      ;
; 1.305 ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[4] ; 1.000        ; 2.160      ; 1.898      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk_500m_1s:inst|tffc[3]'                                                                                                                          ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 1.556 ; clk_500m_1s:inst|tffc[4] ; clk_500m_1s:inst|tffc[4] ; clk_500m_1s:inst|tffc[4] ; clk_500m_1s:inst|tffc[3] ; 0.500        ; 2.874      ; 1.861      ;
; 2.056 ; clk_500m_1s:inst|tffc[4] ; clk_500m_1s:inst|tffc[4] ; clk_500m_1s:inst|tffc[4] ; clk_500m_1s:inst|tffc[3] ; 1.000        ; 2.874      ; 1.861      ;
+-------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]'                                                                                                                          ;
+-------+--------------------------+--------------------------+--------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+--------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; 4.398 ; clk_500m_1s:inst|tffc[1] ; clk_500m_1s:inst|tffc[1] ; clk_500m_1s:inst|tffc[1] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; 0.500        ; 5.735      ; 1.880      ;
; 4.898 ; clk_500m_1s:inst|tffc[1] ; clk_500m_1s:inst|tffc[1] ; clk_500m_1s:inst|tffc[1] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; 1.000        ; 5.735      ; 1.880      ;
+-------+--------------------------+--------------------------+--------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]'                                                                                                                            ;
+--------+--------------------------+--------------------------+--------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+-------------------------------------------------------------------------+--------------+------------+------------+
; -4.452 ; clk_500m_1s:inst|tffc[1] ; clk_500m_1s:inst|tffc[1] ; clk_500m_1s:inst|tffc[1] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; 0.000        ; 5.735      ; 1.880      ;
; -3.952 ; clk_500m_1s:inst|tffc[1] ; clk_500m_1s:inst|tffc[1] ; clk_500m_1s:inst|tffc[1] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; -0.500       ; 5.735      ; 1.880      ;
+--------+--------------------------+--------------------------+--------------------------+-------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk_500m_1s:inst|tffc[3]'                                                                                                                            ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.610 ; clk_500m_1s:inst|tffc[4] ; clk_500m_1s:inst|tffc[4] ; clk_500m_1s:inst|tffc[4] ; clk_500m_1s:inst|tffc[3] ; 0.000        ; 2.874      ; 1.861      ;
; -1.110 ; clk_500m_1s:inst|tffc[4] ; clk_500m_1s:inst|tffc[4] ; clk_500m_1s:inst|tffc[4] ; clk_500m_1s:inst|tffc[3] ; -0.500       ; 2.874      ; 1.861      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.493 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 2.452      ;
; -0.993 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 2.452      ;
; -0.232 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[5]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 3.713      ;
; -0.232 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 3.713      ;
; -0.232 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 3.713      ;
; -0.232 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 3.713      ;
; -0.232 ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 3.713      ;
; 0.268  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[5]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 3.713      ;
; 0.268  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 3.713      ;
; 0.268  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 3.713      ;
; 0.268  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 3.713      ;
; 0.268  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 3.713      ;
; 0.363  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[15] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.308      ;
; 0.363  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.308      ;
; 0.363  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[13] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.308      ;
; 0.363  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.308      ;
; 0.363  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.308      ;
; 0.376  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.321      ;
; 0.376  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.321      ;
; 0.376  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.321      ;
; 0.376  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.321      ;
; 0.376  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.321      ;
; 0.863  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[15] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.308      ;
; 0.863  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.308      ;
; 0.863  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[13] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.308      ;
; 0.863  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.308      ;
; 0.863  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.308      ;
; 0.876  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.321      ;
; 0.876  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.321      ;
; 0.876  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.321      ;
; 0.876  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.321      ;
; 0.876  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.321      ;
; 0.958  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.903      ;
; 0.971  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.916      ;
; 0.971  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.916      ;
; 0.971  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.916      ;
; 0.971  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.916      ;
; 0.971  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; 0.000        ; 3.348      ; 4.916      ;
; 1.458  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.903      ;
; 1.471  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.916      ;
; 1.471  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.916      ;
; 1.471  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.916      ;
; 1.471  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.916      ;
; 1.471  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk         ; -0.500       ; 3.348      ; 4.916      ;
; 2.107  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[5]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[5]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.108  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.116  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[13] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[13] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.126  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[15] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[15] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.212  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.433      ;
; 2.212  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.433      ;
; 2.221  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.229  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[21] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.450      ;
; 2.230  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.451      ;
; 2.230  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.451      ;
; 2.231  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.452      ;
; 2.231  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.452      ;
; 2.231  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.452      ;
; 2.232  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 2.453      ;
; 2.939  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.160      ;
; 2.940  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.161      ;
; 2.948  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.169      ;
; 2.949  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[13] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.170      ;
; 2.958  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.179      ;
; 2.958  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.179      ;
; 2.958  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.179      ;
; 2.958  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.179      ;
; 3.050  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.271      ;
; 3.051  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[5]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.272      ;
; 3.059  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.280      ;
; 3.060  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[13] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[15] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.281      ;
; 3.069  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[18] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.290      ;
; 3.069  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[8]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.290      ;
; 3.069  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.290      ;
; 3.069  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.290      ;
; 3.152  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[5]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.373      ;
; 3.152  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.373      ;
; 3.161  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[15] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.382      ;
; 3.161  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.382      ;
; 3.161  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[19] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.382      ;
; 3.170  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.391      ;
; 3.170  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.391      ;
; 3.170  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[9]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.391      ;
; 3.171  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[13] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.392      ;
; 3.171  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.392      ;
; 3.180  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[17] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.401      ;
; 3.180  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[7]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.401      ;
; 3.272  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[16] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[20] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.493      ;
; 3.281  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[11] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[13] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.502      ;
; 3.281  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[3]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.502      ;
; 3.281  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[6]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[10] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.502      ;
; 3.282  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[2]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.503      ;
; 3.282  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[12] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[14] ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.503      ;
; 3.392  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[1]  ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[4]  ; clk                                                                     ; clk         ; 0.000        ; 0.000      ; 3.613      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk_500m_1s:inst|tffc[4]'                                                                                                                            ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.859 ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[4] ; 0.000        ; 2.160      ; 1.898      ;
; -0.359 ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[4] ; -0.500       ; 2.160      ; 1.898      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk_500m_1s:inst|tffc[1]'                                                                                                                            ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.847 ; clk_500m_1s:inst|tffc[2] ; clk_500m_1s:inst|tffc[2] ; clk_500m_1s:inst|tffc[2] ; clk_500m_1s:inst|tffc[1] ; 0.000        ; 2.136      ; 1.886      ;
; -0.347 ; clk_500m_1s:inst|tffc[2] ; clk_500m_1s:inst|tffc[2] ; clk_500m_1s:inst|tffc[2] ; clk_500m_1s:inst|tffc[1] ; -0.500       ; 2.136      ; 1.886      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk_500m_1s:inst|tffc[2]'                                                                                                                            ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.511 ; clk_500m_1s:inst|tffc[3] ; clk_500m_1s:inst|tffc[3] ; clk_500m_1s:inst|tffc[3] ; clk_500m_1s:inst|tffc[2] ; 0.000        ; 1.793      ; 1.879      ;
; -0.011 ; clk_500m_1s:inst|tffc[3] ; clk_500m_1s:inst|tffc[3] ; clk_500m_1s:inst|tffc[3] ; clk_500m_1s:inst|tffc[2] ; -0.500       ; 1.793      ; 1.879      ;
+--------+--------------------------+--------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk_500m_1s:inst|tffc[5]'                                                                                                           ;
+--------+--------------------------+---------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------+--------------------------+--------------------------+--------------+------------+------------+
; -0.504 ; clk_500m_1s:inst|tffc[5] ; inst1   ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; 0.000        ; 1.806      ; 1.899      ;
; -0.004 ; clk_500m_1s:inst|tffc[5] ; inst1   ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; -0.500       ; 1.806      ; 1.899      ;
; 2.244  ; inst1                    ; inst1   ; clk_500m_1s:inst|tffc[5] ; clk_500m_1s:inst|tffc[5] ; 0.000        ; 0.000      ; 2.465      ;
+--------+--------------------------+---------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                               ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                              ; To Clock                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                     ; clk                                                                     ; 407      ; 0        ; 0        ; 0        ;
; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk                                                                     ; 22       ; 22       ; 0        ; 0        ;
; clk_500m_1s:inst|tffc[1]                                                ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; 1        ; 1        ; 0        ; 0        ;
; clk_500m_1s:inst|tffc[2]                                                ; clk_500m_1s:inst|tffc[1]                                                ; 1        ; 1        ; 0        ; 0        ;
; clk_500m_1s:inst|tffc[3]                                                ; clk_500m_1s:inst|tffc[2]                                                ; 1        ; 1        ; 0        ; 0        ;
; clk_500m_1s:inst|tffc[4]                                                ; clk_500m_1s:inst|tffc[3]                                                ; 1        ; 1        ; 0        ; 0        ;
; clk_500m_1s:inst|tffc[5]                                                ; clk_500m_1s:inst|tffc[4]                                                ; 1        ; 1        ; 0        ; 0        ;
; clk_500m_1s:inst|tffc[5]                                                ; clk_500m_1s:inst|tffc[5]                                                ; 2        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                              ; To Clock                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                     ; clk                                                                     ; 407      ; 0        ; 0        ; 0        ;
; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk                                                                     ; 22       ; 22       ; 0        ; 0        ;
; clk_500m_1s:inst|tffc[1]                                                ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; 1        ; 1        ; 0        ; 0        ;
; clk_500m_1s:inst|tffc[2]                                                ; clk_500m_1s:inst|tffc[1]                                                ; 1        ; 1        ; 0        ; 0        ;
; clk_500m_1s:inst|tffc[3]                                                ; clk_500m_1s:inst|tffc[2]                                                ; 1        ; 1        ; 0        ; 0        ;
; clk_500m_1s:inst|tffc[4]                                                ; clk_500m_1s:inst|tffc[3]                                                ; 1        ; 1        ; 0        ; 0        ;
; clk_500m_1s:inst|tffc[5]                                                ; clk_500m_1s:inst|tffc[4]                                                ; 1        ; 1        ; 0        ; 0        ;
; clk_500m_1s:inst|tffc[5]                                                ; clk_500m_1s:inst|tffc[5]                                                ; 2        ; 1        ; 0        ; 0        ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                   ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------+-------------+
; Target                                                                  ; Clock                                                                   ; Type ; Status      ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------+-------------+
; clk                                                                     ; clk                                                                     ; Base ; Constrained ;
; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] ; Base ; Constrained ;
; clk_500m_1s:inst|tffc[1]                                                ; clk_500m_1s:inst|tffc[1]                                                ; Base ; Constrained ;
; clk_500m_1s:inst|tffc[2]                                                ; clk_500m_1s:inst|tffc[2]                                                ; Base ; Constrained ;
; clk_500m_1s:inst|tffc[3]                                                ; clk_500m_1s:inst|tffc[3]                                                ; Base ; Constrained ;
; clk_500m_1s:inst|tffc[4]                                                ; clk_500m_1s:inst|tffc[4]                                                ; Base ; Constrained ;
; clk_500m_1s:inst|tffc[5]                                                ; clk_500m_1s:inst|tffc[5]                                                ; Base ; Constrained ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Feb 28 05:54:27 2025
Info: Command: quartus_sta cofre -c cofre
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cofre.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_500m_1s:inst|tffc[5] clk_500m_1s:inst|tffc[5]
    Info (332105): create_clock -period 1.000 -name clk_500m_1s:inst|tffc[4] clk_500m_1s:inst|tffc[4]
    Info (332105): create_clock -period 1.000 -name clk_500m_1s:inst|tffc[3] clk_500m_1s:inst|tffc[3]
    Info (332105): create_clock -period 1.000 -name clk_500m_1s:inst|tffc[2] clk_500m_1s:inst|tffc[2]
    Info (332105): create_clock -period 1.000 -name clk_500m_1s:inst|tffc[1] clk_500m_1s:inst|tffc[1]
    Info (332105): create_clock -period 1.000 -name clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0]
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.568
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.568             -80.542 clk 
    Info (332119):    -1.798              -1.798 clk_500m_1s:inst|tffc[5] 
    Info (332119):     0.457               0.000 clk_500m_1s:inst|tffc[2] 
    Info (332119):     0.793               0.000 clk_500m_1s:inst|tffc[1] 
    Info (332119):     0.805               0.000 clk_500m_1s:inst|tffc[4] 
    Info (332119):     1.556               0.000 clk_500m_1s:inst|tffc[3] 
    Info (332119):     4.398               0.000 clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -4.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.452              -4.452 clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] 
    Info (332119):    -1.610              -1.610 clk_500m_1s:inst|tffc[3] 
    Info (332119):    -1.493              -2.653 clk 
    Info (332119):    -0.859              -0.859 clk_500m_1s:inst|tffc[4] 
    Info (332119):    -0.847              -0.847 clk_500m_1s:inst|tffc[1] 
    Info (332119):    -0.511              -0.511 clk_500m_1s:inst|tffc[2] 
    Info (332119):    -0.504              -0.504 clk_500m_1s:inst|tffc[5] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):     0.234               0.000 clk_500m_1s:inst|lpm_counter:cnt_inst|cntr_92j:auto_generated|safe_q[0] 
    Info (332119):     0.234               0.000 clk_500m_1s:inst|tffc[1] 
    Info (332119):     0.234               0.000 clk_500m_1s:inst|tffc[2] 
    Info (332119):     0.234               0.000 clk_500m_1s:inst|tffc[3] 
    Info (332119):     0.234               0.000 clk_500m_1s:inst|tffc[4] 
    Info (332119):     0.234               0.000 clk_500m_1s:inst|tffc[5] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 340 megabytes
    Info: Processing ended: Fri Feb 28 05:54:28 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


