
*** Running vivado
    with args -log dbu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbu.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source dbu.tcl -notrace
Command: synth_design -top dbu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.293 ; gain = 235.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbu' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/dbu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_pipeline' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/cpu_pipeline.v:23]
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
INFO: [Synth 8-6157] synthesizing module 'instr_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.runs/synth_1/.Xil/Vivado-29148-DESKTOP-CK1FK5P/realtime/instr_mem_256x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem_256x32' (1#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.runs/synth_1/.Xil/Vivado-29148-DESKTOP-CK1FK5P/realtime/instr_mem_256x32_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'instr_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/cpu_pipeline.v:137]
INFO: [Synth 8-6157] synthesizing module 'register_syn' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/register.v:44]
	Parameter N bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_syn' (2#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/register.v:44]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/register_file.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dbu_ra' does not match port width (5) of module 'register_file' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/cpu_pipeline.v:157]
INFO: [Synth 8-6157] synthesizing module 'register_syn__parameterized0' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/register.v:44]
	Parameter N bound to: 458 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_syn__parameterized0' (3#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/register.v:44]
WARNING: [Synth 8-689] width (169) of port connection 'd' does not match port width (458) of module 'register_syn__parameterized0' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/cpu_pipeline.v:168]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/control_unit.v:23]
	Parameter ADD_op bound to: 6'b000000 
	Parameter ADDI_op bound to: 6'b001000 
	Parameter LW_op bound to: 6'b100011 
	Parameter SW_op bound to: 6'b101011 
	Parameter BEQ_op bound to: 6'b000100 
	Parameter J_op bound to: 6'b000010 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (4#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_src_choose' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/control_unit.v:100]
INFO: [Synth 8-6155] done synthesizing module 'pc_src_choose' (5#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/control_unit.v:100]
INFO: [Synth 8-6157] synthesizing module 'hazard_detection_unit' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/hazard_detection_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard_detection_unit' (6#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/hazard_detection_unit.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/cpu_pipeline.v:199]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/forwarding_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (7#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/forwarding_unit.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/cpu_pipeline.v:236]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/alu_control.v:23]
	Parameter ADD_funct bound to: 6'b100000 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (8#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/ALU.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ALU_ADD bound to: 3'b000 
	Parameter ALU_SUB bound to: 3'b001 
	Parameter ALU_AND bound to: 3'b010 
	Parameter ALU_OR bound to: 3'b011 
	Parameter ALU_XOR bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/ALU.v:21]
INFO: [Synth 8-6157] synthesizing module 'register_syn__parameterized1' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/register.v:44]
	Parameter N bound to: 107 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_syn__parameterized1' (9#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/register.v:44]
INFO: [Synth 8-6157] synthesizing module 'data_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.runs/synth_1/.Xil/Vivado-29148-DESKTOP-CK1FK5P/realtime/data_mem_256x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem_256x32' (10#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.runs/synth_1/.Xil/Vivado-29148-DESKTOP-CK1FK5P/realtime/data_mem_256x32_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'data_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/cpu_pipeline.v:266]
WARNING: [Synth 8-689] width (32) of port connection 'dpra' does not match port width (8) of module 'data_mem_256x32' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/cpu_pipeline.v:268]
INFO: [Synth 8-6157] synthesizing module 'register_syn__parameterized2' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/register.v:44]
	Parameter N bound to: 71 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_syn__parameterized2' (10#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/register.v:44]
WARNING: [Synth 8-3848] Net shall_branch in module/entity cpu_pipeline does not have driver. [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/cpu_pipeline.v:144]
INFO: [Synth 8-6155] done synthesizing module 'cpu_pipeline' (11#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/cpu_pipeline.v:23]
WARNING: [Synth 8-689] width (10) of port connection 'DBU_ID_EX_ctrl' does not match port width (9) of module 'cpu_pipeline' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/dbu.v:81]
WARNING: [Synth 8-689] width (6) of port connection 'DBU_EX_MEM_ctrl' does not match port width (5) of module 'cpu_pipeline' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/dbu.v:82]
WARNING: [Synth 8-689] width (3) of port connection 'DBU_MEM_WB_ctrl' does not match port width (2) of module 'cpu_pipeline' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/dbu.v:83]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/edge_taker.v:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (12#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/edge_taker.v:23]
INFO: [Synth 8-6157] synthesizing module 'nixietube' [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-226] default block is never used [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/nixietube.v:72]
INFO: [Synth 8-6155] done synthesizing module 'nixietube' (13#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/nixietube.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dbu' (14#1) [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/new/dbu.v:23]
WARNING: [Synth 8-3331] design nixietube has unconnected port value[31]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[31]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[30]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[29]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[28]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[27]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[26]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[15]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[14]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[13]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[12]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[11]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[10]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[9]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[8]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[7]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[6]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[5]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[4]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[3]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[2]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[1]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port IF_ID_IR[0]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[31]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[30]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[29]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[28]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[27]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[26]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[25]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[24]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[23]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[22]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[21]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[15]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[14]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[13]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[12]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[11]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[10]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[9]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[8]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[7]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[6]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[5]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[4]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[3]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[2]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[1]
WARNING: [Synth 8-3331] design hazard_detection_unit has unconnected port ID_EX_IR[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port clk
WARNING: [Synth 8-3331] design control_unit has unconnected port rst
WARNING: [Synth 8-3331] design control_unit has unconnected port equal
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[31]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[30]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[29]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[28]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[27]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[26]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[25]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[24]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[23]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[22]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[21]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[20]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[19]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[18]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[17]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[16]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[15]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[14]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[13]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[12]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[11]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[10]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[9]
WARNING: [Synth 8-3331] design cpu_pipeline has unconnected port DBU_mem_rf_addr[8]
WARNING: [Synth 8-3331] design dbu has unconnected port succ
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1074.508 ; gain = 308.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1074.508 ; gain = 308.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1074.508 ; gain = 308.371
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1074.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/ip/data_mem_256x32/data_mem_256x32/data_mem_256x32_in_context.xdc] for cell 'cpu_pipeline/data_mem'
Finished Parsing XDC File [d:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/ip/data_mem_256x32/data_mem_256x32/data_mem_256x32_in_context.xdc] for cell 'cpu_pipeline/data_mem'
Parsing XDC File [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/constrs_1/imports/VivadoProject/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dbu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dbu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1196.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1196.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 87 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Runs 36-527] DCP does not exist: d:/VivadoProject/COD/Lab5/cpu_pipeline_branch_in_ex/cpu_pipeline_branch_in_ex.srcs/sources_1/ip/instr_mem_256x32/instr_mem_256x32.dcp
INFO: [Common 17-206] Exiting Vivado at Wed Jun  3 21:15:33 2020...
