#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffd2af1590 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffd2ac6a00 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffd2ac6a40 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffd2ac6a80 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffd2ac6ac0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000100000000000000>;
P_0x7fffd2ac6b00 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffd2ac6b40 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001001>;
P_0x7fffd2ac6b80 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010011>;
P_0x7fffd2ac6bc0 .param/str "TRACE_FILE" 0 2 37, "prog1.mem";
P_0x7fffd2ac6c00 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffd2b21280_0 .var/i "address_file", 31 0;
v0x7fffd2b21380_0 .var "address_in", 31 0;
v0x7fffd2b21470_0 .var "clk", 0 0;
v0x7fffd2b21540_0 .var "data_in", 31 0;
v0x7fffd2b215e0_0 .net "data_out", 31 0, v0x7fffd2b206b0_0;  1 drivers
v0x7fffd2b21680_0 .var "enable", 0 0;
v0x7fffd2b21770_0 .net "hit", 0 0, L_0x7fffd2b23010;  1 drivers
v0x7fffd2b21810_0 .var/i "miss_count", 31 0;
v0x7fffd2b218b0_0 .var "rst", 0 0;
v0x7fffd2b219e0_0 .var/i "scan_file", 31 0;
v0x7fffd2b21ac0_0 .var/i "total_count", 31 0;
E_0x7fffd2ac17b0 .event negedge, v0x7fffd2b1c130_0;
S_0x7fffd2af2260 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffd2af1590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffd2adb890 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffd2adb8d0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffd2adb910 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffd2adb950 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffd2adb990 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffd2adb9d0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001001>;
P_0x7fffd2adba10 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010011>;
P_0x7fffd2adba50 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffd2b201c0_0 .net *"_ivl_5", 9 0, L_0x7fffd2b23150;  1 drivers
v0x7fffd2b202a0_0 .net "address_in", 31 0, v0x7fffd2b21380_0;  1 drivers
v0x7fffd2b20380_0 .net "clk", 0 0, v0x7fffd2b21470_0;  1 drivers
v0x7fffd2b20450 .array "data", 0 1;
v0x7fffd2b20450_0 .net v0x7fffd2b20450 0, 31 0, L_0x7fffd2af8770; 1 drivers
v0x7fffd2b20450_1 .net v0x7fffd2b20450 1, 31 0, L_0x7fffd2b22e10; 1 drivers
v0x7fffd2b20570_0 .net "data_in", 31 0, v0x7fffd2b21540_0;  1 drivers
v0x7fffd2b206b0_0 .var "data_out", 31 0;
v0x7fffd2b20770_0 .net "enable", 0 0, v0x7fffd2b21680_0;  1 drivers
v0x7fffd2b20810_0 .var "enables", 1 0;
v0x7fffd2b208d0_0 .net "hit_out", 0 0, L_0x7fffd2b23010;  alias, 1 drivers
v0x7fffd2b20990_0 .var "hits", 1 0;
v0x7fffd2b20a50_0 .net "match", 1 0, v0x7fffd2b20090_0;  1 drivers
v0x7fffd2b20af0_0 .net "rst", 0 0, v0x7fffd2b218b0_0;  1 drivers
v0x7fffd2b20b90_0 .net "set_idx", 8 0, L_0x7fffd2b23240;  1 drivers
v0x7fffd2b20c50_0 .net "tag", 18 0, L_0x7fffd2b23330;  1 drivers
v0x7fffd2b20d60 .array "tags", 0 1;
v0x7fffd2b20d60_0 .net v0x7fffd2b20d60 0, 18 0, L_0x7fffd2b009c0; 1 drivers
v0x7fffd2b20d60_1 .net v0x7fffd2b20d60 1, 18 0, L_0x7fffd2aef5c0; 1 drivers
v0x7fffd2b20e40 .array "valids", 0 1;
v0x7fffd2b20e40_0 .net v0x7fffd2b20e40 0, 0 0, L_0x7fffd2aff6c0; 1 drivers
v0x7fffd2b20e40_1 .net v0x7fffd2b20e40 1, 0 0, L_0x7fffd2af4520; 1 drivers
v0x7fffd2b20f40_0 .var/i "w", 31 0;
v0x7fffd2b210f0_0 .net "way", 1 0, L_0x7fffd2b21ba0;  1 drivers
E_0x7fffd2abf980 .event edge, v0x7fffd2b1c050_0, v0x7fffd2b00b20_0;
E_0x7fffd2abab60 .event edge, v0x7fffd2b1c1f0_0, v0x7fffd2b1dcb0_0;
L_0x7fffd2b224c0 .part v0x7fffd2b20810_0, 0, 1;
L_0x7fffd2b22f20 .part v0x7fffd2b20810_0, 1, 1;
L_0x7fffd2b23010 .reduce/or v0x7fffd2b20990_0;
L_0x7fffd2b23150 .part v0x7fffd2b21380_0, 4, 10;
L_0x7fffd2b23240 .part L_0x7fffd2b23150, 0, 9;
L_0x7fffd2b23330 .part v0x7fffd2b21380_0, 13, 19;
S_0x7fffd2af2fc0 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffd2af2260;
 .timescale -9 -12;
S_0x7fffd2ae73d0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffd2af2fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffd2a81620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffd2a81660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000001001>;
P_0x7fffd2a816a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffd2ad4700_0 .net "clk", 0 0, v0x7fffd2b21470_0;  alias, 1 drivers
v0x7fffd2afed70 .array/i "counts", 1023 0, 31 0;
v0x7fffd2b00b20_0 .net "enable", 0 0, v0x7fffd2b21680_0;  alias, 1 drivers
v0x7fffd2af8910_0 .var/i "i", 31 0;
v0x7fffd2af3820_0 .var/i "j", 31 0;
v0x7fffd2aee8c0_0 .var "min_idx", 8 0;
v0x7fffd2b1bf70_0 .var "new_idx", 8 0;
v0x7fffd2b1c050_0 .net "next_out", 1 0, L_0x7fffd2b21ba0;  alias, 1 drivers
v0x7fffd2b1c130_0 .net "rst", 0 0, v0x7fffd2b218b0_0;  alias, 1 drivers
v0x7fffd2b1c1f0_0 .net "set_in", 8 0, L_0x7fffd2b23240;  alias, 1 drivers
v0x7fffd2b1c2d0_0 .var/i "tick", 31 0;
v0x7fffd2b1c3b0_0 .net "way_in", 1 0, v0x7fffd2b20090_0;  alias, 1 drivers
E_0x7fffd2b00a90 .event edge, v0x7fffd2b00b20_0, v0x7fffd2b1c3b0_0, v0x7fffd2b1c1f0_0;
E_0x7fffd2af0440 .event posedge, v0x7fffd2ad4700_0;
L_0x7fffd2b21ba0 .part v0x7fffd2b1bf70_0, 0, 2;
S_0x7fffd2b1c550 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffd2af2260;
 .timescale -9 -12;
P_0x7fffd2b1c720 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffd2b1c7e0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd2b1c550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "index_in";
    .port_info 4 /INPUT 19 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 19 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd2b1c9c0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd2b1ca00 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001001>;
P_0x7fffd2b1ca40 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010011>;
L_0x7fffd2aff6c0 .functor BUFZ 1, L_0x7fffd2b21c40, C4<0>, C4<0>, C4<0>;
L_0x7fffd2b009c0 .functor BUFZ 19, L_0x7fffd2b21f50, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x7fffd2af8770 .functor BUFZ 32, L_0x7fffd2b22200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd2b1cbb0_0 .net *"_ivl_0", 0 0, L_0x7fffd2b21c40;  1 drivers
v0x7fffd2b1ce50_0 .net *"_ivl_10", 10 0, L_0x7fffd2b21ff0;  1 drivers
L_0x7f5753f20060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd2b1cf30_0 .net *"_ivl_13", 1 0, L_0x7f5753f20060;  1 drivers
v0x7fffd2b1d020_0 .net *"_ivl_16", 31 0, L_0x7fffd2b22200;  1 drivers
v0x7fffd2b1d100_0 .net *"_ivl_18", 10 0, L_0x7fffd2b222a0;  1 drivers
v0x7fffd2b1d230_0 .net *"_ivl_2", 10 0, L_0x7fffd2b21d60;  1 drivers
L_0x7f5753f200a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd2b1d310_0 .net *"_ivl_21", 1 0, L_0x7f5753f200a8;  1 drivers
L_0x7f5753f20018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd2b1d3f0_0 .net *"_ivl_5", 1 0, L_0x7f5753f20018;  1 drivers
v0x7fffd2b1d4d0_0 .net *"_ivl_8", 18 0, L_0x7fffd2b21f50;  1 drivers
v0x7fffd2b1d5b0_0 .var/i "block", 31 0;
v0x7fffd2b1d690_0 .net "clk", 0 0, v0x7fffd2b21470_0;  alias, 1 drivers
v0x7fffd2b1d730 .array "data", 0 511, 31 0;
v0x7fffd2b1d7d0_0 .net "data_in", 31 0, v0x7fffd2b21540_0;  alias, 1 drivers
v0x7fffd2b1d8b0_0 .net "data_out", 31 0, L_0x7fffd2af8770;  alias, 1 drivers
v0x7fffd2b1d990_0 .net "enable", 0 0, L_0x7fffd2b224c0;  1 drivers
v0x7fffd2b1da50_0 .net "index_in", 8 0, L_0x7fffd2b23240;  alias, 1 drivers
v0x7fffd2b1db40_0 .net "rst", 0 0, v0x7fffd2b218b0_0;  alias, 1 drivers
v0x7fffd2b1dc10 .array "tag", 0 511, 18 0;
v0x7fffd2b1dcb0_0 .net "tag_in", 18 0, L_0x7fffd2b23330;  alias, 1 drivers
v0x7fffd2b1dd70_0 .net "tag_out", 18 0, L_0x7fffd2b009c0;  alias, 1 drivers
v0x7fffd2b1de50 .array "valid", 0 511, 0 0;
v0x7fffd2b1def0_0 .net "valid_out", 0 0, L_0x7fffd2aff6c0;  alias, 1 drivers
E_0x7fffd2aa3b90 .event posedge, v0x7fffd2b1d990_0;
L_0x7fffd2b21c40 .array/port v0x7fffd2b1de50, L_0x7fffd2b21d60;
L_0x7fffd2b21d60 .concat [ 9 2 0 0], L_0x7fffd2b23240, L_0x7f5753f20018;
L_0x7fffd2b21f50 .array/port v0x7fffd2b1dc10, L_0x7fffd2b21ff0;
L_0x7fffd2b21ff0 .concat [ 9 2 0 0], L_0x7fffd2b23240, L_0x7f5753f20060;
L_0x7fffd2b22200 .array/port v0x7fffd2b1d730, L_0x7fffd2b222a0;
L_0x7fffd2b222a0 .concat [ 9 2 0 0], L_0x7fffd2b23240, L_0x7f5753f200a8;
S_0x7fffd2b1e0d0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffd2af2260;
 .timescale -9 -12;
P_0x7fffd2b1e2b0 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffd2b1e370 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd2b1e0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "index_in";
    .port_info 4 /INPUT 19 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 19 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd2b1e550 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd2b1e590 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001001>;
P_0x7fffd2b1e5d0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010011>;
L_0x7fffd2af4520 .functor BUFZ 1, L_0x7fffd2b22560, C4<0>, C4<0>, C4<0>;
L_0x7fffd2aef5c0 .functor BUFZ 19, L_0x7fffd2b227e0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x7fffd2b22e10 .functor BUFZ 32, L_0x7fffd2b22bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd2b1e770_0 .net *"_ivl_0", 0 0, L_0x7fffd2b22560;  1 drivers
v0x7fffd2b1ea10_0 .net *"_ivl_10", 10 0, L_0x7fffd2b22880;  1 drivers
L_0x7f5753f20138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd2b1eaf0_0 .net *"_ivl_13", 1 0, L_0x7f5753f20138;  1 drivers
v0x7fffd2b1ebe0_0 .net *"_ivl_16", 31 0, L_0x7fffd2b22bf0;  1 drivers
v0x7fffd2b1ecc0_0 .net *"_ivl_18", 10 0, L_0x7fffd2b22c90;  1 drivers
v0x7fffd2b1edf0_0 .net *"_ivl_2", 10 0, L_0x7fffd2b22600;  1 drivers
L_0x7f5753f20180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd2b1eed0_0 .net *"_ivl_21", 1 0, L_0x7f5753f20180;  1 drivers
L_0x7f5753f200f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd2b1efb0_0 .net *"_ivl_5", 1 0, L_0x7f5753f200f0;  1 drivers
v0x7fffd2b1f090_0 .net *"_ivl_8", 18 0, L_0x7fffd2b227e0;  1 drivers
v0x7fffd2b1f170_0 .var/i "block", 31 0;
v0x7fffd2b1f250_0 .net "clk", 0 0, v0x7fffd2b21470_0;  alias, 1 drivers
v0x7fffd2b1f2f0 .array "data", 0 511, 31 0;
v0x7fffd2b1f3b0_0 .net "data_in", 31 0, v0x7fffd2b21540_0;  alias, 1 drivers
v0x7fffd2b1f470_0 .net "data_out", 31 0, L_0x7fffd2b22e10;  alias, 1 drivers
v0x7fffd2b1f530_0 .net "enable", 0 0, L_0x7fffd2b22f20;  1 drivers
v0x7fffd2b1f5f0_0 .net "index_in", 8 0, L_0x7fffd2b23240;  alias, 1 drivers
v0x7fffd2b1f700_0 .net "rst", 0 0, v0x7fffd2b218b0_0;  alias, 1 drivers
v0x7fffd2b1f7f0 .array "tag", 0 511, 18 0;
v0x7fffd2b1f8b0_0 .net "tag_in", 18 0, L_0x7fffd2b23330;  alias, 1 drivers
v0x7fffd2b1f970_0 .net "tag_out", 18 0, L_0x7fffd2aef5c0;  alias, 1 drivers
v0x7fffd2b1fa30 .array "valid", 0 511, 0 0;
v0x7fffd2b1fad0_0 .net "valid_out", 0 0, L_0x7fffd2af4520;  alias, 1 drivers
E_0x7fffd2aca3b0 .event posedge, v0x7fffd2b1f530_0;
L_0x7fffd2b22560 .array/port v0x7fffd2b1fa30, L_0x7fffd2b22600;
L_0x7fffd2b22600 .concat [ 9 2 0 0], L_0x7fffd2b23240, L_0x7f5753f200f0;
L_0x7fffd2b227e0 .array/port v0x7fffd2b1f7f0, L_0x7fffd2b22880;
L_0x7fffd2b22880 .concat [ 9 2 0 0], L_0x7fffd2b23240, L_0x7f5753f20138;
L_0x7fffd2b22bf0 .array/port v0x7fffd2b1f2f0, L_0x7fffd2b22c90;
L_0x7fffd2b22c90 .concat [ 9 2 0 0], L_0x7fffd2b23240, L_0x7f5753f20180;
S_0x7fffd2b1fd00 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffd2af2260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffd2affc70 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffd2affcb0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffd2b1ff90_0 .net "in", 1 0, v0x7fffd2b20990_0;  1 drivers
v0x7fffd2b20090_0 .var "out", 1 0;
E_0x7fffd2ab2e90 .event edge, v0x7fffd2b1ff90_0;
    .scope S_0x7fffd2ae73d0;
T_0 ;
    %wait E_0x7fffd2af0440;
    %load/vec4 v0x7fffd2b1c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd2b1c2d0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fffd2b1bf70_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd2af8910_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffd2af8910_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd2af3820_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffd2af3820_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffd2af8910_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffd2af3820_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffd2afed70, 4, 0;
    %load/vec4 v0x7fffd2af3820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd2af3820_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffd2af8910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd2af8910_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd2b1c2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd2b1c2d0_0, 0, 32;
    %load/vec4 v0x7fffd2b1c3b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffd2b1c2d0_0;
    %load/vec4 v0x7fffd2b1c1f0_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7fffd2b1c3b0_0;
    %pad/u 3;
    %pad/u 15;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffd2afed70, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd2ae73d0;
T_1 ;
    %wait E_0x7fffd2b00a90;
    %load/vec4 v0x7fffd2b00b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffd2b1c3b0_0;
    %pad/u 9;
    %store/vec4 v0x7fffd2b1bf70_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fffd2aee8c0_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd2af8910_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffd2af8910_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffd2b1c1f0_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7fffd2af8910_0;
    %pad/s 15;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffd2afed70, 4;
    %load/vec4 v0x7fffd2b1c1f0_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7fffd2aee8c0_0;
    %pad/u 15;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffd2afed70, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffd2af8910_0;
    %pad/s 9;
    %store/vec4 v0x7fffd2aee8c0_0, 0, 9;
T_1.4 ;
    %load/vec4 v0x7fffd2af8910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd2af8910_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffd2b1c2d0_0;
    %load/vec4 v0x7fffd2b1c1f0_0;
    %pad/u 13;
    %pad/u 14;
    %muli 2, 0, 14;
    %pad/u 15;
    %load/vec4 v0x7fffd2aee8c0_0;
    %pad/u 15;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2afed70, 0, 4;
    %load/vec4 v0x7fffd2aee8c0_0;
    %assign/vec4 v0x7fffd2b1bf70_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd2b1c7e0;
T_2 ;
    %wait E_0x7fffd2af0440;
    %load/vec4 v0x7fffd2b1db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd2b1d5b0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffd2b1d5b0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd2b1d5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2b1de50, 0, 4;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 3, v0x7fffd2b1d5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2b1dc10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd2b1d5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2b1d730, 0, 4;
    %load/vec4 v0x7fffd2b1d5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd2b1d5b0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd2b1c7e0;
T_3 ;
    %wait E_0x7fffd2aa3b90;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd2b1da50_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2b1de50, 0, 4;
    %load/vec4 v0x7fffd2b1dcb0_0;
    %load/vec4 v0x7fffd2b1da50_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2b1dc10, 0, 4;
    %load/vec4 v0x7fffd2b1d7d0_0;
    %load/vec4 v0x7fffd2b1da50_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2b1d730, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd2b1e370;
T_4 ;
    %wait E_0x7fffd2af0440;
    %load/vec4 v0x7fffd2b1f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd2b1f170_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffd2b1f170_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd2b1f170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2b1fa30, 0, 4;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 3, v0x7fffd2b1f170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2b1f7f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd2b1f170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2b1f2f0, 0, 4;
    %load/vec4 v0x7fffd2b1f170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd2b1f170_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffd2b1e370;
T_5 ;
    %wait E_0x7fffd2aca3b0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd2b1f5f0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2b1fa30, 0, 4;
    %load/vec4 v0x7fffd2b1f8b0_0;
    %load/vec4 v0x7fffd2b1f5f0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2b1f7f0, 0, 4;
    %load/vec4 v0x7fffd2b1f3b0_0;
    %load/vec4 v0x7fffd2b1f5f0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd2b1f2f0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd2b1fd00;
T_6 ;
    %wait E_0x7fffd2ab2e90;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd2b20090_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffd2b20090_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffd2b1ff90_0;
    %load/vec4 v0x7fffd2b20090_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffd2b20090_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffd2b20090_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd2af2260;
T_7 ;
    %wait E_0x7fffd2af0440;
    %load/vec4 v0x7fffd2b20af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd2b20990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd2b20810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd2b206b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffd2b20770_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffd2b210f0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd2b20810_0, 0;
    %load/vec4 v0x7fffd2b20770_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffd2b210f0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffd2b20a50_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffd2b20450, 4;
    %assign/vec4 v0x7fffd2b206b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd2b20f40_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffd2b20f40_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffd2b20c50_0;
    %ix/getv/s 4, v0x7fffd2b20f40_0;
    %load/vec4a v0x7fffd2b20d60, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd2b20f40_0;
    %load/vec4a v0x7fffd2b20e40, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd2b20f40_0;
    %store/vec4 v0x7fffd2b20990_0, 4, 1;
    %load/vec4 v0x7fffd2b20f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd2b20f40_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd2af2260;
T_8 ;
    %wait E_0x7fffd2abab60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd2b20f40_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffd2b20f40_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffd2b20c50_0;
    %ix/getv/s 4, v0x7fffd2b20f40_0;
    %load/vec4a v0x7fffd2b20d60, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd2b20f40_0;
    %load/vec4a v0x7fffd2b20e40, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd2b20f40_0;
    %store/vec4 v0x7fffd2b20990_0, 4, 1;
    %load/vec4 v0x7fffd2b20f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd2b20f40_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffd2af2260;
T_9 ;
    %wait E_0x7fffd2abf980;
    %load/vec4 v0x7fffd2b20770_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffd2b210f0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd2b20810_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffd2af1590;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd2b21810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd2b21ac0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffd2af1590;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd2af2260 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffd2af1590;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd2b21470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd2b218b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd2b21470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd2b218b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd2b21470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd2b218b0_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffd2b21470_0;
    %inv;
    %store/vec4 v0x7fffd2b21470_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffd2af1590;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffd2ac6bc0, "r" {0 0 0};
    %store/vec4 v0x7fffd2b21280_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffd2b21280_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffd2b21280_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffd2af1590;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd2b21680_0, 0;
    %wait E_0x7fffd2ac17b0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffd2b21280_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffd2b21810_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffd2b21ac0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffd2b21810_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffd2b21ac0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffd2adba50 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffd2adb9d0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffd2adba10 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffd2ac6a40 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000100000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffd2ac6b00 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffd2b21280_0, "%x\012", v0x7fffd2b21380_0 {0 0 0};
    %store/vec4 v0x7fffd2b219e0_0, 0, 32;
    %wait E_0x7fffd2af0440;
    %load/vec4 v0x7fffd2b21ac0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd2b21ac0_0, 0;
    %load/vec4 v0x7fffd2b21770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffd2b21810_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd2b21810_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffd2b21540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd2b21680_0, 0;
T_14.3 ;
    %wait E_0x7fffd2af0440;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd2b21680_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
