
////////////////////////////////////////////////////////////////////////////////
//
//                  (C) COPYRIGHT 2005 - 2010 SYNOPSYS, INC.
//                            ALL RIGHTS RESERVED
//
//  This software and the associated documentation are confidential and
//  proprietary to Synopsys, Inc.  Your use or disclosure of this
//  software is subject to the terms and conditions of a written
//  license agreement between you, or your company, and Synopsys, Inc.
//
//  The entire notice above must be reproduced on all authorized copies.
//
// Filename    : DW_apb_timers_bcm_params.v
// Author      : Build Meister - 12/09/08
// Description : DW_apb_timers_bcm_params.v Verilog module for DW_apb_timers
//
// DesignWare IP ID: 1e00dd04
//
////////////////////////////////////////////////////////////////////////////////

 // Existence parameter definitions for BCM modules


`define RM_BCM01 0


`define RM_BCM02 0


`define RM_BCM03 0


`define RM_BCM05 0


`define RM_BCM06 0


`define RM_BCM07 0


`define RM_BCM08 0


`define RM_BCM09 0


`define RM_BCM10 0


`define RM_BCM11 0


`define RM_BCM12 0


`define RM_BCM15 0


`define RM_BCM16 0


`define RM_BCM21 0


`define RM_BCM22 0


`define RM_BCM23 0


`define RM_BCM24 0


`define RM_BCM25 0


`define RM_BCM26 0


`define RM_BCM27 0


`define RM_BCM28 0


`define RM_BCM29 0


`define RM_BCM30 0


`define RM_BCM31 0


`define RM_BCM32 0


`define RM_BCM35 0


`define RM_BCM43 0


`define RM_BCM44 0


`define RM_BCM46_A 0


`define RM_BCM46_B 0


`define RM_BCM46_C 0


`define RM_BCM46_D 0


`define RM_BCM47 0


`define RM_BCM48 0


`define RM_BCM51 0


`define RM_BCM52 0


`define RM_BCM53 0


`define RM_BCM54 0


`define RM_BCM55 0


`define RM_BCM57 0


`define RM_BCM58 0


`define RM_BCM59 0


`define RM_BCM60 0


`define RM_BCM62 0


`define RM_BCM64 0


`define RM_BCM65 0


`define RM_BCM66 0


`define RM_BCM71 0


`define RM_BCM72 0


`define RM_BCM73 0


`define RM_BCM76 0
