digraph "CFG for '_Z4SMSVPfS_S_PiS0_i' function" {
	label="CFG for '_Z4SMSVPfS_S_PiS0_i' function";

	Node0x5ed6610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = icmp slt i32 %7, %5\l  br i1 %8, label %9, label %66\l|{<s0>T|<s1>F}}"];
	Node0x5ed6610:s0 -> Node0x5ed5d10;
	Node0x5ed6610:s1 -> Node0x5ed74d0;
	Node0x5ed5d10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%9:\l9:                                                \l  %10 = addrspacecast float addrspace(1)* %1 to float*\l  %11 = zext i32 %7 to i64\l  %12 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ4SMSVPfS_S_PiS0_iE4psum, i32 0, i32 %7\l  store i32 0, i32 addrspace(3)* %12, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %13 = load i32, i32 addrspace(1)* %4, align 4, !tbaa !5, !amdgpu.noclobber !9\l  %14 = ptrtoint float* %10 to i64\l  %15 = trunc i64 %14 to i32\l  %16 = sub i32 %13, %15\l  %17 = icmp slt i32 %16, -3\l  br i1 %17, label %21, label %18\l|{<s0>T|<s1>F}}"];
	Node0x5ed5d10:s0 -> Node0x5ed8d20;
	Node0x5ed5d10:s1 -> Node0x5ed8db0;
	Node0x5ed8db0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%18:\l18:                                               \l  %19 = sdiv i32 %16, 4\l  %20 = shl nuw nsw i32 %5, 1\l  br label %25\l}"];
	Node0x5ed8db0 -> Node0x5ed9070;
	Node0x5ed8d20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%21:\l21:                                               \l  %22 = load i32, i32 addrspace(3)* %12, align 4, !tbaa !5\l  %23 = sitofp i32 %22 to float\l  %24 = getelementptr inbounds float, float addrspace(1)* %2, i64 %11\l  store float %23, float addrspace(1)* %24, align 4, !tbaa !10\l  br label %66\l}"];
	Node0x5ed8d20 -> Node0x5ed74d0;
	Node0x5ed9070 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%25:\l25:                                               \l  %26 = phi i32 [ 0, %18 ], [ %64, %63 ]\l  %27 = add nsw i32 %26, %5\l  %28 = sext i32 %27 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %1, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !10,\l... !amdgpu.noclobber !9\l  %31 = fptosi float %30 to i32\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %32\l  %34 = load i32, i32 addrspace(1)* %33, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %35 = mul nsw i32 %20, %31\l  %36 = sext i32 %35 to i64\l  %37 = getelementptr inbounds float, float addrspace(1)* %0, i64 %36\l  %38 = addrspacecast float addrspace(1)* %37 to float*\l  %39 = ptrtoint float* %38 to i64\l  %40 = trunc i64 %39 to i32\l  %41 = sub i32 %34, %40\l  %42 = sdiv i32 %41, 4\l  %43 = icmp sgt i32 %7, %42\l  br i1 %43, label %63, label %44\l|{<s0>T|<s1>F}}"];
	Node0x5ed9070:s0 -> Node0x5ed94e0;
	Node0x5ed9070:s1 -> Node0x5edac90;
	Node0x5edac90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%44:\l44:                                               \l  %45 = add nsw i32 %35, %7\l  %46 = add nsw i32 %45, %5\l  %47 = sext i32 %46 to i64\l  %48 = getelementptr inbounds float, float addrspace(1)* %0, i64 %47\l  %49 = load float, float addrspace(1)* %48, align 4, !tbaa !10,\l... !amdgpu.noclobber !9\l  %50 = fptosi float %49 to i32\l  %51 = sext i32 %45 to i64\l  %52 = getelementptr inbounds float, float addrspace(1)* %0, i64 %51\l  %53 = load float, float addrspace(1)* %52, align 4, !tbaa !10,\l... !amdgpu.noclobber !9\l  %54 = zext i32 %26 to i64\l  %55 = getelementptr inbounds float, float addrspace(1)* %1, i64 %54\l  %56 = load float, float addrspace(1)* %55, align 4, !tbaa !10,\l... !amdgpu.noclobber !9\l  %57 = fmul contract float %53, %56\l  %58 = getelementptr inbounds [8 x i32], [8 x i32] addrspace(3)*\l... @_ZZ4SMSVPfS_S_PiS0_iE4psum, i32 0, i32 %50\l  %59 = load i32, i32 addrspace(3)* %58, align 4, !tbaa !5\l  %60 = sitofp i32 %59 to float\l  %61 = fadd contract float %57, %60\l  %62 = fptosi float %61 to i32\l  store i32 %62, i32 addrspace(3)* %58, align 4, !tbaa !5\l  br label %63\l}"];
	Node0x5edac90 -> Node0x5ed94e0;
	Node0x5ed94e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%63:\l63:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %64 = add nuw nsw i32 %26, 1\l  %65 = icmp eq i32 %26, %19\l  br i1 %65, label %21, label %25, !llvm.loop !12\l|{<s0>T|<s1>F}}"];
	Node0x5ed94e0:s0 -> Node0x5ed8d20;
	Node0x5ed94e0:s1 -> Node0x5ed9070;
	Node0x5ed74d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%66:\l66:                                               \l  ret void\l}"];
}
