module top_module(
	output out);

	// Assigning the output to logic low (0)
	assign out = 0;

endmodule
