{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736916351363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736916351366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 23:45:51 2025 " "Processing started: Tue Jan 14 23:45:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736916351366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736916351366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736916351366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736916351637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736916351637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shcem_gates.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shcem_gates.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shcem_gates " "Found entity 1: shcem_gates" {  } { { "shcem_gates.bdf" "" { Schematic "C:/Users/Leo/Desktop/UW/1B/ECE 124/Projects/Lab_1/Lab1/Lab1/shcem_gates.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736916357335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736916357335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_gates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_gates-simple_gates " "Found design unit 1: VHDL_gates-simple_gates" {  } { { "VHDL_gates.vhd" "" { Text "C:/Users/Leo/Desktop/UW/1B/ECE 124/Projects/Lab_1/Lab1/Lab1/VHDL_gates.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736916357567 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_gates " "Found entity 1: VHDL_gates" {  } { { "VHDL_gates.vhd" "" { Text "C:/Users/Leo/Desktop/UW/1B/ECE 124/Projects/Lab_1/Lab1/Lab1/VHDL_gates.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736916357567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736916357567 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "polarity_ctrl.bdf " "Can't analyze file -- file polarity_ctrl.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736916357571 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "polarity_ctrl.vhd " "Can't analyze file -- file polarity_ctrl.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736916357573 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logicalstep_lab1_top.bdf 1 1 " "Using design file logicalstep_lab1_top.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab1_top " "Found entity 1: LogicalStep_Lab1_top" {  } { { "logicalstep_lab1_top.bdf" "" { Schematic "C:/Users/Leo/Desktop/UW/1B/ECE 124/Projects/Lab_1/Lab1/Lab1/logicalstep_lab1_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736916357615 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1736916357615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab1_top " "Elaborating entity \"LogicalStep_Lab1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736916357618 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vhdl_polarity_ctrl.vhd 2 1 " "Using design file vhdl_polarity_ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_polarity_ctrl-simple_gates " "Found design unit 1: VHDL_polarity_ctrl-simple_gates" {  } { { "vhdl_polarity_ctrl.vhd" "" { Text "C:/Users/Leo/Desktop/UW/1B/ECE 124/Projects/Lab_1/Lab1/Lab1/vhdl_polarity_ctrl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736916357653 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_polarity_ctrl " "Found entity 1: VHDL_polarity_ctrl" {  } { { "vhdl_polarity_ctrl.vhd" "" { Text "C:/Users/Leo/Desktop/UW/1B/ECE 124/Projects/Lab_1/Lab1/Lab1/vhdl_polarity_ctrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736916357653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1736916357653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHDL_polarity_ctrl VHDL_polarity_ctrl:inst1 " "Elaborating entity \"VHDL_polarity_ctrl\" for hierarchy \"VHDL_polarity_ctrl:inst1\"" {  } { { "logicalstep_lab1_top.bdf" "inst1" { Schematic "C:/Users/Leo/Desktop/UW/1B/ECE 124/Projects/Lab_1/Lab1/Lab1/logicalstep_lab1_top.bdf" { { -256 632 816 -112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736916357655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHDL_gates VHDL_gates:inst2 " "Elaborating entity \"VHDL_gates\" for hierarchy \"VHDL_gates:inst2\"" {  } { { "logicalstep_lab1_top.bdf" "inst2" { Schematic "C:/Users/Leo/Desktop/UW/1B/ECE 124/Projects/Lab_1/Lab1/Lab1/logicalstep_lab1_top.bdf" { { -240 336 544 -64 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736916357663 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shcem_polarity_ctrl.bdf 1 1 " "Using design file shcem_polarity_ctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shcem_polarity_ctrl " "Found entity 1: shcem_polarity_ctrl" {  } { { "shcem_polarity_ctrl.bdf" "" { Schematic "C:/Users/Leo/Desktop/UW/1B/ECE 124/Projects/Lab_1/Lab1/Lab1/shcem_polarity_ctrl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736916357679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1736916357679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shcem_polarity_ctrl shcem_polarity_ctrl:inst11 " "Elaborating entity \"shcem_polarity_ctrl\" for hierarchy \"shcem_polarity_ctrl:inst11\"" {  } { { "logicalstep_lab1_top.bdf" "inst11" { Schematic "C:/Users/Leo/Desktop/UW/1B/ECE 124/Projects/Lab_1/Lab1/Lab1/logicalstep_lab1_top.bdf" { { -56 592 800 72 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736916357680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shcem_gates shcem_gates:inst " "Elaborating entity \"shcem_gates\" for hierarchy \"shcem_gates:inst\"" {  } { { "logicalstep_lab1_top.bdf" "inst" { Schematic "C:/Users/Leo/Desktop/UW/1B/ECE 124/Projects/Lab_1/Lab1/Lab1/logicalstep_lab1_top.bdf" { { -40 336 528 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736916357683 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736916357966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736916358234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736916358234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736916358258 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736916358258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736916358258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736916358258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736916358266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 14 23:45:58 2025 " "Processing ended: Tue Jan 14 23:45:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736916358266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736916358266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736916358266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736916358266 ""}
