// Seed: 1078129868
module module_0 ();
endmodule
module module_1;
  wire id_1;
  import id_2::*;
  module_0();
  wire id_3;
endmodule
module module_2 (
    output wor id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply1 id_4,
    input wor id_5,
    input wor id_6,
    output wor id_7,
    output tri1 id_8,
    input supply1 id_9
    , id_16,
    output wire id_10,
    output wire id_11,
    output tri1 id_12,
    input wire id_13,
    output uwire id_14
);
  tri0 id_17 = id_13;
  module_0();
  always begin
    id_8 = 1;
  end
  assign id_4 = id_16 == id_13;
endmodule
