image : ppro512k.jpg thumb 150px right 200 & nbsp ; mhz pentium pro with a 512 & nbsp ; kb l2 cache in pga package thumb thumb the lead architect of pentium pro was fred pollack who was specialized in superscalarity and had also worked as the lead engineer of the intel iapx 432 the pentium pro incorporated a new microarchitecture , different from the pentium 's p5 microarchitecture the pentium pro ( p6 ) featured many advanced concepts not found in the pentium , although it was n't the first or only x86 processor to implement them ( see nexgen nx586 or cyrix 6x86 ) the pentium pro thus featured out of order execution , including speculative execution via register renaming the pentium pro has an 8 & nbsp ; kb instruction cache , from which up to 16 bytes are fetched on each cycle and sent to the instruction decoders the decoders are not equal in capability : only one can decode any x86 instruction , while the other two can only decode simple x86 instructions this restricts the pentium pro 's ability to decode multiple instructions simultaneously , limiting superscalar execution the pentium pro was the first processor in the x86-family to support upgradeable microcode under bios and/or operating system control the pentium pro has a total of six execution units : two integer units , one floating-point unit ( fpu ) , a load unit , store address unit , and a store data unit one of the integer units shares the same ports as the fpu , and therefore the pentium pro can only dispatch one integer micro-op and one floating-point micro-op , or two integer micro-ops per a cycle , in addition to micro-ops for the other three execution units of the two integer units , only the one that shares the path with the fpu on port 0 has the full complement of functions such as a barrel shifter , multiplier , divider , and support for lea instructions the smallest number is for single precision ( 32-bit ) floating-point numbers and the largest for extended precision ( 80-bit ) numbers after the microprocessor was released , a bug was discovered in the floating point unit , commonly called the '' pentium pro and pentium ii fpu bug '' and by intel as the '' flag erratum '' the pipeline would scale from its initial 150 & nbsp ; mhz start , all the way up to 1.4 & nbsp ; ghz with the '' tualatin '' pentium iii the predicate code xx can take the full range of values as allowed in conditional branches this op code is reserved and guaranteed to cause an illegal instruction exception on the p6 and all later processors despite being advanced for the time , the pentium pro 's out-of-order register renaming architecture had trouble with running 16-bit code and mixed code ( 8/16-bit or 16/32-bit ) , as using partial registers cause frequent pipeline flushing the performance issues on legacy code were later partially mitigated by intel with the pentium ii likely pentium pro 's most noticeable addition was its on-package l2 cache , which ranged from 256 & nbsp ; kb at introduction to 1 & nbsp ; mb in 1997 pentium pro clock speeds were 150 , 166 , 180 or 200 & nbsp ; mhz with a 60 or 66 & nbsp ; mhz external bus clock in intel 's '' family/model/stepping '' scheme , the pentium pro is family 6 , model 1 , and its intel product code is 80521 the 256 & nbsp ; kb l2 cache die was fabricated in a 0.50 & nbsp ; Î¼m bicmos process in 1998 , the 300/333 & nbsp ; mhz pentium ii overdrive processor for socket & nbsp ; 8 was released the lead architect of i960 was superscalarity specialist fred pollack who was also the lead engineer of the intel iapx 432 and the lead architect of the i686 chip , the pentium pro backside bus , searchstorage.techtarget.com intel pentium pro images and descriptions , cpu-collection.de cpu-info : intel pentium pro , indepth processor history , web.archive.org 