#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 21 23:53:25 2024
# Process ID: 12932
# Current directory: C:/Xil_proj/315/proj/DIY/imp/imp.runs/impl_1
# Command line: vivado.exe -log d1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source d1_wrapper.tcl -notrace
# Log file: C:/Xil_proj/315/proj/DIY/imp/imp.runs/impl_1/d1_wrapper.vdi
# Journal file: C:/Xil_proj/315/proj/DIY/imp/imp.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source d1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1091.414 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xil_proj/315/proj/DIY/netlist/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1091.414 ; gain = 0.000
Command: link_design -top d1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.dcp' for cell 'd1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/d1_axis_morph_0_0.dcp' for cell 'd1_i/axis_morph_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0.dcp' for cell 'd1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_processing_system7_0_0/d1_processing_system7_0_0.dcp' for cell 'd1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_xbar_0/d1_xbar_0.dcp' for cell 'd1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_auto_pc_0/d1_auto_pc_0.dcp' for cell 'd1_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.527 . Memory (MB): peak = 1091.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/axis_morph_fifo_generator_i1.xdc] for cell 'd1_i/axis_morph_0/inst/axis_morph_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i1/axis_morph_fifo_generator_i1.xdc] for cell 'd1_i/axis_morph_0/inst/axis_morph_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i0/axis_morph_fifo_generator_i0.xdc] for cell 'd1_i/axis_morph_0/inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/axis_morph_fifo_generator_i0/axis_morph_fifo_generator_i0.xdc] for cell 'd1_i/axis_morph_0/inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/constrs/axis_morph.xdc] for cell 'd1_i/axis_morph_0/inst'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axis_morph_0_0/constrs/axis_morph.xdc] for cell 'd1_i/axis_morph_0/inst'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_processing_system7_0_0/d1_processing_system7_0_0.xdc] for cell 'd1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_processing_system7_0_0/d1_processing_system7_0_0.xdc] for cell 'd1_i/processing_system7_0/inst'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc] for cell 'd1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0.xdc] for cell 'd1_i/axi_dma_0/U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0_board.xdc] for cell 'd1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0_board.xdc] for cell 'd1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0.xdc] for cell 'd1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_proc_sys_reset_0_0/d1_proc_sys_reset_0_0.xdc] for cell 'd1_i/proc_sys_reset_0/U0'
Parsing XDC File [C:/Xil_proj/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [C:/Xil_proj/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0_clocks.xdc] for cell 'd1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Xil_proj/315/proj/DIY/imp/imp.srcs/sources_1/bd/d1/ip/d1_axi_dma_0_0/d1_axi_dma_0_0_clocks.xdc] for cell 'd1_i/axi_dma_0/U0'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1091.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

17 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 1091.414 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1091.414 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10f45f3ce

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1570.660 ; gain = 479.246

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 22 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11daeaca2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.806 . Memory (MB): peak = 1791.211 ; gain = 0.023
INFO: [Opt 31-389] Phase Retarget created 43 cells and removed 117 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10a1ffbb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.968 . Memory (MB): peak = 1791.211 ; gain = 0.023
INFO: [Opt 31-389] Phase Constant propagation created 24 cells and removed 133 cells
INFO: [Opt 31-1021] In phase Constant propagation, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a2c6eef1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.211 ; gain = 0.023
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 997 cells
INFO: [Opt 31-1021] In phase Sweep, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a2c6eef1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.211 ; gain = 0.023
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a2c6eef1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.211 ; gain = 0.023
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a2c6eef1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.211 ; gain = 0.023
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              43  |             117  |                                              4  |
|  Constant propagation         |              24  |             133  |                                              4  |
|  Sweep                        |               0  |             997  |                                             52  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             11  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1791.211 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11b7884b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.211 ; gain = 0.023

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 159ac7e74

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1929.391 ; gain = 0.000
Ending Power Optimization Task | Checksum: 159ac7e74

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1929.391 ; gain = 138.180

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 159ac7e74

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1929.391 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1929.391 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18c977fc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1929.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1929.391 ; gain = 837.977
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1929.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xil_proj/315/proj/DIY/imp/imp.runs/impl_1/d1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file d1_wrapper_drc_opted.rpt -pb d1_wrapper_drc_opted.pb -rpx d1_wrapper_drc_opted.rpx
Command: report_drc -file d1_wrapper_drc_opted.rpt -pb d1_wrapper_drc_opted.pb -rpx d1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xil_proj/315/proj/DIY/imp/imp.runs/impl_1/d1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1929.391 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1929.391 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 93e72714

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1929.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 280092ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1daee2d08

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1daee2d08

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1929.391 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1daee2d08

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 161a0aa91

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b01da9cf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 164 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 55 nets or cells. Created 0 new cell, deleted 55 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1929.391 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             55  |                    55  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             55  |                    55  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1f5c7bb94

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.391 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 130b81b20

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1929.391 ; gain = 0.000
Phase 2 Global Placement | Checksum: 130b81b20

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18de5d05c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1429c375c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 142ee66d5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 182a35267

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 117e7d4b7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ade60fb8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ee5b5d91

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1929.391 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ee5b5d91

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 128c7b699

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.408 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1706c981c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.409 . Memory (MB): peak = 1929.391 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1cbd480b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.443 . Memory (MB): peak = 1929.391 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 128c7b699

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1929.391 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.408. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1929.391 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f6bf9b72

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f6bf9b72

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f6bf9b72

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1929.391 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: f6bf9b72

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1929.391 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1929.391 ; gain = 0.000

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1929.391 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c7b46c46

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1929.391 ; gain = 0.000
Ending Placer Task | Checksum: 1a418f8d4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1929.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1929.391 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1929.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xil_proj/315/proj/DIY/imp/imp.runs/impl_1/d1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file d1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1929.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file d1_wrapper_utilization_placed.rpt -pb d1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file d1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1929.391 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1929.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xil_proj/315/proj/DIY/imp/imp.runs/impl_1/d1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1929.391 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b10b7730 ConstDB: 0 ShapeSum: f30d81a4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11760ff34

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1947.191 ; gain = 17.801
Post Restoration Checksum: NetGraph: fc1dcc35 NumContArr: 1b4332ff Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11760ff34

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1947.195 ; gain = 17.805

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11760ff34

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1953.414 ; gain = 24.023

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11760ff34

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1953.414 ; gain = 24.023
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e9c0d4af

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1980.828 ; gain = 51.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.494  | TNS=0.000  | WHS=-0.346 | THS=-76.091|

Phase 2 Router Initialization | Checksum: 1b1c6d380

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1995.516 ; gain = 66.125

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3672
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3672
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b1c6d380

Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 1996.387 ; gain = 66.996
Phase 3 Initial Routing | Checksum: 26dbfe577

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 1996.387 ; gain = 66.996

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.138  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a30de649

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1996.387 ; gain = 66.996

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.138  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cfef8cf9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1996.387 ; gain = 66.996
Phase 4 Rip-up And Reroute | Checksum: 1cfef8cf9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1996.387 ; gain = 66.996

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1cfef8cf9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1996.387 ; gain = 66.996

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cfef8cf9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1996.387 ; gain = 66.996
Phase 5 Delay and Skew Optimization | Checksum: 1cfef8cf9

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 1996.387 ; gain = 66.996

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c1c8950f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1996.387 ; gain = 66.996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.152  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 171ba1ed7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1996.387 ; gain = 66.996
Phase 6 Post Hold Fix | Checksum: 171ba1ed7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1996.387 ; gain = 66.996

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.499638 %
  Global Horizontal Routing Utilization  = 0.623225 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e2e8b38d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1996.387 ; gain = 66.996

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e2e8b38d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1996.387 ; gain = 66.996

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e07aa53e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1996.387 ; gain = 66.996

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.152  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e07aa53e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1996.387 ; gain = 66.996
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1996.387 ; gain = 66.996

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1996.387 ; gain = 66.996
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2013.773 ; gain = 17.387
INFO: [Common 17-1381] The checkpoint 'C:/Xil_proj/315/proj/DIY/imp/imp.runs/impl_1/d1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file d1_wrapper_drc_routed.rpt -pb d1_wrapper_drc_routed.pb -rpx d1_wrapper_drc_routed.rpx
Command: report_drc -file d1_wrapper_drc_routed.rpt -pb d1_wrapper_drc_routed.pb -rpx d1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Xil_proj/315/proj/DIY/imp/imp.runs/impl_1/d1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2021.027 ; gain = 7.254
INFO: [runtcl-4] Executing : report_methodology -file d1_wrapper_methodology_drc_routed.rpt -pb d1_wrapper_methodology_drc_routed.pb -rpx d1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file d1_wrapper_methodology_drc_routed.rpt -pb d1_wrapper_methodology_drc_routed.pb -rpx d1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Xil_proj/315/proj/DIY/imp/imp.runs/impl_1/d1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file d1_wrapper_power_routed.rpt -pb d1_wrapper_power_summary_routed.pb -rpx d1_wrapper_power_routed.rpx
Command: report_power -file d1_wrapper_power_routed.rpt -pb d1_wrapper_power_summary_routed.pb -rpx d1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file d1_wrapper_route_status.rpt -pb d1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file d1_wrapper_timing_summary_routed.rpt -pb d1_wrapper_timing_summary_routed.pb -rpx d1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file d1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file d1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file d1_wrapper_bus_skew_routed.rpt -pb d1_wrapper_bus_skew_routed.pb -rpx d1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block d1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the d1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <d1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <d1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <d1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <d1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force d1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult1/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult2/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult2/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult3/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult4/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult5/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult5/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult6/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult6/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult7/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult8/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage d1_i/axis_morph_0/inst/axis_morph_struct/dut/algorithm/morphing/mult8/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 11 net(s) have no routable loads. The problem bus(es) and/or net(s) are d1_i/axis_morph_0/inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, d1_i/axis_morph_0/inst/axis_morph_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, d1_i/axis_morph_0/inst/axis_morph_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, d1_i/axis_morph_0/inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, d1_i/axis_morph_0/inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, d1_i/axis_morph_0/inst/axis_morph_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, d1_i/axis_morph_0/inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, d1_i/axis_morph_0/inst/axis_morph_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, d1_i/axis_morph_0/inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i, d1_i/axis_morph_0/inst/axis_morph_struct/dut/master_fifo/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and d1_i/axis_morph_0/inst/axis_morph_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (d1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (d1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./d1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 2462.348 ; gain = 441.320
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 23:58:49 2024...
