                   SYNTHESIS REPORT
====================Information====================
commit date: Sat_Oct_16_23:16:43_2021_+0800
top_name: ysyx_210013
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total      std        mem  ipio  sub_harden
1378367.1  1378367.1  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
79845  79845  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210013
Date   : Sat Oct 23 06:00:55 2021
****************************************
    
    S011HD1P_X32Y2D128_BW_SS_1.08_125 (File: /Project/home/fangwenji/prj/coosca/lib_data/ccsdb/S011HD1P_X32Y2D128_BW_SS_1.08_125.db)
Number of ports:                        10113
Number of nets:                         90272
Number of cells:                        80054
Number of combinational cells:          61041
Number of sequential cells:             18796
Number of macros/black boxes:               8
Number of buf/inv:                       9657
Number of references:                       3
Combinational area:             489516.611955
Buf/Inv area:                    42440.543056
Noncombinational area:          480310.129086
Macro/Black Box area:           408540.343750
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:               1378367.084790
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area                  Local cell area
                                  ---------------------  ------------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-       Noncombi-    Black-
                                  Total         Total    national     national     boxes        Design
--------------------------------  ------------  -------  -----------  -----------  -----------  ------------------------------------
ysyx_210013                       1378367.0848    100.0     790.7424       0.0000       0.0000  ysyx_210013
core                              1377576.3424     99.9       0.0000       0.0000       0.0000  ysyx_210013_Core_0
core/clint                          15985.6378      1.2    8422.4824    7563.1555       0.0000  ysyx_210013_CLINT_0
core/control                         1113.4944      0.1    1113.4944       0.0000       0.0000  ysyx_210013_Control_0
core/crossbar                        5168.0664      0.4       5.3792       0.0000       0.0000  ysyx_210013_InnerCrossBarNN_0
core/crossbar/n2one                  2587.3952      0.2     941.3600      76.6536       0.0000  ysyx_210013_InnerCrossBarN21_0
core/crossbar/n2one/arbiter          1569.3816      0.1    1492.7280      76.6536       0.0000  ysyx_210013_MyLockingArbiter_0
core/crossbar/one2n                  2575.2920      0.2    2497.2936      77.9984       0.0000  ysyx_210013_InnerCrossBar12N_0
core/datapath                      312574.5575     22.7   29369.0871   30895.4362       0.0000  ysyx_210013_DataPath_0
core/datapath/br                     2290.1944      0.2    2290.1944       0.0000       0.0000  ysyx_210013_Branch_0
core/datapath/bypass                  454.5424      0.0     454.5424       0.0000       0.0000  ysyx_210013_ByPass_0
core/datapath/csr                   14899.0394      1.1    7974.6640    6924.3754       0.0000  ysyx_210013_CSR_0
core/datapath/ex                    23263.6951      1.7       0.0000       0.0000       0.0000  ysyx_210013_EX_0
core/datapath/ex/alu                23263.6951      1.7   23263.6951       0.0000       0.0000  ysyx_210013_ALU_0
core/datapath/id                      485.4728      0.0      59.1712       0.0000       0.0000  ysyx_210013_ID_0
core/datapath/id/immgen               426.3016      0.0     426.3016       0.0000       0.0000  ysyx_210013_ImmGen_0
core/datapath/ifet                 100768.5549      7.3   13413.0352    3321.6561       0.0000  ysyx_210013_IF_0
core/datapath/ifet/btb              84033.8636      6.1   43867.3759   40166.4878       0.0000  ysyx_210013_BTB_0
core/datapath/loadrisk                181.5480      0.0     181.5480       0.0000       0.0000  ysyx_210013_LoadRisk_0
core/datapath/mem                    6108.0816      0.4    4319.4976    1788.5841       0.0000  ysyx_210013_MEM_0
core/datapath/regs                 103858.9055      7.5   53165.3230   50693.5825       0.0000  ysyx_210013_RegisterFile_0
core/dcache                        532356.9990     38.6   31263.9103   16999.6174       0.0000  ysyx_210013_Cache_1_0
core/dcache/rand_num_prng             274.3392      0.0      53.7920     220.5472       0.0000  ysyx_210013_MaxPeriodFibonacciLFSR_3
core/dcache/ways_0                 120962.1794      8.8   30009.2119   39885.4246   51067.5430  ysyx_210013_Way_12
core/dcache/ways_1                 120955.4554      8.8   30002.4879   39885.4246   51067.5430  ysyx_210013_Way_13
core/dcache/ways_2                 120959.4898      8.8   30006.5223   39885.4246   51067.5430  ysyx_210013_Way_15
core/dcache/ways_3                 120942.0074      8.8   29989.0399   39885.4246   51067.5430  ysyx_210013_Way_14
core/icache                        507045.1729     36.8   19603.1495    8614.7891       0.0000  ysyx_210013_Cache_0
core/icache/rand_num_prng             274.3392      0.0      53.7920     220.5472       0.0000  ysyx_210013_MaxPeriodFibonacciLFSR_2
core/icache/ways_0                 119730.3426      8.7   30438.2031   38224.5965   51067.5430  ysyx_210013_Way_8
core/icache/ways_1                 119573.0010      8.7   30280.8615   38224.5965   51067.5430  ysyx_210013_Way_10
core/icache/ways_2                 119735.7218      8.7   30443.5823   38224.5965   51067.5430  ysyx_210013_Way_9
core/icache/ways_3                 119513.8298      8.7   30221.6903   38224.5965   51067.5430  ysyx_210013_Way_11
core/mem2axi                         3332.4144      0.2    3102.4536     229.9608       0.0000  ysyx_210013_MemBus2AXI_0
--------------------------------  ------------  -------  -----------  -----------  -----------  ------------------------------------
Total                                                    489516.6120  480310.1291  408540.3438
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210013
Date   : Sat Oct 23 06:00:50 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: core/datapath/mem_rd_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/icache/ways_2/result_hi_hi_reg_14_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/datapath/mem_rd_reg_0_/CK (LVT_DQHDV4)           0.0000    0.0000 #   0.0000 r
  core/datapath/mem_rd_reg_0_/Q (LVT_DQHDV4)            0.1415    0.3123     0.3123 f
  core/datapath/regs_io_waddr[0] (net)         10                 0.0000     0.3123 f
  core/datapath/bypass/io_wb_rd[0] (ysyx_210013_ByPass_0)         0.0000     0.3123 f
  core/datapath/bypass/io_wb_rd[0] (net)                          0.0000     0.3123 f
  core/datapath/bypass/U41/A2 (LVT_XOR2HDV2)            0.1415    0.0000     0.3123 f
  core/datapath/bypass/U41/Z (LVT_XOR2HDV2)             0.0671    0.1992     0.5114 f
  core/datapath/bypass/n33 (net)                1                 0.0000     0.5114 f
  core/datapath/bypass/U43/A2 (LVT_NOR3HDV2)            0.0671    0.0000     0.5114 f
  core/datapath/bypass/U43/ZN (LVT_NOR3HDV2)            0.1722    0.1250     0.6364 r
  core/datapath/bypass/n40 (net)                1                 0.0000     0.6364 r
  core/datapath/bypass/U48/A1 (LVT_NAND2HDV2)           0.1722    0.0000     0.6364 r
  core/datapath/bypass/U48/ZN (LVT_NAND2HDV2)           0.1286    0.1081     0.7445 f
  core/datapath/bypass/n45 (net)                2                 0.0000     0.7445 f
  core/datapath/bypass/U50/A1 (LVT_NOR2HDV4)            0.1286    0.0000     0.7445 f
  core/datapath/bypass/U50/ZN (LVT_NOR2HDV4)            0.1012    0.0808     0.8253 r
  core/datapath/bypass/io_forwardB[1] (net)     2                 0.0000     0.8253 r
  core/datapath/bypass/io_forwardB[1] (ysyx_210013_ByPass_0)      0.0000     0.8253 r
  core/datapath/bypass_io_forwardB[1] (net)                       0.0000     0.8253 r
  core/datapath/U607/A1 (LVT_INAND2HDV4)                0.1012    0.0000     0.8253 r
  core/datapath/U607/ZN (LVT_INAND2HDV4)                0.1002    0.1165     0.9419 r
  core/datapath/n2375 (net)                     3                 0.0000     0.9419 r
  core/datapath/U1368/I (LVT_INHDV6)                    0.1002    0.0000     0.9419 r
  core/datapath/U1368/ZN (LVT_INHDV6)                   0.0598    0.0534     0.9953 f
  core/datapath/n3277 (net)                    10                 0.0000     0.9953 f
  core/datapath/U77/A1 (LVT_NAND3HDV2)                  0.0598    0.0000     0.9953 f
  core/datapath/U77/ZN (LVT_NAND3HDV2)                  0.1011    0.0502     1.0455 r
  core/datapath/n3280 (net)                     1                 0.0000     1.0455 r
  core/datapath/U3472/B (LVT_OAI211HDV2)                0.1011    0.0000     1.0455 r
  core/datapath/U3472/ZN (LVT_OAI211HDV2)               0.1345    0.1025     1.1479 f
  core/datapath/ex_io_rs2[0] (net)              1                 0.0000     1.1479 f
  core/datapath/ex/io_rs2[0] (ysyx_210013_EX_0)                   0.0000     1.1479 f
  core/datapath/ex/io_rs2[0] (net)                                0.0000     1.1479 f
  core/datapath/ex/alu/io_rs2[0] (ysyx_210013_ALU_0)              0.0000     1.1479 f
  core/datapath/ex/alu/io_rs2[0] (net)                            0.0000     1.1479 f
  core/datapath/ex/alu/U288/I (LVT_BUFHDV8)             0.1345    0.0000     1.1479 f
  core/datapath/ex/alu/U288/Z (LVT_BUFHDV8)             0.0767    0.1350     1.2830 f
  core/datapath/ex/alu/n797 (net)              10                 0.0000     1.2830 f
  core/datapath/ex/alu/U90/A1 (LVT_OR2HDV4)             0.0767    0.0000     1.2830 f
  core/datapath/ex/alu/U90/Z (LVT_OR2HDV4)              0.1261    0.1914     1.4743 f
  core/datapath/ex/alu/n13 (net)               14                 0.0000     1.4743 f
  core/datapath/ex/alu/U2192/I (LVT_INHDV4)             0.1261    0.0000     1.4743 f
  core/datapath/ex/alu/U2192/ZN (LVT_INHDV4)            0.4219    0.2618     1.7362 r
  core/datapath/ex/alu/n3400 (net)             45                 0.0000     1.7362 r
  core/datapath/ex/alu/U170/A2 (LVT_NAND2HDV1)          0.4219    0.0000     1.7362 r
  core/datapath/ex/alu/U170/ZN (LVT_NAND2HDV1)          0.1351    0.1036     1.8397 f
  core/datapath/ex/alu/n1004 (net)              2                 0.0000     1.8397 f
  core/datapath/ex/alu/U1519/B (LVT_OAI21HDV1)          0.1351    0.0000     1.8397 f
  core/datapath/ex/alu/U1519/ZN (LVT_OAI21HDV1)         0.2003    0.0816     1.9213 r
  core/datapath/ex/alu/n798 (net)               2                 0.0000     1.9213 r
  core/datapath/ex/alu/U1520/I (LVT_INHDV1)             0.2003    0.0000     1.9213 r
  core/datapath/ex/alu/U1520/ZN (LVT_INHDV1)            0.0674    0.0533     1.9745 f
  core/datapath/ex/alu/n755 (net)               1                 0.0000     1.9745 f
  core/datapath/ex/alu/U280/A1 (LVT_NAND2HDV2)          0.0674    0.0000     1.9745 f
  core/datapath/ex/alu/U280/ZN (LVT_NAND2HDV2)          0.1207    0.0795     2.0540 r
  core/datapath/ex/alu/n1387 (net)              5                 0.0000     2.0540 r
  core/datapath/ex/alu/U1587/A1 (LVT_NOR2HDV1)          0.1207    0.0000     2.0540 r
  core/datapath/ex/alu/U1587/ZN (LVT_NOR2HDV1)          0.0715    0.0575     2.1115 f
  core/datapath/ex/alu/n1013 (net)              2                 0.0000     2.1115 f
  core/datapath/ex/alu/U1588/I (LVT_INHDV1)             0.0715    0.0000     2.1115 f
  core/datapath/ex/alu/U1588/ZN (LVT_INHDV1)            0.0717    0.0598     2.1713 r
  core/datapath/ex/alu/n1373 (net)              2                 0.0000     2.1713 r
  core/datapath/ex/alu/U313/A1 (LVT_AOI21HDV1)          0.0717    0.0000     2.1713 r
  core/datapath/ex/alu/U313/ZN (LVT_AOI21HDV1)          0.1706    0.1098     2.2811 f
  core/datapath/ex/alu/n2779 (net)              4                 0.0000     2.2811 f
  core/datapath/ex/alu/U3163/B1 (LVT_AOI22HDV1)         0.1706    0.0000     2.2811 f
  core/datapath/ex/alu/U3163/ZN (LVT_AOI22HDV1)         0.1698    0.1212     2.4023 r
  core/datapath/ex/alu/n2788 (net)              1                 0.0000     2.4023 r
  core/datapath/ex/alu/U3165/A1 (LVT_OAI21HDV1)         0.1698    0.0000     2.4023 r
  core/datapath/ex/alu/U3165/ZN (LVT_OAI21HDV1)         0.1133    0.0722     2.4745 f
  core/datapath/ex/alu/n2806 (net)              1                 0.0000     2.4745 f
  core/datapath/ex/alu/U3170/A1 (LVT_OAI21HDV1)         0.1133    0.0000     2.4745 f
  core/datapath/ex/alu/U3170/ZN (LVT_OAI21HDV1)         0.1614    0.1207     2.5953 r
  core/datapath/ex/alu/n2807 (net)              1                 0.0000     2.5953 r
  core/datapath/ex/alu/U3171/C (LVT_OAI211HDV2)         0.1614    0.0000     2.5953 r
  core/datapath/ex/alu/U3171/ZN (LVT_OAI211HDV2)        0.1170    0.1028     2.6980 f
  core/datapath/ex/alu/n2811 (net)              1                 0.0000     2.6980 f
  core/datapath/ex/alu/U3172/B (LVT_IAO21HDV2)          0.1170    0.0000     2.6980 f
  core/datapath/ex/alu/U3172/ZN (LVT_IAO21HDV2)         0.0951    0.0801     2.7781 r
  core/datapath/ex/alu/n2813 (net)              1                 0.0000     2.7781 r
  core/datapath/ex/alu/U500/B (LVT_IOA21HDV1)           0.0951    0.0000     2.7781 r
  core/datapath/ex/alu/U500/ZN (LVT_IOA21HDV1)          0.0958    0.0740     2.8521 f
  core/datapath/ex/alu/io_out[9] (net)          2                 0.0000     2.8521 f
  core/datapath/ex/alu/io_out[9] (ysyx_210013_ALU_0)              0.0000     2.8521 f
  core/datapath/ex/io_out[9] (net)                                0.0000     2.8521 f
  core/datapath/ex/io_out[9] (ysyx_210013_EX_0)                   0.0000     2.8521 f
  core/datapath/ex_io_out[9] (net)                                0.0000     2.8521 f
  core/datapath/mem/io_alu_res[9] (ysyx_210013_MEM_0)             0.0000     2.8521 f
  core/datapath/mem/io_alu_res[9] (net)                           0.0000     2.8521 f
  core/datapath/mem/U30/A1 (LVT_AND2HDV4)               0.0958    0.0000     2.8521 f
  core/datapath/mem/U30/Z (LVT_AND2HDV4)                0.0499    0.1048     2.9569 f
  core/datapath/mem/io_dcache_req_bits_addr[9] (net)
                                                2                 0.0000     2.9569 f
  core/datapath/mem/io_dcache_req_bits_addr[9] (ysyx_210013_MEM_0)
                                                                  0.0000     2.9569 f
  core/datapath/io_dcache_req_bits_addr[9] (net)                  0.0000     2.9569 f
  core/datapath/io_dcache_req_bits_addr[9] (ysyx_210013_DataPath_0)
                                                                  0.0000     2.9569 f
  core/datapath_io_dcache_req_bits_addr[9] (net)                  0.0000     2.9569 f
  core/dcache/io_cpu_req_bits_addr[9] (ysyx_210013_Cache_1_0)     0.0000     2.9569 f
  core/dcache/io_cpu_req_bits_addr[9] (net)                       0.0000     2.9569 f
  core/dcache/U86/A1 (LVT_XNOR2HDV2)                    0.0499    0.0000     2.9569 f
  core/dcache/U86/ZN (LVT_XNOR2HDV2)                    0.0681    0.1189     3.0757 f
  core/dcache/n76 (net)                         1                 0.0000     3.0757 f
  core/dcache/U166/A1 (LVT_NAND3HDV2)                   0.0681    0.0000     3.0757 f
  core/dcache/U166/ZN (LVT_NAND3HDV2)                   0.0946    0.0646     3.1404 r
  core/dcache/n83 (net)                         1                 0.0000     3.1404 r
  core/dcache/U174/A1 (LVT_NOR2HDV4)                    0.0946    0.0000     3.1404 r
  core/dcache/U174/ZN (LVT_NOR2HDV4)                    0.0497    0.0412     3.1816 f
  core/dcache/n925 (net)                        2                 0.0000     3.1816 f
  core/dcache/U305/A1 (LVT_NOR2HDV4)                    0.0497    0.0000     3.1816 f
  core/dcache/U305/ZN (LVT_NOR2HDV4)                    0.1258    0.0809     3.2625 r
  core/dcache/io_cpu_req_ready (net)            3                 0.0000     3.2625 r
  core/dcache/io_cpu_req_ready (ysyx_210013_Cache_1_0)            0.0000     3.2625 r
  core/dcache_io_cpu_req_ready (net)                              0.0000     3.2625 r
  core/datapath/io_dcache_req_ready (ysyx_210013_DataPath_0)      0.0000     3.2625 r
  core/datapath/io_dcache_req_ready (net)                         0.0000     3.2625 r
  core/datapath/U149/A1 (LVT_NAND2HDV4)                 0.1258    0.0000     3.2625 r
  core/datapath/U149/ZN (LVT_NAND2HDV4)                 0.0778    0.0683     3.3308 f
  core/datapath/n174 (net)                      2                 0.0000     3.3308 f
  core/datapath/U73/I (LVT_INHDV6)                      0.0778    0.0000     3.3308 f
  core/datapath/U73/ZN (LVT_INHDV6)                     0.0662    0.0559     3.3866 r
  core/datapath/n172 (net)                      4                 0.0000     3.3866 r
  core/datapath/U50/A1 (LVT_NAND2HDV8)                  0.0662    0.0000     3.3866 r
  core/datapath/U50/ZN (LVT_NAND2HDV8)                  0.0530    0.0427     3.4294 f
  core/datapath/n553 (net)                      2                 0.0000     3.4294 f
  core/datapath/U583/A1 (LVT_NAND2HDV4)                 0.0530    0.0000     3.4294 f
  core/datapath/U583/ZN (LVT_NAND2HDV4)                 0.1020    0.0579     3.4872 r
  core/datapath/ifet_io_kill (net)              4                 0.0000     3.4872 r
  core/datapath/ifet/io_kill (ysyx_210013_IF_0)                   0.0000     3.4872 r
  core/datapath/ifet/io_kill (net)                                0.0000     3.4872 r
  core/datapath/ifet/U254/A1 (LVT_NOR2HDV4)             0.1020    0.0000     3.4872 r
  core/datapath/ifet/U254/ZN (LVT_NOR2HDV4)             0.1115    0.0417     3.5290 f
  core/datapath/ifet/n60 (net)                  2                 0.0000     3.5290 f
  core/datapath/ifet/U255/A1 (LVT_NAND2HDV4)            0.1115    0.0000     3.5290 f
  core/datapath/ifet/U255/ZN (LVT_NAND2HDV4)            0.0698    0.0599     3.5889 r
  core/datapath/ifet/n74 (net)                  2                 0.0000     3.5889 r
  core/datapath/ifet/U256/A1 (LVT_NAND2HDV4)            0.0698    0.0000     3.5889 r
  core/datapath/ifet/U256/ZN (LVT_NAND2HDV4)            0.0670    0.0458     3.6347 f
  core/datapath/ifet/n83 (net)                  2                 0.0000     3.6347 f
  core/datapath/ifet/U287/I (LVT_INHDV2)                0.0670    0.0000     3.6347 f
  core/datapath/ifet/U287/ZN (LVT_INHDV2)               0.0471    0.0420     3.6767 r
  core/datapath/ifet/n85 (net)                  1                 0.0000     3.6767 r
  core/datapath/ifet/U288/A1 (LVT_NAND2HDV2)            0.0471    0.0000     3.6767 r
  core/datapath/ifet/U288/ZN (LVT_NAND2HDV2)            0.0705    0.0517     3.7284 f
  core/datapath/ifet/n89 (net)                  2                 0.0000     3.7284 f
  core/datapath/ifet/U290/A1 (LVT_NOR2HDV2)             0.0705    0.0000     3.7284 f
  core/datapath/ifet/U290/ZN (LVT_NOR2HDV2)             0.1841    0.1159     3.8443 r
  core/datapath/ifet/n221 (net)                 2                 0.0000     3.8443 r
  core/datapath/ifet/U291/A1 (LVT_INOR2HDV4)            0.1841    0.0000     3.8443 r
  core/datapath/ifet/U291/ZN (LVT_INOR2HDV4)            0.1388    0.1432     3.9875 r
  core/datapath/ifet/n279 (net)                 3                 0.0000     3.9875 r
  core/datapath/ifet/U236/I (LVT_BUFHDV6)               0.1388    0.0000     3.9875 r
  core/datapath/ifet/U236/Z (LVT_BUFHDV6)               0.1714    0.1660     4.1535 r
  core/datapath/ifet/n1135 (net)               28                 0.0000     4.1535 r
  core/datapath/ifet/U3/A1 (LVT_AOI22HDV2)              0.1714    0.0000     4.1535 r
  core/datapath/ifet/U3/ZN (LVT_AOI22HDV2)              0.1426    0.1129     4.2664 f
  core/datapath/ifet/n336 (net)                 1                 0.0000     4.2664 f
  core/datapath/ifet/U701/B (LVT_OAI211HDV4)            0.1426    0.0000     4.2664 f
  core/datapath/ifet/U701/ZN (LVT_OAI211HDV4)           0.2664    0.0979     4.3642 r
  core/datapath/ifet/io_icache_req_bits_addr[9] (net)
                                                7                 0.0000     4.3642 r
  core/datapath/ifet/io_icache_req_bits_addr[9] (ysyx_210013_IF_0)
                                                                  0.0000     4.3642 r
  core/datapath/io_icacahe_req_bits_addr[9] (net)                 0.0000     4.3642 r
  core/datapath/io_icacahe_req_bits_addr[9] (ysyx_210013_DataPath_0)
                                                                  0.0000     4.3642 r
  core/datapath_io_icacahe_req_bits_addr[9] (net)                 0.0000     4.3642 r
  core/icache/io_cpu_req_bits_addr[9] (ysyx_210013_Cache_0)       0.0000     4.3642 r
  core/icache/io_cpu_req_bits_addr[9] (net)                       0.0000     4.3642 r
  core/icache/U893/A1 (LVT_AOI21HDV4)                   0.2664    0.0000     4.3642 r
  core/icache/U893/ZN (LVT_AOI21HDV4)                   0.1150    0.0887     4.4529 f
  core/icache/n811 (net)                        1                 0.0000     4.4529 f
  core/icache/U894/I (LVT_INHDV4)                       0.1150    0.0000     4.4529 f
  core/icache/U894/ZN (LVT_INHDV4)                      0.1276    0.0985     4.5514 r
  core/icache/ways_0_io_in_r_bits_index[5] (net)
                                               12                 0.0000     4.5514 r
  core/icache/ways_2/io_in_r_bits_index[5] (ysyx_210013_Way_9)    0.0000     4.5514 r
  core/icache/ways_2/io_in_r_bits_index[5] (net)                  0.0000     4.5514 r
  core/icache/ways_2/U935/I (LVT_BUFHDV3)               0.1276    0.0000     4.5514 r
  core/icache/ways_2/U935/Z (LVT_BUFHDV3)               0.1806    0.1767     4.7282 r
  core/icache/ways_2/n6209 (net)                9                 0.0000     4.7282 r
  core/icache/ways_2/U61/A1 (LVT_NAND2HDV2)             0.1806    0.0000     4.7282 r
  core/icache/ways_2/U61/ZN (LVT_NAND2HDV2)             0.1229    0.1052     4.8334 f
  core/icache/ways_2/n6217 (net)                5                 0.0000     4.8334 f
  core/icache/ways_2/U1026/A2 (LVT_OR2HDV2)             0.1229    0.0000     4.8334 f
  core/icache/ways_2/U1026/Z (LVT_OR2HDV2)              0.0932    0.1910     5.0244 f
  core/icache/ways_2/n6235 (net)                2                 0.0000     5.0244 f
  core/icache/ways_2/U24/I (LVT_INHDV6)                 0.0932    0.0000     5.0244 f
  core/icache/ways_2/U24/ZN (LVT_INHDV6)                0.1491    0.1083     5.1327 r
  core/icache/ways_2/n7814 (net)               24                 0.0000     5.1327 r
  core/icache/ways_2/U1048/A1 (LVT_NAND2HDV1)           0.1491    0.0000     5.1327 r
  core/icache/ways_2/U1048/ZN (LVT_NAND2HDV1)           0.1370    0.1120     5.2447 f
  core/icache/ways_2/n6229 (net)                4                 0.0000     5.2447 f
  core/icache/ways_2/U1049/A2 (LVT_AOI21HDV1)           0.1370    0.0000     5.2447 f
  core/icache/ways_2/U1049/ZN (LVT_AOI21HDV1)           0.1353    0.1215     5.3662 r
  core/icache/ways_2/n6192 (net)                1                 0.0000     5.3662 r
  core/icache/ways_2/U1050/A2 (LVT_NOR2HDV1)            0.1353    0.0000     5.3662 r
  core/icache/ways_2/U1050/ZN (LVT_NOR2HDV1)            0.0756    0.0667     5.4329 f
  core/icache/ways_2/n6243 (net)                2                 0.0000     5.4329 f
  core/icache/ways_2/U1102/A1 (LVT_NAND2HDV1)           0.0756    0.0000     5.4329 f
  core/icache/ways_2/U1102/ZN (LVT_NAND2HDV1)           0.1253    0.0839     5.5168 r
  core/icache/ways_2/n7702 (net)                3                 0.0000     5.5168 r
  core/icache/ways_2/U19/I (LVT_INHDV2)                 0.1253    0.0000     5.5168 r
  core/icache/ways_2/U19/ZN (LVT_INHDV2)                0.2380    0.1756     5.6924 f
  core/icache/ways_2/n7855 (net)               21                 0.0000     5.6924 f
  core/icache/ways_2/U1460/A1 (LVT_NAND2HDV1)           0.2380    0.0000     5.6924 f
  core/icache/ways_2/U1460/ZN (LVT_NAND2HDV1)           0.1158    0.0964     5.7888 r
  core/icache/ways_2/n6658 (net)                2                 0.0000     5.7888 r
  core/icache/ways_2/U1461/A3 (LVT_NAND3HDV1)           0.1158    0.0000     5.7888 r
  core/icache/ways_2/U1461/ZN (LVT_NAND3HDV1)           0.1014    0.0892     5.8780 f
  core/icache/ways_2/n6648 (net)                1                 0.0000     5.8780 f
  core/icache/ways_2/U1462/A2 (LVT_NOR2HDV1)            0.1014    0.0000     5.8780 f
  core/icache/ways_2/U1462/ZN (LVT_NOR2HDV1)            0.1176    0.0887     5.9666 r
  core/icache/ways_2/n6650 (net)                1                 0.0000     5.9666 r
  core/icache/ways_2/U1463/A2 (LVT_NAND2HDV1)           0.1176    0.0000     5.9666 r
  core/icache/ways_2/U1463/ZN (LVT_NAND2HDV1)           0.0870    0.0591     6.0257 f
  core/icache/ways_2/n6662 (net)                1                 0.0000     6.0257 f
  core/icache/ways_2/U233/B1 (LVT_AOI22HDV1)            0.0870    0.0000     6.0257 f
  core/icache/ways_2/U233/ZN (LVT_AOI22HDV1)            0.1697    0.0990     6.1248 r
  core/icache/ways_2/n6663 (net)                1                 0.0000     6.1248 r
  core/icache/ways_2/U1468/B (LVT_OAI21HDV1)            0.1697    0.0000     6.1248 r
  core/icache/ways_2/U1468/ZN (LVT_OAI21HDV1)           0.0815    0.0749     6.1996 f
  core/icache/ways_2/N1759 (net)                1                 0.0000     6.1996 f
  core/icache/ways_2/result_hi_hi_reg_14_/D (LVT_DQHDV1)
                                                        0.0815    0.0000     6.1996 f
  data arrival time                                                          6.1996
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/icache/ways_2/result_hi_hi_reg_14_/CK (LVT_DQHDV1)         0.0000     6.3500 r
  library setup time                                             -0.1504     6.1996
  data required time                                                         6.1996
  ------------------------------------------------------------------------------------
  data required time                                                         6.1996
  data arrival time                                                         -6.1996
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0000
  Startpoint: core/datapath/mem_rd_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/icache/ways_2/result_hi_hi_reg_16_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/datapath/mem_rd_reg_0_/CK (LVT_DQHDV4)           0.0000    0.0000 #   0.0000 r
  core/datapath/mem_rd_reg_0_/Q (LVT_DQHDV4)            0.1415    0.3123     0.3123 f
  core/datapath/regs_io_waddr[0] (net)         10                 0.0000     0.3123 f
  core/datapath/bypass/io_wb_rd[0] (ysyx_210013_ByPass_0)         0.0000     0.3123 f
  core/datapath/bypass/io_wb_rd[0] (net)                          0.0000     0.3123 f
  core/datapath/bypass/U41/A2 (LVT_XOR2HDV2)            0.1415    0.0000     0.3123 f
  core/datapath/bypass/U41/Z (LVT_XOR2HDV2)             0.0671    0.1992     0.5114 f
  core/datapath/bypass/n33 (net)                1                 0.0000     0.5114 f
  core/datapath/bypass/U43/A2 (LVT_NOR3HDV2)            0.0671    0.0000     0.5114 f
  core/datapath/bypass/U43/ZN (LVT_NOR3HDV2)            0.1722    0.1250     0.6364 r
  core/datapath/bypass/n40 (net)                1                 0.0000     0.6364 r
  core/datapath/bypass/U48/A1 (LVT_NAND2HDV2)           0.1722    0.0000     0.6364 r
  core/datapath/bypass/U48/ZN (LVT_NAND2HDV2)           0.1286    0.1081     0.7445 f
  core/datapath/bypass/n45 (net)                2                 0.0000     0.7445 f
  core/datapath/bypass/U50/A1 (LVT_NOR2HDV4)            0.1286    0.0000     0.7445 f
  core/datapath/bypass/U50/ZN (LVT_NOR2HDV4)            0.1012    0.0808     0.8253 r
  core/datapath/bypass/io_forwardB[1] (net)     2                 0.0000     0.8253 r
  core/datapath/bypass/io_forwardB[1] (ysyx_210013_ByPass_0)      0.0000     0.8253 r
  core/datapath/bypass_io_forwardB[1] (net)                       0.0000     0.8253 r
  core/datapath/U607/A1 (LVT_INAND2HDV4)                0.1012    0.0000     0.8253 r
  core/datapath/U607/ZN (LVT_INAND2HDV4)                0.1002    0.1165     0.9419 r
  core/datapath/n2375 (net)                     3                 0.0000     0.9419 r
  core/datapath/U1368/I (LVT_INHDV6)                    0.1002    0.0000     0.9419 r
  core/datapath/U1368/ZN (LVT_INHDV6)                   0.0598    0.0534     0.9953 f
  core/datapath/n3277 (net)                    10                 0.0000     0.9953 f
  core/datapath/U77/A1 (LVT_NAND3HDV2)                  0.0598    0.0000     0.9953 f
  core/datapath/U77/ZN (LVT_NAND3HDV2)                  0.1011    0.0502     1.0455 r
  core/datapath/n3280 (net)                     1                 0.0000     1.0455 r
  core/datapath/U3472/B (LVT_OAI211HDV2)                0.1011    0.0000     1.0455 r
  core/datapath/U3472/ZN (LVT_OAI211HDV2)               0.1345    0.1025     1.1479 f
  core/datapath/ex_io_rs2[0] (net)              1                 0.0000     1.1479 f
  core/datapath/ex/io_rs2[0] (ysyx_210013_EX_0)                   0.0000     1.1479 f
  core/datapath/ex/io_rs2[0] (net)                                0.0000     1.1479 f
  core/datapath/ex/alu/io_rs2[0] (ysyx_210013_ALU_0)              0.0000     1.1479 f
  core/datapath/ex/alu/io_rs2[0] (net)                            0.0000     1.1479 f
  core/datapath/ex/alu/U288/I (LVT_BUFHDV8)             0.1345    0.0000     1.1479 f
  core/datapath/ex/alu/U288/Z (LVT_BUFHDV8)             0.0767    0.1350     1.2830 f
  core/datapath/ex/alu/n797 (net)              10                 0.0000     1.2830 f
  core/datapath/ex/alu/U90/A1 (LVT_OR2HDV4)             0.0767    0.0000     1.2830 f
  core/datapath/ex/alu/U90/Z (LVT_OR2HDV4)              0.1261    0.1914     1.4743 f
  core/datapath/ex/alu/n13 (net)               14                 0.0000     1.4743 f
  core/datapath/ex/alu/U2192/I (LVT_INHDV4)             0.1261    0.0000     1.4743 f
  core/datapath/ex/alu/U2192/ZN (LVT_INHDV4)            0.4219    0.2618     1.7362 r
  core/datapath/ex/alu/n3400 (net)             45                 0.0000     1.7362 r
  core/datapath/ex/alu/U170/A2 (LVT_NAND2HDV1)          0.4219    0.0000     1.7362 r
  core/datapath/ex/alu/U170/ZN (LVT_NAND2HDV1)          0.1351    0.1036     1.8397 f
  core/datapath/ex/alu/n1004 (net)              2                 0.0000     1.8397 f
  core/datapath/ex/alu/U1519/B (LVT_OAI21HDV1)          0.1351    0.0000     1.8397 f
  core/datapath/ex/alu/U1519/ZN (LVT_OAI21HDV1)         0.2003    0.0816     1.9213 r
  core/datapath/ex/alu/n798 (net)               2                 0.0000     1.9213 r
  core/datapath/ex/alu/U1520/I (LVT_INHDV1)             0.2003    0.0000     1.9213 r
  core/datapath/ex/alu/U1520/ZN (LVT_INHDV1)            0.0674    0.0533     1.9745 f
  core/datapath/ex/alu/n755 (net)               1                 0.0000     1.9745 f
  core/datapath/ex/alu/U280/A1 (LVT_NAND2HDV2)          0.0674    0.0000     1.9745 f
  core/datapath/ex/alu/U280/ZN (LVT_NAND2HDV2)          0.1207    0.0795     2.0540 r
  core/datapath/ex/alu/n1387 (net)              5                 0.0000     2.0540 r
  core/datapath/ex/alu/U1587/A1 (LVT_NOR2HDV1)          0.1207    0.0000     2.0540 r
  core/datapath/ex/alu/U1587/ZN (LVT_NOR2HDV1)          0.0715    0.0575     2.1115 f
  core/datapath/ex/alu/n1013 (net)              2                 0.0000     2.1115 f
  core/datapath/ex/alu/U1588/I (LVT_INHDV1)             0.0715    0.0000     2.1115 f
  core/datapath/ex/alu/U1588/ZN (LVT_INHDV1)            0.0717    0.0598     2.1713 r
  core/datapath/ex/alu/n1373 (net)              2                 0.0000     2.1713 r
  core/datapath/ex/alu/U313/A1 (LVT_AOI21HDV1)          0.0717    0.0000     2.1713 r
  core/datapath/ex/alu/U313/ZN (LVT_AOI21HDV1)          0.1706    0.1098     2.2811 f
  core/datapath/ex/alu/n2779 (net)              4                 0.0000     2.2811 f
  core/datapath/ex/alu/U3163/B1 (LVT_AOI22HDV1)         0.1706    0.0000     2.2811 f
  core/datapath/ex/alu/U3163/ZN (LVT_AOI22HDV1)         0.1698    0.1212     2.4023 r
  core/datapath/ex/alu/n2788 (net)              1                 0.0000     2.4023 r
  core/datapath/ex/alu/U3165/A1 (LVT_OAI21HDV1)         0.1698    0.0000     2.4023 r
  core/datapath/ex/alu/U3165/ZN (LVT_OAI21HDV1)         0.1133    0.0722     2.4745 f
  core/datapath/ex/alu/n2806 (net)              1                 0.0000     2.4745 f
  core/datapath/ex/alu/U3170/A1 (LVT_OAI21HDV1)         0.1133    0.0000     2.4745 f
  core/datapath/ex/alu/U3170/ZN (LVT_OAI21HDV1)         0.1614    0.1207     2.5953 r
  core/datapath/ex/alu/n2807 (net)              1                 0.0000     2.5953 r
  core/datapath/ex/alu/U3171/C (LVT_OAI211HDV2)         0.1614    0.0000     2.5953 r
  core/datapath/ex/alu/U3171/ZN (LVT_OAI211HDV2)        0.1170    0.1028     2.6980 f
  core/datapath/ex/alu/n2811 (net)              1                 0.0000     2.6980 f
  core/datapath/ex/alu/U3172/B (LVT_IAO21HDV2)          0.1170    0.0000     2.6980 f
  core/datapath/ex/alu/U3172/ZN (LVT_IAO21HDV2)         0.0951    0.0801     2.7781 r
  core/datapath/ex/alu/n2813 (net)              1                 0.0000     2.7781 r
  core/datapath/ex/alu/U500/B (LVT_IOA21HDV1)           0.0951    0.0000     2.7781 r
  core/datapath/ex/alu/U500/ZN (LVT_IOA21HDV1)          0.0958    0.0740     2.8521 f
  core/datapath/ex/alu/io_out[9] (net)          2                 0.0000     2.8521 f
  core/datapath/ex/alu/io_out[9] (ysyx_210013_ALU_0)              0.0000     2.8521 f
  core/datapath/ex/io_out[9] (net)                                0.0000     2.8521 f
  core/datapath/ex/io_out[9] (ysyx_210013_EX_0)                   0.0000     2.8521 f
  core/datapath/ex_io_out[9] (net)                                0.0000     2.8521 f
  core/datapath/mem/io_alu_res[9] (ysyx_210013_MEM_0)             0.0000     2.8521 f
  core/datapath/mem/io_alu_res[9] (net)                           0.0000     2.8521 f
  core/datapath/mem/U30/A1 (LVT_AND2HDV4)               0.0958    0.0000     2.8521 f
  core/datapath/mem/U30/Z (LVT_AND2HDV4)                0.0499    0.1048     2.9569 f
  core/datapath/mem/io_dcache_req_bits_addr[9] (net)
                                                2                 0.0000     2.9569 f
  core/datapath/mem/io_dcache_req_bits_addr[9] (ysyx_210013_MEM_0)
                                                                  0.0000     2.9569 f
  core/datapath/io_dcache_req_bits_addr[9] (net)                  0.0000     2.9569 f
  core/datapath/io_dcache_req_bits_addr[9] (ysyx_210013_DataPath_0)
                                                                  0.0000     2.9569 f
  core/datapath_io_dcache_req_bits_addr[9] (net)                  0.0000     2.9569 f
  core/dcache/io_cpu_req_bits_addr[9] (ysyx_210013_Cache_1_0)     0.0000     2.9569 f
  core/dcache/io_cpu_req_bits_addr[9] (net)                       0.0000     2.9569 f
  core/dcache/U86/A1 (LVT_XNOR2HDV2)                    0.0499    0.0000     2.9569 f
  core/dcache/U86/ZN (LVT_XNOR2HDV2)                    0.0681    0.1189     3.0757 f
  core/dcache/n76 (net)                         1                 0.0000     3.0757 f
  core/dcache/U166/A1 (LVT_NAND3HDV2)                   0.0681    0.0000     3.0757 f
  core/dcache/U166/ZN (LVT_NAND3HDV2)                   0.0946    0.0646     3.1404 r
  core/dcache/n83 (net)                         1                 0.0000     3.1404 r
  core/dcache/U174/A1 (LVT_NOR2HDV4)                    0.0946    0.0000     3.1404 r
  core/dcache/U174/ZN (LVT_NOR2HDV4)                    0.0497    0.0412     3.1816 f
  core/dcache/n925 (net)                        2                 0.0000     3.1816 f
  core/dcache/U305/A1 (LVT_NOR2HDV4)                    0.0497    0.0000     3.1816 f
  core/dcache/U305/ZN (LVT_NOR2HDV4)                    0.1258    0.0809     3.2625 r
  core/dcache/io_cpu_req_ready (net)            3                 0.0000     3.2625 r
  core/dcache/io_cpu_req_ready (ysyx_210013_Cache_1_0)            0.0000     3.2625 r
  core/dcache_io_cpu_req_ready (net)                              0.0000     3.2625 r
  core/datapath/io_dcache_req_ready (ysyx_210013_DataPath_0)      0.0000     3.2625 r
  core/datapath/io_dcache_req_ready (net)                         0.0000     3.2625 r
  core/datapath/U149/A1 (LVT_NAND2HDV4)                 0.1258    0.0000     3.2625 r
  core/datapath/U149/ZN (LVT_NAND2HDV4)                 0.0778    0.0683     3.3308 f
  core/datapath/n174 (net)                      2                 0.0000     3.3308 f
  core/datapath/U73/I (LVT_INHDV6)                      0.0778    0.0000     3.3308 f
  core/datapath/U73/ZN (LVT_INHDV6)                     0.0662    0.0559     3.3866 r
  core/datapath/n172 (net)                      4                 0.0000     3.3866 r
  core/datapath/U50/A1 (LVT_NAND2HDV8)                  0.0662    0.0000     3.3866 r
  core/datapath/U50/ZN (LVT_NAND2HDV8)                  0.0530    0.0427     3.4294 f
  core/datapath/n553 (net)                      2                 0.0000     3.4294 f
  core/datapath/U583/A1 (LVT_NAND2HDV4)                 0.0530    0.0000     3.4294 f
  core/datapath/U583/ZN (LVT_NAND2HDV4)                 0.1020    0.0579     3.4872 r
  core/datapath/ifet_io_kill (net)              4                 0.0000     3.4872 r
  core/datapath/ifet/io_kill (ysyx_210013_IF_0)                   0.0000     3.4872 r
  core/datapath/ifet/io_kill (net)                                0.0000     3.4872 r
  core/datapath/ifet/U254/A1 (LVT_NOR2HDV4)             0.1020    0.0000     3.4872 r
  core/datapath/ifet/U254/ZN (LVT_NOR2HDV4)             0.1115    0.0417     3.5290 f
  core/datapath/ifet/n60 (net)                  2                 0.0000     3.5290 f
  core/datapath/ifet/U255/A1 (LVT_NAND2HDV4)            0.1115    0.0000     3.5290 f
  core/datapath/ifet/U255/ZN (LVT_NAND2HDV4)            0.0698    0.0599     3.5889 r
  core/datapath/ifet/n74 (net)                  2                 0.0000     3.5889 r
  core/datapath/ifet/U256/A1 (LVT_NAND2HDV4)            0.0698    0.0000     3.5889 r
  core/datapath/ifet/U256/ZN (LVT_NAND2HDV4)            0.0670    0.0458     3.6347 f
  core/datapath/ifet/n83 (net)                  2                 0.0000     3.6347 f
  core/datapath/ifet/U287/I (LVT_INHDV2)                0.0670    0.0000     3.6347 f
  core/datapath/ifet/U287/ZN (LVT_INHDV2)               0.0471    0.0420     3.6767 r
  core/datapath/ifet/n85 (net)                  1                 0.0000     3.6767 r
  core/datapath/ifet/U288/A1 (LVT_NAND2HDV2)            0.0471    0.0000     3.6767 r
  core/datapath/ifet/U288/ZN (LVT_NAND2HDV2)            0.0705    0.0517     3.7284 f
  core/datapath/ifet/n89 (net)                  2                 0.0000     3.7284 f
  core/datapath/ifet/U290/A1 (LVT_NOR2HDV2)             0.0705    0.0000     3.7284 f
  core/datapath/ifet/U290/ZN (LVT_NOR2HDV2)             0.1841    0.1159     3.8443 r
  core/datapath/ifet/n221 (net)                 2                 0.0000     3.8443 r
  core/datapath/ifet/U291/A1 (LVT_INOR2HDV4)            0.1841    0.0000     3.8443 r
  core/datapath/ifet/U291/ZN (LVT_INOR2HDV4)            0.1388    0.1432     3.9875 r
  core/datapath/ifet/n279 (net)                 3                 0.0000     3.9875 r
  core/datapath/ifet/U236/I (LVT_BUFHDV6)               0.1388    0.0000     3.9875 r
  core/datapath/ifet/U236/Z (LVT_BUFHDV6)               0.1714    0.1660     4.1535 r
  core/datapath/ifet/n1135 (net)               28                 0.0000     4.1535 r
  core/datapath/ifet/U3/A1 (LVT_AOI22HDV2)              0.1714    0.0000     4.1535 r
  core/datapath/ifet/U3/ZN (LVT_AOI22HDV2)              0.1426    0.1129     4.2664 f
  core/datapath/ifet/n336 (net)                 1                 0.0000     4.2664 f
  core/datapath/ifet/U701/B (LVT_OAI211HDV4)            0.1426    0.0000     4.2664 f
  core/datapath/ifet/U701/ZN (LVT_OAI211HDV4)           0.2664    0.0979     4.3642 r
  core/datapath/ifet/io_icache_req_bits_addr[9] (net)
                                                7                 0.0000     4.3642 r
  core/datapath/ifet/io_icache_req_bits_addr[9] (ysyx_210013_IF_0)
                                                                  0.0000     4.3642 r
  core/datapath/io_icacahe_req_bits_addr[9] (net)                 0.0000     4.3642 r
  core/datapath/io_icacahe_req_bits_addr[9] (ysyx_210013_DataPath_0)
                                                                  0.0000     4.3642 r
  core/datapath_io_icacahe_req_bits_addr[9] (net)                 0.0000     4.3642 r
  core/icache/io_cpu_req_bits_addr[9] (ysyx_210013_Cache_0)       0.0000     4.3642 r
  core/icache/io_cpu_req_bits_addr[9] (net)                       0.0000     4.3642 r
  core/icache/U893/A1 (LVT_AOI21HDV4)                   0.2664    0.0000     4.3642 r
  core/icache/U893/ZN (LVT_AOI21HDV4)                   0.1150    0.0887     4.4529 f
  core/icache/n811 (net)                        1                 0.0000     4.4529 f
  core/icache/U894/I (LVT_INHDV4)                       0.1150    0.0000     4.4529 f
  core/icache/U894/ZN (LVT_INHDV4)                      0.1276    0.0985     4.5514 r
  core/icache/ways_0_io_in_r_bits_index[5] (net)
                                               12                 0.0000     4.5514 r
  core/icache/ways_2/io_in_r_bits_index[5] (ysyx_210013_Way_9)    0.0000     4.5514 r
  core/icache/ways_2/io_in_r_bits_index[5] (net)                  0.0000     4.5514 r
  core/icache/ways_2/U935/I (LVT_BUFHDV3)               0.1276    0.0000     4.5514 r
  core/icache/ways_2/U935/Z (LVT_BUFHDV3)               0.1806    0.1767     4.7282 r
  core/icache/ways_2/n6209 (net)                9                 0.0000     4.7282 r
  core/icache/ways_2/U61/A1 (LVT_NAND2HDV2)             0.1806    0.0000     4.7282 r
  core/icache/ways_2/U61/ZN (LVT_NAND2HDV2)             0.1229    0.1052     4.8334 f
  core/icache/ways_2/n6217 (net)                5                 0.0000     4.8334 f
  core/icache/ways_2/U1026/A2 (LVT_OR2HDV2)             0.1229    0.0000     4.8334 f
  core/icache/ways_2/U1026/Z (LVT_OR2HDV2)              0.0932    0.1910     5.0244 f
  core/icache/ways_2/n6235 (net)                2                 0.0000     5.0244 f
  core/icache/ways_2/U24/I (LVT_INHDV6)                 0.0932    0.0000     5.0244 f
  core/icache/ways_2/U24/ZN (LVT_INHDV6)                0.1491    0.1083     5.1327 r
  core/icache/ways_2/n7814 (net)               24                 0.0000     5.1327 r
  core/icache/ways_2/U1048/A1 (LVT_NAND2HDV1)           0.1491    0.0000     5.1327 r
  core/icache/ways_2/U1048/ZN (LVT_NAND2HDV1)           0.1370    0.1120     5.2447 f
  core/icache/ways_2/n6229 (net)                4                 0.0000     5.2447 f
  core/icache/ways_2/U1049/A2 (LVT_AOI21HDV1)           0.1370    0.0000     5.2447 f
  core/icache/ways_2/U1049/ZN (LVT_AOI21HDV1)           0.1353    0.1215     5.3662 r
  core/icache/ways_2/n6192 (net)                1                 0.0000     5.3662 r
  core/icache/ways_2/U1050/A2 (LVT_NOR2HDV1)            0.1353    0.0000     5.3662 r
  core/icache/ways_2/U1050/ZN (LVT_NOR2HDV1)            0.0756    0.0667     5.4329 f
  core/icache/ways_2/n6243 (net)                2                 0.0000     5.4329 f
  core/icache/ways_2/U1102/A1 (LVT_NAND2HDV1)           0.0756    0.0000     5.4329 f
  core/icache/ways_2/U1102/ZN (LVT_NAND2HDV1)           0.1253    0.0839     5.5168 r
  core/icache/ways_2/n7702 (net)                3                 0.0000     5.5168 r
  core/icache/ways_2/U19/I (LVT_INHDV2)                 0.1253    0.0000     5.5168 r
  core/icache/ways_2/U19/ZN (LVT_INHDV2)                0.2380    0.1756     5.6924 f
  core/icache/ways_2/n7855 (net)               21                 0.0000     5.6924 f
  core/icache/ways_2/U1164/A1 (LVT_NAND2HDV1)           0.2380    0.0000     5.6924 f
  core/icache/ways_2/U1164/ZN (LVT_NAND2HDV1)           0.1158    0.0964     5.7888 r
  core/icache/ways_2/n6325 (net)                2                 0.0000     5.7888 r
  core/icache/ways_2/U1165/A3 (LVT_NAND3HDV1)           0.1158    0.0000     5.7888 r
  core/icache/ways_2/U1165/ZN (LVT_NAND3HDV1)           0.1014    0.0892     5.8780 f
  core/icache/ways_2/n6315 (net)                1                 0.0000     5.8780 f
  core/icache/ways_2/U215/A2 (LVT_NOR2HDV1)             0.1014    0.0000     5.8780 f
  core/icache/ways_2/U215/ZN (LVT_NOR2HDV1)             0.1176    0.0887     5.9666 r
  core/icache/ways_2/n6317 (net)                1                 0.0000     5.9666 r
  core/icache/ways_2/U1166/A2 (LVT_NAND2HDV1)           0.1176    0.0000     5.9666 r
  core/icache/ways_2/U1166/ZN (LVT_NAND2HDV1)           0.0870    0.0591     6.0257 f
  core/icache/ways_2/n6329 (net)                1                 0.0000     6.0257 f
  core/icache/ways_2/U1171/B1 (LVT_AOI22HDV1)           0.0870    0.0000     6.0257 f
  core/icache/ways_2/U1171/ZN (LVT_AOI22HDV1)           0.1697    0.0990     6.1248 r
  core/icache/ways_2/n6330 (net)                1                 0.0000     6.1248 r
  core/icache/ways_2/U1172/B (LVT_OAI21HDV1)            0.1697    0.0000     6.1248 r
  core/icache/ways_2/U1172/ZN (LVT_OAI21HDV1)           0.0815    0.0749     6.1996 f
  core/icache/ways_2/N1761 (net)                1                 0.0000     6.1996 f
  core/icache/ways_2/result_hi_hi_reg_16_/D (LVT_DQHDV1)
                                                        0.0815    0.0000     6.1996 f
  data arrival time                                                          6.1996
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/icache/ways_2/result_hi_hi_reg_16_/CK (LVT_DQHDV1)         0.0000     6.3500 r
  library setup time                                             -0.1504     6.1996
  data required time                                                         6.1996
  ------------------------------------------------------------------------------------
  data required time                                                         6.1996
  data arrival time                                                         -6.1996
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0000
  Startpoint: core/datapath/mem_rd_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/icache/ways_2/result_hi_hi_reg_15_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/datapath/mem_rd_reg_0_/CK (LVT_DQHDV4)           0.0000    0.0000 #   0.0000 r
  core/datapath/mem_rd_reg_0_/Q (LVT_DQHDV4)            0.1415    0.3123     0.3123 f
  core/datapath/regs_io_waddr[0] (net)         10                 0.0000     0.3123 f
  core/datapath/bypass/io_wb_rd[0] (ysyx_210013_ByPass_0)         0.0000     0.3123 f
  core/datapath/bypass/io_wb_rd[0] (net)                          0.0000     0.3123 f
  core/datapath/bypass/U41/A2 (LVT_XOR2HDV2)            0.1415    0.0000     0.3123 f
  core/datapath/bypass/U41/Z (LVT_XOR2HDV2)             0.0671    0.1992     0.5114 f
  core/datapath/bypass/n33 (net)                1                 0.0000     0.5114 f
  core/datapath/bypass/U43/A2 (LVT_NOR3HDV2)            0.0671    0.0000     0.5114 f
  core/datapath/bypass/U43/ZN (LVT_NOR3HDV2)            0.1722    0.1250     0.6364 r
  core/datapath/bypass/n40 (net)                1                 0.0000     0.6364 r
  core/datapath/bypass/U48/A1 (LVT_NAND2HDV2)           0.1722    0.0000     0.6364 r
  core/datapath/bypass/U48/ZN (LVT_NAND2HDV2)           0.1286    0.1081     0.7445 f
  core/datapath/bypass/n45 (net)                2                 0.0000     0.7445 f
  core/datapath/bypass/U50/A1 (LVT_NOR2HDV4)            0.1286    0.0000     0.7445 f
  core/datapath/bypass/U50/ZN (LVT_NOR2HDV4)            0.1012    0.0808     0.8253 r
  core/datapath/bypass/io_forwardB[1] (net)     2                 0.0000     0.8253 r
  core/datapath/bypass/io_forwardB[1] (ysyx_210013_ByPass_0)      0.0000     0.8253 r
  core/datapath/bypass_io_forwardB[1] (net)                       0.0000     0.8253 r
  core/datapath/U607/A1 (LVT_INAND2HDV4)                0.1012    0.0000     0.8253 r
  core/datapath/U607/ZN (LVT_INAND2HDV4)                0.1002    0.1165     0.9419 r
  core/datapath/n2375 (net)                     3                 0.0000     0.9419 r
  core/datapath/U1368/I (LVT_INHDV6)                    0.1002    0.0000     0.9419 r
  core/datapath/U1368/ZN (LVT_INHDV6)                   0.0598    0.0534     0.9953 f
  core/datapath/n3277 (net)                    10                 0.0000     0.9953 f
  core/datapath/U77/A1 (LVT_NAND3HDV2)                  0.0598    0.0000     0.9953 f
  core/datapath/U77/ZN (LVT_NAND3HDV2)                  0.1011    0.0502     1.0455 r
  core/datapath/n3280 (net)                     1                 0.0000     1.0455 r
  core/datapath/U3472/B (LVT_OAI211HDV2)                0.1011    0.0000     1.0455 r
  core/datapath/U3472/ZN (LVT_OAI211HDV2)               0.1345    0.1025     1.1479 f
  core/datapath/ex_io_rs2[0] (net)              1                 0.0000     1.1479 f
  core/datapath/ex/io_rs2[0] (ysyx_210013_EX_0)                   0.0000     1.1479 f
  core/datapath/ex/io_rs2[0] (net)                                0.0000     1.1479 f
  core/datapath/ex/alu/io_rs2[0] (ysyx_210013_ALU_0)              0.0000     1.1479 f
  core/datapath/ex/alu/io_rs2[0] (net)                            0.0000     1.1479 f
  core/datapath/ex/alu/U288/I (LVT_BUFHDV8)             0.1345    0.0000     1.1479 f
  core/datapath/ex/alu/U288/Z (LVT_BUFHDV8)             0.0767    0.1350     1.2830 f
  core/datapath/ex/alu/n797 (net)              10                 0.0000     1.2830 f
  core/datapath/ex/alu/U90/A1 (LVT_OR2HDV4)             0.0767    0.0000     1.2830 f
  core/datapath/ex/alu/U90/Z (LVT_OR2HDV4)              0.1261    0.1914     1.4743 f
  core/datapath/ex/alu/n13 (net)               14                 0.0000     1.4743 f
  core/datapath/ex/alu/U2192/I (LVT_INHDV4)             0.1261    0.0000     1.4743 f
  core/datapath/ex/alu/U2192/ZN (LVT_INHDV4)            0.4219    0.2618     1.7362 r
  core/datapath/ex/alu/n3400 (net)             45                 0.0000     1.7362 r
  core/datapath/ex/alu/U170/A2 (LVT_NAND2HDV1)          0.4219    0.0000     1.7362 r
  core/datapath/ex/alu/U170/ZN (LVT_NAND2HDV1)          0.1351    0.1036     1.8397 f
  core/datapath/ex/alu/n1004 (net)              2                 0.0000     1.8397 f
  core/datapath/ex/alu/U1519/B (LVT_OAI21HDV1)          0.1351    0.0000     1.8397 f
  core/datapath/ex/alu/U1519/ZN (LVT_OAI21HDV1)         0.2003    0.0816     1.9213 r
  core/datapath/ex/alu/n798 (net)               2                 0.0000     1.9213 r
  core/datapath/ex/alu/U1520/I (LVT_INHDV1)             0.2003    0.0000     1.9213 r
  core/datapath/ex/alu/U1520/ZN (LVT_INHDV1)            0.0674    0.0533     1.9745 f
  core/datapath/ex/alu/n755 (net)               1                 0.0000     1.9745 f
  core/datapath/ex/alu/U280/A1 (LVT_NAND2HDV2)          0.0674    0.0000     1.9745 f
  core/datapath/ex/alu/U280/ZN (LVT_NAND2HDV2)          0.1207    0.0795     2.0540 r
  core/datapath/ex/alu/n1387 (net)              5                 0.0000     2.0540 r
  core/datapath/ex/alu/U1587/A1 (LVT_NOR2HDV1)          0.1207    0.0000     2.0540 r
  core/datapath/ex/alu/U1587/ZN (LVT_NOR2HDV1)          0.0715    0.0575     2.1115 f
  core/datapath/ex/alu/n1013 (net)              2                 0.0000     2.1115 f
  core/datapath/ex/alu/U1588/I (LVT_INHDV1)             0.0715    0.0000     2.1115 f
  core/datapath/ex/alu/U1588/ZN (LVT_INHDV1)            0.0717    0.0598     2.1713 r
  core/datapath/ex/alu/n1373 (net)              2                 0.0000     2.1713 r
  core/datapath/ex/alu/U313/A1 (LVT_AOI21HDV1)          0.0717    0.0000     2.1713 r
  core/datapath/ex/alu/U313/ZN (LVT_AOI21HDV1)          0.1706    0.1098     2.2811 f
  core/datapath/ex/alu/n2779 (net)              4                 0.0000     2.2811 f
  core/datapath/ex/alu/U3163/B1 (LVT_AOI22HDV1)         0.1706    0.0000     2.2811 f
  core/datapath/ex/alu/U3163/ZN (LVT_AOI22HDV1)         0.1698    0.1212     2.4023 r
  core/datapath/ex/alu/n2788 (net)              1                 0.0000     2.4023 r
  core/datapath/ex/alu/U3165/A1 (LVT_OAI21HDV1)         0.1698    0.0000     2.4023 r
  core/datapath/ex/alu/U3165/ZN (LVT_OAI21HDV1)         0.1133    0.0722     2.4745 f
  core/datapath/ex/alu/n2806 (net)              1                 0.0000     2.4745 f
  core/datapath/ex/alu/U3170/A1 (LVT_OAI21HDV1)         0.1133    0.0000     2.4745 f
  core/datapath/ex/alu/U3170/ZN (LVT_OAI21HDV1)         0.1614    0.1207     2.5953 r
  core/datapath/ex/alu/n2807 (net)              1                 0.0000     2.5953 r
  core/datapath/ex/alu/U3171/C (LVT_OAI211HDV2)         0.1614    0.0000     2.5953 r
  core/datapath/ex/alu/U3171/ZN (LVT_OAI211HDV2)        0.1170    0.1028     2.6980 f
  core/datapath/ex/alu/n2811 (net)              1                 0.0000     2.6980 f
  core/datapath/ex/alu/U3172/B (LVT_IAO21HDV2)          0.1170    0.0000     2.6980 f
  core/datapath/ex/alu/U3172/ZN (LVT_IAO21HDV2)         0.0951    0.0801     2.7781 r
  core/datapath/ex/alu/n2813 (net)              1                 0.0000     2.7781 r
  core/datapath/ex/alu/U500/B (LVT_IOA21HDV1)           0.0951    0.0000     2.7781 r
  core/datapath/ex/alu/U500/ZN (LVT_IOA21HDV1)          0.0958    0.0740     2.8521 f
  core/datapath/ex/alu/io_out[9] (net)          2                 0.0000     2.8521 f
  core/datapath/ex/alu/io_out[9] (ysyx_210013_ALU_0)              0.0000     2.8521 f
  core/datapath/ex/io_out[9] (net)                                0.0000     2.8521 f
  core/datapath/ex/io_out[9] (ysyx_210013_EX_0)                   0.0000     2.8521 f
  core/datapath/ex_io_out[9] (net)                                0.0000     2.8521 f
  core/datapath/mem/io_alu_res[9] (ysyx_210013_MEM_0)             0.0000     2.8521 f
  core/datapath/mem/io_alu_res[9] (net)                           0.0000     2.8521 f
  core/datapath/mem/U30/A1 (LVT_AND2HDV4)               0.0958    0.0000     2.8521 f
  core/datapath/mem/U30/Z (LVT_AND2HDV4)                0.0499    0.1048     2.9569 f
  core/datapath/mem/io_dcache_req_bits_addr[9] (net)
                                                2                 0.0000     2.9569 f
  core/datapath/mem/io_dcache_req_bits_addr[9] (ysyx_210013_MEM_0)
                                                                  0.0000     2.9569 f
  core/datapath/io_dcache_req_bits_addr[9] (net)                  0.0000     2.9569 f
  core/datapath/io_dcache_req_bits_addr[9] (ysyx_210013_DataPath_0)
                                                                  0.0000     2.9569 f
  core/datapath_io_dcache_req_bits_addr[9] (net)                  0.0000     2.9569 f
  core/dcache/io_cpu_req_bits_addr[9] (ysyx_210013_Cache_1_0)     0.0000     2.9569 f
  core/dcache/io_cpu_req_bits_addr[9] (net)                       0.0000     2.9569 f
  core/dcache/U86/A1 (LVT_XNOR2HDV2)                    0.0499    0.0000     2.9569 f
  core/dcache/U86/ZN (LVT_XNOR2HDV2)                    0.0681    0.1189     3.0757 f
  core/dcache/n76 (net)                         1                 0.0000     3.0757 f
  core/dcache/U166/A1 (LVT_NAND3HDV2)                   0.0681    0.0000     3.0757 f
  core/dcache/U166/ZN (LVT_NAND3HDV2)                   0.0946    0.0646     3.1404 r
  core/dcache/n83 (net)                         1                 0.0000     3.1404 r
  core/dcache/U174/A1 (LVT_NOR2HDV4)                    0.0946    0.0000     3.1404 r
  core/dcache/U174/ZN (LVT_NOR2HDV4)                    0.0497    0.0412     3.1816 f
  core/dcache/n925 (net)                        2                 0.0000     3.1816 f
  core/dcache/U305/A1 (LVT_NOR2HDV4)                    0.0497    0.0000     3.1816 f
  core/dcache/U305/ZN (LVT_NOR2HDV4)                    0.1258    0.0809     3.2625 r
  core/dcache/io_cpu_req_ready (net)            3                 0.0000     3.2625 r
  core/dcache/io_cpu_req_ready (ysyx_210013_Cache_1_0)            0.0000     3.2625 r
  core/dcache_io_cpu_req_ready (net)                              0.0000     3.2625 r
  core/datapath/io_dcache_req_ready (ysyx_210013_DataPath_0)      0.0000     3.2625 r
  core/datapath/io_dcache_req_ready (net)                         0.0000     3.2625 r
  core/datapath/U149/A1 (LVT_NAND2HDV4)                 0.1258    0.0000     3.2625 r
  core/datapath/U149/ZN (LVT_NAND2HDV4)                 0.0778    0.0683     3.3308 f
  core/datapath/n174 (net)                      2                 0.0000     3.3308 f
  core/datapath/U73/I (LVT_INHDV6)                      0.0778    0.0000     3.3308 f
  core/datapath/U73/ZN (LVT_INHDV6)                     0.0662    0.0559     3.3866 r
  core/datapath/n172 (net)                      4                 0.0000     3.3866 r
  core/datapath/U50/A1 (LVT_NAND2HDV8)                  0.0662    0.0000     3.3866 r
  core/datapath/U50/ZN (LVT_NAND2HDV8)                  0.0530    0.0427     3.4294 f
  core/datapath/n553 (net)                      2                 0.0000     3.4294 f
  core/datapath/U583/A1 (LVT_NAND2HDV4)                 0.0530    0.0000     3.4294 f
  core/datapath/U583/ZN (LVT_NAND2HDV4)                 0.1020    0.0579     3.4872 r
  core/datapath/ifet_io_kill (net)              4                 0.0000     3.4872 r
  core/datapath/ifet/io_kill (ysyx_210013_IF_0)                   0.0000     3.4872 r
  core/datapath/ifet/io_kill (net)                                0.0000     3.4872 r
  core/datapath/ifet/U254/A1 (LVT_NOR2HDV4)             0.1020    0.0000     3.4872 r
  core/datapath/ifet/U254/ZN (LVT_NOR2HDV4)             0.1115    0.0417     3.5290 f
  core/datapath/ifet/n60 (net)                  2                 0.0000     3.5290 f
  core/datapath/ifet/U255/A1 (LVT_NAND2HDV4)            0.1115    0.0000     3.5290 f
  core/datapath/ifet/U255/ZN (LVT_NAND2HDV4)            0.0698    0.0599     3.5889 r
  core/datapath/ifet/n74 (net)                  2                 0.0000     3.5889 r
  core/datapath/ifet/U256/A1 (LVT_NAND2HDV4)            0.0698    0.0000     3.5889 r
  core/datapath/ifet/U256/ZN (LVT_NAND2HDV4)            0.0670    0.0458     3.6347 f
  core/datapath/ifet/n83 (net)                  2                 0.0000     3.6347 f
  core/datapath/ifet/U287/I (LVT_INHDV2)                0.0670    0.0000     3.6347 f
  core/datapath/ifet/U287/ZN (LVT_INHDV2)               0.0471    0.0420     3.6767 r
  core/datapath/ifet/n85 (net)                  1                 0.0000     3.6767 r
  core/datapath/ifet/U288/A1 (LVT_NAND2HDV2)            0.0471    0.0000     3.6767 r
  core/datapath/ifet/U288/ZN (LVT_NAND2HDV2)            0.0705    0.0517     3.7284 f
  core/datapath/ifet/n89 (net)                  2                 0.0000     3.7284 f
  core/datapath/ifet/U290/A1 (LVT_NOR2HDV2)             0.0705    0.0000     3.7284 f
  core/datapath/ifet/U290/ZN (LVT_NOR2HDV2)             0.1841    0.1159     3.8443 r
  core/datapath/ifet/n221 (net)                 2                 0.0000     3.8443 r
  core/datapath/ifet/U291/A1 (LVT_INOR2HDV4)            0.1841    0.0000     3.8443 r
  core/datapath/ifet/U291/ZN (LVT_INOR2HDV4)            0.1388    0.1432     3.9875 r
  core/datapath/ifet/n279 (net)                 3                 0.0000     3.9875 r
  core/datapath/ifet/U236/I (LVT_BUFHDV6)               0.1388    0.0000     3.9875 r
  core/datapath/ifet/U236/Z (LVT_BUFHDV6)               0.1714    0.1660     4.1535 r
  core/datapath/ifet/n1135 (net)               28                 0.0000     4.1535 r
  core/datapath/ifet/U3/A1 (LVT_AOI22HDV2)              0.1714    0.0000     4.1535 r
  core/datapath/ifet/U3/ZN (LVT_AOI22HDV2)              0.1426    0.1129     4.2664 f
  core/datapath/ifet/n336 (net)                 1                 0.0000     4.2664 f
  core/datapath/ifet/U701/B (LVT_OAI211HDV4)            0.1426    0.0000     4.2664 f
  core/datapath/ifet/U701/ZN (LVT_OAI211HDV4)           0.2664    0.0979     4.3642 r
  core/datapath/ifet/io_icache_req_bits_addr[9] (net)
                                                7                 0.0000     4.3642 r
  core/datapath/ifet/io_icache_req_bits_addr[9] (ysyx_210013_IF_0)
                                                                  0.0000     4.3642 r
  core/datapath/io_icacahe_req_bits_addr[9] (net)                 0.0000     4.3642 r
  core/datapath/io_icacahe_req_bits_addr[9] (ysyx_210013_DataPath_0)
                                                                  0.0000     4.3642 r
  core/datapath_io_icacahe_req_bits_addr[9] (net)                 0.0000     4.3642 r
  core/icache/io_cpu_req_bits_addr[9] (ysyx_210013_Cache_0)       0.0000     4.3642 r
  core/icache/io_cpu_req_bits_addr[9] (net)                       0.0000     4.3642 r
  core/icache/U893/A1 (LVT_AOI21HDV4)                   0.2664    0.0000     4.3642 r
  core/icache/U893/ZN (LVT_AOI21HDV4)                   0.1150    0.0887     4.4529 f
  core/icache/n811 (net)                        1                 0.0000     4.4529 f
  core/icache/U894/I (LVT_INHDV4)                       0.1150    0.0000     4.4529 f
  core/icache/U894/ZN (LVT_INHDV4)                      0.1276    0.0985     4.5514 r
  core/icache/ways_0_io_in_r_bits_index[5] (net)
                                               12                 0.0000     4.5514 r
  core/icache/ways_2/io_in_r_bits_index[5] (ysyx_210013_Way_9)    0.0000     4.5514 r
  core/icache/ways_2/io_in_r_bits_index[5] (net)                  0.0000     4.5514 r
  core/icache/ways_2/U935/I (LVT_BUFHDV3)               0.1276    0.0000     4.5514 r
  core/icache/ways_2/U935/Z (LVT_BUFHDV3)               0.1806    0.1767     4.7282 r
  core/icache/ways_2/n6209 (net)                9                 0.0000     4.7282 r
  core/icache/ways_2/U61/A1 (LVT_NAND2HDV2)             0.1806    0.0000     4.7282 r
  core/icache/ways_2/U61/ZN (LVT_NAND2HDV2)             0.1229    0.1052     4.8334 f
  core/icache/ways_2/n6217 (net)                5                 0.0000     4.8334 f
  core/icache/ways_2/U1026/A2 (LVT_OR2HDV2)             0.1229    0.0000     4.8334 f
  core/icache/ways_2/U1026/Z (LVT_OR2HDV2)              0.0932    0.1910     5.0244 f
  core/icache/ways_2/n6235 (net)                2                 0.0000     5.0244 f
  core/icache/ways_2/U24/I (LVT_INHDV6)                 0.0932    0.0000     5.0244 f
  core/icache/ways_2/U24/ZN (LVT_INHDV6)                0.1491    0.1083     5.1327 r
  core/icache/ways_2/n7814 (net)               24                 0.0000     5.1327 r
  core/icache/ways_2/U1048/A1 (LVT_NAND2HDV1)           0.1491    0.0000     5.1327 r
  core/icache/ways_2/U1048/ZN (LVT_NAND2HDV1)           0.1370    0.1120     5.2447 f
  core/icache/ways_2/n6229 (net)                4                 0.0000     5.2447 f
  core/icache/ways_2/U1049/A2 (LVT_AOI21HDV1)           0.1370    0.0000     5.2447 f
  core/icache/ways_2/U1049/ZN (LVT_AOI21HDV1)           0.1353    0.1215     5.3662 r
  core/icache/ways_2/n6192 (net)                1                 0.0000     5.3662 r
  core/icache/ways_2/U1050/A2 (LVT_NOR2HDV1)            0.1353    0.0000     5.3662 r
  core/icache/ways_2/U1050/ZN (LVT_NOR2HDV1)            0.0756    0.0667     5.4329 f
  core/icache/ways_2/n6243 (net)                2                 0.0000     5.4329 f
  core/icache/ways_2/U1102/A1 (LVT_NAND2HDV1)           0.0756    0.0000     5.4329 f
  core/icache/ways_2/U1102/ZN (LVT_NAND2HDV1)           0.1253    0.0839     5.5168 r
  core/icache/ways_2/n7702 (net)                3                 0.0000     5.5168 r
  core/icache/ways_2/U19/I (LVT_INHDV2)                 0.1253    0.0000     5.5168 r
  core/icache/ways_2/U19/ZN (LVT_INHDV2)                0.2380    0.1756     5.6924 f
  core/icache/ways_2/n7855 (net)               21                 0.0000     5.6924 f
  core/icache/ways_2/U3348/A1 (LVT_NAND2HDV1)           0.2380    0.0000     5.6924 f
  core/icache/ways_2/U3348/ZN (LVT_NAND2HDV1)           0.1158    0.0964     5.7888 r
  core/icache/ways_2/n7868 (net)                2                 0.0000     5.7888 r
  core/icache/ways_2/U3349/A3 (LVT_NAND3HDV1)           0.1158    0.0000     5.7888 r
  core/icache/ways_2/U3349/ZN (LVT_NAND3HDV1)           0.1014    0.0892     5.8780 f
  core/icache/ways_2/n7858 (net)                1                 0.0000     5.8780 f
  core/icache/ways_2/U3350/A2 (LVT_NOR2HDV1)            0.1014    0.0000     5.8780 f
  core/icache/ways_2/U3350/ZN (LVT_NOR2HDV1)            0.1176    0.0887     5.9666 r
  core/icache/ways_2/n7860 (net)                1                 0.0000     5.9666 r
  core/icache/ways_2/U3351/A2 (LVT_NAND2HDV1)           0.1176    0.0000     5.9666 r
  core/icache/ways_2/U3351/ZN (LVT_NAND2HDV1)           0.0870    0.0591     6.0257 f
  core/icache/ways_2/n7873 (net)                1                 0.0000     6.0257 f
  core/icache/ways_2/U3356/B1 (LVT_AOI22HDV1)           0.0870    0.0000     6.0257 f
  core/icache/ways_2/U3356/ZN (LVT_AOI22HDV1)           0.1697    0.0990     6.1248 r
  core/icache/ways_2/n7874 (net)                1                 0.0000     6.1248 r
  core/icache/ways_2/U3357/B (LVT_OAI21HDV1)            0.1697    0.0000     6.1248 r
  core/icache/ways_2/U3357/ZN (LVT_OAI21HDV1)           0.0815    0.0749     6.1996 f
  core/icache/ways_2/N1760 (net)                1                 0.0000     6.1996 f
  core/icache/ways_2/result_hi_hi_reg_15_/D (LVT_DQHDV1)
                                                        0.0815    0.0000     6.1996 f
  data arrival time                                                          6.1996
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/icache/ways_2/result_hi_hi_reg_15_/CK (LVT_DQHDV1)         0.0000     6.3500 r
  library setup time                                             -0.1504     6.1996
  data required time                                                         6.1996
  ------------------------------------------------------------------------------------
  data required time                                                         6.1996
  data arrival time                                                         -6.1996
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0000
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1233
    Unconnected ports (LINT-28)                                   308
    Feedthrough (LINT-29)                                         440
    Shorted outputs (LINT-31)                                     347
    Constant outputs (LINT-52)                                    138
Cells                                                             137
    Cells do not drive (LINT-1)                                     1
    Connected to power or ground (LINT-32)                         38
    Nets connected to multiple pins on same cell (LINT-33)         98
Nets                                                               38
    Unloaded nets (LINT-2)                                         38
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210013_CLINT', cell 'B_47' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_ar_bits_qos[0]' driven by pin 'core/io_memAXI_0_ar_bits_qos[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_ar_bits_qos[1]' driven by pin 'core/io_memAXI_0_ar_bits_qos[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_ar_bits_qos[2]' driven by pin 'core/io_memAXI_0_ar_bits_qos[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_ar_bits_qos[3]' driven by pin 'core/io_memAXI_0_ar_bits_qos[3]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_ar_bits_cache[0]' driven by pin 'core/io_memAXI_0_ar_bits_cache[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_ar_bits_cache[1]' driven by pin 'core/io_memAXI_0_ar_bits_cache[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_ar_bits_cache[2]' driven by pin 'core/io_memAXI_0_ar_bits_cache[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_ar_bits_cache[3]' driven by pin 'core/io_memAXI_0_ar_bits_cache[3]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_ar_bits_lock' driven by pin 'core/io_memAXI_0_ar_bits_lock' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_ar_bits_user' driven by pin 'core/io_memAXI_0_ar_bits_user' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_ar_bits_prot[0]' driven by pin 'core/io_memAXI_0_ar_bits_prot[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_ar_bits_prot[1]' driven by pin 'core/io_memAXI_0_ar_bits_prot[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_ar_bits_prot[2]' driven by pin 'core/io_memAXI_0_ar_bits_prot[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_aw_bits_qos[0]' driven by pin 'core/io_memAXI_0_aw_bits_qos[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_aw_bits_qos[1]' driven by pin 'core/io_memAXI_0_aw_bits_qos[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_aw_bits_qos[2]' driven by pin 'core/io_memAXI_0_aw_bits_qos[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_aw_bits_qos[3]' driven by pin 'core/io_memAXI_0_aw_bits_qos[3]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_aw_bits_cache[0]' driven by pin 'core/io_memAXI_0_aw_bits_cache[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_aw_bits_cache[1]' driven by pin 'core/io_memAXI_0_aw_bits_cache[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_aw_bits_cache[2]' driven by pin 'core/io_memAXI_0_aw_bits_cache[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_aw_bits_cache[3]' driven by pin 'core/io_memAXI_0_aw_bits_cache[3]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_aw_bits_lock' driven by pin 'core/io_memAXI_0_aw_bits_lock' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_aw_bits_user' driven by pin 'core/io_memAXI_0_aw_bits_user' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_aw_bits_prot[0]' driven by pin 'core/io_memAXI_0_aw_bits_prot[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_aw_bits_prot[1]' driven by pin 'core/io_memAXI_0_aw_bits_prot[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core_io_memAXI_0_aw_bits_prot[2]' driven by pin 'core/io_memAXI_0_aw_bits_prot[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core/icache/_rand_num_T[2]' driven by pin 'core/icache/rand_num_prng/io_out_2' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core/icache/_rand_num_T[3]' driven by pin 'core/icache/rand_num_prng/io_out_3' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core/icache/_rand_num_T[4]' driven by pin 'core/icache/rand_num_prng/io_out_4' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core/icache/_rand_num_T[5]' driven by pin 'core/icache/rand_num_prng/io_out_5' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core/icache/_rand_num_T[6]' driven by pin 'core/icache/rand_num_prng/io_out_6' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core/icache/_rand_num_T[7]' driven by pin 'core/icache/rand_num_prng/io_out_7' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core/dcache/_rand_num_T[7]' driven by pin 'core/dcache/rand_num_prng/io_out_7' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core/dcache/_rand_num_T[6]' driven by pin 'core/dcache/rand_num_prng/io_out_6' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core/dcache/_rand_num_T[5]' driven by pin 'core/dcache/rand_num_prng/io_out_5' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core/dcache/_rand_num_T[4]' driven by pin 'core/dcache/rand_num_prng/io_out_4' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core/dcache/_rand_num_T[3]' driven by pin 'core/dcache/rand_num_prng/io_out_3' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', net 'core/dcache/_rand_num_T[2]' driven by pin 'core/dcache/rand_num_prng/io_out_2' has no loads. (LINT-2)
Warning: In design 'ysyx_210013', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_Core', port 'io_memAXI_0_b_bits_resp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_Core', port 'io_memAXI_0_b_bits_resp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_Core', port 'io_memAXI_0_b_bits_user' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_Core', port 'io_memAXI_0_r_bits_resp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_Core', port 'io_memAXI_0_r_bits_resp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_Core', port 'io_memAXI_0_r_bits_user' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_IF', port 'io_icache_resp_bits_data[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_pc[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_pc[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_addr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_CSR', port 'io_ctrl_signal_inst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_Way', port 'io_in_w_bits_offset[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_Way', port 'io_in_w_bits_offset[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_Way', port 'io_in_w_bits_offset[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_ImmGen', port 'io_inst[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_ImmGen', port 'io_inst[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_ImmGen', port 'io_inst[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_ImmGen', port 'io_inst[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_ImmGen', port 'io_inst[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_ImmGen', port 'io_inst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_ImmGen', port 'io_inst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[31]' is connected directly to output port 'io_axi4_ar_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[31]' is connected directly to output port 'io_axi4_aw_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[30]' is connected directly to output port 'io_axi4_ar_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[30]' is connected directly to output port 'io_axi4_aw_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[29]' is connected directly to output port 'io_axi4_ar_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[29]' is connected directly to output port 'io_axi4_aw_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[28]' is connected directly to output port 'io_axi4_ar_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[28]' is connected directly to output port 'io_axi4_aw_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[27]' is connected directly to output port 'io_axi4_ar_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[27]' is connected directly to output port 'io_axi4_aw_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[26]' is connected directly to output port 'io_axi4_ar_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[26]' is connected directly to output port 'io_axi4_aw_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[25]' is connected directly to output port 'io_axi4_ar_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[25]' is connected directly to output port 'io_axi4_aw_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[24]' is connected directly to output port 'io_axi4_ar_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[24]' is connected directly to output port 'io_axi4_aw_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[23]' is connected directly to output port 'io_axi4_ar_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[23]' is connected directly to output port 'io_axi4_aw_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[22]' is connected directly to output port 'io_axi4_ar_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[22]' is connected directly to output port 'io_axi4_aw_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[21]' is connected directly to output port 'io_axi4_ar_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[21]' is connected directly to output port 'io_axi4_aw_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[20]' is connected directly to output port 'io_axi4_ar_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[20]' is connected directly to output port 'io_axi4_aw_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[19]' is connected directly to output port 'io_axi4_ar_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[19]' is connected directly to output port 'io_axi4_aw_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[18]' is connected directly to output port 'io_axi4_ar_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[18]' is connected directly to output port 'io_axi4_aw_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[17]' is connected directly to output port 'io_axi4_ar_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[17]' is connected directly to output port 'io_axi4_aw_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[16]' is connected directly to output port 'io_axi4_ar_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[16]' is connected directly to output port 'io_axi4_aw_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[15]' is connected directly to output port 'io_axi4_ar_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[15]' is connected directly to output port 'io_axi4_aw_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[14]' is connected directly to output port 'io_axi4_ar_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[14]' is connected directly to output port 'io_axi4_aw_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[13]' is connected directly to output port 'io_axi4_ar_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[13]' is connected directly to output port 'io_axi4_aw_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[12]' is connected directly to output port 'io_axi4_ar_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[12]' is connected directly to output port 'io_axi4_aw_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[11]' is connected directly to output port 'io_axi4_ar_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[11]' is connected directly to output port 'io_axi4_aw_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[10]' is connected directly to output port 'io_axi4_ar_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[10]' is connected directly to output port 'io_axi4_aw_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[9]' is connected directly to output port 'io_axi4_ar_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[9]' is connected directly to output port 'io_axi4_aw_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[8]' is connected directly to output port 'io_axi4_ar_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[8]' is connected directly to output port 'io_axi4_aw_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[7]' is connected directly to output port 'io_axi4_ar_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[7]' is connected directly to output port 'io_axi4_aw_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[6]' is connected directly to output port 'io_axi4_ar_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[6]' is connected directly to output port 'io_axi4_aw_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[5]' is connected directly to output port 'io_axi4_ar_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[5]' is connected directly to output port 'io_axi4_aw_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[4]' is connected directly to output port 'io_axi4_ar_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[4]' is connected directly to output port 'io_axi4_aw_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[3]' is connected directly to output port 'io_axi4_ar_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[3]' is connected directly to output port 'io_axi4_aw_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[1]' is connected directly to output port 'io_axi4_ar_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[1]' is connected directly to output port 'io_axi4_aw_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[0]' is connected directly to output port 'io_axi4_ar_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_addr[0]' is connected directly to output port 'io_axi4_aw_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_id[3]' is connected directly to output port 'io_axi4_ar_bits_id[3]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_id[3]' is connected directly to output port 'io_axi4_aw_bits_id[3]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_id[2]' is connected directly to output port 'io_axi4_ar_bits_id[2]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_id[2]' is connected directly to output port 'io_axi4_aw_bits_id[2]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_id[1]' is connected directly to output port 'io_axi4_ar_bits_id[1]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_id[1]' is connected directly to output port 'io_axi4_aw_bits_id[1]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_id[0]' is connected directly to output port 'io_axi4_ar_bits_id[0]'. (LINT-29)
Warning: In design 'ysyx_210013_MemBus2AXI', input port 'io_in_req_bits_id[0]' is connected directly to output port 'io_axi4_aw_bits_id[0]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[24]' is connected directly to output port 'io_rs2_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[23]' is connected directly to output port 'io_rs2_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[22]' is connected directly to output port 'io_rs2_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[21]' is connected directly to output port 'io_rs2_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[20]' is connected directly to output port 'io_rs2_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[19]' is connected directly to output port 'io_rs1_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[18]' is connected directly to output port 'io_rs1_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[17]' is connected directly to output port 'io_rs1_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[16]' is connected directly to output port 'io_rs1_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[15]' is connected directly to output port 'io_rs1_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[11]' is connected directly to output port 'io_rd_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[10]' is connected directly to output port 'io_rd_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[9]' is connected directly to output port 'io_rd_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[8]' is connected directly to output port 'io_rd_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210013_ID', input port 'io_inst[7]' is connected directly to output port 'io_rd_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[63]' is connected directly to output port 'io_in_1_resp_bits_data[63]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[63]' is connected directly to output port 'io_in_0_resp_bits_data[63]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[62]' is connected directly to output port 'io_in_1_resp_bits_data[62]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[62]' is connected directly to output port 'io_in_0_resp_bits_data[62]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[61]' is connected directly to output port 'io_in_1_resp_bits_data[61]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[61]' is connected directly to output port 'io_in_0_resp_bits_data[61]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[60]' is connected directly to output port 'io_in_1_resp_bits_data[60]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[60]' is connected directly to output port 'io_in_0_resp_bits_data[60]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[59]' is connected directly to output port 'io_in_1_resp_bits_data[59]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[59]' is connected directly to output port 'io_in_0_resp_bits_data[59]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[58]' is connected directly to output port 'io_in_1_resp_bits_data[58]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[58]' is connected directly to output port 'io_in_0_resp_bits_data[58]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[57]' is connected directly to output port 'io_in_1_resp_bits_data[57]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[57]' is connected directly to output port 'io_in_0_resp_bits_data[57]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[56]' is connected directly to output port 'io_in_1_resp_bits_data[56]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[56]' is connected directly to output port 'io_in_0_resp_bits_data[56]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[55]' is connected directly to output port 'io_in_1_resp_bits_data[55]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[55]' is connected directly to output port 'io_in_0_resp_bits_data[55]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[54]' is connected directly to output port 'io_in_1_resp_bits_data[54]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[54]' is connected directly to output port 'io_in_0_resp_bits_data[54]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[53]' is connected directly to output port 'io_in_1_resp_bits_data[53]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[53]' is connected directly to output port 'io_in_0_resp_bits_data[53]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[52]' is connected directly to output port 'io_in_1_resp_bits_data[52]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[52]' is connected directly to output port 'io_in_0_resp_bits_data[52]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[51]' is connected directly to output port 'io_in_1_resp_bits_data[51]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[51]' is connected directly to output port 'io_in_0_resp_bits_data[51]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[50]' is connected directly to output port 'io_in_1_resp_bits_data[50]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[50]' is connected directly to output port 'io_in_0_resp_bits_data[50]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[49]' is connected directly to output port 'io_in_1_resp_bits_data[49]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[49]' is connected directly to output port 'io_in_0_resp_bits_data[49]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[48]' is connected directly to output port 'io_in_1_resp_bits_data[48]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[48]' is connected directly to output port 'io_in_0_resp_bits_data[48]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[47]' is connected directly to output port 'io_in_1_resp_bits_data[47]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[47]' is connected directly to output port 'io_in_0_resp_bits_data[47]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[46]' is connected directly to output port 'io_in_1_resp_bits_data[46]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[46]' is connected directly to output port 'io_in_0_resp_bits_data[46]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[45]' is connected directly to output port 'io_in_1_resp_bits_data[45]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[45]' is connected directly to output port 'io_in_0_resp_bits_data[45]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[44]' is connected directly to output port 'io_in_1_resp_bits_data[44]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[44]' is connected directly to output port 'io_in_0_resp_bits_data[44]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[43]' is connected directly to output port 'io_in_1_resp_bits_data[43]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[43]' is connected directly to output port 'io_in_0_resp_bits_data[43]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[42]' is connected directly to output port 'io_in_1_resp_bits_data[42]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[42]' is connected directly to output port 'io_in_0_resp_bits_data[42]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[41]' is connected directly to output port 'io_in_1_resp_bits_data[41]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[41]' is connected directly to output port 'io_in_0_resp_bits_data[41]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[40]' is connected directly to output port 'io_in_1_resp_bits_data[40]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[40]' is connected directly to output port 'io_in_0_resp_bits_data[40]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[39]' is connected directly to output port 'io_in_1_resp_bits_data[39]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[39]' is connected directly to output port 'io_in_0_resp_bits_data[39]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[38]' is connected directly to output port 'io_in_1_resp_bits_data[38]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[38]' is connected directly to output port 'io_in_0_resp_bits_data[38]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[37]' is connected directly to output port 'io_in_1_resp_bits_data[37]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[37]' is connected directly to output port 'io_in_0_resp_bits_data[37]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[36]' is connected directly to output port 'io_in_1_resp_bits_data[36]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[36]' is connected directly to output port 'io_in_0_resp_bits_data[36]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[35]' is connected directly to output port 'io_in_1_resp_bits_data[35]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[35]' is connected directly to output port 'io_in_0_resp_bits_data[35]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[34]' is connected directly to output port 'io_in_1_resp_bits_data[34]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[34]' is connected directly to output port 'io_in_0_resp_bits_data[34]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[33]' is connected directly to output port 'io_in_1_resp_bits_data[33]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[33]' is connected directly to output port 'io_in_0_resp_bits_data[33]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[32]' is connected directly to output port 'io_in_1_resp_bits_data[32]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[32]' is connected directly to output port 'io_in_0_resp_bits_data[32]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[31]' is connected directly to output port 'io_in_1_resp_bits_data[31]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[31]' is connected directly to output port 'io_in_0_resp_bits_data[31]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[30]' is connected directly to output port 'io_in_1_resp_bits_data[30]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[30]' is connected directly to output port 'io_in_0_resp_bits_data[30]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[29]' is connected directly to output port 'io_in_1_resp_bits_data[29]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[29]' is connected directly to output port 'io_in_0_resp_bits_data[29]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[28]' is connected directly to output port 'io_in_1_resp_bits_data[28]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[28]' is connected directly to output port 'io_in_0_resp_bits_data[28]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[27]' is connected directly to output port 'io_in_1_resp_bits_data[27]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[27]' is connected directly to output port 'io_in_0_resp_bits_data[27]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[26]' is connected directly to output port 'io_in_1_resp_bits_data[26]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[26]' is connected directly to output port 'io_in_0_resp_bits_data[26]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[25]' is connected directly to output port 'io_in_1_resp_bits_data[25]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[25]' is connected directly to output port 'io_in_0_resp_bits_data[25]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[24]' is connected directly to output port 'io_in_1_resp_bits_data[24]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[24]' is connected directly to output port 'io_in_0_resp_bits_data[24]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[23]' is connected directly to output port 'io_in_1_resp_bits_data[23]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[23]' is connected directly to output port 'io_in_0_resp_bits_data[23]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[22]' is connected directly to output port 'io_in_1_resp_bits_data[22]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[22]' is connected directly to output port 'io_in_0_resp_bits_data[22]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[21]' is connected directly to output port 'io_in_1_resp_bits_data[21]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[21]' is connected directly to output port 'io_in_0_resp_bits_data[21]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[20]' is connected directly to output port 'io_in_1_resp_bits_data[20]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[20]' is connected directly to output port 'io_in_0_resp_bits_data[20]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[19]' is connected directly to output port 'io_in_1_resp_bits_data[19]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[19]' is connected directly to output port 'io_in_0_resp_bits_data[19]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[18]' is connected directly to output port 'io_in_1_resp_bits_data[18]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[18]' is connected directly to output port 'io_in_0_resp_bits_data[18]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[17]' is connected directly to output port 'io_in_1_resp_bits_data[17]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[17]' is connected directly to output port 'io_in_0_resp_bits_data[17]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[16]' is connected directly to output port 'io_in_1_resp_bits_data[16]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[16]' is connected directly to output port 'io_in_0_resp_bits_data[16]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[15]' is connected directly to output port 'io_in_1_resp_bits_data[15]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[15]' is connected directly to output port 'io_in_0_resp_bits_data[15]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[14]' is connected directly to output port 'io_in_1_resp_bits_data[14]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[14]' is connected directly to output port 'io_in_0_resp_bits_data[14]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[13]' is connected directly to output port 'io_in_1_resp_bits_data[13]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[13]' is connected directly to output port 'io_in_0_resp_bits_data[13]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[12]' is connected directly to output port 'io_in_1_resp_bits_data[12]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[12]' is connected directly to output port 'io_in_0_resp_bits_data[12]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[11]' is connected directly to output port 'io_in_1_resp_bits_data[11]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[11]' is connected directly to output port 'io_in_0_resp_bits_data[11]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[10]' is connected directly to output port 'io_in_1_resp_bits_data[10]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[10]' is connected directly to output port 'io_in_0_resp_bits_data[10]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[9]' is connected directly to output port 'io_in_1_resp_bits_data[9]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[9]' is connected directly to output port 'io_in_0_resp_bits_data[9]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[8]' is connected directly to output port 'io_in_1_resp_bits_data[8]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[8]' is connected directly to output port 'io_in_0_resp_bits_data[8]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[7]' is connected directly to output port 'io_in_1_resp_bits_data[7]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[7]' is connected directly to output port 'io_in_0_resp_bits_data[7]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[6]' is connected directly to output port 'io_in_1_resp_bits_data[6]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[6]' is connected directly to output port 'io_in_0_resp_bits_data[6]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[5]' is connected directly to output port 'io_in_1_resp_bits_data[5]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[5]' is connected directly to output port 'io_in_0_resp_bits_data[5]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[4]' is connected directly to output port 'io_in_1_resp_bits_data[4]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[4]' is connected directly to output port 'io_in_0_resp_bits_data[4]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[3]' is connected directly to output port 'io_in_1_resp_bits_data[3]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[3]' is connected directly to output port 'io_in_0_resp_bits_data[3]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[2]' is connected directly to output port 'io_in_1_resp_bits_data[2]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[2]' is connected directly to output port 'io_in_0_resp_bits_data[2]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[1]' is connected directly to output port 'io_in_1_resp_bits_data[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[1]' is connected directly to output port 'io_in_0_resp_bits_data[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[0]' is connected directly to output port 'io_in_1_resp_bits_data[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_data[0]' is connected directly to output port 'io_in_0_resp_bits_data[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_cmd[3]' is connected directly to output port 'io_in_1_resp_bits_cmd[3]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_cmd[3]' is connected directly to output port 'io_in_0_resp_bits_cmd[3]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_cmd[2]' is connected directly to output port 'io_in_1_resp_bits_cmd[2]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_cmd[2]' is connected directly to output port 'io_in_0_resp_bits_cmd[2]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_cmd[1]' is connected directly to output port 'io_in_1_resp_bits_cmd[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_cmd[1]' is connected directly to output port 'io_in_0_resp_bits_cmd[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_cmd[0]' is connected directly to output port 'io_in_1_resp_bits_cmd[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBarN21', input port 'io_out_resp_bits_cmd[0]' is connected directly to output port 'io_in_0_resp_bits_cmd[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[31]' is connected directly to output port 'io_out_1_req_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[31]' is connected directly to output port 'io_out_0_req_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[30]' is connected directly to output port 'io_out_1_req_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[30]' is connected directly to output port 'io_out_0_req_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[29]' is connected directly to output port 'io_out_1_req_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[29]' is connected directly to output port 'io_out_0_req_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[28]' is connected directly to output port 'io_out_1_req_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[28]' is connected directly to output port 'io_out_0_req_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[27]' is connected directly to output port 'io_out_1_req_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[27]' is connected directly to output port 'io_out_0_req_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[26]' is connected directly to output port 'io_out_1_req_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[26]' is connected directly to output port 'io_out_0_req_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[25]' is connected directly to output port 'io_out_1_req_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[25]' is connected directly to output port 'io_out_0_req_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[24]' is connected directly to output port 'io_out_1_req_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[24]' is connected directly to output port 'io_out_0_req_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[23]' is connected directly to output port 'io_out_1_req_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[23]' is connected directly to output port 'io_out_0_req_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[22]' is connected directly to output port 'io_out_1_req_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[22]' is connected directly to output port 'io_out_0_req_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[21]' is connected directly to output port 'io_out_1_req_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[21]' is connected directly to output port 'io_out_0_req_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[20]' is connected directly to output port 'io_out_1_req_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[20]' is connected directly to output port 'io_out_0_req_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[19]' is connected directly to output port 'io_out_1_req_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[19]' is connected directly to output port 'io_out_0_req_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[18]' is connected directly to output port 'io_out_1_req_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[18]' is connected directly to output port 'io_out_0_req_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[17]' is connected directly to output port 'io_out_1_req_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[17]' is connected directly to output port 'io_out_0_req_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[16]' is connected directly to output port 'io_out_1_req_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[16]' is connected directly to output port 'io_out_0_req_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[15]' is connected directly to output port 'io_out_1_req_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[15]' is connected directly to output port 'io_out_0_req_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[14]' is connected directly to output port 'io_out_1_req_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[14]' is connected directly to output port 'io_out_0_req_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[13]' is connected directly to output port 'io_out_1_req_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[13]' is connected directly to output port 'io_out_0_req_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[12]' is connected directly to output port 'io_out_1_req_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[12]' is connected directly to output port 'io_out_0_req_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[11]' is connected directly to output port 'io_out_1_req_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[11]' is connected directly to output port 'io_out_0_req_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[10]' is connected directly to output port 'io_out_1_req_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[10]' is connected directly to output port 'io_out_0_req_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[9]' is connected directly to output port 'io_out_1_req_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[9]' is connected directly to output port 'io_out_0_req_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[8]' is connected directly to output port 'io_out_1_req_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[8]' is connected directly to output port 'io_out_0_req_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[7]' is connected directly to output port 'io_out_1_req_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[7]' is connected directly to output port 'io_out_0_req_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[6]' is connected directly to output port 'io_out_1_req_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[6]' is connected directly to output port 'io_out_0_req_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[5]' is connected directly to output port 'io_out_1_req_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[5]' is connected directly to output port 'io_out_0_req_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[4]' is connected directly to output port 'io_out_1_req_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[4]' is connected directly to output port 'io_out_0_req_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[3]' is connected directly to output port 'io_out_1_req_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[3]' is connected directly to output port 'io_out_0_req_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[2]' is connected directly to output port 'io_out_1_req_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[2]' is connected directly to output port 'io_out_0_req_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[1]' is connected directly to output port 'io_out_1_req_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[1]' is connected directly to output port 'io_out_0_req_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[0]' is connected directly to output port 'io_out_1_req_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_addr[0]' is connected directly to output port 'io_out_0_req_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[63]' is connected directly to output port 'io_out_1_req_bits_data[63]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[63]' is connected directly to output port 'io_out_0_req_bits_data[63]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[62]' is connected directly to output port 'io_out_1_req_bits_data[62]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[62]' is connected directly to output port 'io_out_0_req_bits_data[62]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[61]' is connected directly to output port 'io_out_1_req_bits_data[61]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[61]' is connected directly to output port 'io_out_0_req_bits_data[61]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[60]' is connected directly to output port 'io_out_1_req_bits_data[60]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[60]' is connected directly to output port 'io_out_0_req_bits_data[60]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[59]' is connected directly to output port 'io_out_1_req_bits_data[59]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[59]' is connected directly to output port 'io_out_0_req_bits_data[59]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[58]' is connected directly to output port 'io_out_1_req_bits_data[58]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[58]' is connected directly to output port 'io_out_0_req_bits_data[58]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[57]' is connected directly to output port 'io_out_1_req_bits_data[57]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[57]' is connected directly to output port 'io_out_0_req_bits_data[57]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[56]' is connected directly to output port 'io_out_1_req_bits_data[56]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[56]' is connected directly to output port 'io_out_0_req_bits_data[56]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[55]' is connected directly to output port 'io_out_1_req_bits_data[55]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[55]' is connected directly to output port 'io_out_0_req_bits_data[55]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[54]' is connected directly to output port 'io_out_1_req_bits_data[54]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[54]' is connected directly to output port 'io_out_0_req_bits_data[54]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[53]' is connected directly to output port 'io_out_1_req_bits_data[53]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[53]' is connected directly to output port 'io_out_0_req_bits_data[53]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[52]' is connected directly to output port 'io_out_1_req_bits_data[52]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[52]' is connected directly to output port 'io_out_0_req_bits_data[52]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[51]' is connected directly to output port 'io_out_1_req_bits_data[51]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[51]' is connected directly to output port 'io_out_0_req_bits_data[51]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[50]' is connected directly to output port 'io_out_1_req_bits_data[50]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[50]' is connected directly to output port 'io_out_0_req_bits_data[50]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[49]' is connected directly to output port 'io_out_1_req_bits_data[49]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[49]' is connected directly to output port 'io_out_0_req_bits_data[49]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[48]' is connected directly to output port 'io_out_1_req_bits_data[48]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[48]' is connected directly to output port 'io_out_0_req_bits_data[48]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[47]' is connected directly to output port 'io_out_1_req_bits_data[47]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[47]' is connected directly to output port 'io_out_0_req_bits_data[47]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[46]' is connected directly to output port 'io_out_1_req_bits_data[46]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[46]' is connected directly to output port 'io_out_0_req_bits_data[46]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[45]' is connected directly to output port 'io_out_1_req_bits_data[45]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[45]' is connected directly to output port 'io_out_0_req_bits_data[45]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[44]' is connected directly to output port 'io_out_1_req_bits_data[44]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[44]' is connected directly to output port 'io_out_0_req_bits_data[44]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[43]' is connected directly to output port 'io_out_1_req_bits_data[43]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[43]' is connected directly to output port 'io_out_0_req_bits_data[43]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[42]' is connected directly to output port 'io_out_1_req_bits_data[42]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[42]' is connected directly to output port 'io_out_0_req_bits_data[42]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[41]' is connected directly to output port 'io_out_1_req_bits_data[41]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[41]' is connected directly to output port 'io_out_0_req_bits_data[41]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[40]' is connected directly to output port 'io_out_1_req_bits_data[40]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[40]' is connected directly to output port 'io_out_0_req_bits_data[40]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[39]' is connected directly to output port 'io_out_1_req_bits_data[39]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[39]' is connected directly to output port 'io_out_0_req_bits_data[39]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[38]' is connected directly to output port 'io_out_1_req_bits_data[38]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[38]' is connected directly to output port 'io_out_0_req_bits_data[38]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[37]' is connected directly to output port 'io_out_1_req_bits_data[37]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[37]' is connected directly to output port 'io_out_0_req_bits_data[37]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[36]' is connected directly to output port 'io_out_1_req_bits_data[36]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[36]' is connected directly to output port 'io_out_0_req_bits_data[36]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[35]' is connected directly to output port 'io_out_1_req_bits_data[35]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[35]' is connected directly to output port 'io_out_0_req_bits_data[35]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[34]' is connected directly to output port 'io_out_1_req_bits_data[34]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[34]' is connected directly to output port 'io_out_0_req_bits_data[34]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[33]' is connected directly to output port 'io_out_1_req_bits_data[33]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[33]' is connected directly to output port 'io_out_0_req_bits_data[33]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[32]' is connected directly to output port 'io_out_1_req_bits_data[32]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[32]' is connected directly to output port 'io_out_0_req_bits_data[32]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[31]' is connected directly to output port 'io_out_1_req_bits_data[31]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[31]' is connected directly to output port 'io_out_0_req_bits_data[31]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[30]' is connected directly to output port 'io_out_1_req_bits_data[30]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[30]' is connected directly to output port 'io_out_0_req_bits_data[30]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[29]' is connected directly to output port 'io_out_1_req_bits_data[29]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[29]' is connected directly to output port 'io_out_0_req_bits_data[29]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[28]' is connected directly to output port 'io_out_1_req_bits_data[28]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[28]' is connected directly to output port 'io_out_0_req_bits_data[28]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[27]' is connected directly to output port 'io_out_1_req_bits_data[27]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[27]' is connected directly to output port 'io_out_0_req_bits_data[27]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[26]' is connected directly to output port 'io_out_1_req_bits_data[26]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[26]' is connected directly to output port 'io_out_0_req_bits_data[26]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[25]' is connected directly to output port 'io_out_1_req_bits_data[25]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[25]' is connected directly to output port 'io_out_0_req_bits_data[25]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[24]' is connected directly to output port 'io_out_1_req_bits_data[24]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[24]' is connected directly to output port 'io_out_0_req_bits_data[24]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[23]' is connected directly to output port 'io_out_1_req_bits_data[23]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[23]' is connected directly to output port 'io_out_0_req_bits_data[23]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[22]' is connected directly to output port 'io_out_1_req_bits_data[22]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[22]' is connected directly to output port 'io_out_0_req_bits_data[22]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[21]' is connected directly to output port 'io_out_1_req_bits_data[21]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[21]' is connected directly to output port 'io_out_0_req_bits_data[21]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[20]' is connected directly to output port 'io_out_1_req_bits_data[20]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[20]' is connected directly to output port 'io_out_0_req_bits_data[20]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[19]' is connected directly to output port 'io_out_1_req_bits_data[19]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[19]' is connected directly to output port 'io_out_0_req_bits_data[19]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[18]' is connected directly to output port 'io_out_1_req_bits_data[18]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[18]' is connected directly to output port 'io_out_0_req_bits_data[18]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[17]' is connected directly to output port 'io_out_1_req_bits_data[17]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[17]' is connected directly to output port 'io_out_0_req_bits_data[17]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[16]' is connected directly to output port 'io_out_1_req_bits_data[16]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[16]' is connected directly to output port 'io_out_0_req_bits_data[16]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[15]' is connected directly to output port 'io_out_1_req_bits_data[15]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[15]' is connected directly to output port 'io_out_0_req_bits_data[15]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[14]' is connected directly to output port 'io_out_1_req_bits_data[14]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[14]' is connected directly to output port 'io_out_0_req_bits_data[14]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[13]' is connected directly to output port 'io_out_1_req_bits_data[13]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[13]' is connected directly to output port 'io_out_0_req_bits_data[13]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[12]' is connected directly to output port 'io_out_1_req_bits_data[12]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[12]' is connected directly to output port 'io_out_0_req_bits_data[12]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[11]' is connected directly to output port 'io_out_1_req_bits_data[11]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[11]' is connected directly to output port 'io_out_0_req_bits_data[11]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[10]' is connected directly to output port 'io_out_1_req_bits_data[10]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[10]' is connected directly to output port 'io_out_0_req_bits_data[10]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[9]' is connected directly to output port 'io_out_1_req_bits_data[9]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[9]' is connected directly to output port 'io_out_0_req_bits_data[9]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[8]' is connected directly to output port 'io_out_1_req_bits_data[8]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[8]' is connected directly to output port 'io_out_0_req_bits_data[8]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[7]' is connected directly to output port 'io_out_1_req_bits_data[7]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[7]' is connected directly to output port 'io_out_0_req_bits_data[7]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[6]' is connected directly to output port 'io_out_1_req_bits_data[6]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[6]' is connected directly to output port 'io_out_0_req_bits_data[6]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[5]' is connected directly to output port 'io_out_1_req_bits_data[5]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[5]' is connected directly to output port 'io_out_0_req_bits_data[5]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[4]' is connected directly to output port 'io_out_1_req_bits_data[4]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[4]' is connected directly to output port 'io_out_0_req_bits_data[4]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[3]' is connected directly to output port 'io_out_1_req_bits_data[3]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[3]' is connected directly to output port 'io_out_0_req_bits_data[3]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[2]' is connected directly to output port 'io_out_1_req_bits_data[2]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[2]' is connected directly to output port 'io_out_0_req_bits_data[2]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[1]' is connected directly to output port 'io_out_1_req_bits_data[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[1]' is connected directly to output port 'io_out_0_req_bits_data[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[0]' is connected directly to output port 'io_out_1_req_bits_data[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_data[0]' is connected directly to output port 'io_out_0_req_bits_data[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_cmd[3]' is connected directly to output port 'io_out_1_req_bits_cmd[3]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_cmd[3]' is connected directly to output port 'io_out_0_req_bits_cmd[3]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_cmd[2]' is connected directly to output port 'io_out_1_req_bits_cmd[2]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_cmd[2]' is connected directly to output port 'io_out_0_req_bits_cmd[2]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_cmd[1]' is connected directly to output port 'io_out_1_req_bits_cmd[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_cmd[1]' is connected directly to output port 'io_out_0_req_bits_cmd[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_cmd[0]' is connected directly to output port 'io_out_1_req_bits_cmd[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_cmd[0]' is connected directly to output port 'io_out_0_req_bits_cmd[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_len[1]' is connected directly to output port 'io_out_1_req_bits_len[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_len[0]' is connected directly to output port 'io_out_1_req_bits_len[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_id[3]' is connected directly to output port 'io_out_1_req_bits_id[3]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_id[3]' is connected directly to output port 'io_out_0_req_bits_id[3]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_id[2]' is connected directly to output port 'io_out_1_req_bits_id[2]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_id[2]' is connected directly to output port 'io_out_0_req_bits_id[2]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_id[1]' is connected directly to output port 'io_out_1_req_bits_id[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_id[1]' is connected directly to output port 'io_out_0_req_bits_id[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_id[0]' is connected directly to output port 'io_out_1_req_bits_id[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_id[0]' is connected directly to output port 'io_out_0_req_bits_id[0]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_mask[7]' is connected directly to output port 'io_out_1_req_bits_mask[7]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_mask[6]' is connected directly to output port 'io_out_1_req_bits_mask[6]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_mask[5]' is connected directly to output port 'io_out_1_req_bits_mask[5]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_mask[4]' is connected directly to output port 'io_out_1_req_bits_mask[4]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_mask[3]' is connected directly to output port 'io_out_1_req_bits_mask[3]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_mask[2]' is connected directly to output port 'io_out_1_req_bits_mask[2]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_mask[1]' is connected directly to output port 'io_out_1_req_bits_mask[1]'. (LINT-29)
Warning: In design 'ysyx_210013_InnerCrossBar12N', input port 'io_in_req_bits_mask[0]' is connected directly to output port 'io_out_1_req_bits_mask[0]'. (LINT-29)
Warning: In design 'ysyx_210013_BTB', input port 'io_query_pc_valid' is connected directly to output port 'io_query_res_valid'. (LINT-29)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_qos[0]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_qos[1]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_qos[2]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_qos[3]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_cache[0]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_cache[1]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_cache[2]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_cache[3]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_lock'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_burst[1]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_user'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_prot[0]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_prot[1]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_ar_bits_prot[2]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_aw_bits_qos[0]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_aw_bits_qos[1]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_aw_bits_qos[2]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_aw_bits_qos[3]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_aw_bits_cache[0]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_aw_bits_cache[1]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_aw_bits_cache[2]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_aw_bits_cache[3]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_aw_bits_lock'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_aw_bits_burst[1]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_aw_bits_user'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_aw_bits_prot[0]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to output port 'io_memAXI_0_aw_bits_prot[1]'. (LINT-31)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_burst[0]' is connected directly to output port 'io_memAXI_0_ar_bits_burst[0]'. (LINT-31)
Warning: In design 'ysyx_210013_Cache', output port 'io_cpu_resp_bits_cmd[3]' is connected directly to output port 'io_mem_req_bits_len[1]'. (LINT-31)
Warning: In design 'ysyx_210013_Cache', output port 'io_cpu_resp_bits_cmd[3]' is connected directly to output port 'io_cpu_resp_bits_cmd[0]'. (LINT-31)
Warning: In design 'ysyx_210013_Cache', output port 'io_cpu_resp_bits_cmd[3]' is connected directly to output port 'io_cpu_resp_bits_cmd[2]'. (LINT-31)
Warning: In design 'ysyx_210013_Cache_1', output port 'io_cpu_resp_bits_cmd[3]' is connected directly to output port 'io_mem_req_bits_len[1]'. (LINT-31)
Warning: In design 'ysyx_210013_Cache_1', output port 'io_cpu_resp_bits_cmd[3]' is connected directly to output port 'io_cpu_resp_bits_cmd[2]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_in_resp_bits_cmd[3]' is connected directly to output port 'io_in_resp_bits_cmd[2]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_in_resp_bits_cmd[3]' is connected directly to output port 'io_axi4_ar_bits_size[2]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_in_resp_bits_cmd[3]' is connected directly to output port 'io_axi4_ar_bits_len[4]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_in_resp_bits_cmd[3]' is connected directly to output port 'io_axi4_ar_bits_len[5]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_in_resp_bits_cmd[3]' is connected directly to output port 'io_axi4_ar_bits_len[6]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_in_resp_bits_cmd[3]' is connected directly to output port 'io_axi4_ar_bits_len[7]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_in_resp_bits_cmd[3]' is connected directly to output port 'io_axi4_aw_bits_size[2]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_in_resp_bits_cmd[3]' is connected directly to output port 'io_axi4_aw_bits_len[4]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_in_resp_bits_cmd[3]' is connected directly to output port 'io_axi4_aw_bits_len[5]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_in_resp_bits_cmd[3]' is connected directly to output port 'io_axi4_aw_bits_len[6]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_in_resp_bits_cmd[3]' is connected directly to output port 'io_axi4_aw_bits_len[7]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[31]' is connected directly to output port 'io_axi4_ar_bits_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[30]' is connected directly to output port 'io_axi4_ar_bits_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[29]' is connected directly to output port 'io_axi4_ar_bits_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[28]' is connected directly to output port 'io_axi4_ar_bits_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[27]' is connected directly to output port 'io_axi4_ar_bits_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[26]' is connected directly to output port 'io_axi4_ar_bits_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[25]' is connected directly to output port 'io_axi4_ar_bits_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[24]' is connected directly to output port 'io_axi4_ar_bits_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[23]' is connected directly to output port 'io_axi4_ar_bits_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[22]' is connected directly to output port 'io_axi4_ar_bits_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[21]' is connected directly to output port 'io_axi4_ar_bits_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[20]' is connected directly to output port 'io_axi4_ar_bits_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[19]' is connected directly to output port 'io_axi4_ar_bits_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[18]' is connected directly to output port 'io_axi4_ar_bits_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[17]' is connected directly to output port 'io_axi4_ar_bits_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[16]' is connected directly to output port 'io_axi4_ar_bits_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[15]' is connected directly to output port 'io_axi4_ar_bits_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[14]' is connected directly to output port 'io_axi4_ar_bits_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[13]' is connected directly to output port 'io_axi4_ar_bits_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[12]' is connected directly to output port 'io_axi4_ar_bits_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[11]' is connected directly to output port 'io_axi4_ar_bits_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[10]' is connected directly to output port 'io_axi4_ar_bits_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[9]' is connected directly to output port 'io_axi4_ar_bits_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[8]' is connected directly to output port 'io_axi4_ar_bits_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[7]' is connected directly to output port 'io_axi4_ar_bits_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[6]' is connected directly to output port 'io_axi4_ar_bits_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[5]' is connected directly to output port 'io_axi4_ar_bits_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[4]' is connected directly to output port 'io_axi4_ar_bits_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[3]' is connected directly to output port 'io_axi4_ar_bits_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[1]' is connected directly to output port 'io_axi4_ar_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_addr[0]' is connected directly to output port 'io_axi4_ar_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_id[3]' is connected directly to output port 'io_axi4_ar_bits_id[3]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_id[2]' is connected directly to output port 'io_axi4_ar_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_id[1]' is connected directly to output port 'io_axi4_ar_bits_id[1]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_id[0]' is connected directly to output port 'io_axi4_ar_bits_id[0]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_len[3]' is connected directly to output port 'io_axi4_ar_bits_len[3]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_len[2]' is connected directly to output port 'io_axi4_ar_bits_len[2]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_len[1]' is connected directly to output port 'io_axi4_ar_bits_len[1]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_len[0]' is connected directly to output port 'io_axi4_ar_bits_len[0]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_size[1]' is connected directly to output port 'io_axi4_ar_bits_size[1]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_size[0]' is connected directly to output port 'io_axi4_ar_bits_size[0]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_w_bits_strb[7]' is connected directly to output port 'io_axi4_w_bits_strb[4]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_w_bits_strb[7]' is connected directly to output port 'io_axi4_w_bits_strb[5]'. (LINT-31)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_w_bits_strb[7]' is connected directly to output port 'io_axi4_w_bits_strb[6]'. (LINT-31)
Warning: In design 'ysyx_210013_CLINT', output port 'io_cpu_resp_bits_cmd[3]' is connected directly to output port 'io_cpu_resp_bits_cmd[2]'. (LINT-31)
Warning: In design 'ysyx_210013_IF', output port 'io_icache_req_bits_mask[7]' is connected directly to output port 'io_icache_req_bits_mask[4]'. (LINT-31)
Warning: In design 'ysyx_210013_IF', output port 'io_icache_req_bits_mask[7]' is connected directly to output port 'io_icache_req_bits_mask[5]'. (LINT-31)
Warning: In design 'ysyx_210013_IF', output port 'io_icache_req_bits_mask[7]' is connected directly to output port 'io_icache_req_bits_mask[6]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[63]' is connected directly to output port 'io_in_1_resp_bits_data[63]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[62]' is connected directly to output port 'io_in_1_resp_bits_data[62]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[61]' is connected directly to output port 'io_in_1_resp_bits_data[61]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[60]' is connected directly to output port 'io_in_1_resp_bits_data[60]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[59]' is connected directly to output port 'io_in_1_resp_bits_data[59]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[58]' is connected directly to output port 'io_in_1_resp_bits_data[58]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[57]' is connected directly to output port 'io_in_1_resp_bits_data[57]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[56]' is connected directly to output port 'io_in_1_resp_bits_data[56]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[55]' is connected directly to output port 'io_in_1_resp_bits_data[55]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[54]' is connected directly to output port 'io_in_1_resp_bits_data[54]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[53]' is connected directly to output port 'io_in_1_resp_bits_data[53]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[52]' is connected directly to output port 'io_in_1_resp_bits_data[52]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[51]' is connected directly to output port 'io_in_1_resp_bits_data[51]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[50]' is connected directly to output port 'io_in_1_resp_bits_data[50]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[49]' is connected directly to output port 'io_in_1_resp_bits_data[49]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[48]' is connected directly to output port 'io_in_1_resp_bits_data[48]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[47]' is connected directly to output port 'io_in_1_resp_bits_data[47]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[46]' is connected directly to output port 'io_in_1_resp_bits_data[46]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[45]' is connected directly to output port 'io_in_1_resp_bits_data[45]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[44]' is connected directly to output port 'io_in_1_resp_bits_data[44]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[43]' is connected directly to output port 'io_in_1_resp_bits_data[43]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[42]' is connected directly to output port 'io_in_1_resp_bits_data[42]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[41]' is connected directly to output port 'io_in_1_resp_bits_data[41]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[40]' is connected directly to output port 'io_in_1_resp_bits_data[40]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[39]' is connected directly to output port 'io_in_1_resp_bits_data[39]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[38]' is connected directly to output port 'io_in_1_resp_bits_data[38]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[37]' is connected directly to output port 'io_in_1_resp_bits_data[37]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[36]' is connected directly to output port 'io_in_1_resp_bits_data[36]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[35]' is connected directly to output port 'io_in_1_resp_bits_data[35]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[34]' is connected directly to output port 'io_in_1_resp_bits_data[34]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[33]' is connected directly to output port 'io_in_1_resp_bits_data[33]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[32]' is connected directly to output port 'io_in_1_resp_bits_data[32]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[31]' is connected directly to output port 'io_in_1_resp_bits_data[31]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[30]' is connected directly to output port 'io_in_1_resp_bits_data[30]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[29]' is connected directly to output port 'io_in_1_resp_bits_data[29]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[28]' is connected directly to output port 'io_in_1_resp_bits_data[28]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[27]' is connected directly to output port 'io_in_1_resp_bits_data[27]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[26]' is connected directly to output port 'io_in_1_resp_bits_data[26]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[25]' is connected directly to output port 'io_in_1_resp_bits_data[25]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[24]' is connected directly to output port 'io_in_1_resp_bits_data[24]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[23]' is connected directly to output port 'io_in_1_resp_bits_data[23]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[22]' is connected directly to output port 'io_in_1_resp_bits_data[22]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[21]' is connected directly to output port 'io_in_1_resp_bits_data[21]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[20]' is connected directly to output port 'io_in_1_resp_bits_data[20]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[19]' is connected directly to output port 'io_in_1_resp_bits_data[19]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[18]' is connected directly to output port 'io_in_1_resp_bits_data[18]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[17]' is connected directly to output port 'io_in_1_resp_bits_data[17]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[16]' is connected directly to output port 'io_in_1_resp_bits_data[16]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[15]' is connected directly to output port 'io_in_1_resp_bits_data[15]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[14]' is connected directly to output port 'io_in_1_resp_bits_data[14]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[13]' is connected directly to output port 'io_in_1_resp_bits_data[13]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[12]' is connected directly to output port 'io_in_1_resp_bits_data[12]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[11]' is connected directly to output port 'io_in_1_resp_bits_data[11]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[10]' is connected directly to output port 'io_in_1_resp_bits_data[10]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[9]' is connected directly to output port 'io_in_1_resp_bits_data[9]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[8]' is connected directly to output port 'io_in_1_resp_bits_data[8]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[7]' is connected directly to output port 'io_in_1_resp_bits_data[7]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[6]' is connected directly to output port 'io_in_1_resp_bits_data[6]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[5]' is connected directly to output port 'io_in_1_resp_bits_data[5]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[4]' is connected directly to output port 'io_in_1_resp_bits_data[4]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[3]' is connected directly to output port 'io_in_1_resp_bits_data[3]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[2]' is connected directly to output port 'io_in_1_resp_bits_data[2]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[1]' is connected directly to output port 'io_in_1_resp_bits_data[1]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_data[0]' is connected directly to output port 'io_in_1_resp_bits_data[0]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_cmd[3]' is connected directly to output port 'io_in_1_resp_bits_cmd[3]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_cmd[2]' is connected directly to output port 'io_in_1_resp_bits_cmd[2]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_cmd[1]' is connected directly to output port 'io_in_1_resp_bits_cmd[1]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBarN21', output port 'io_in_0_resp_bits_cmd[0]' is connected directly to output port 'io_in_1_resp_bits_cmd[0]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[31]' is connected directly to output port 'io_out_1_req_bits_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[30]' is connected directly to output port 'io_out_1_req_bits_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[29]' is connected directly to output port 'io_out_1_req_bits_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[28]' is connected directly to output port 'io_out_1_req_bits_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[27]' is connected directly to output port 'io_out_1_req_bits_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[26]' is connected directly to output port 'io_out_1_req_bits_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[25]' is connected directly to output port 'io_out_1_req_bits_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[24]' is connected directly to output port 'io_out_1_req_bits_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[23]' is connected directly to output port 'io_out_1_req_bits_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[22]' is connected directly to output port 'io_out_1_req_bits_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[21]' is connected directly to output port 'io_out_1_req_bits_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[20]' is connected directly to output port 'io_out_1_req_bits_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[19]' is connected directly to output port 'io_out_1_req_bits_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[18]' is connected directly to output port 'io_out_1_req_bits_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[17]' is connected directly to output port 'io_out_1_req_bits_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[16]' is connected directly to output port 'io_out_1_req_bits_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[15]' is connected directly to output port 'io_out_1_req_bits_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[14]' is connected directly to output port 'io_out_1_req_bits_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[13]' is connected directly to output port 'io_out_1_req_bits_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[12]' is connected directly to output port 'io_out_1_req_bits_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[11]' is connected directly to output port 'io_out_1_req_bits_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[10]' is connected directly to output port 'io_out_1_req_bits_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[9]' is connected directly to output port 'io_out_1_req_bits_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[8]' is connected directly to output port 'io_out_1_req_bits_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[7]' is connected directly to output port 'io_out_1_req_bits_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[6]' is connected directly to output port 'io_out_1_req_bits_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[5]' is connected directly to output port 'io_out_1_req_bits_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[4]' is connected directly to output port 'io_out_1_req_bits_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[3]' is connected directly to output port 'io_out_1_req_bits_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[2]' is connected directly to output port 'io_out_1_req_bits_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[1]' is connected directly to output port 'io_out_1_req_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_addr[0]' is connected directly to output port 'io_out_1_req_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[63]' is connected directly to output port 'io_out_1_req_bits_data[63]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[62]' is connected directly to output port 'io_out_1_req_bits_data[62]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[61]' is connected directly to output port 'io_out_1_req_bits_data[61]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[60]' is connected directly to output port 'io_out_1_req_bits_data[60]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[59]' is connected directly to output port 'io_out_1_req_bits_data[59]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[58]' is connected directly to output port 'io_out_1_req_bits_data[58]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[57]' is connected directly to output port 'io_out_1_req_bits_data[57]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[56]' is connected directly to output port 'io_out_1_req_bits_data[56]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[55]' is connected directly to output port 'io_out_1_req_bits_data[55]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[54]' is connected directly to output port 'io_out_1_req_bits_data[54]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[53]' is connected directly to output port 'io_out_1_req_bits_data[53]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[52]' is connected directly to output port 'io_out_1_req_bits_data[52]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[51]' is connected directly to output port 'io_out_1_req_bits_data[51]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[50]' is connected directly to output port 'io_out_1_req_bits_data[50]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[49]' is connected directly to output port 'io_out_1_req_bits_data[49]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[48]' is connected directly to output port 'io_out_1_req_bits_data[48]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[47]' is connected directly to output port 'io_out_1_req_bits_data[47]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[46]' is connected directly to output port 'io_out_1_req_bits_data[46]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[45]' is connected directly to output port 'io_out_1_req_bits_data[45]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[44]' is connected directly to output port 'io_out_1_req_bits_data[44]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[43]' is connected directly to output port 'io_out_1_req_bits_data[43]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[42]' is connected directly to output port 'io_out_1_req_bits_data[42]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[41]' is connected directly to output port 'io_out_1_req_bits_data[41]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[40]' is connected directly to output port 'io_out_1_req_bits_data[40]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[39]' is connected directly to output port 'io_out_1_req_bits_data[39]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[38]' is connected directly to output port 'io_out_1_req_bits_data[38]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[37]' is connected directly to output port 'io_out_1_req_bits_data[37]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[36]' is connected directly to output port 'io_out_1_req_bits_data[36]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[35]' is connected directly to output port 'io_out_1_req_bits_data[35]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[34]' is connected directly to output port 'io_out_1_req_bits_data[34]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[33]' is connected directly to output port 'io_out_1_req_bits_data[33]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[32]' is connected directly to output port 'io_out_1_req_bits_data[32]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[31]' is connected directly to output port 'io_out_1_req_bits_data[31]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[30]' is connected directly to output port 'io_out_1_req_bits_data[30]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[29]' is connected directly to output port 'io_out_1_req_bits_data[29]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[28]' is connected directly to output port 'io_out_1_req_bits_data[28]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[27]' is connected directly to output port 'io_out_1_req_bits_data[27]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[26]' is connected directly to output port 'io_out_1_req_bits_data[26]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[25]' is connected directly to output port 'io_out_1_req_bits_data[25]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[24]' is connected directly to output port 'io_out_1_req_bits_data[24]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[23]' is connected directly to output port 'io_out_1_req_bits_data[23]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[22]' is connected directly to output port 'io_out_1_req_bits_data[22]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[21]' is connected directly to output port 'io_out_1_req_bits_data[21]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[20]' is connected directly to output port 'io_out_1_req_bits_data[20]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[19]' is connected directly to output port 'io_out_1_req_bits_data[19]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[18]' is connected directly to output port 'io_out_1_req_bits_data[18]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[17]' is connected directly to output port 'io_out_1_req_bits_data[17]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[16]' is connected directly to output port 'io_out_1_req_bits_data[16]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[15]' is connected directly to output port 'io_out_1_req_bits_data[15]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[14]' is connected directly to output port 'io_out_1_req_bits_data[14]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[13]' is connected directly to output port 'io_out_1_req_bits_data[13]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[12]' is connected directly to output port 'io_out_1_req_bits_data[12]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[11]' is connected directly to output port 'io_out_1_req_bits_data[11]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[10]' is connected directly to output port 'io_out_1_req_bits_data[10]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[9]' is connected directly to output port 'io_out_1_req_bits_data[9]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[8]' is connected directly to output port 'io_out_1_req_bits_data[8]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[7]' is connected directly to output port 'io_out_1_req_bits_data[7]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[6]' is connected directly to output port 'io_out_1_req_bits_data[6]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[5]' is connected directly to output port 'io_out_1_req_bits_data[5]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[4]' is connected directly to output port 'io_out_1_req_bits_data[4]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[3]' is connected directly to output port 'io_out_1_req_bits_data[3]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[2]' is connected directly to output port 'io_out_1_req_bits_data[2]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[1]' is connected directly to output port 'io_out_1_req_bits_data[1]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_data[0]' is connected directly to output port 'io_out_1_req_bits_data[0]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_cmd[3]' is connected directly to output port 'io_out_1_req_bits_cmd[3]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_cmd[2]' is connected directly to output port 'io_out_1_req_bits_cmd[2]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_cmd[1]' is connected directly to output port 'io_out_1_req_bits_cmd[1]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_cmd[0]' is connected directly to output port 'io_out_1_req_bits_cmd[0]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_id[3]' is connected directly to output port 'io_out_1_req_bits_id[3]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_id[2]' is connected directly to output port 'io_out_1_req_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_id[1]' is connected directly to output port 'io_out_1_req_bits_id[1]'. (LINT-31)
Warning: In design 'ysyx_210013_InnerCrossBar12N', output port 'io_out_0_req_bits_id[0]' is connected directly to output port 'io_out_1_req_bits_id[0]'. (LINT-31)
Warning: In design 'ysyx_210013_MyLockingArbiter', output port 'io_out_bits_id[3]' is connected directly to output port 'io_out_bits_id[1]'. (LINT-31)
Warning: In design 'ysyx_210013_MyLockingArbiter', output port 'io_out_bits_id[3]' is connected directly to output port 'io_out_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210013', a pin on submodule 'core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_memAXI_0_b_bits_user' is connected to logic 0. 
Warning: In design 'ysyx_210013', a pin on submodule 'core' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_memAXI_0_r_bits_user' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[63]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[62]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[61]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[60]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[59]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[58]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[57]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[56]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[55]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[54]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[53]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[52]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[51]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[50]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[49]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[48]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[47]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[46]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[45]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[44]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[43]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[42]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[41]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[40]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[39]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[38]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[37]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[36]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[35]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[34]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[33]' is connected to logic 0. 
Warning: In design 'ysyx_210013_DataPath', a pin on submodule 'ifet' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_br_info_bits_cur_pc[32]' is connected to logic 0. 
Warning: In design 'ysyx_210013_Cache', a pin on submodule 'ways_0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_w_bits_d' is connected to logic 0. 
Warning: In design 'ysyx_210013_Cache', a pin on submodule 'ways_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_w_bits_d' is connected to logic 0. 
Warning: In design 'ysyx_210013_Cache', a pin on submodule 'ways_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_w_bits_d' is connected to logic 0. 
Warning: In design 'ysyx_210013_Cache', a pin on submodule 'ways_3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_in_w_bits_d' is connected to logic 0. 
Warning: In design 'ysyx_210013', the same net is connected to more than one pin on submodule 'core'. (LINT-33)
   Net '*Logic0*' is connected to pins 'io_memAXI_0_b_bits_user', 'io_memAXI_0_r_bits_user''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net '*Logic0*' is connected to pins 'io_br_info_bits_cur_pc[63]', 'io_br_info_bits_cur_pc[62]'', 'io_br_info_bits_cur_pc[61]', 'io_br_info_bits_cur_pc[60]', 'io_br_info_bits_cur_pc[59]', 'io_br_info_bits_cur_pc[58]', 'io_br_info_bits_cur_pc[57]', 'io_br_info_bits_cur_pc[56]', 'io_br_info_bits_cur_pc[55]', 'io_br_info_bits_cur_pc[54]', 'io_br_info_bits_cur_pc[53]', 'io_br_info_bits_cur_pc[52]', 'io_br_info_bits_cur_pc[51]', 'io_br_info_bits_cur_pc[50]', 'io_br_info_bits_cur_pc[49]', 'io_br_info_bits_cur_pc[48]', 'io_br_info_bits_cur_pc[47]', 'io_br_info_bits_cur_pc[46]', 'io_br_info_bits_cur_pc[45]', 'io_br_info_bits_cur_pc[44]', 'io_br_info_bits_cur_pc[43]', 'io_br_info_bits_cur_pc[42]', 'io_br_info_bits_cur_pc[41]', 'io_br_info_bits_cur_pc[40]', 'io_br_info_bits_cur_pc[39]', 'io_br_info_bits_cur_pc[38]', 'io_br_info_bits_cur_pc[37]', 'io_br_info_bits_cur_pc[36]', 'io_br_info_bits_cur_pc[35]', 'io_br_info_bits_cur_pc[34]', 'io_br_info_bits_cur_pc[33]', 'io_br_info_bits_cur_pc[32]'.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[31]' is connected to pins 'io_br_info_bits_cur_pc[31]', 'io_fence_pc[31]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[30]' is connected to pins 'io_br_info_bits_cur_pc[30]', 'io_fence_pc[30]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[29]' is connected to pins 'io_br_info_bits_cur_pc[29]', 'io_fence_pc[29]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[28]' is connected to pins 'io_br_info_bits_cur_pc[28]', 'io_fence_pc[28]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[27]' is connected to pins 'io_br_info_bits_cur_pc[27]', 'io_fence_pc[27]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[26]' is connected to pins 'io_br_info_bits_cur_pc[26]', 'io_fence_pc[26]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[25]' is connected to pins 'io_br_info_bits_cur_pc[25]', 'io_fence_pc[25]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[24]' is connected to pins 'io_br_info_bits_cur_pc[24]', 'io_fence_pc[24]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[23]' is connected to pins 'io_br_info_bits_cur_pc[23]', 'io_fence_pc[23]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[22]' is connected to pins 'io_br_info_bits_cur_pc[22]', 'io_fence_pc[22]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[21]' is connected to pins 'io_br_info_bits_cur_pc[21]', 'io_fence_pc[21]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[20]' is connected to pins 'io_br_info_bits_cur_pc[20]', 'io_fence_pc[20]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[19]' is connected to pins 'io_br_info_bits_cur_pc[19]', 'io_fence_pc[19]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[18]' is connected to pins 'io_br_info_bits_cur_pc[18]', 'io_fence_pc[18]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[17]' is connected to pins 'io_br_info_bits_cur_pc[17]', 'io_fence_pc[17]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[16]' is connected to pins 'io_br_info_bits_cur_pc[16]', 'io_fence_pc[16]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[15]' is connected to pins 'io_br_info_bits_cur_pc[15]', 'io_fence_pc[15]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[14]' is connected to pins 'io_br_info_bits_cur_pc[14]', 'io_fence_pc[14]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[13]' is connected to pins 'io_br_info_bits_cur_pc[13]', 'io_fence_pc[13]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[12]' is connected to pins 'io_br_info_bits_cur_pc[12]', 'io_fence_pc[12]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[11]' is connected to pins 'io_br_info_bits_cur_pc[11]', 'io_fence_pc[11]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[10]' is connected to pins 'io_br_info_bits_cur_pc[10]', 'io_fence_pc[10]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[9]' is connected to pins 'io_br_info_bits_cur_pc[9]', 'io_fence_pc[9]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[8]' is connected to pins 'io_br_info_bits_cur_pc[8]', 'io_fence_pc[8]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[7]' is connected to pins 'io_br_info_bits_cur_pc[7]', 'io_fence_pc[7]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[6]' is connected to pins 'io_br_info_bits_cur_pc[6]', 'io_fence_pc[6]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[5]' is connected to pins 'io_br_info_bits_cur_pc[5]', 'io_fence_pc[5]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[4]' is connected to pins 'io_br_info_bits_cur_pc[4]', 'io_fence_pc[4]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[3]' is connected to pins 'io_br_info_bits_cur_pc[3]', 'io_fence_pc[3]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[2]' is connected to pins 'io_br_info_bits_cur_pc[2]', 'io_fence_pc[2]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[1]' is connected to pins 'io_br_info_bits_cur_pc[1]', 'io_fence_pc[1]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'ifet'. (LINT-33)
   Net 'br_curPC_from_mem[0]' is connected to pins 'io_br_info_bits_cur_pc[0]', 'io_fence_pc[0]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[63]' is connected to pins 'io_in[63]', 'io_ctrl_signal_addr[63]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[62]' is connected to pins 'io_in[62]', 'io_ctrl_signal_addr[62]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[61]' is connected to pins 'io_in[61]', 'io_ctrl_signal_addr[61]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[60]' is connected to pins 'io_in[60]', 'io_ctrl_signal_addr[60]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[59]' is connected to pins 'io_in[59]', 'io_ctrl_signal_addr[59]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[58]' is connected to pins 'io_in[58]', 'io_ctrl_signal_addr[58]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[57]' is connected to pins 'io_in[57]', 'io_ctrl_signal_addr[57]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[56]' is connected to pins 'io_in[56]', 'io_ctrl_signal_addr[56]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[55]' is connected to pins 'io_in[55]', 'io_ctrl_signal_addr[55]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[54]' is connected to pins 'io_in[54]', 'io_ctrl_signal_addr[54]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[53]' is connected to pins 'io_in[53]', 'io_ctrl_signal_addr[53]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[52]' is connected to pins 'io_in[52]', 'io_ctrl_signal_addr[52]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[51]' is connected to pins 'io_in[51]', 'io_ctrl_signal_addr[51]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[50]' is connected to pins 'io_in[50]', 'io_ctrl_signal_addr[50]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[49]' is connected to pins 'io_in[49]', 'io_ctrl_signal_addr[49]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[48]' is connected to pins 'io_in[48]', 'io_ctrl_signal_addr[48]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[47]' is connected to pins 'io_in[47]', 'io_ctrl_signal_addr[47]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[46]' is connected to pins 'io_in[46]', 'io_ctrl_signal_addr[46]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[45]' is connected to pins 'io_in[45]', 'io_ctrl_signal_addr[45]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[44]' is connected to pins 'io_in[44]', 'io_ctrl_signal_addr[44]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[43]' is connected to pins 'io_in[43]', 'io_ctrl_signal_addr[43]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[42]' is connected to pins 'io_in[42]', 'io_ctrl_signal_addr[42]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[41]' is connected to pins 'io_in[41]', 'io_ctrl_signal_addr[41]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[40]' is connected to pins 'io_in[40]', 'io_ctrl_signal_addr[40]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[39]' is connected to pins 'io_in[39]', 'io_ctrl_signal_addr[39]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[38]' is connected to pins 'io_in[38]', 'io_ctrl_signal_addr[38]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[37]' is connected to pins 'io_in[37]', 'io_ctrl_signal_addr[37]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[36]' is connected to pins 'io_in[36]', 'io_ctrl_signal_addr[36]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[35]' is connected to pins 'io_in[35]', 'io_ctrl_signal_addr[35]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[34]' is connected to pins 'io_in[34]', 'io_ctrl_signal_addr[34]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[33]' is connected to pins 'io_in[33]', 'io_ctrl_signal_addr[33]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[32]' is connected to pins 'io_in[32]', 'io_ctrl_signal_addr[32]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[31]' is connected to pins 'io_in[31]', 'io_ctrl_signal_addr[31]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[30]' is connected to pins 'io_in[30]', 'io_ctrl_signal_addr[30]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[29]' is connected to pins 'io_in[29]', 'io_ctrl_signal_addr[29]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[28]' is connected to pins 'io_in[28]', 'io_ctrl_signal_addr[28]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[27]' is connected to pins 'io_in[27]', 'io_ctrl_signal_addr[27]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[26]' is connected to pins 'io_in[26]', 'io_ctrl_signal_addr[26]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[25]' is connected to pins 'io_in[25]', 'io_ctrl_signal_addr[25]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[24]' is connected to pins 'io_in[24]', 'io_ctrl_signal_addr[24]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[23]' is connected to pins 'io_in[23]', 'io_ctrl_signal_addr[23]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[22]' is connected to pins 'io_in[22]', 'io_ctrl_signal_addr[22]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[21]' is connected to pins 'io_in[21]', 'io_ctrl_signal_addr[21]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[20]' is connected to pins 'io_in[20]', 'io_ctrl_signal_addr[20]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[19]' is connected to pins 'io_in[19]', 'io_ctrl_signal_addr[19]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[18]' is connected to pins 'io_in[18]', 'io_ctrl_signal_addr[18]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[17]' is connected to pins 'io_in[17]', 'io_ctrl_signal_addr[17]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[16]' is connected to pins 'io_in[16]', 'io_ctrl_signal_addr[16]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[15]' is connected to pins 'io_in[15]', 'io_ctrl_signal_addr[15]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[14]' is connected to pins 'io_in[14]', 'io_ctrl_signal_addr[14]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[13]' is connected to pins 'io_in[13]', 'io_ctrl_signal_addr[13]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[12]' is connected to pins 'io_in[12]', 'io_ctrl_signal_addr[12]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[11]' is connected to pins 'io_in[11]', 'io_ctrl_signal_addr[11]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[10]' is connected to pins 'io_in[10]', 'io_ctrl_signal_addr[10]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[9]' is connected to pins 'io_in[9]', 'io_ctrl_signal_addr[9]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[8]' is connected to pins 'io_in[8]', 'io_ctrl_signal_addr[8]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[7]' is connected to pins 'io_in[7]', 'io_ctrl_signal_addr[7]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[6]' is connected to pins 'io_in[6]', 'io_ctrl_signal_addr[6]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[5]' is connected to pins 'io_in[5]', 'io_ctrl_signal_addr[5]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[4]' is connected to pins 'io_in[4]', 'io_ctrl_signal_addr[4]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[3]' is connected to pins 'io_in[3]', 'io_ctrl_signal_addr[3]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[2]' is connected to pins 'io_in[2]', 'io_ctrl_signal_addr[2]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[1]' is connected to pins 'io_in[1]', 'io_ctrl_signal_addr[1]''.
Warning: In design 'ysyx_210013_DataPath', the same net is connected to more than one pin on submodule 'csr'. (LINT-33)
   Net 'ifet_io_pc_alu[0]' is connected to pins 'io_in[0]', 'io_ctrl_signal_addr[0]''.
Warning: In design 'ysyx_210013', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_prot[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_user' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_burst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_burst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_lock' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_cache[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_cache[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_cache[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_cache[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_qos[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_qos[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_qos[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_aw_bits_qos[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_prot[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_prot[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_prot[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_user' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_burst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_burst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_lock' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_cache[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_cache[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_cache[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_cache[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_qos[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_qos[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_qos[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Core', output port 'io_memAXI_0_ar_bits_qos[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Cache', output port 'io_cpu_resp_bits_cmd[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Cache', output port 'io_cpu_resp_bits_cmd[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Cache', output port 'io_cpu_resp_bits_cmd[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Cache', output port 'io_mem_req_bits_len[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Cache_1', output port 'io_cpu_resp_bits_cmd[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Cache_1', output port 'io_cpu_resp_bits_cmd[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_Cache_1', output port 'io_mem_req_bits_len[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_in_resp_bits_cmd[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_in_resp_bits_cmd[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_len[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_len[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_len[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_len[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_size[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_aw_bits_size[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_ar_bits_len[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_ar_bits_len[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_ar_bits_len[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_ar_bits_len[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_ar_bits_size[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MemBus2AXI', output port 'io_axi4_ar_bits_size[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210013_CLINT', output port 'io_cpu_resp_bits_cmd[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_CLINT', output port 'io_cpu_resp_bits_cmd[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MyLockingArbiter', output port 'io_out_bits_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MyLockingArbiter', output port 'io_out_bits_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210013_MyLockingArbiter', output port 'io_out_bits_id[1]' is connected directly to 'logic 0'. (LINT-52)
1
