# Reading C:/Engineering_tools/Altera/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Users/Jordan Ramjan/Downloads/TP/no work/4I108_FPGA1/FPGA1_TP1/Partie_2_Cas_Etudes/3_Decodeur_Machine_Etats/FSM.vhd} 
