/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : S-2021.06-SP4
// Date      : Fri Jan 19 13:39:20 2024
/////////////////////////////////////////////////////////////


module Sbox_AES_Canright_CPC1_d1_k1 ( port_i_0_0, port_i_0_1, port_i_0_2, 
        port_i_0_3, port_i_0_4, port_i_0_5, port_i_0_6, port_i_0_7, port_i_1_0, 
        port_i_1_1, port_i_1_2, port_i_1_3, port_i_1_4, port_i_1_5, port_i_1_6, 
        port_i_1_7, port_r_0, port_r_1, port_r_2, port_r_3, port_r_4, port_r_5, 
        port_r_6, port_r_7, port_r_8, port_r_9, port_r_10, port_r_11, 
        port_r_12, port_r_13, port_r_14, port_r_15, port_r_16, port_r_17, 
        port_r_18, port_r_19, port_r_20, port_r_21, port_r_22, port_r_23, 
        port_r_24, port_r_25, port_r_26, port_r_27, port_r_28, port_r_29, 
        port_r_30, port_r_31, port_r_32, port_r_33, port_r_34, port_r_35, 
        port_r_36, port_r_37, port_r_38, port_r_39, port_r_40, port_r_41, 
        port_r_42, port_r_43, port_r_44, port_r_45, port_r_46, port_r_47, 
        port_r_48, port_r_49, port_r_50, port_r_51, port_r_52, port_r_53, 
        port_r_54, port_r_55, port_r_56, port_r_57, port_r_58, port_r_59, 
        port_r_60, port_r_61, port_r_62, port_r_63, port_r_64, port_r_65, 
        port_r_66, port_r_67, port_r_68, port_r_69, port_r_70, port_r_71, 
        port_r_72, port_r_73, port_r_74, port_r_75, port_r_76, port_r_77, 
        port_r_78, port_r_79, port_r_80, port_r_81, port_r_82, port_r_83, 
        port_r_84, port_r_85, port_r_86, port_r_87, port_r_88, port_r_89, 
        port_r_90, port_r_91, port_r_92, port_r_93, port_r_94, port_r_95, 
        port_r_96, port_r_97, port_r_98, port_r_99, port_r_100, port_r_101, 
        port_r_102, port_r_103, port_r_104, port_r_105, port_r_106, port_r_107, 
        port_r_108, port_r_109, port_r_110, port_r_111, port_r_112, port_r_113, 
        port_r_114, port_r_115, port_r_116, port_r_117, port_r_118, port_r_119, 
        port_r_120, port_r_121, port_r_122, port_r_123, port_r_124, port_r_125, 
        port_r_126, port_r_127, port_r_128, port_r_129, port_r_130, port_r_131, 
        port_r_132, port_r_133, port_r_134, port_r_135, port_r_136, port_r_137, 
        port_r_138, port_r_139, port_r_140, port_r_141, port_r_142, port_r_143, 
        port_o_0_0, port_o_0_1, port_o_0_2, port_o_0_3, port_o_0_4, port_o_0_5, 
        port_o_0_6, port_o_0_7, port_o_1_0, port_o_1_1, port_o_1_2, port_o_1_3, 
        port_o_1_4, port_o_1_5, port_o_1_6, port_o_1_7, clk, reset );
  input [2:0] port_i_0_0;
  input [2:0] port_i_0_1;
  input [2:0] port_i_0_2;
  input [2:0] port_i_0_3;
  input [2:0] port_i_0_4;
  input [2:0] port_i_0_5;
  input [2:0] port_i_0_6;
  input [2:0] port_i_0_7;
  input [2:0] port_i_1_0;
  input [2:0] port_i_1_1;
  input [2:0] port_i_1_2;
  input [2:0] port_i_1_3;
  input [2:0] port_i_1_4;
  input [2:0] port_i_1_5;
  input [2:0] port_i_1_6;
  input [2:0] port_i_1_7;
  output [2:0] port_o_0_0;
  output [2:0] port_o_0_1;
  output [2:0] port_o_0_2;
  output [2:0] port_o_0_3;
  output [2:0] port_o_0_4;
  output [2:0] port_o_0_5;
  output [2:0] port_o_0_6;
  output [2:0] port_o_0_7;
  output [2:0] port_o_1_0;
  output [2:0] port_o_1_1;
  output [2:0] port_o_1_2;
  output [2:0] port_o_1_3;
  output [2:0] port_o_1_4;
  output [2:0] port_o_1_5;
  output [2:0] port_o_1_6;
  output [2:0] port_o_1_7;
  input port_r_0, port_r_1, port_r_2, port_r_3, port_r_4, port_r_5, port_r_6,
         port_r_7, port_r_8, port_r_9, port_r_10, port_r_11, port_r_12,
         port_r_13, port_r_14, port_r_15, port_r_16, port_r_17, port_r_18,
         port_r_19, port_r_20, port_r_21, port_r_22, port_r_23, port_r_24,
         port_r_25, port_r_26, port_r_27, port_r_28, port_r_29, port_r_30,
         port_r_31, port_r_32, port_r_33, port_r_34, port_r_35, port_r_36,
         port_r_37, port_r_38, port_r_39, port_r_40, port_r_41, port_r_42,
         port_r_43, port_r_44, port_r_45, port_r_46, port_r_47, port_r_48,
         port_r_49, port_r_50, port_r_51, port_r_52, port_r_53, port_r_54,
         port_r_55, port_r_56, port_r_57, port_r_58, port_r_59, port_r_60,
         port_r_61, port_r_62, port_r_63, port_r_64, port_r_65, port_r_66,
         port_r_67, port_r_68, port_r_69, port_r_70, port_r_71, port_r_72,
         port_r_73, port_r_74, port_r_75, port_r_76, port_r_77, port_r_78,
         port_r_79, port_r_80, port_r_81, port_r_82, port_r_83, port_r_84,
         port_r_85, port_r_86, port_r_87, port_r_88, port_r_89, port_r_90,
         port_r_91, port_r_92, port_r_93, port_r_94, port_r_95, port_r_96,
         port_r_97, port_r_98, port_r_99, port_r_100, port_r_101, port_r_102,
         port_r_103, port_r_104, port_r_105, port_r_106, port_r_107,
         port_r_108, port_r_109, port_r_110, port_r_111, port_r_112,
         port_r_113, port_r_114, port_r_115, port_r_116, port_r_117,
         port_r_118, port_r_119, port_r_120, port_r_121, port_r_122,
         port_r_123, port_r_124, port_r_125, port_r_126, port_r_127,
         port_r_128, port_r_129, port_r_130, port_r_131, port_r_132,
         port_r_133, port_r_134, port_r_135, port_r_136, port_r_137,
         port_r_138, port_r_139, port_r_140, port_r_141, port_r_142,
         port_r_143, clk, reset;
  wire   linMap_n48, linMap_n47, linMap_n46, linMap_n45, linMap_n44,
         linMap_n43, linMap_n42, linMap_n41, linMap_n40, linMap_n39,
         linMap_n38, linMap_n37, linMap_n36, linMap_n35, linMap_n34,
         linMap_n33, linMap_n32, linMap_n31, linMap_n30, linMap_n29,
         linMap_n28, linMap_n27, linMap_n26, linMap_n25, linMap_n24,
         linMap_n23, linMap_n22, linMap_n21, linMap_n20, linMap_n19,
         linMap_n18, linMap_n17, linMap_n16, linMap_n15, linMap_n14,
         linMap_n13, linMap_n12, linMap_n11, linMap_n10, linMap_n9, linMap_n8,
         linMap_n7, linMap_n6, linMap_n5, linMap_n4, linMap_n3, linMap_n2,
         linMap_n1, inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n3,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n2,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n1,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5,
         inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4,
         invLinMap_n18, invLinMap_n17, invLinMap_n16, invLinMap_n15,
         invLinMap_n14, invLinMap_n13, invLinMap_n12, invLinMap_n11,
         invLinMap_n10, invLinMap_n9, invLinMap_n8, invLinMap_n7, invLinMap_n6,
         invLinMap_n5, invLinMap_n4, invLinMap_n3, invLinMap_n2, invLinMap_n1;
  wire   [2:0] linMap_port_o_0_0;
  wire   [2:0] linMap_port_o_0_1;
  wire   [2:0] linMap_port_o_0_3;
  wire   [2:0] linMap_port_o_0_4;
  wire   [2:0] linMap_port_o_0_5;
  wire   [2:0] linMap_port_o_0_6;
  wire   [2:0] linMap_port_o_0_7;
  wire   [2:0] linMap_port_o_1_0;
  wire   [2:0] linMap_port_o_1_1;
  wire   [2:0] linMap_port_o_1_3;
  wire   [2:0] linMap_port_o_1_4;
  wire   [2:0] linMap_port_o_1_5;
  wire   [2:0] linMap_port_o_1_6;
  wire   [2:0] linMap_port_o_1_7;
  wire   [2:0] inv_port_o_0_0;
  wire   [2:0] inv_port_o_0_1;
  wire   [2:0] inv_port_o_0_2;
  wire   [2:0] inv_port_o_0_3;
  wire   [2:0] inv_port_o_0_4;
  wire   [2:0] inv_port_o_0_5;
  wire   [2:0] inv_port_o_0_6;
  wire   [2:0] inv_port_o_0_7;
  wire   [2:0] inv_port_o_1_0;
  wire   [2:0] inv_port_o_1_1;
  wire   [2:0] inv_port_o_1_2;
  wire   [2:0] inv_port_o_1_3;
  wire   [2:0] inv_port_o_1_4;
  wire   [2:0] inv_port_o_1_5;
  wire   [2:0] inv_port_o_1_6;
  wire   [2:0] inv_port_o_1_7;
  wire   [2:0] inv_ax_reg_2_1_3;
  wire   [2:0] inv_ax_reg_2_1_2;
  wire   [2:0] inv_ax_reg_2_1_1;
  wire   [2:0] inv_ax_reg_2_1_0;
  wire   [2:0] inv_ax_reg_2_0_3;
  wire   [2:0] inv_ax_reg_2_0_2;
  wire   [2:0] inv_ax_reg_2_0_1;
  wire   [2:0] inv_ax_reg_2_0_0;
  wire   [2:0] inv_bx_reg_2_1_3;
  wire   [2:0] inv_bx_reg_2_1_2;
  wire   [2:0] inv_bx_reg_2_1_1;
  wire   [2:0] inv_bx_reg_2_1_0;
  wire   [2:0] inv_bx_reg_2_0_3;
  wire   [2:0] inv_bx_reg_2_0_2;
  wire   [2:0] inv_bx_reg_2_0_1;
  wire   [2:0] inv_bx_reg_2_0_0;
  wire   [2:0] inv_ax_reg_1_1_3;
  wire   [2:0] inv_ax_reg_1_1_2;
  wire   [2:0] inv_ax_reg_1_1_1;
  wire   [2:0] inv_ax_reg_1_1_0;
  wire   [2:0] inv_ax_reg_1_0_3;
  wire   [2:0] inv_ax_reg_1_0_2;
  wire   [2:0] inv_ax_reg_1_0_1;
  wire   [2:0] inv_ax_reg_1_0_0;
  wire   [2:0] inv_bx_reg_1_1_3;
  wire   [2:0] inv_bx_reg_1_1_2;
  wire   [2:0] inv_bx_reg_1_1_1;
  wire   [2:0] inv_bx_reg_1_1_0;
  wire   [2:0] inv_bx_reg_1_0_3;
  wire   [2:0] inv_bx_reg_1_0_2;
  wire   [2:0] inv_bx_reg_1_0_1;
  wire   [2:0] inv_bx_reg_1_0_0;
  wire   [2:0] inv_bx_reg_0_1_3;
  wire   [2:0] inv_bx_reg_0_1_2;
  wire   [2:0] inv_bx_reg_0_1_1;
  wire   [2:0] inv_bx_reg_0_1_0;
  wire   [2:0] inv_bx_reg_0_0_3;
  wire   [2:0] inv_bx_reg_0_0_2;
  wire   [2:0] inv_bx_reg_0_0_1;
  wire   [2:0] inv_bx_reg_0_0_0;
  wire   [2:0] inv_aa_reg_3_1;
  wire   [2:0] inv_aa_reg_3_0;
  wire   [2:0] inv_ah_reg_3_1;
  wire   [2:0] inv_ah_reg_3_0;
  wire   [2:0] inv_al_reg_3_1;
  wire   [2:0] inv_al_reg_3_0;
  wire   [2:0] inv_sax_reg_3_1_1;
  wire   [2:0] inv_sax_reg_3_1_0;
  wire   [2:0] inv_sax_reg_3_0_1;
  wire   [2:0] inv_sax_reg_3_0_0;
  wire   [2:0] inv_ax_reg_3_1_3;
  wire   [2:0] inv_ax_reg_3_1_2;
  wire   [2:0] inv_ax_reg_3_1_1;
  wire   [2:0] inv_ax_reg_3_1_0;
  wire   [2:0] inv_ax_reg_3_0_3;
  wire   [2:0] inv_ax_reg_3_0_2;
  wire   [2:0] inv_ax_reg_3_0_1;
  wire   [2:0] inv_ax_reg_3_0_0;
  wire   [2:0] inv_bb_reg_3_1;
  wire   [2:0] inv_bb_reg_3_0;
  wire   [2:0] inv_bh_reg_3_1;
  wire   [2:0] inv_bh_reg_3_0;
  wire   [2:0] inv_bl_reg_3_1;
  wire   [2:0] inv_bl_reg_3_0;
  wire   [2:0] inv_sbx_reg_3_1_1;
  wire   [2:0] inv_sbx_reg_3_1_0;
  wire   [2:0] inv_sbx_reg_3_0_1;
  wire   [2:0] inv_sbx_reg_3_0_0;
  wire   [2:0] inv_bx_reg_3_1_3;
  wire   [2:0] inv_bx_reg_3_1_2;
  wire   [2:0] inv_bx_reg_3_1_1;
  wire   [2:0] inv_bx_reg_3_1_0;
  wire   [2:0] inv_bx_reg_3_0_3;
  wire   [2:0] inv_bx_reg_3_0_2;
  wire   [2:0] inv_bx_reg_3_0_1;
  wire   [2:0] inv_bx_reg_3_0_0;
  wire   [2:0] inv_dd_1;
  wire   [2:0] inv_dd_0;
  wire   [2:0] inv_dh_1;
  wire   [2:0] inv_dh_0;
  wire   [2:0] inv_dl_1;
  wire   [2:0] inv_dl_0;
  wire   [2:0] inv_sdx_1_1;
  wire   [2:0] inv_sdx_1_0;
  wire   [2:0] inv_sdx_0_1;
  wire   [2:0] inv_sdx_0_0;
  wire   [2:0] inv_dx_inv_port_o_1_3;
  wire   [2:0] inv_dx_inv_port_o_1_2;
  wire   [2:0] inv_dx_inv_port_o_1_1;
  wire   [2:0] inv_dx_inv_port_o_1_0;
  wire   [2:0] inv_dx_inv_port_o_0_3;
  wire   [2:0] inv_dx_inv_port_o_0_2;
  wire   [2:0] inv_dx_inv_port_o_0_1;
  wire   [2:0] inv_dx_inv_port_o_0_0;
  wire   [2:0] inv_cx_1_3;
  wire   [2:0] inv_cx_1_2;
  wire   [2:0] inv_cx_1_1;
  wire   [2:0] inv_cx_1_0;
  wire   [2:0] inv_cx_0_3;
  wire   [2:0] inv_cx_0_2;
  wire   [2:0] inv_cx_0_1;
  wire   [2:0] inv_cx_0_0;
  wire   [2:0] inv_mul4_port_o_1_3;
  wire   [2:0] inv_mul4_port_o_1_2;
  wire   [2:0] inv_mul4_port_o_1_1;
  wire   [2:0] inv_mul4_port_o_1_0;
  wire   [2:0] inv_mul4_port_o_0_3;
  wire   [2:0] inv_mul4_port_o_0_2;
  wire   [2:0] inv_mul4_port_o_0_1;
  wire   [2:0] inv_mul4_port_o_0_0;
  wire   [2:0] inv_bb_1;
  wire   [2:0] inv_bb_0;
  wire   [2:0] inv_bh_1;
  wire   [2:0] inv_bh_0;
  wire   [2:0] inv_bl_1;
  wire   [2:0] inv_bl_0;
  wire   [2:0] inv_sbx_1_1;
  wire   [2:0] inv_sbx_1_0;
  wire   [2:0] inv_sbx_0_1;
  wire   [2:0] inv_sbx_0_0;
  wire   [2:0] inv_aa_1;
  wire   [2:0] inv_aa_0;
  wire   [2:0] inv_ah_1;
  wire   [2:0] inv_ah_0;
  wire   [2:0] inv_al_1;
  wire   [2:0] inv_al_0;
  wire   [2:0] inv_sax_1_1;
  wire   [2:0] inv_sax_1_0;
  wire   [2:0] inv_sax_0_1;
  wire   [2:0] inv_sax_0_0;
  wire   [2:0] inv_ax_1_3;
  wire   [2:0] inv_ax_1_2;
  wire   [2:0] inv_ax_1_1;
  wire   [2:0] inv_ax_1_0;
  wire   [2:0] inv_ax_0_3;
  wire   [2:0] inv_ax_0_2;
  wire   [2:0] inv_ax_0_1;
  wire   [2:0] inv_ax_0_0;
  wire   [2:0] inv_sq_port_o_1_3;
  wire   [2:0] inv_sq_port_o_1_2;
  wire   [2:0] inv_sq_port_o_1_1;
  wire   [2:0] inv_sq_port_o_1_0;
  wire   [2:0] inv_sq_port_o_0_3;
  wire   [2:0] inv_sq_port_o_0_2;
  wire   [2:0] inv_sq_port_o_0_1;
  wire   [2:0] inv_sq_port_o_0_0;
  wire   [2:0] inv_sq_in_1_3;
  wire   [2:0] inv_sq_in_1_2;
  wire   [2:0] inv_sq_in_0_3;
  wire   [2:0] inv_sq_in_0_2;
  wire   [2:0] inv_sq_b_sq_port_o_1_0;
  wire   [2:0] inv_sq_b_sq_port_o_0_0;
  wire   [2:0] inv_mul4_sum_mul_port_o_1_1;
  wire   [2:0] inv_mul4_sum_mul_port_o_1_0;
  wire   [2:0] inv_mul4_sum_mul_port_o_0_1;
  wire   [2:0] inv_mul4_sum_mul_port_o_0_0;
  wire   [2:0] inv_mul4_lo_mul_port_o_1_1;
  wire   [2:0] inv_mul4_lo_mul_port_o_1_0;
  wire   [2:0] inv_mul4_lo_mul_port_o_0_1;
  wire   [2:0] inv_mul4_lo_mul_port_o_0_0;
  wire   [2:0] inv_mul4_hi_mul_port_o_1_1;
  wire   [2:0] inv_mul4_hi_mul_port_o_1_0;
  wire   [2:0] inv_mul4_hi_mul_port_o_0_1;
  wire   [2:0] inv_mul4_hi_mul_port_o_0_0;
  wire   [2:0] inv_mul4_hi_mul_not_3_port_z_1;
  wire   [2:0] inv_mul4_hi_mul_not_3_port_z_0;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_port_z_0;
  wire   [2:0] inv_mul4_hi_mul_not_2_port_z_1;
  wire   [2:0] inv_mul4_hi_mul_not_2_port_z_0;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_port_z_0;
  wire   [2:0] inv_mul4_hi_mul_not_1_port_z_1;
  wire   [2:0] inv_mul4_hi_mul_not_1_port_z_0;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_port_z_0;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_mul4_lo_mul_not_3_port_z_1;
  wire   [2:0] inv_mul4_lo_mul_not_3_port_z_0;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_port_z_0;
  wire   [2:0] inv_mul4_lo_mul_not_2_port_z_1;
  wire   [2:0] inv_mul4_lo_mul_not_2_port_z_0;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_port_z_0;
  wire   [2:0] inv_mul4_lo_mul_not_1_port_z_1;
  wire   [2:0] inv_mul4_lo_mul_not_1_port_z_0;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_port_z_0;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_mul4_sum_mul_not_3_port_z_1;
  wire   [2:0] inv_mul4_sum_mul_not_3_port_z_0;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_port_z_0;
  wire   [2:0] inv_mul4_sum_mul_not_2_port_z_1;
  wire   [2:0] inv_mul4_sum_mul_not_2_port_z_0;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_port_z_0;
  wire   [2:0] inv_mul4_sum_mul_not_1_port_z_1;
  wire   [2:0] inv_mul4_sum_mul_not_1_port_z_0;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_port_z_0;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z;
  wire  
         [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z;
  wire  
         [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z;
  wire  
         [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_dx_inv_reg_sbx_1;
  wire   [2:0] inv_dx_inv_reg_sbx_0;
  wire   [2:0] inv_dx_inv_reg_bx_1_1;
  wire   [2:0] inv_dx_inv_reg_bx_1_0;
  wire   [2:0] inv_dx_inv_reg_bx_0_1;
  wire   [2:0] inv_dx_inv_reg_bx_0_0;
  wire   [2:0] inv_dx_inv_sdx_1;
  wire   [2:0] inv_dx_inv_sdx_0;
  wire   [2:0] inv_dx_inv_dx_inv_port_o_1_1;
  wire   [2:0] inv_dx_inv_dx_inv_port_o_1_0;
  wire   [2:0] inv_dx_inv_dx_inv_port_o_0_1;
  wire   [2:0] inv_dx_inv_dx_inv_port_o_0_0;
  wire   [2:0] inv_dx_inv_sc_port_o_1_1;
  wire   [2:0] inv_dx_inv_sc_port_o_1_0;
  wire   [2:0] inv_dx_inv_sc_port_o_0_1;
  wire   [2:0] inv_dx_inv_sc_port_o_0_0;
  wire   [2:0] inv_dx_inv_sq_port_o_1_1;
  wire   [2:0] inv_dx_inv_sq_port_o_0_1;
  wire   [2:0] inv_dx_inv_mul2_port_o_1_1;
  wire   [2:0] inv_dx_inv_mul2_port_o_1_0;
  wire   [2:0] inv_dx_inv_mul2_port_o_0_1;
  wire   [2:0] inv_dx_inv_mul2_port_o_0_0;
  wire   [2:0] inv_dx_inv_sbx_1;
  wire   [2:0] inv_dx_inv_sbx_0;
  wire   [2:0] inv_dx_inv_sax_1;
  wire   [2:0] inv_dx_inv_sax_0;
  wire   [2:0] inv_dx_inv_ax_1_1;
  wire   [2:0] inv_dx_inv_ax_1_0;
  wire   [2:0] inv_dx_inv_ax_0_1;
  wire   [2:0] inv_dx_inv_ax_0_0;
  wire   [2:0] inv_dx_inv_mul2_not_3_port_z_1;
  wire   [2:0] inv_dx_inv_mul2_not_3_port_z_0;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_port_z_0;
  wire   [2:0] inv_dx_inv_mul2_not_2_port_z_1;
  wire   [2:0] inv_dx_inv_mul2_not_2_port_z_0;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_port_z_0;
  wire   [2:0] inv_dx_inv_mul2_not_1_port_z_1;
  wire   [2:0] inv_dx_inv_mul2_not_1_port_z_0;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_port_z_0;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_dx_inv_px_mul_not_3_port_z_1;
  wire   [2:0] inv_dx_inv_px_mul_not_3_port_z_0;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_port_z_0;
  wire   [2:0] inv_dx_inv_px_mul_not_2_port_z_1;
  wire   [2:0] inv_dx_inv_px_mul_not_2_port_z_0;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_port_z_0;
  wire   [2:0] inv_dx_inv_px_mul_not_1_port_z_1;
  wire   [2:0] inv_dx_inv_px_mul_not_1_port_z_0;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_port_z_0;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_dx_inv_qx_mul_not_3_port_z_1;
  wire   [2:0] inv_dx_inv_qx_mul_not_3_port_z_0;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_port_z_0;
  wire   [2:0] inv_dx_inv_qx_mul_not_2_port_z_1;
  wire   [2:0] inv_dx_inv_qx_mul_not_2_port_z_0;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_port_z_0;
  wire   [2:0] inv_dx_inv_qx_mul_not_1_port_z_1;
  wire   [2:0] inv_dx_inv_qx_mul_not_1_port_z_0;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_port_z_0;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_px_mul_sum_mul_port_o_1_1;
  wire   [2:0] inv_px_mul_sum_mul_port_o_1_0;
  wire   [2:0] inv_px_mul_sum_mul_port_o_0_1;
  wire   [2:0] inv_px_mul_sum_mul_port_o_0_0;
  wire   [2:0] inv_px_mul_lo_mul_port_o_1_1;
  wire   [2:0] inv_px_mul_lo_mul_port_o_1_0;
  wire   [2:0] inv_px_mul_lo_mul_port_o_0_1;
  wire   [2:0] inv_px_mul_lo_mul_port_o_0_0;
  wire   [2:0] inv_px_mul_hi_mul_port_o_1_1;
  wire   [2:0] inv_px_mul_hi_mul_port_o_1_0;
  wire   [2:0] inv_px_mul_hi_mul_port_o_0_1;
  wire   [2:0] inv_px_mul_hi_mul_port_o_0_0;
  wire   [2:0] inv_px_mul_hi_mul_not_3_port_z_1;
  wire   [2:0] inv_px_mul_hi_mul_not_3_port_z_0;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_port_z_0;
  wire   [2:0] inv_px_mul_hi_mul_not_2_port_z_1;
  wire   [2:0] inv_px_mul_hi_mul_not_2_port_z_0;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_port_z_0;
  wire   [2:0] inv_px_mul_hi_mul_not_1_port_z_1;
  wire   [2:0] inv_px_mul_hi_mul_not_1_port_z_0;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_port_z_0;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_px_mul_lo_mul_not_3_port_z_1;
  wire   [2:0] inv_px_mul_lo_mul_not_3_port_z_0;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_port_z_0;
  wire   [2:0] inv_px_mul_lo_mul_not_2_port_z_1;
  wire   [2:0] inv_px_mul_lo_mul_not_2_port_z_0;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_port_z_0;
  wire   [2:0] inv_px_mul_lo_mul_not_1_port_z_1;
  wire   [2:0] inv_px_mul_lo_mul_not_1_port_z_0;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_port_z_0;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_px_mul_sum_mul_not_3_port_z_1;
  wire   [2:0] inv_px_mul_sum_mul_not_3_port_z_0;
  wire   [2:0] inv_px_mul_sum_mul_and_3_1_port_z_0;
  wire   [2:0] inv_px_mul_sum_mul_not_2_port_z_1;
  wire   [2:0] inv_px_mul_sum_mul_not_2_port_z_0;
  wire   [2:0] inv_px_mul_sum_mul_and_2_1_port_z_0;
  wire   [2:0] inv_px_mul_sum_mul_not_1_port_z_1;
  wire   [2:0] inv_px_mul_sum_mul_not_1_port_z_0;
  wire   [2:0] inv_px_mul_sum_mul_and_1_1_port_z_0;
  wire   [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1;
  wire  
         [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1;
  wire  
         [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire  
         [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1;
  wire  
         [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_qx_mul_sum_mul_port_o_1_1;
  wire   [2:0] inv_qx_mul_sum_mul_port_o_1_0;
  wire   [2:0] inv_qx_mul_sum_mul_port_o_0_1;
  wire   [2:0] inv_qx_mul_sum_mul_port_o_0_0;
  wire   [2:0] inv_qx_mul_lo_mul_port_o_1_1;
  wire   [2:0] inv_qx_mul_lo_mul_port_o_1_0;
  wire   [2:0] inv_qx_mul_lo_mul_port_o_0_1;
  wire   [2:0] inv_qx_mul_lo_mul_port_o_0_0;
  wire   [2:0] inv_qx_mul_hi_mul_port_o_1_1;
  wire   [2:0] inv_qx_mul_hi_mul_port_o_1_0;
  wire   [2:0] inv_qx_mul_hi_mul_port_o_0_1;
  wire   [2:0] inv_qx_mul_hi_mul_port_o_0_0;
  wire   [2:0] inv_qx_mul_hi_mul_not_3_port_z_1;
  wire   [2:0] inv_qx_mul_hi_mul_not_3_port_z_0;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_port_z_0;
  wire   [2:0] inv_qx_mul_hi_mul_not_2_port_z_1;
  wire   [2:0] inv_qx_mul_hi_mul_not_2_port_z_0;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_port_z_0;
  wire   [2:0] inv_qx_mul_hi_mul_not_1_port_z_1;
  wire   [2:0] inv_qx_mul_hi_mul_not_1_port_z_0;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_port_z_0;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_qx_mul_lo_mul_not_3_port_z_1;
  wire   [2:0] inv_qx_mul_lo_mul_not_3_port_z_0;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_port_z_0;
  wire   [2:0] inv_qx_mul_lo_mul_not_2_port_z_1;
  wire   [2:0] inv_qx_mul_lo_mul_not_2_port_z_0;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_port_z_0;
  wire   [2:0] inv_qx_mul_lo_mul_not_1_port_z_1;
  wire   [2:0] inv_qx_mul_lo_mul_not_1_port_z_0;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_port_z_0;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_qx_mul_sum_mul_not_3_port_z_1;
  wire   [2:0] inv_qx_mul_sum_mul_not_3_port_z_0;
  wire   [2:0] inv_qx_mul_sum_mul_and_3_1_port_z_0;
  wire   [2:0] inv_qx_mul_sum_mul_not_2_port_z_1;
  wire   [2:0] inv_qx_mul_sum_mul_not_2_port_z_0;
  wire   [2:0] inv_qx_mul_sum_mul_and_2_1_port_z_0;
  wire   [2:0] inv_qx_mul_sum_mul_not_1_port_z_1;
  wire   [2:0] inv_qx_mul_sum_mul_not_1_port_z_0;
  wire   [2:0] inv_qx_mul_sum_mul_and_1_1_port_z_0;
  wire   [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;
  wire   [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0;
  wire   [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1;
  wire   [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1;
  wire   [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z
;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z
;
  wire   [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1;
  wire  
         [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z
;
  wire   [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0;
  wire   [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z;
  wire   [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z;
  wire   [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z;
  wire   [2:0] inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z;

  XNOR2_X1 linMap_U90 ( .A(linMap_n3), .B(port_i_1_2[2]), .ZN(linMap_n2) );
  XNOR2_X1 linMap_U89 ( .A(linMap_n1), .B(linMap_n2), .ZN(linMap_port_o_1_7[2]) );
  XNOR2_X1 linMap_U88 ( .A(linMap_n6), .B(port_i_1_2[1]), .ZN(linMap_n5) );
  XNOR2_X1 linMap_U87 ( .A(linMap_n4), .B(linMap_n5), .ZN(linMap_port_o_1_7[1]) );
  XNOR2_X1 linMap_U86 ( .A(linMap_n9), .B(port_i_1_2[0]), .ZN(linMap_n8) );
  XNOR2_X1 linMap_U85 ( .A(linMap_n7), .B(linMap_n8), .ZN(linMap_port_o_1_7[0]) );
  XNOR2_X1 linMap_U84 ( .A(linMap_n27), .B(port_i_0_2[2]), .ZN(linMap_n26) );
  XNOR2_X1 linMap_U83 ( .A(linMap_n25), .B(linMap_n26), .ZN(
        linMap_port_o_0_7[2]) );
  XNOR2_X1 linMap_U82 ( .A(linMap_n30), .B(port_i_0_2[1]), .ZN(linMap_n29) );
  XNOR2_X1 linMap_U81 ( .A(linMap_n28), .B(linMap_n29), .ZN(
        linMap_port_o_0_7[1]) );
  XNOR2_X1 linMap_U80 ( .A(linMap_n33), .B(port_i_0_2[0]), .ZN(linMap_n32) );
  XNOR2_X1 linMap_U79 ( .A(linMap_n31), .B(linMap_n32), .ZN(
        linMap_port_o_0_7[0]) );
  XOR2_X1 linMap_U78 ( .A(port_i_1_4[2]), .B(linMap_port_o_1_1[2]), .Z(
        linMap_port_o_1_6[2]) );
  XOR2_X1 linMap_U77 ( .A(port_i_1_4[1]), .B(linMap_port_o_1_1[1]), .Z(
        linMap_port_o_1_6[1]) );
  XOR2_X1 linMap_U76 ( .A(port_i_1_4[0]), .B(linMap_port_o_1_1[0]), .Z(
        linMap_port_o_1_6[0]) );
  XOR2_X1 linMap_U75 ( .A(port_i_1_1[2]), .B(linMap_port_o_1_1[2]), .Z(
        linMap_port_o_1_5[2]) );
  XOR2_X1 linMap_U74 ( .A(port_i_1_1[1]), .B(linMap_port_o_1_1[1]), .Z(
        linMap_port_o_1_5[1]) );
  XOR2_X1 linMap_U73 ( .A(port_i_1_1[0]), .B(linMap_port_o_1_1[0]), .Z(
        linMap_port_o_1_5[0]) );
  XOR2_X1 linMap_U72 ( .A(port_i_0_4[2]), .B(linMap_port_o_0_1[2]), .Z(
        linMap_port_o_0_6[2]) );
  XOR2_X1 linMap_U71 ( .A(port_i_0_4[1]), .B(linMap_port_o_0_1[1]), .Z(
        linMap_port_o_0_6[1]) );
  XOR2_X1 linMap_U70 ( .A(port_i_0_4[0]), .B(linMap_port_o_0_1[0]), .Z(
        linMap_port_o_0_6[0]) );
  XOR2_X1 linMap_U69 ( .A(port_i_0_1[2]), .B(linMap_port_o_0_1[2]), .Z(
        linMap_port_o_0_5[2]) );
  XOR2_X1 linMap_U68 ( .A(port_i_0_1[1]), .B(linMap_port_o_0_1[1]), .Z(
        linMap_port_o_0_5[1]) );
  XOR2_X1 linMap_U67 ( .A(port_i_0_1[0]), .B(linMap_port_o_0_1[0]), .Z(
        linMap_port_o_0_5[0]) );
  XOR2_X1 linMap_U66 ( .A(port_i_1_1[2]), .B(linMap_n10), .Z(linMap_n3) );
  XOR2_X1 linMap_U65 ( .A(port_i_1_1[1]), .B(linMap_n11), .Z(linMap_n6) );
  XOR2_X1 linMap_U64 ( .A(port_i_1_1[0]), .B(linMap_n12), .Z(linMap_n9) );
  XOR2_X1 linMap_U63 ( .A(port_i_0_1[2]), .B(linMap_n34), .Z(linMap_n27) );
  XOR2_X1 linMap_U62 ( .A(port_i_0_1[1]), .B(linMap_n35), .Z(linMap_n30) );
  XOR2_X1 linMap_U61 ( .A(port_i_0_1[0]), .B(linMap_n36), .Z(linMap_n33) );
  XOR2_X1 linMap_U60 ( .A(port_i_1_5[2]), .B(port_i_1_7[2]), .Z(linMap_n1) );
  XOR2_X1 linMap_U59 ( .A(port_i_1_5[1]), .B(port_i_1_7[1]), .Z(linMap_n4) );
  XOR2_X1 linMap_U58 ( .A(port_i_1_5[0]), .B(port_i_1_7[0]), .Z(linMap_n7) );
  XOR2_X1 linMap_U57 ( .A(port_i_0_5[2]), .B(port_i_0_7[2]), .Z(linMap_n25) );
  XOR2_X1 linMap_U56 ( .A(port_i_0_5[1]), .B(port_i_0_7[1]), .Z(linMap_n28) );
  XOR2_X1 linMap_U55 ( .A(port_i_0_5[0]), .B(port_i_0_7[0]), .Z(linMap_n31) );
  XOR2_X1 linMap_U54 ( .A(port_i_0_0[2]), .B(port_i_0_6[2]), .Z(linMap_n34) );
  XOR2_X1 linMap_U53 ( .A(port_i_0_0[1]), .B(port_i_0_6[1]), .Z(linMap_n35) );
  XOR2_X1 linMap_U52 ( .A(port_i_0_0[0]), .B(port_i_0_6[0]), .Z(linMap_n36) );
  XOR2_X1 linMap_U51 ( .A(port_i_1_0[2]), .B(port_i_1_6[2]), .Z(linMap_n10) );
  XOR2_X1 linMap_U50 ( .A(port_i_1_0[1]), .B(port_i_1_6[1]), .Z(linMap_n11) );
  XOR2_X1 linMap_U49 ( .A(port_i_1_0[0]), .B(port_i_1_6[0]), .Z(linMap_n12) );
  XOR2_X1 linMap_U48 ( .A(port_i_1_3[2]), .B(port_i_1_2[2]), .Z(linMap_n22) );
  XOR2_X1 linMap_U47 ( .A(linMap_n3), .B(linMap_n22), .Z(linMap_port_o_1_0[2])
         );
  XOR2_X1 linMap_U46 ( .A(port_i_1_3[1]), .B(port_i_1_2[1]), .Z(linMap_n23) );
  XOR2_X1 linMap_U45 ( .A(linMap_n6), .B(linMap_n23), .Z(linMap_port_o_1_0[1])
         );
  XOR2_X1 linMap_U44 ( .A(port_i_1_3[0]), .B(port_i_1_2[0]), .Z(linMap_n24) );
  XOR2_X1 linMap_U43 ( .A(linMap_n9), .B(linMap_n24), .Z(linMap_port_o_1_0[0])
         );
  XOR2_X1 linMap_U42 ( .A(port_i_0_3[2]), .B(port_i_0_2[2]), .Z(linMap_n37) );
  XOR2_X1 linMap_U41 ( .A(linMap_n27), .B(linMap_n37), .Z(linMap_port_o_0_0[2]) );
  XOR2_X1 linMap_U40 ( .A(port_i_0_3[1]), .B(port_i_0_2[1]), .Z(linMap_n38) );
  XOR2_X1 linMap_U39 ( .A(linMap_n30), .B(linMap_n38), .Z(linMap_port_o_0_0[1]) );
  XOR2_X1 linMap_U38 ( .A(port_i_0_3[0]), .B(port_i_0_2[0]), .Z(linMap_n39) );
  XOR2_X1 linMap_U37 ( .A(linMap_n33), .B(linMap_n39), .Z(linMap_port_o_0_0[0]) );
  XOR2_X1 linMap_U36 ( .A(port_i_1_0[2]), .B(port_i_1_7[2]), .Z(linMap_n15) );
  XOR2_X1 linMap_U35 ( .A(port_i_1_3[2]), .B(port_i_1_1[2]), .Z(linMap_n14) );
  XOR2_X1 linMap_U34 ( .A(port_i_1_4[2]), .B(linMap_n15), .Z(linMap_n13) );
  XOR2_X1 linMap_U33 ( .A(linMap_n13), .B(linMap_n14), .Z(linMap_port_o_1_3[2]) );
  XOR2_X1 linMap_U32 ( .A(port_i_1_0[1]), .B(port_i_1_7[1]), .Z(linMap_n18) );
  XOR2_X1 linMap_U31 ( .A(port_i_1_3[1]), .B(port_i_1_1[1]), .Z(linMap_n17) );
  XOR2_X1 linMap_U30 ( .A(port_i_1_4[1]), .B(linMap_n18), .Z(linMap_n16) );
  XOR2_X1 linMap_U29 ( .A(linMap_n16), .B(linMap_n17), .Z(linMap_port_o_1_3[1]) );
  XOR2_X1 linMap_U28 ( .A(port_i_1_0[0]), .B(port_i_1_7[0]), .Z(linMap_n21) );
  XOR2_X1 linMap_U27 ( .A(port_i_1_3[0]), .B(port_i_1_1[0]), .Z(linMap_n20) );
  XOR2_X1 linMap_U26 ( .A(port_i_1_4[0]), .B(linMap_n21), .Z(linMap_n19) );
  XOR2_X1 linMap_U25 ( .A(linMap_n19), .B(linMap_n20), .Z(linMap_port_o_1_3[0]) );
  XOR2_X1 linMap_U24 ( .A(port_i_0_0[2]), .B(port_i_0_7[2]), .Z(linMap_n42) );
  XOR2_X1 linMap_U23 ( .A(port_i_0_3[2]), .B(port_i_0_1[2]), .Z(linMap_n41) );
  XOR2_X1 linMap_U22 ( .A(port_i_0_4[2]), .B(linMap_n42), .Z(linMap_n40) );
  XOR2_X1 linMap_U21 ( .A(linMap_n40), .B(linMap_n41), .Z(linMap_port_o_0_3[2]) );
  XOR2_X1 linMap_U20 ( .A(port_i_0_0[1]), .B(port_i_0_7[1]), .Z(linMap_n45) );
  XOR2_X1 linMap_U19 ( .A(port_i_0_3[1]), .B(port_i_0_1[1]), .Z(linMap_n44) );
  XOR2_X1 linMap_U18 ( .A(port_i_0_4[1]), .B(linMap_n45), .Z(linMap_n43) );
  XOR2_X1 linMap_U17 ( .A(linMap_n43), .B(linMap_n44), .Z(linMap_port_o_0_3[1]) );
  XOR2_X1 linMap_U16 ( .A(port_i_0_0[0]), .B(port_i_0_7[0]), .Z(linMap_n48) );
  XOR2_X1 linMap_U15 ( .A(port_i_0_3[0]), .B(port_i_0_1[0]), .Z(linMap_n47) );
  XOR2_X1 linMap_U14 ( .A(port_i_0_4[0]), .B(linMap_n48), .Z(linMap_n46) );
  XOR2_X1 linMap_U13 ( .A(linMap_n46), .B(linMap_n47), .Z(linMap_port_o_0_3[0]) );
  XOR2_X1 linMap_U12 ( .A(linMap_n10), .B(linMap_n1), .Z(linMap_port_o_1_4[2])
         );
  XOR2_X1 linMap_U11 ( .A(linMap_n11), .B(linMap_n4), .Z(linMap_port_o_1_4[1])
         );
  XOR2_X1 linMap_U10 ( .A(linMap_n12), .B(linMap_n7), .Z(linMap_port_o_1_4[0])
         );
  XOR2_X1 linMap_U9 ( .A(linMap_n34), .B(linMap_n25), .Z(linMap_port_o_0_4[2])
         );
  XOR2_X1 linMap_U8 ( .A(linMap_n35), .B(linMap_n28), .Z(linMap_port_o_0_4[1])
         );
  XOR2_X1 linMap_U7 ( .A(linMap_n36), .B(linMap_n31), .Z(linMap_port_o_0_4[0])
         );
  XOR2_X1 linMap_U6 ( .A(port_i_1_5[2]), .B(linMap_n10), .Z(
        linMap_port_o_1_1[2]) );
  XOR2_X1 linMap_U5 ( .A(port_i_1_5[1]), .B(linMap_n11), .Z(
        linMap_port_o_1_1[1]) );
  XOR2_X1 linMap_U4 ( .A(port_i_1_5[0]), .B(linMap_n12), .Z(
        linMap_port_o_1_1[0]) );
  XOR2_X1 linMap_U3 ( .A(port_i_0_5[2]), .B(linMap_n34), .Z(
        linMap_port_o_0_1[2]) );
  XOR2_X1 linMap_U2 ( .A(port_i_0_5[1]), .B(linMap_n35), .Z(
        linMap_port_o_0_1[1]) );
  XOR2_X1 linMap_U1 ( .A(port_i_0_5[0]), .B(linMap_n36), .Z(
        linMap_port_o_0_1[0]) );
  XOR2_X1 inv_U200 ( .A(linMap_port_o_0_3[2]), .B(port_i_0_0[2]), .Z(
        inv_bh_0[2]) );
  XOR2_X1 inv_U199 ( .A(linMap_port_o_1_3[2]), .B(port_i_1_0[2]), .Z(
        inv_bh_1[2]) );
  XOR2_X1 inv_U198 ( .A(inv_sbx_0_1[2]), .B(inv_sbx_0_0[2]), .Z(inv_bb_0[2])
         );
  XOR2_X1 inv_U197 ( .A(inv_sbx_1_1[2]), .B(inv_sbx_1_0[2]), .Z(inv_bb_1[2])
         );
  XOR2_X1 inv_U196 ( .A(linMap_port_o_0_1[2]), .B(linMap_port_o_0_0[2]), .Z(
        inv_bl_0[2]) );
  XOR2_X1 inv_U195 ( .A(linMap_port_o_1_1[2]), .B(linMap_port_o_1_0[2]), .Z(
        inv_bl_1[2]) );
  XOR2_X1 inv_U194 ( .A(linMap_port_o_0_0[2]), .B(port_i_0_0[2]), .Z(
        inv_sbx_0_0[2]) );
  XOR2_X1 inv_U193 ( .A(linMap_port_o_0_0[1]), .B(port_i_0_0[1]), .Z(
        inv_sbx_0_0[1]) );
  XOR2_X1 inv_U192 ( .A(linMap_port_o_0_0[0]), .B(port_i_0_0[0]), .Z(
        inv_sbx_0_0[0]) );
  XOR2_X1 inv_U191 ( .A(linMap_port_o_1_0[2]), .B(port_i_1_0[2]), .Z(
        inv_sbx_1_0[2]) );
  XOR2_X1 inv_U190 ( .A(linMap_port_o_1_0[1]), .B(port_i_1_0[1]), .Z(
        inv_sbx_1_0[1]) );
  XOR2_X1 inv_U189 ( .A(linMap_port_o_1_0[0]), .B(port_i_1_0[0]), .Z(
        inv_sbx_1_0[0]) );
  XOR2_X1 inv_U188 ( .A(linMap_port_o_0_3[1]), .B(port_i_0_0[1]), .Z(
        inv_bh_0[1]) );
  XOR2_X1 inv_U187 ( .A(linMap_port_o_1_3[1]), .B(port_i_1_0[1]), .Z(
        inv_bh_1[1]) );
  XOR2_X1 inv_U186 ( .A(inv_sbx_0_1[1]), .B(inv_sbx_0_0[1]), .Z(inv_bb_0[1])
         );
  XOR2_X1 inv_U185 ( .A(inv_sbx_1_1[1]), .B(inv_sbx_1_0[1]), .Z(inv_bb_1[1])
         );
  XOR2_X1 inv_U184 ( .A(linMap_port_o_0_1[1]), .B(linMap_port_o_0_0[1]), .Z(
        inv_bl_0[1]) );
  XOR2_X1 inv_U183 ( .A(linMap_port_o_1_1[1]), .B(linMap_port_o_1_0[1]), .Z(
        inv_bl_1[1]) );
  XOR2_X1 inv_U182 ( .A(linMap_port_o_0_3[0]), .B(port_i_0_0[0]), .Z(
        inv_bh_0[0]) );
  XOR2_X1 inv_U181 ( .A(linMap_port_o_1_3[0]), .B(port_i_1_0[0]), .Z(
        inv_bh_1[0]) );
  XOR2_X1 inv_U180 ( .A(inv_sbx_0_1[0]), .B(inv_sbx_0_0[0]), .Z(inv_bb_0[0])
         );
  XOR2_X1 inv_U179 ( .A(inv_sbx_1_1[0]), .B(inv_sbx_1_0[0]), .Z(inv_bb_1[0])
         );
  XOR2_X1 inv_U178 ( .A(linMap_port_o_0_1[0]), .B(linMap_port_o_0_0[0]), .Z(
        inv_bl_0[0]) );
  XOR2_X1 inv_U177 ( .A(linMap_port_o_1_1[0]), .B(linMap_port_o_1_0[0]), .Z(
        inv_bl_1[0]) );
  XOR2_X1 inv_U176 ( .A(linMap_port_o_1_3[2]), .B(inv_ax_1_3[2]), .Z(
        inv_sq_in_1_3[2]) );
  XOR2_X1 inv_U175 ( .A(inv_sq_port_o_1_2[2]), .B(inv_mul4_port_o_1_2[2]), .Z(
        inv_cx_1_2[2]) );
  XOR2_X1 inv_U174 ( .A(linMap_port_o_1_3[1]), .B(inv_ax_1_3[1]), .Z(
        inv_sq_in_1_3[1]) );
  XOR2_X1 inv_U173 ( .A(inv_sq_port_o_1_2[1]), .B(inv_mul4_port_o_1_2[1]), .Z(
        inv_cx_1_2[1]) );
  XOR2_X1 inv_U172 ( .A(linMap_port_o_1_3[0]), .B(inv_ax_1_3[0]), .Z(
        inv_sq_in_1_3[0]) );
  XOR2_X1 inv_U171 ( .A(inv_sq_port_o_1_2[0]), .B(inv_mul4_port_o_1_2[0]), .Z(
        inv_cx_1_2[0]) );
  XOR2_X1 inv_U170 ( .A(port_i_1_0[2]), .B(inv_ax_1_2[2]), .Z(inv_sq_in_1_2[2]) );
  XOR2_X1 inv_U169 ( .A(inv_sq_port_o_1_3[2]), .B(inv_mul4_port_o_1_3[2]), .Z(
        inv_cx_1_3[2]) );
  XOR2_X1 inv_U168 ( .A(port_i_1_0[1]), .B(inv_ax_1_2[1]), .Z(inv_sq_in_1_2[1]) );
  XOR2_X1 inv_U167 ( .A(inv_sq_port_o_1_3[1]), .B(inv_mul4_port_o_1_3[1]), .Z(
        inv_cx_1_3[1]) );
  XOR2_X1 inv_U166 ( .A(port_i_1_0[0]), .B(inv_ax_1_2[0]), .Z(inv_sq_in_1_2[0]) );
  XOR2_X1 inv_U165 ( .A(inv_sq_port_o_1_3[0]), .B(inv_mul4_port_o_1_3[0]), .Z(
        inv_cx_1_3[0]) );
  XOR2_X1 inv_U164 ( .A(linMap_port_o_0_3[2]), .B(inv_ax_0_3[2]), .Z(
        inv_sq_in_0_3[2]) );
  XOR2_X1 inv_U163 ( .A(inv_sq_port_o_0_2[2]), .B(inv_mul4_port_o_0_2[2]), .Z(
        inv_cx_0_2[2]) );
  XOR2_X1 inv_U162 ( .A(linMap_port_o_0_3[1]), .B(inv_ax_0_3[1]), .Z(
        inv_sq_in_0_3[1]) );
  XOR2_X1 inv_U161 ( .A(inv_sq_port_o_0_2[1]), .B(inv_mul4_port_o_0_2[1]), .Z(
        inv_cx_0_2[1]) );
  XOR2_X1 inv_U160 ( .A(linMap_port_o_0_3[0]), .B(inv_ax_0_3[0]), .Z(
        inv_sq_in_0_3[0]) );
  XOR2_X1 inv_U159 ( .A(inv_sq_port_o_0_2[0]), .B(inv_mul4_port_o_0_2[0]), .Z(
        inv_cx_0_2[0]) );
  XOR2_X1 inv_U158 ( .A(port_i_0_0[2]), .B(inv_ax_0_2[2]), .Z(inv_sq_in_0_2[2]) );
  XOR2_X1 inv_U157 ( .A(inv_sq_port_o_0_3[2]), .B(inv_mul4_port_o_0_3[2]), .Z(
        inv_cx_0_3[2]) );
  XOR2_X1 inv_U156 ( .A(port_i_0_0[1]), .B(inv_ax_0_2[1]), .Z(inv_sq_in_0_2[1]) );
  XOR2_X1 inv_U155 ( .A(inv_sq_port_o_0_3[1]), .B(inv_mul4_port_o_0_3[1]), .Z(
        inv_cx_0_3[1]) );
  XOR2_X1 inv_U154 ( .A(port_i_0_0[0]), .B(inv_ax_0_2[0]), .Z(inv_sq_in_0_2[0]) );
  XOR2_X1 inv_U153 ( .A(inv_sq_port_o_0_3[0]), .B(inv_mul4_port_o_0_3[0]), .Z(
        inv_cx_0_3[0]) );
  XOR2_X1 inv_U152 ( .A(inv_ax_reg_3_0_1[2]), .B(inv_ax_reg_3_0_0[2]), .Z(
        inv_al_reg_3_0[2]) );
  XOR2_X1 inv_U151 ( .A(inv_ax_reg_3_1_1[2]), .B(inv_ax_reg_3_1_0[2]), .Z(
        inv_al_reg_3_1[2]) );
  XOR2_X1 inv_U150 ( .A(inv_ax_reg_3_0_3[2]), .B(inv_ax_reg_3_0_2[2]), .Z(
        inv_ah_reg_3_0[2]) );
  XOR2_X1 inv_U149 ( .A(inv_ax_reg_3_1_3[2]), .B(inv_ax_reg_3_1_2[2]), .Z(
        inv_ah_reg_3_1[2]) );
  XOR2_X1 inv_U148 ( .A(inv_bx_reg_3_0_1[2]), .B(inv_bx_reg_3_0_0[2]), .Z(
        inv_bl_reg_3_0[2]) );
  XOR2_X1 inv_U147 ( .A(inv_bx_reg_3_1_1[2]), .B(inv_bx_reg_3_1_0[2]), .Z(
        inv_bl_reg_3_1[2]) );
  XOR2_X1 inv_U146 ( .A(inv_bx_reg_3_0_3[2]), .B(inv_bx_reg_3_0_2[2]), .Z(
        inv_bh_reg_3_0[2]) );
  XOR2_X1 inv_U145 ( .A(inv_bx_reg_3_1_3[2]), .B(inv_bx_reg_3_1_2[2]), .Z(
        inv_bh_reg_3_1[2]) );
  XOR2_X1 inv_U144 ( .A(inv_ax_reg_3_0_3[1]), .B(inv_ax_reg_3_0_2[1]), .Z(
        inv_ah_reg_3_0[1]) );
  XOR2_X1 inv_U143 ( .A(inv_ax_reg_3_1_3[1]), .B(inv_ax_reg_3_1_2[1]), .Z(
        inv_ah_reg_3_1[1]) );
  XOR2_X1 inv_U142 ( .A(inv_bx_reg_3_0_3[1]), .B(inv_bx_reg_3_0_2[1]), .Z(
        inv_bh_reg_3_0[1]) );
  XOR2_X1 inv_U141 ( .A(inv_bx_reg_3_1_3[1]), .B(inv_bx_reg_3_1_2[1]), .Z(
        inv_bh_reg_3_1[1]) );
  XOR2_X1 inv_U140 ( .A(inv_ax_reg_3_0_1[1]), .B(inv_ax_reg_3_0_0[1]), .Z(
        inv_al_reg_3_0[1]) );
  XOR2_X1 inv_U139 ( .A(inv_ax_reg_3_1_1[1]), .B(inv_ax_reg_3_1_0[1]), .Z(
        inv_al_reg_3_1[1]) );
  XOR2_X1 inv_U138 ( .A(inv_bx_reg_3_0_1[1]), .B(inv_bx_reg_3_0_0[1]), .Z(
        inv_bl_reg_3_0[1]) );
  XOR2_X1 inv_U137 ( .A(inv_bx_reg_3_1_1[1]), .B(inv_bx_reg_3_1_0[1]), .Z(
        inv_bl_reg_3_1[1]) );
  XOR2_X1 inv_U136 ( .A(inv_ax_reg_3_0_3[0]), .B(inv_ax_reg_3_0_2[0]), .Z(
        inv_ah_reg_3_0[0]) );
  XOR2_X1 inv_U135 ( .A(inv_ax_reg_3_1_3[0]), .B(inv_ax_reg_3_1_2[0]), .Z(
        inv_ah_reg_3_1[0]) );
  XOR2_X1 inv_U134 ( .A(inv_bx_reg_3_0_3[0]), .B(inv_bx_reg_3_0_2[0]), .Z(
        inv_bh_reg_3_0[0]) );
  XOR2_X1 inv_U133 ( .A(inv_bx_reg_3_1_3[0]), .B(inv_bx_reg_3_1_2[0]), .Z(
        inv_bh_reg_3_1[0]) );
  XOR2_X1 inv_U132 ( .A(inv_ax_reg_3_0_1[0]), .B(inv_ax_reg_3_0_0[0]), .Z(
        inv_al_reg_3_0[0]) );
  XOR2_X1 inv_U131 ( .A(inv_ax_reg_3_1_1[0]), .B(inv_ax_reg_3_1_0[0]), .Z(
        inv_al_reg_3_1[0]) );
  XOR2_X1 inv_U130 ( .A(inv_bx_reg_3_0_1[0]), .B(inv_bx_reg_3_0_0[0]), .Z(
        inv_bl_reg_3_0[0]) );
  XOR2_X1 inv_U129 ( .A(inv_bx_reg_3_1_1[0]), .B(inv_bx_reg_3_1_0[0]), .Z(
        inv_bl_reg_3_1[0]) );
  XOR2_X1 inv_U128 ( .A(inv_ax_0_1[2]), .B(inv_ax_0_0[2]), .Z(inv_al_0[2]) );
  XOR2_X1 inv_U127 ( .A(inv_ax_1_1[2]), .B(inv_ax_1_0[2]), .Z(inv_al_1[2]) );
  XOR2_X1 inv_U126 ( .A(inv_ax_0_3[2]), .B(inv_ax_0_2[2]), .Z(inv_ah_0[2]) );
  XOR2_X1 inv_U125 ( .A(inv_ax_1_3[2]), .B(inv_ax_1_2[2]), .Z(inv_ah_1[2]) );
  XOR2_X1 inv_U124 ( .A(inv_ax_reg_3_0_1[2]), .B(inv_ax_reg_3_0_3[2]), .Z(
        inv_sax_reg_3_0_1[2]) );
  XOR2_X1 inv_U123 ( .A(inv_ax_reg_3_1_1[2]), .B(inv_ax_reg_3_1_3[2]), .Z(
        inv_sax_reg_3_1_1[2]) );
  XOR2_X1 inv_U122 ( .A(inv_bx_reg_3_0_1[2]), .B(inv_bx_reg_3_0_3[2]), .Z(
        inv_sbx_reg_3_0_1[2]) );
  XOR2_X1 inv_U121 ( .A(inv_bx_reg_3_1_1[2]), .B(inv_bx_reg_3_1_3[2]), .Z(
        inv_sbx_reg_3_1_1[2]) );
  XOR2_X1 inv_U120 ( .A(inv_sax_reg_3_0_1[2]), .B(inv_sax_reg_3_0_0[2]), .Z(
        inv_aa_reg_3_0[2]) );
  XOR2_X1 inv_U119 ( .A(inv_sax_reg_3_1_1[2]), .B(inv_sax_reg_3_1_0[2]), .Z(
        inv_aa_reg_3_1[2]) );
  XOR2_X1 inv_U118 ( .A(inv_sbx_reg_3_0_1[2]), .B(inv_sbx_reg_3_0_0[2]), .Z(
        inv_bb_reg_3_0[2]) );
  XOR2_X1 inv_U117 ( .A(inv_sbx_reg_3_1_1[2]), .B(inv_sbx_reg_3_1_0[2]), .Z(
        inv_bb_reg_3_1[2]) );
  XOR2_X1 inv_U116 ( .A(inv_ax_reg_3_0_0[2]), .B(inv_ax_reg_3_0_2[2]), .Z(
        inv_sax_reg_3_0_0[2]) );
  XOR2_X1 inv_U115 ( .A(inv_ax_reg_3_1_0[2]), .B(inv_ax_reg_3_1_2[2]), .Z(
        inv_sax_reg_3_1_0[2]) );
  XOR2_X1 inv_U114 ( .A(inv_bx_reg_3_0_0[2]), .B(inv_bx_reg_3_0_2[2]), .Z(
        inv_sbx_reg_3_0_0[2]) );
  XOR2_X1 inv_U113 ( .A(inv_bx_reg_3_1_0[2]), .B(inv_bx_reg_3_1_2[2]), .Z(
        inv_sbx_reg_3_1_0[2]) );
  XOR2_X1 inv_U112 ( .A(inv_ax_0_1[1]), .B(inv_ax_0_0[1]), .Z(inv_al_0[1]) );
  XOR2_X1 inv_U111 ( .A(inv_ax_1_1[1]), .B(inv_ax_1_0[1]), .Z(inv_al_1[1]) );
  XOR2_X1 inv_U110 ( .A(inv_ax_0_3[1]), .B(inv_ax_0_2[1]), .Z(inv_ah_0[1]) );
  XOR2_X1 inv_U109 ( .A(inv_ax_1_3[1]), .B(inv_ax_1_2[1]), .Z(inv_ah_1[1]) );
  XOR2_X1 inv_U108 ( .A(inv_ax_reg_3_0_1[1]), .B(inv_ax_reg_3_0_3[1]), .Z(
        inv_sax_reg_3_0_1[1]) );
  XOR2_X1 inv_U107 ( .A(inv_ax_reg_3_1_1[1]), .B(inv_ax_reg_3_1_3[1]), .Z(
        inv_sax_reg_3_1_1[1]) );
  XOR2_X1 inv_U106 ( .A(inv_bx_reg_3_0_1[1]), .B(inv_bx_reg_3_0_3[1]), .Z(
        inv_sbx_reg_3_0_1[1]) );
  XOR2_X1 inv_U105 ( .A(inv_bx_reg_3_1_1[1]), .B(inv_bx_reg_3_1_3[1]), .Z(
        inv_sbx_reg_3_1_1[1]) );
  XOR2_X1 inv_U104 ( .A(inv_sax_reg_3_0_1[1]), .B(inv_sax_reg_3_0_0[1]), .Z(
        inv_aa_reg_3_0[1]) );
  XOR2_X1 inv_U103 ( .A(inv_sax_reg_3_1_1[1]), .B(inv_sax_reg_3_1_0[1]), .Z(
        inv_aa_reg_3_1[1]) );
  XOR2_X1 inv_U102 ( .A(inv_sbx_reg_3_0_1[1]), .B(inv_sbx_reg_3_0_0[1]), .Z(
        inv_bb_reg_3_0[1]) );
  XOR2_X1 inv_U101 ( .A(inv_sbx_reg_3_1_1[1]), .B(inv_sbx_reg_3_1_0[1]), .Z(
        inv_bb_reg_3_1[1]) );
  XOR2_X1 inv_U100 ( .A(inv_ax_0_1[0]), .B(inv_ax_0_0[0]), .Z(inv_al_0[0]) );
  XOR2_X1 inv_U99 ( .A(inv_ax_1_1[0]), .B(inv_ax_1_0[0]), .Z(inv_al_1[0]) );
  XOR2_X1 inv_U98 ( .A(inv_ax_0_3[0]), .B(inv_ax_0_2[0]), .Z(inv_ah_0[0]) );
  XOR2_X1 inv_U97 ( .A(inv_ax_1_3[0]), .B(inv_ax_1_2[0]), .Z(inv_ah_1[0]) );
  XOR2_X1 inv_U96 ( .A(inv_ax_reg_3_0_1[0]), .B(inv_ax_reg_3_0_3[0]), .Z(
        inv_sax_reg_3_0_1[0]) );
  XOR2_X1 inv_U95 ( .A(inv_ax_reg_3_1_1[0]), .B(inv_ax_reg_3_1_3[0]), .Z(
        inv_sax_reg_3_1_1[0]) );
  XOR2_X1 inv_U94 ( .A(inv_bx_reg_3_0_1[0]), .B(inv_bx_reg_3_0_3[0]), .Z(
        inv_sbx_reg_3_0_1[0]) );
  XOR2_X1 inv_U93 ( .A(inv_bx_reg_3_1_1[0]), .B(inv_bx_reg_3_1_3[0]), .Z(
        inv_sbx_reg_3_1_1[0]) );
  XOR2_X1 inv_U92 ( .A(inv_ax_reg_3_0_0[1]), .B(inv_ax_reg_3_0_2[1]), .Z(
        inv_sax_reg_3_0_0[1]) );
  XOR2_X1 inv_U91 ( .A(inv_ax_reg_3_1_0[1]), .B(inv_ax_reg_3_1_2[1]), .Z(
        inv_sax_reg_3_1_0[1]) );
  XOR2_X1 inv_U90 ( .A(inv_bx_reg_3_0_0[1]), .B(inv_bx_reg_3_0_2[1]), .Z(
        inv_sbx_reg_3_0_0[1]) );
  XOR2_X1 inv_U89 ( .A(inv_bx_reg_3_1_0[1]), .B(inv_bx_reg_3_1_2[1]), .Z(
        inv_sbx_reg_3_1_0[1]) );
  XOR2_X1 inv_U88 ( .A(inv_sax_reg_3_0_1[0]), .B(inv_sax_reg_3_0_0[0]), .Z(
        inv_aa_reg_3_0[0]) );
  XOR2_X1 inv_U87 ( .A(inv_sax_reg_3_1_1[0]), .B(inv_sax_reg_3_1_0[0]), .Z(
        inv_aa_reg_3_1[0]) );
  XOR2_X1 inv_U86 ( .A(inv_sbx_reg_3_0_1[0]), .B(inv_sbx_reg_3_0_0[0]), .Z(
        inv_bb_reg_3_0[0]) );
  XOR2_X1 inv_U85 ( .A(inv_sbx_reg_3_1_1[0]), .B(inv_sbx_reg_3_1_0[0]), .Z(
        inv_bb_reg_3_1[0]) );
  XOR2_X1 inv_U84 ( .A(inv_ax_reg_3_0_0[0]), .B(inv_ax_reg_3_0_2[0]), .Z(
        inv_sax_reg_3_0_0[0]) );
  XOR2_X1 inv_U83 ( .A(inv_ax_reg_3_1_0[0]), .B(inv_ax_reg_3_1_2[0]), .Z(
        inv_sax_reg_3_1_0[0]) );
  XOR2_X1 inv_U82 ( .A(inv_bx_reg_3_0_0[0]), .B(inv_bx_reg_3_0_2[0]), .Z(
        inv_sbx_reg_3_0_0[0]) );
  XOR2_X1 inv_U81 ( .A(inv_bx_reg_3_1_0[0]), .B(inv_bx_reg_3_1_2[0]), .Z(
        inv_sbx_reg_3_1_0[0]) );
  XOR2_X1 inv_U80 ( .A(inv_ax_0_1[2]), .B(inv_ax_0_3[2]), .Z(inv_sax_0_1[2])
         );
  XOR2_X1 inv_U79 ( .A(inv_ax_1_1[2]), .B(inv_ax_1_3[2]), .Z(inv_sax_1_1[2])
         );
  XOR2_X1 inv_U78 ( .A(inv_ax_0_0[2]), .B(inv_ax_0_2[2]), .Z(inv_sax_0_0[2])
         );
  XOR2_X1 inv_U77 ( .A(inv_ax_1_0[2]), .B(inv_ax_1_2[2]), .Z(inv_sax_1_0[2])
         );
  XOR2_X1 inv_U76 ( .A(inv_ax_0_1[1]), .B(inv_ax_0_3[1]), .Z(inv_sax_0_1[1])
         );
  XOR2_X1 inv_U75 ( .A(inv_ax_1_1[1]), .B(inv_ax_1_3[1]), .Z(inv_sax_1_1[1])
         );
  XOR2_X1 inv_U74 ( .A(inv_ax_0_1[0]), .B(inv_ax_0_3[0]), .Z(inv_sax_0_1[0])
         );
  XOR2_X1 inv_U73 ( .A(inv_ax_1_1[0]), .B(inv_ax_1_3[0]), .Z(inv_sax_1_1[0])
         );
  XOR2_X1 inv_U72 ( .A(inv_ax_0_0[1]), .B(inv_ax_0_2[1]), .Z(inv_sax_0_0[1])
         );
  XOR2_X1 inv_U71 ( .A(inv_ax_1_0[1]), .B(inv_ax_1_2[1]), .Z(inv_sax_1_0[1])
         );
  XOR2_X1 inv_U70 ( .A(inv_ax_0_0[0]), .B(inv_ax_0_2[0]), .Z(inv_sax_0_0[0])
         );
  XOR2_X1 inv_U69 ( .A(inv_ax_1_0[0]), .B(inv_ax_1_2[0]), .Z(inv_sax_1_0[0])
         );
  XOR2_X1 inv_U68 ( .A(linMap_port_o_0_1[2]), .B(inv_ax_0_1[2]), .Z(
        inv_sq_b_sq_port_o_0_0[2]) );
  XOR2_X1 inv_U67 ( .A(linMap_port_o_1_1[2]), .B(inv_ax_1_1[2]), .Z(
        inv_sq_b_sq_port_o_1_0[2]) );
  XOR2_X1 inv_U66 ( .A(linMap_port_o_0_0[2]), .B(inv_ax_0_0[2]), .Z(
        inv_sq_port_o_0_0[2]) );
  XOR2_X1 inv_U65 ( .A(linMap_port_o_1_0[2]), .B(inv_ax_1_0[2]), .Z(
        inv_sq_port_o_1_0[2]) );
  XOR2_X1 inv_U64 ( .A(inv_sq_port_o_1_0[2]), .B(inv_mul4_port_o_1_0[2]), .Z(
        inv_cx_1_0[2]) );
  XOR2_X1 inv_U63 ( .A(linMap_port_o_0_1[1]), .B(inv_ax_0_1[1]), .Z(
        inv_sq_b_sq_port_o_0_0[1]) );
  XOR2_X1 inv_U62 ( .A(linMap_port_o_1_1[1]), .B(inv_ax_1_1[1]), .Z(
        inv_sq_b_sq_port_o_1_0[1]) );
  XOR2_X1 inv_U61 ( .A(linMap_port_o_0_1[0]), .B(inv_ax_0_1[0]), .Z(
        inv_sq_b_sq_port_o_0_0[0]) );
  XOR2_X1 inv_U60 ( .A(linMap_port_o_1_1[0]), .B(inv_ax_1_1[0]), .Z(
        inv_sq_b_sq_port_o_1_0[0]) );
  XOR2_X1 inv_U59 ( .A(linMap_port_o_0_0[1]), .B(inv_ax_0_0[1]), .Z(
        inv_sq_port_o_0_0[1]) );
  XOR2_X1 inv_U58 ( .A(linMap_port_o_1_0[1]), .B(inv_ax_1_0[1]), .Z(
        inv_sq_port_o_1_0[1]) );
  XOR2_X1 inv_U57 ( .A(linMap_port_o_0_0[0]), .B(inv_ax_0_0[0]), .Z(
        inv_sq_port_o_0_0[0]) );
  XOR2_X1 inv_U56 ( .A(linMap_port_o_1_0[0]), .B(inv_ax_1_0[0]), .Z(
        inv_sq_port_o_1_0[0]) );
  XOR2_X1 inv_U55 ( .A(inv_sq_port_o_1_0[1]), .B(inv_mul4_port_o_1_0[1]), .Z(
        inv_cx_1_0[1]) );
  XOR2_X1 inv_U54 ( .A(inv_sq_port_o_1_0[0]), .B(inv_mul4_port_o_1_0[0]), .Z(
        inv_cx_1_0[0]) );
  XOR2_X1 inv_U53 ( .A(linMap_port_o_0_1[2]), .B(linMap_port_o_0_3[2]), .Z(
        inv_sbx_0_1[2]) );
  XOR2_X1 inv_U52 ( .A(linMap_port_o_0_1[1]), .B(linMap_port_o_0_3[1]), .Z(
        inv_sbx_0_1[1]) );
  XOR2_X1 inv_U51 ( .A(linMap_port_o_0_1[0]), .B(linMap_port_o_0_3[0]), .Z(
        inv_sbx_0_1[0]) );
  XOR2_X1 inv_U50 ( .A(linMap_port_o_1_1[2]), .B(linMap_port_o_1_3[2]), .Z(
        inv_sbx_1_1[2]) );
  XOR2_X1 inv_U49 ( .A(linMap_port_o_1_1[1]), .B(linMap_port_o_1_3[1]), .Z(
        inv_sbx_1_1[1]) );
  XOR2_X1 inv_U48 ( .A(linMap_port_o_1_1[0]), .B(linMap_port_o_1_3[0]), .Z(
        inv_sbx_1_1[0]) );
  XOR2_X1 inv_U47 ( .A(inv_sax_0_1[2]), .B(inv_sax_0_0[2]), .Z(inv_aa_0[2]) );
  XOR2_X1 inv_U46 ( .A(inv_sax_1_1[2]), .B(inv_sax_1_0[2]), .Z(inv_aa_1[2]) );
  XOR2_X1 inv_U45 ( .A(inv_sax_0_1[1]), .B(inv_sax_0_0[1]), .Z(inv_aa_0[1]) );
  XOR2_X1 inv_U44 ( .A(inv_sax_1_1[1]), .B(inv_sax_1_0[1]), .Z(inv_aa_1[1]) );
  XOR2_X1 inv_U43 ( .A(inv_sax_0_1[0]), .B(inv_sax_0_0[0]), .Z(inv_aa_0[0]) );
  XOR2_X1 inv_U42 ( .A(inv_sax_1_1[0]), .B(inv_sax_1_0[0]), .Z(inv_aa_1[0]) );
  XOR2_X1 inv_U41 ( .A(inv_dx_inv_port_o_1_1[2]), .B(inv_dx_inv_port_o_1_0[2]), 
        .Z(inv_dl_1[2]) );
  XOR2_X1 inv_U40 ( .A(inv_dx_inv_port_o_1_3[2]), .B(inv_dx_inv_port_o_1_2[2]), 
        .Z(inv_dh_1[2]) );
  XOR2_X1 inv_U39 ( .A(inv_dx_inv_port_o_0_1[2]), .B(inv_dx_inv_port_o_0_0[2]), 
        .Z(inv_dl_0[2]) );
  XOR2_X1 inv_U38 ( .A(inv_dx_inv_port_o_0_3[2]), .B(inv_dx_inv_port_o_0_2[2]), 
        .Z(inv_dh_0[2]) );
  XOR2_X1 inv_U37 ( .A(inv_dx_inv_port_o_1_1[1]), .B(inv_dx_inv_port_o_1_0[1]), 
        .Z(inv_dl_1[1]) );
  XOR2_X1 inv_U36 ( .A(inv_dx_inv_port_o_1_3[1]), .B(inv_dx_inv_port_o_1_2[1]), 
        .Z(inv_dh_1[1]) );
  XOR2_X1 inv_U35 ( .A(inv_dx_inv_port_o_1_1[0]), .B(inv_dx_inv_port_o_1_0[0]), 
        .Z(inv_dl_1[0]) );
  XOR2_X1 inv_U34 ( .A(inv_dx_inv_port_o_1_3[0]), .B(inv_dx_inv_port_o_1_2[0]), 
        .Z(inv_dh_1[0]) );
  XOR2_X1 inv_U33 ( .A(inv_dx_inv_port_o_0_1[1]), .B(inv_dx_inv_port_o_0_0[1]), 
        .Z(inv_dl_0[1]) );
  XOR2_X1 inv_U32 ( .A(inv_dx_inv_port_o_0_3[1]), .B(inv_dx_inv_port_o_0_2[1]), 
        .Z(inv_dh_0[1]) );
  XOR2_X1 inv_U31 ( .A(inv_dx_inv_port_o_0_1[0]), .B(inv_dx_inv_port_o_0_0[0]), 
        .Z(inv_dl_0[0]) );
  XOR2_X1 inv_U30 ( .A(inv_dx_inv_port_o_0_3[0]), .B(inv_dx_inv_port_o_0_2[0]), 
        .Z(inv_dh_0[0]) );
  XOR2_X1 inv_U29 ( .A(inv_dx_inv_port_o_1_1[2]), .B(inv_dx_inv_port_o_1_3[2]), 
        .Z(inv_sdx_1_1[2]) );
  XOR2_X1 inv_U28 ( .A(inv_dx_inv_port_o_1_0[2]), .B(inv_dx_inv_port_o_1_2[2]), 
        .Z(inv_sdx_1_0[2]) );
  XOR2_X1 inv_U27 ( .A(inv_dx_inv_port_o_0_1[2]), .B(inv_dx_inv_port_o_0_3[2]), 
        .Z(inv_sdx_0_1[2]) );
  XOR2_X1 inv_U26 ( .A(inv_dx_inv_port_o_0_0[2]), .B(inv_dx_inv_port_o_0_2[2]), 
        .Z(inv_sdx_0_0[2]) );
  XOR2_X1 inv_U25 ( .A(inv_dx_inv_port_o_1_1[1]), .B(inv_dx_inv_port_o_1_3[1]), 
        .Z(inv_sdx_1_1[1]) );
  XOR2_X1 inv_U24 ( .A(inv_dx_inv_port_o_1_1[0]), .B(inv_dx_inv_port_o_1_3[0]), 
        .Z(inv_sdx_1_1[0]) );
  XOR2_X1 inv_U23 ( .A(inv_dx_inv_port_o_1_0[1]), .B(inv_dx_inv_port_o_1_2[1]), 
        .Z(inv_sdx_1_0[1]) );
  XOR2_X1 inv_U22 ( .A(inv_dx_inv_port_o_1_0[0]), .B(inv_dx_inv_port_o_1_2[0]), 
        .Z(inv_sdx_1_0[0]) );
  XOR2_X1 inv_U21 ( .A(inv_dx_inv_port_o_0_1[1]), .B(inv_dx_inv_port_o_0_3[1]), 
        .Z(inv_sdx_0_1[1]) );
  XOR2_X1 inv_U20 ( .A(inv_dx_inv_port_o_0_1[0]), .B(inv_dx_inv_port_o_0_3[0]), 
        .Z(inv_sdx_0_1[0]) );
  XOR2_X1 inv_U19 ( .A(inv_dx_inv_port_o_0_0[1]), .B(inv_dx_inv_port_o_0_2[1]), 
        .Z(inv_sdx_0_0[1]) );
  XOR2_X1 inv_U18 ( .A(inv_dx_inv_port_o_0_0[0]), .B(inv_dx_inv_port_o_0_2[0]), 
        .Z(inv_sdx_0_0[0]) );
  XOR2_X1 inv_U17 ( .A(inv_sq_port_o_1_1[2]), .B(inv_mul4_port_o_1_1[2]), .Z(
        inv_cx_1_1[2]) );
  XOR2_X1 inv_U16 ( .A(inv_sq_port_o_0_0[2]), .B(inv_mul4_port_o_0_0[2]), .Z(
        inv_cx_0_0[2]) );
  XOR2_X1 inv_U15 ( .A(inv_sq_port_o_0_1[2]), .B(inv_mul4_port_o_0_1[2]), .Z(
        inv_cx_0_1[2]) );
  XOR2_X1 inv_U14 ( .A(inv_sq_port_o_1_1[1]), .B(inv_mul4_port_o_1_1[1]), .Z(
        inv_cx_1_1[1]) );
  XOR2_X1 inv_U13 ( .A(inv_sq_port_o_1_1[0]), .B(inv_mul4_port_o_1_1[0]), .Z(
        inv_cx_1_1[0]) );
  XOR2_X1 inv_U12 ( .A(inv_sq_port_o_0_0[1]), .B(inv_mul4_port_o_0_0[1]), .Z(
        inv_cx_0_0[1]) );
  XOR2_X1 inv_U11 ( .A(inv_sq_port_o_0_0[0]), .B(inv_mul4_port_o_0_0[0]), .Z(
        inv_cx_0_0[0]) );
  XOR2_X1 inv_U10 ( .A(inv_sq_port_o_0_1[1]), .B(inv_mul4_port_o_0_1[1]), .Z(
        inv_cx_0_1[1]) );
  XOR2_X1 inv_U9 ( .A(inv_sq_port_o_0_1[0]), .B(inv_mul4_port_o_0_1[0]), .Z(
        inv_cx_0_1[0]) );
  XOR2_X1 inv_U8 ( .A(inv_sdx_1_1[2]), .B(inv_sdx_1_0[2]), .Z(inv_dd_1[2]) );
  XOR2_X1 inv_U7 ( .A(inv_sdx_0_1[2]), .B(inv_sdx_0_0[2]), .Z(inv_dd_0[2]) );
  XOR2_X1 inv_U6 ( .A(inv_sdx_1_1[1]), .B(inv_sdx_1_0[1]), .Z(inv_dd_1[1]) );
  XOR2_X1 inv_U5 ( .A(inv_sdx_1_1[0]), .B(inv_sdx_1_0[0]), .Z(inv_dd_1[0]) );
  XOR2_X1 inv_U4 ( .A(inv_sdx_0_1[1]), .B(inv_sdx_0_0[1]), .Z(inv_dd_0[1]) );
  XOR2_X1 inv_U3 ( .A(inv_sdx_0_1[0]), .B(inv_sdx_0_0[0]), .Z(inv_dd_0[0]) );
  DFF_X1 inv_ax_reg_3_1_3_reg_0_ ( .D(inv_ax_reg_2_1_3[0]), .CK(clk), .Q(
        inv_ax_reg_3_1_3[0]), .QN() );
  DFF_X1 inv_ax_reg_3_1_3_reg_1_ ( .D(inv_ax_reg_2_1_3[1]), .CK(clk), .Q(
        inv_ax_reg_3_1_3[1]), .QN() );
  DFF_X1 inv_ax_reg_3_1_3_reg_2_ ( .D(inv_ax_reg_2_1_3[2]), .CK(clk), .Q(
        inv_ax_reg_3_1_3[2]), .QN() );
  DFF_X1 inv_ax_reg_3_1_2_reg_0_ ( .D(inv_ax_reg_2_1_2[0]), .CK(clk), .Q(
        inv_ax_reg_3_1_2[0]), .QN() );
  DFF_X1 inv_ax_reg_3_1_2_reg_1_ ( .D(inv_ax_reg_2_1_2[1]), .CK(clk), .Q(
        inv_ax_reg_3_1_2[1]), .QN() );
  DFF_X1 inv_ax_reg_3_1_2_reg_2_ ( .D(inv_ax_reg_2_1_2[2]), .CK(clk), .Q(
        inv_ax_reg_3_1_2[2]), .QN() );
  DFF_X1 inv_ax_reg_3_1_1_reg_0_ ( .D(inv_ax_reg_2_1_1[0]), .CK(clk), .Q(
        inv_ax_reg_3_1_1[0]), .QN() );
  DFF_X1 inv_ax_reg_3_1_1_reg_1_ ( .D(inv_ax_reg_2_1_1[1]), .CK(clk), .Q(
        inv_ax_reg_3_1_1[1]), .QN() );
  DFF_X1 inv_ax_reg_3_1_1_reg_2_ ( .D(inv_ax_reg_2_1_1[2]), .CK(clk), .Q(
        inv_ax_reg_3_1_1[2]), .QN() );
  DFF_X1 inv_ax_reg_3_1_0_reg_0_ ( .D(inv_ax_reg_2_1_0[0]), .CK(clk), .Q(
        inv_ax_reg_3_1_0[0]), .QN() );
  DFF_X1 inv_ax_reg_3_1_0_reg_1_ ( .D(inv_ax_reg_2_1_0[1]), .CK(clk), .Q(
        inv_ax_reg_3_1_0[1]), .QN() );
  DFF_X1 inv_ax_reg_3_1_0_reg_2_ ( .D(inv_ax_reg_2_1_0[2]), .CK(clk), .Q(
        inv_ax_reg_3_1_0[2]), .QN() );
  DFF_X1 inv_ax_reg_3_0_3_reg_0_ ( .D(inv_ax_reg_2_0_3[0]), .CK(clk), .Q(
        inv_ax_reg_3_0_3[0]), .QN() );
  DFF_X1 inv_ax_reg_3_0_3_reg_1_ ( .D(inv_ax_reg_2_0_3[1]), .CK(clk), .Q(
        inv_ax_reg_3_0_3[1]), .QN() );
  DFF_X1 inv_ax_reg_3_0_3_reg_2_ ( .D(inv_ax_reg_2_0_3[2]), .CK(clk), .Q(
        inv_ax_reg_3_0_3[2]), .QN() );
  DFF_X1 inv_ax_reg_3_0_2_reg_0_ ( .D(inv_ax_reg_2_0_2[0]), .CK(clk), .Q(
        inv_ax_reg_3_0_2[0]), .QN() );
  DFF_X1 inv_ax_reg_3_0_2_reg_1_ ( .D(inv_ax_reg_2_0_2[1]), .CK(clk), .Q(
        inv_ax_reg_3_0_2[1]), .QN() );
  DFF_X1 inv_ax_reg_3_0_2_reg_2_ ( .D(inv_ax_reg_2_0_2[2]), .CK(clk), .Q(
        inv_ax_reg_3_0_2[2]), .QN() );
  DFF_X1 inv_ax_reg_3_0_1_reg_0_ ( .D(inv_ax_reg_2_0_1[0]), .CK(clk), .Q(
        inv_ax_reg_3_0_1[0]), .QN() );
  DFF_X1 inv_ax_reg_3_0_1_reg_1_ ( .D(inv_ax_reg_2_0_1[1]), .CK(clk), .Q(
        inv_ax_reg_3_0_1[1]), .QN() );
  DFF_X1 inv_ax_reg_3_0_1_reg_2_ ( .D(inv_ax_reg_2_0_1[2]), .CK(clk), .Q(
        inv_ax_reg_3_0_1[2]), .QN() );
  DFF_X1 inv_ax_reg_3_0_0_reg_0_ ( .D(inv_ax_reg_2_0_0[0]), .CK(clk), .Q(
        inv_ax_reg_3_0_0[0]), .QN() );
  DFF_X1 inv_ax_reg_3_0_0_reg_1_ ( .D(inv_ax_reg_2_0_0[1]), .CK(clk), .Q(
        inv_ax_reg_3_0_0[1]), .QN() );
  DFF_X1 inv_ax_reg_3_0_0_reg_2_ ( .D(inv_ax_reg_2_0_0[2]), .CK(clk), .Q(
        inv_ax_reg_3_0_0[2]), .QN() );
  DFF_X1 inv_bx_reg_3_1_3_reg_0_ ( .D(inv_bx_reg_2_1_3[0]), .CK(clk), .Q(
        inv_bx_reg_3_1_3[0]), .QN() );
  DFF_X1 inv_bx_reg_3_1_3_reg_1_ ( .D(inv_bx_reg_2_1_3[1]), .CK(clk), .Q(
        inv_bx_reg_3_1_3[1]), .QN() );
  DFF_X1 inv_bx_reg_3_1_3_reg_2_ ( .D(inv_bx_reg_2_1_3[2]), .CK(clk), .Q(
        inv_bx_reg_3_1_3[2]), .QN() );
  DFF_X1 inv_bx_reg_3_1_2_reg_0_ ( .D(inv_bx_reg_2_1_2[0]), .CK(clk), .Q(
        inv_bx_reg_3_1_2[0]), .QN() );
  DFF_X1 inv_bx_reg_3_1_2_reg_1_ ( .D(inv_bx_reg_2_1_2[1]), .CK(clk), .Q(
        inv_bx_reg_3_1_2[1]), .QN() );
  DFF_X1 inv_bx_reg_3_1_2_reg_2_ ( .D(inv_bx_reg_2_1_2[2]), .CK(clk), .Q(
        inv_bx_reg_3_1_2[2]), .QN() );
  DFF_X1 inv_bx_reg_3_1_1_reg_0_ ( .D(inv_bx_reg_2_1_1[0]), .CK(clk), .Q(
        inv_bx_reg_3_1_1[0]), .QN() );
  DFF_X1 inv_bx_reg_3_1_1_reg_1_ ( .D(inv_bx_reg_2_1_1[1]), .CK(clk), .Q(
        inv_bx_reg_3_1_1[1]), .QN() );
  DFF_X1 inv_bx_reg_3_1_1_reg_2_ ( .D(inv_bx_reg_2_1_1[2]), .CK(clk), .Q(
        inv_bx_reg_3_1_1[2]), .QN() );
  DFF_X1 inv_bx_reg_3_1_0_reg_0_ ( .D(inv_bx_reg_2_1_0[0]), .CK(clk), .Q(
        inv_bx_reg_3_1_0[0]), .QN() );
  DFF_X1 inv_bx_reg_3_1_0_reg_1_ ( .D(inv_bx_reg_2_1_0[1]), .CK(clk), .Q(
        inv_bx_reg_3_1_0[1]), .QN() );
  DFF_X1 inv_bx_reg_3_1_0_reg_2_ ( .D(inv_bx_reg_2_1_0[2]), .CK(clk), .Q(
        inv_bx_reg_3_1_0[2]), .QN() );
  DFF_X1 inv_bx_reg_3_0_3_reg_0_ ( .D(inv_bx_reg_2_0_3[0]), .CK(clk), .Q(
        inv_bx_reg_3_0_3[0]), .QN() );
  DFF_X1 inv_bx_reg_3_0_3_reg_1_ ( .D(inv_bx_reg_2_0_3[1]), .CK(clk), .Q(
        inv_bx_reg_3_0_3[1]), .QN() );
  DFF_X1 inv_bx_reg_3_0_3_reg_2_ ( .D(inv_bx_reg_2_0_3[2]), .CK(clk), .Q(
        inv_bx_reg_3_0_3[2]), .QN() );
  DFF_X1 inv_bx_reg_3_0_2_reg_0_ ( .D(inv_bx_reg_2_0_2[0]), .CK(clk), .Q(
        inv_bx_reg_3_0_2[0]), .QN() );
  DFF_X1 inv_bx_reg_3_0_2_reg_1_ ( .D(inv_bx_reg_2_0_2[1]), .CK(clk), .Q(
        inv_bx_reg_3_0_2[1]), .QN() );
  DFF_X1 inv_bx_reg_3_0_2_reg_2_ ( .D(inv_bx_reg_2_0_2[2]), .CK(clk), .Q(
        inv_bx_reg_3_0_2[2]), .QN() );
  DFF_X1 inv_bx_reg_3_0_1_reg_0_ ( .D(inv_bx_reg_2_0_1[0]), .CK(clk), .Q(
        inv_bx_reg_3_0_1[0]), .QN() );
  DFF_X1 inv_bx_reg_3_0_1_reg_1_ ( .D(inv_bx_reg_2_0_1[1]), .CK(clk), .Q(
        inv_bx_reg_3_0_1[1]), .QN() );
  DFF_X1 inv_bx_reg_3_0_1_reg_2_ ( .D(inv_bx_reg_2_0_1[2]), .CK(clk), .Q(
        inv_bx_reg_3_0_1[2]), .QN() );
  DFF_X1 inv_bx_reg_3_0_0_reg_0_ ( .D(inv_bx_reg_2_0_0[0]), .CK(clk), .Q(
        inv_bx_reg_3_0_0[0]), .QN() );
  DFF_X1 inv_bx_reg_3_0_0_reg_1_ ( .D(inv_bx_reg_2_0_0[1]), .CK(clk), .Q(
        inv_bx_reg_3_0_0[1]), .QN() );
  DFF_X1 inv_bx_reg_3_0_0_reg_2_ ( .D(inv_bx_reg_2_0_0[2]), .CK(clk), .Q(
        inv_bx_reg_3_0_0[2]), .QN() );
  DFF_X1 inv_ax_reg_2_0_0_reg_0_ ( .D(inv_ax_reg_1_0_0[0]), .CK(clk), .Q(
        inv_ax_reg_2_0_0[0]), .QN() );
  DFF_X1 inv_ax_reg_1_0_0_reg_0_ ( .D(inv_ax_0_0[0]), .CK(clk), .Q(
        inv_ax_reg_1_0_0[0]), .QN() );
  DFF_X1 inv_ax_0_0_reg_0_ ( .D(linMap_port_o_0_4[0]), .CK(clk), .Q(
        inv_ax_0_0[0]), .QN() );
  DFF_X1 inv_ax_reg_2_0_0_reg_1_ ( .D(inv_ax_reg_1_0_0[1]), .CK(clk), .Q(
        inv_ax_reg_2_0_0[1]), .QN() );
  DFF_X1 inv_ax_reg_1_0_0_reg_1_ ( .D(inv_ax_0_0[1]), .CK(clk), .Q(
        inv_ax_reg_1_0_0[1]), .QN() );
  DFF_X1 inv_ax_0_0_reg_1_ ( .D(linMap_port_o_0_4[1]), .CK(clk), .Q(
        inv_ax_0_0[1]), .QN() );
  DFF_X1 inv_ax_reg_2_0_0_reg_2_ ( .D(inv_ax_reg_1_0_0[2]), .CK(clk), .Q(
        inv_ax_reg_2_0_0[2]), .QN() );
  DFF_X1 inv_ax_reg_1_0_0_reg_2_ ( .D(inv_ax_0_0[2]), .CK(clk), .Q(
        inv_ax_reg_1_0_0[2]), .QN() );
  DFF_X1 inv_ax_0_0_reg_2_ ( .D(linMap_port_o_0_4[2]), .CK(clk), .Q(
        inv_ax_0_0[2]), .QN() );
  DFF_X1 inv_ax_reg_2_0_1_reg_0_ ( .D(inv_ax_reg_1_0_1[0]), .CK(clk), .Q(
        inv_ax_reg_2_0_1[0]), .QN() );
  DFF_X1 inv_ax_reg_1_0_1_reg_0_ ( .D(inv_ax_0_1[0]), .CK(clk), .Q(
        inv_ax_reg_1_0_1[0]), .QN() );
  DFF_X1 inv_ax_0_1_reg_0_ ( .D(linMap_port_o_0_5[0]), .CK(clk), .Q(
        inv_ax_0_1[0]), .QN() );
  DFF_X1 inv_ax_reg_2_0_1_reg_1_ ( .D(inv_ax_reg_1_0_1[1]), .CK(clk), .Q(
        inv_ax_reg_2_0_1[1]), .QN() );
  DFF_X1 inv_ax_reg_1_0_1_reg_1_ ( .D(inv_ax_0_1[1]), .CK(clk), .Q(
        inv_ax_reg_1_0_1[1]), .QN() );
  DFF_X1 inv_ax_0_1_reg_1_ ( .D(linMap_port_o_0_5[1]), .CK(clk), .Q(
        inv_ax_0_1[1]), .QN() );
  DFF_X1 inv_ax_reg_2_0_1_reg_2_ ( .D(inv_ax_reg_1_0_1[2]), .CK(clk), .Q(
        inv_ax_reg_2_0_1[2]), .QN() );
  DFF_X1 inv_ax_reg_1_0_1_reg_2_ ( .D(inv_ax_0_1[2]), .CK(clk), .Q(
        inv_ax_reg_1_0_1[2]), .QN() );
  DFF_X1 inv_ax_0_1_reg_2_ ( .D(linMap_port_o_0_5[2]), .CK(clk), .Q(
        inv_ax_0_1[2]), .QN() );
  DFF_X1 inv_ax_reg_2_0_2_reg_0_ ( .D(inv_ax_reg_1_0_2[0]), .CK(clk), .Q(
        inv_ax_reg_2_0_2[0]), .QN() );
  DFF_X1 inv_ax_reg_1_0_2_reg_0_ ( .D(inv_ax_0_2[0]), .CK(clk), .Q(
        inv_ax_reg_1_0_2[0]), .QN() );
  DFF_X1 inv_ax_0_2_reg_0_ ( .D(linMap_port_o_0_6[0]), .CK(clk), .Q(
        inv_ax_0_2[0]), .QN() );
  DFF_X1 inv_ax_reg_2_0_2_reg_1_ ( .D(inv_ax_reg_1_0_2[1]), .CK(clk), .Q(
        inv_ax_reg_2_0_2[1]), .QN() );
  DFF_X1 inv_ax_reg_1_0_2_reg_1_ ( .D(inv_ax_0_2[1]), .CK(clk), .Q(
        inv_ax_reg_1_0_2[1]), .QN() );
  DFF_X1 inv_ax_0_2_reg_1_ ( .D(linMap_port_o_0_6[1]), .CK(clk), .Q(
        inv_ax_0_2[1]), .QN() );
  DFF_X1 inv_ax_reg_2_0_2_reg_2_ ( .D(inv_ax_reg_1_0_2[2]), .CK(clk), .Q(
        inv_ax_reg_2_0_2[2]), .QN() );
  DFF_X1 inv_ax_reg_1_0_2_reg_2_ ( .D(inv_ax_0_2[2]), .CK(clk), .Q(
        inv_ax_reg_1_0_2[2]), .QN() );
  DFF_X1 inv_ax_0_2_reg_2_ ( .D(linMap_port_o_0_6[2]), .CK(clk), .Q(
        inv_ax_0_2[2]), .QN() );
  DFF_X1 inv_ax_reg_2_0_3_reg_0_ ( .D(inv_ax_reg_1_0_3[0]), .CK(clk), .Q(
        inv_ax_reg_2_0_3[0]), .QN() );
  DFF_X1 inv_ax_reg_1_0_3_reg_0_ ( .D(inv_ax_0_3[0]), .CK(clk), .Q(
        inv_ax_reg_1_0_3[0]), .QN() );
  DFF_X1 inv_ax_0_3_reg_0_ ( .D(linMap_port_o_0_7[0]), .CK(clk), .Q(
        inv_ax_0_3[0]), .QN() );
  DFF_X1 inv_ax_reg_2_0_3_reg_1_ ( .D(inv_ax_reg_1_0_3[1]), .CK(clk), .Q(
        inv_ax_reg_2_0_3[1]), .QN() );
  DFF_X1 inv_ax_reg_1_0_3_reg_1_ ( .D(inv_ax_0_3[1]), .CK(clk), .Q(
        inv_ax_reg_1_0_3[1]), .QN() );
  DFF_X1 inv_ax_0_3_reg_1_ ( .D(linMap_port_o_0_7[1]), .CK(clk), .Q(
        inv_ax_0_3[1]), .QN() );
  DFF_X1 inv_ax_reg_2_0_3_reg_2_ ( .D(inv_ax_reg_1_0_3[2]), .CK(clk), .Q(
        inv_ax_reg_2_0_3[2]), .QN() );
  DFF_X1 inv_ax_reg_1_0_3_reg_2_ ( .D(inv_ax_0_3[2]), .CK(clk), .Q(
        inv_ax_reg_1_0_3[2]), .QN() );
  DFF_X1 inv_ax_0_3_reg_2_ ( .D(linMap_port_o_0_7[2]), .CK(clk), .Q(
        inv_ax_0_3[2]), .QN() );
  DFF_X1 inv_ax_reg_2_1_0_reg_0_ ( .D(inv_ax_reg_1_1_0[0]), .CK(clk), .Q(
        inv_ax_reg_2_1_0[0]), .QN() );
  DFF_X1 inv_ax_reg_1_1_0_reg_0_ ( .D(inv_ax_1_0[0]), .CK(clk), .Q(
        inv_ax_reg_1_1_0[0]), .QN() );
  DFF_X1 inv_ax_1_0_reg_0_ ( .D(linMap_port_o_1_4[0]), .CK(clk), .Q(
        inv_ax_1_0[0]), .QN() );
  DFF_X1 inv_ax_reg_2_1_0_reg_1_ ( .D(inv_ax_reg_1_1_0[1]), .CK(clk), .Q(
        inv_ax_reg_2_1_0[1]), .QN() );
  DFF_X1 inv_ax_reg_1_1_0_reg_1_ ( .D(inv_ax_1_0[1]), .CK(clk), .Q(
        inv_ax_reg_1_1_0[1]), .QN() );
  DFF_X1 inv_ax_1_0_reg_1_ ( .D(linMap_port_o_1_4[1]), .CK(clk), .Q(
        inv_ax_1_0[1]), .QN() );
  DFF_X1 inv_ax_reg_2_1_0_reg_2_ ( .D(inv_ax_reg_1_1_0[2]), .CK(clk), .Q(
        inv_ax_reg_2_1_0[2]), .QN() );
  DFF_X1 inv_ax_reg_1_1_0_reg_2_ ( .D(inv_ax_1_0[2]), .CK(clk), .Q(
        inv_ax_reg_1_1_0[2]), .QN() );
  DFF_X1 inv_ax_1_0_reg_2_ ( .D(linMap_port_o_1_4[2]), .CK(clk), .Q(
        inv_ax_1_0[2]), .QN() );
  DFF_X1 inv_ax_reg_2_1_1_reg_0_ ( .D(inv_ax_reg_1_1_1[0]), .CK(clk), .Q(
        inv_ax_reg_2_1_1[0]), .QN() );
  DFF_X1 inv_ax_reg_1_1_1_reg_0_ ( .D(inv_ax_1_1[0]), .CK(clk), .Q(
        inv_ax_reg_1_1_1[0]), .QN() );
  DFF_X1 inv_ax_1_1_reg_0_ ( .D(linMap_port_o_1_5[0]), .CK(clk), .Q(
        inv_ax_1_1[0]), .QN() );
  DFF_X1 inv_ax_reg_2_1_1_reg_1_ ( .D(inv_ax_reg_1_1_1[1]), .CK(clk), .Q(
        inv_ax_reg_2_1_1[1]), .QN() );
  DFF_X1 inv_ax_reg_1_1_1_reg_1_ ( .D(inv_ax_1_1[1]), .CK(clk), .Q(
        inv_ax_reg_1_1_1[1]), .QN() );
  DFF_X1 inv_ax_1_1_reg_1_ ( .D(linMap_port_o_1_5[1]), .CK(clk), .Q(
        inv_ax_1_1[1]), .QN() );
  DFF_X1 inv_ax_reg_2_1_1_reg_2_ ( .D(inv_ax_reg_1_1_1[2]), .CK(clk), .Q(
        inv_ax_reg_2_1_1[2]), .QN() );
  DFF_X1 inv_ax_reg_1_1_1_reg_2_ ( .D(inv_ax_1_1[2]), .CK(clk), .Q(
        inv_ax_reg_1_1_1[2]), .QN() );
  DFF_X1 inv_ax_1_1_reg_2_ ( .D(linMap_port_o_1_5[2]), .CK(clk), .Q(
        inv_ax_1_1[2]), .QN() );
  DFF_X1 inv_ax_reg_2_1_2_reg_0_ ( .D(inv_ax_reg_1_1_2[0]), .CK(clk), .Q(
        inv_ax_reg_2_1_2[0]), .QN() );
  DFF_X1 inv_ax_reg_1_1_2_reg_0_ ( .D(inv_ax_1_2[0]), .CK(clk), .Q(
        inv_ax_reg_1_1_2[0]), .QN() );
  DFF_X1 inv_ax_1_2_reg_0_ ( .D(linMap_port_o_1_6[0]), .CK(clk), .Q(
        inv_ax_1_2[0]), .QN() );
  DFF_X1 inv_ax_reg_2_1_2_reg_1_ ( .D(inv_ax_reg_1_1_2[1]), .CK(clk), .Q(
        inv_ax_reg_2_1_2[1]), .QN() );
  DFF_X1 inv_ax_reg_1_1_2_reg_1_ ( .D(inv_ax_1_2[1]), .CK(clk), .Q(
        inv_ax_reg_1_1_2[1]), .QN() );
  DFF_X1 inv_ax_1_2_reg_1_ ( .D(linMap_port_o_1_6[1]), .CK(clk), .Q(
        inv_ax_1_2[1]), .QN() );
  DFF_X1 inv_ax_reg_2_1_2_reg_2_ ( .D(inv_ax_reg_1_1_2[2]), .CK(clk), .Q(
        inv_ax_reg_2_1_2[2]), .QN() );
  DFF_X1 inv_ax_reg_1_1_2_reg_2_ ( .D(inv_ax_1_2[2]), .CK(clk), .Q(
        inv_ax_reg_1_1_2[2]), .QN() );
  DFF_X1 inv_ax_1_2_reg_2_ ( .D(linMap_port_o_1_6[2]), .CK(clk), .Q(
        inv_ax_1_2[2]), .QN() );
  DFF_X1 inv_ax_reg_2_1_3_reg_0_ ( .D(inv_ax_reg_1_1_3[0]), .CK(clk), .Q(
        inv_ax_reg_2_1_3[0]), .QN() );
  DFF_X1 inv_ax_reg_1_1_3_reg_0_ ( .D(inv_ax_1_3[0]), .CK(clk), .Q(
        inv_ax_reg_1_1_3[0]), .QN() );
  DFF_X1 inv_ax_1_3_reg_0_ ( .D(linMap_port_o_1_7[0]), .CK(clk), .Q(
        inv_ax_1_3[0]), .QN() );
  DFF_X1 inv_ax_reg_2_1_3_reg_1_ ( .D(inv_ax_reg_1_1_3[1]), .CK(clk), .Q(
        inv_ax_reg_2_1_3[1]), .QN() );
  DFF_X1 inv_ax_reg_1_1_3_reg_1_ ( .D(inv_ax_1_3[1]), .CK(clk), .Q(
        inv_ax_reg_1_1_3[1]), .QN() );
  DFF_X1 inv_ax_1_3_reg_1_ ( .D(linMap_port_o_1_7[1]), .CK(clk), .Q(
        inv_ax_1_3[1]), .QN() );
  DFF_X1 inv_ax_reg_2_1_3_reg_2_ ( .D(inv_ax_reg_1_1_3[2]), .CK(clk), .Q(
        inv_ax_reg_2_1_3[2]), .QN() );
  DFF_X1 inv_ax_reg_1_1_3_reg_2_ ( .D(inv_ax_1_3[2]), .CK(clk), .Q(
        inv_ax_reg_1_1_3[2]), .QN() );
  DFF_X1 inv_ax_1_3_reg_2_ ( .D(linMap_port_o_1_7[2]), .CK(clk), .Q(
        inv_ax_1_3[2]), .QN() );
  DFF_X1 inv_bx_reg_2_0_0_reg_0_ ( .D(inv_bx_reg_1_0_0[0]), .CK(clk), .Q(
        inv_bx_reg_2_0_0[0]), .QN() );
  DFF_X1 inv_bx_reg_1_0_0_reg_0_ ( .D(inv_bx_reg_0_0_0[0]), .CK(clk), .Q(
        inv_bx_reg_1_0_0[0]), .QN() );
  DFF_X1 inv_bx_reg_0_0_0_reg_0_ ( .D(linMap_port_o_0_0[0]), .CK(clk), .Q(
        inv_bx_reg_0_0_0[0]), .QN() );
  DFF_X1 inv_bx_reg_2_0_0_reg_1_ ( .D(inv_bx_reg_1_0_0[1]), .CK(clk), .Q(
        inv_bx_reg_2_0_0[1]), .QN() );
  DFF_X1 inv_bx_reg_1_0_0_reg_1_ ( .D(inv_bx_reg_0_0_0[1]), .CK(clk), .Q(
        inv_bx_reg_1_0_0[1]), .QN() );
  DFF_X1 inv_bx_reg_0_0_0_reg_1_ ( .D(linMap_port_o_0_0[1]), .CK(clk), .Q(
        inv_bx_reg_0_0_0[1]), .QN() );
  DFF_X1 inv_bx_reg_2_0_0_reg_2_ ( .D(inv_bx_reg_1_0_0[2]), .CK(clk), .Q(
        inv_bx_reg_2_0_0[2]), .QN() );
  DFF_X1 inv_bx_reg_1_0_0_reg_2_ ( .D(inv_bx_reg_0_0_0[2]), .CK(clk), .Q(
        inv_bx_reg_1_0_0[2]), .QN() );
  DFF_X1 inv_bx_reg_0_0_0_reg_2_ ( .D(linMap_port_o_0_0[2]), .CK(clk), .Q(
        inv_bx_reg_0_0_0[2]), .QN() );
  DFF_X1 inv_bx_reg_2_0_1_reg_0_ ( .D(inv_bx_reg_1_0_1[0]), .CK(clk), .Q(
        inv_bx_reg_2_0_1[0]), .QN() );
  DFF_X1 inv_bx_reg_1_0_1_reg_0_ ( .D(inv_bx_reg_0_0_1[0]), .CK(clk), .Q(
        inv_bx_reg_1_0_1[0]), .QN() );
  DFF_X1 inv_bx_reg_0_0_1_reg_0_ ( .D(linMap_port_o_0_1[0]), .CK(clk), .Q(
        inv_bx_reg_0_0_1[0]), .QN() );
  DFF_X1 inv_bx_reg_2_0_1_reg_1_ ( .D(inv_bx_reg_1_0_1[1]), .CK(clk), .Q(
        inv_bx_reg_2_0_1[1]), .QN() );
  DFF_X1 inv_bx_reg_1_0_1_reg_1_ ( .D(inv_bx_reg_0_0_1[1]), .CK(clk), .Q(
        inv_bx_reg_1_0_1[1]), .QN() );
  DFF_X1 inv_bx_reg_0_0_1_reg_1_ ( .D(linMap_port_o_0_1[1]), .CK(clk), .Q(
        inv_bx_reg_0_0_1[1]), .QN() );
  DFF_X1 inv_bx_reg_2_0_1_reg_2_ ( .D(inv_bx_reg_1_0_1[2]), .CK(clk), .Q(
        inv_bx_reg_2_0_1[2]), .QN() );
  DFF_X1 inv_bx_reg_1_0_1_reg_2_ ( .D(inv_bx_reg_0_0_1[2]), .CK(clk), .Q(
        inv_bx_reg_1_0_1[2]), .QN() );
  DFF_X1 inv_bx_reg_0_0_1_reg_2_ ( .D(linMap_port_o_0_1[2]), .CK(clk), .Q(
        inv_bx_reg_0_0_1[2]), .QN() );
  DFF_X1 inv_bx_reg_2_0_2_reg_0_ ( .D(inv_bx_reg_1_0_2[0]), .CK(clk), .Q(
        inv_bx_reg_2_0_2[0]), .QN() );
  DFF_X1 inv_bx_reg_1_0_2_reg_0_ ( .D(inv_bx_reg_0_0_2[0]), .CK(clk), .Q(
        inv_bx_reg_1_0_2[0]), .QN() );
  DFF_X1 inv_bx_reg_0_0_2_reg_0_ ( .D(port_i_0_0[0]), .CK(clk), .Q(
        inv_bx_reg_0_0_2[0]), .QN() );
  DFF_X1 inv_bx_reg_2_0_2_reg_1_ ( .D(inv_bx_reg_1_0_2[1]), .CK(clk), .Q(
        inv_bx_reg_2_0_2[1]), .QN() );
  DFF_X1 inv_bx_reg_1_0_2_reg_1_ ( .D(inv_bx_reg_0_0_2[1]), .CK(clk), .Q(
        inv_bx_reg_1_0_2[1]), .QN() );
  DFF_X1 inv_bx_reg_0_0_2_reg_1_ ( .D(port_i_0_0[1]), .CK(clk), .Q(
        inv_bx_reg_0_0_2[1]), .QN() );
  DFF_X1 inv_bx_reg_2_0_2_reg_2_ ( .D(inv_bx_reg_1_0_2[2]), .CK(clk), .Q(
        inv_bx_reg_2_0_2[2]), .QN() );
  DFF_X1 inv_bx_reg_1_0_2_reg_2_ ( .D(inv_bx_reg_0_0_2[2]), .CK(clk), .Q(
        inv_bx_reg_1_0_2[2]), .QN() );
  DFF_X1 inv_bx_reg_0_0_2_reg_2_ ( .D(port_i_0_0[2]), .CK(clk), .Q(
        inv_bx_reg_0_0_2[2]), .QN() );
  DFF_X1 inv_bx_reg_2_0_3_reg_0_ ( .D(inv_bx_reg_1_0_3[0]), .CK(clk), .Q(
        inv_bx_reg_2_0_3[0]), .QN() );
  DFF_X1 inv_bx_reg_1_0_3_reg_0_ ( .D(inv_bx_reg_0_0_3[0]), .CK(clk), .Q(
        inv_bx_reg_1_0_3[0]), .QN() );
  DFF_X1 inv_bx_reg_0_0_3_reg_0_ ( .D(linMap_port_o_0_3[0]), .CK(clk), .Q(
        inv_bx_reg_0_0_3[0]), .QN() );
  DFF_X1 inv_bx_reg_2_0_3_reg_1_ ( .D(inv_bx_reg_1_0_3[1]), .CK(clk), .Q(
        inv_bx_reg_2_0_3[1]), .QN() );
  DFF_X1 inv_bx_reg_1_0_3_reg_1_ ( .D(inv_bx_reg_0_0_3[1]), .CK(clk), .Q(
        inv_bx_reg_1_0_3[1]), .QN() );
  DFF_X1 inv_bx_reg_0_0_3_reg_1_ ( .D(linMap_port_o_0_3[1]), .CK(clk), .Q(
        inv_bx_reg_0_0_3[1]), .QN() );
  DFF_X1 inv_bx_reg_2_0_3_reg_2_ ( .D(inv_bx_reg_1_0_3[2]), .CK(clk), .Q(
        inv_bx_reg_2_0_3[2]), .QN() );
  DFF_X1 inv_bx_reg_1_0_3_reg_2_ ( .D(inv_bx_reg_0_0_3[2]), .CK(clk), .Q(
        inv_bx_reg_1_0_3[2]), .QN() );
  DFF_X1 inv_bx_reg_0_0_3_reg_2_ ( .D(linMap_port_o_0_3[2]), .CK(clk), .Q(
        inv_bx_reg_0_0_3[2]), .QN() );
  DFF_X1 inv_bx_reg_2_1_0_reg_0_ ( .D(inv_bx_reg_1_1_0[0]), .CK(clk), .Q(
        inv_bx_reg_2_1_0[0]), .QN() );
  DFF_X1 inv_bx_reg_1_1_0_reg_0_ ( .D(inv_bx_reg_0_1_0[0]), .CK(clk), .Q(
        inv_bx_reg_1_1_0[0]), .QN() );
  DFF_X1 inv_bx_reg_0_1_0_reg_0_ ( .D(linMap_port_o_1_0[0]), .CK(clk), .Q(
        inv_bx_reg_0_1_0[0]), .QN() );
  DFF_X1 inv_bx_reg_2_1_0_reg_1_ ( .D(inv_bx_reg_1_1_0[1]), .CK(clk), .Q(
        inv_bx_reg_2_1_0[1]), .QN() );
  DFF_X1 inv_bx_reg_1_1_0_reg_1_ ( .D(inv_bx_reg_0_1_0[1]), .CK(clk), .Q(
        inv_bx_reg_1_1_0[1]), .QN() );
  DFF_X1 inv_bx_reg_0_1_0_reg_1_ ( .D(linMap_port_o_1_0[1]), .CK(clk), .Q(
        inv_bx_reg_0_1_0[1]), .QN() );
  DFF_X1 inv_bx_reg_2_1_0_reg_2_ ( .D(inv_bx_reg_1_1_0[2]), .CK(clk), .Q(
        inv_bx_reg_2_1_0[2]), .QN() );
  DFF_X1 inv_bx_reg_1_1_0_reg_2_ ( .D(inv_bx_reg_0_1_0[2]), .CK(clk), .Q(
        inv_bx_reg_1_1_0[2]), .QN() );
  DFF_X1 inv_bx_reg_0_1_0_reg_2_ ( .D(linMap_port_o_1_0[2]), .CK(clk), .Q(
        inv_bx_reg_0_1_0[2]), .QN() );
  DFF_X1 inv_bx_reg_2_1_1_reg_0_ ( .D(inv_bx_reg_1_1_1[0]), .CK(clk), .Q(
        inv_bx_reg_2_1_1[0]), .QN() );
  DFF_X1 inv_bx_reg_1_1_1_reg_0_ ( .D(inv_bx_reg_0_1_1[0]), .CK(clk), .Q(
        inv_bx_reg_1_1_1[0]), .QN() );
  DFF_X1 inv_bx_reg_0_1_1_reg_0_ ( .D(linMap_port_o_1_1[0]), .CK(clk), .Q(
        inv_bx_reg_0_1_1[0]), .QN() );
  DFF_X1 inv_bx_reg_2_1_1_reg_1_ ( .D(inv_bx_reg_1_1_1[1]), .CK(clk), .Q(
        inv_bx_reg_2_1_1[1]), .QN() );
  DFF_X1 inv_bx_reg_1_1_1_reg_1_ ( .D(inv_bx_reg_0_1_1[1]), .CK(clk), .Q(
        inv_bx_reg_1_1_1[1]), .QN() );
  DFF_X1 inv_bx_reg_0_1_1_reg_1_ ( .D(linMap_port_o_1_1[1]), .CK(clk), .Q(
        inv_bx_reg_0_1_1[1]), .QN() );
  DFF_X1 inv_bx_reg_2_1_1_reg_2_ ( .D(inv_bx_reg_1_1_1[2]), .CK(clk), .Q(
        inv_bx_reg_2_1_1[2]), .QN() );
  DFF_X1 inv_bx_reg_1_1_1_reg_2_ ( .D(inv_bx_reg_0_1_1[2]), .CK(clk), .Q(
        inv_bx_reg_1_1_1[2]), .QN() );
  DFF_X1 inv_bx_reg_0_1_1_reg_2_ ( .D(linMap_port_o_1_1[2]), .CK(clk), .Q(
        inv_bx_reg_0_1_1[2]), .QN() );
  DFF_X1 inv_bx_reg_2_1_2_reg_0_ ( .D(inv_bx_reg_1_1_2[0]), .CK(clk), .Q(
        inv_bx_reg_2_1_2[0]), .QN() );
  DFF_X1 inv_bx_reg_1_1_2_reg_0_ ( .D(inv_bx_reg_0_1_2[0]), .CK(clk), .Q(
        inv_bx_reg_1_1_2[0]), .QN() );
  DFF_X1 inv_bx_reg_0_1_2_reg_0_ ( .D(port_i_1_0[0]), .CK(clk), .Q(
        inv_bx_reg_0_1_2[0]), .QN() );
  DFF_X1 inv_bx_reg_2_1_2_reg_1_ ( .D(inv_bx_reg_1_1_2[1]), .CK(clk), .Q(
        inv_bx_reg_2_1_2[1]), .QN() );
  DFF_X1 inv_bx_reg_1_1_2_reg_1_ ( .D(inv_bx_reg_0_1_2[1]), .CK(clk), .Q(
        inv_bx_reg_1_1_2[1]), .QN() );
  DFF_X1 inv_bx_reg_0_1_2_reg_1_ ( .D(port_i_1_0[1]), .CK(clk), .Q(
        inv_bx_reg_0_1_2[1]), .QN() );
  DFF_X1 inv_bx_reg_2_1_2_reg_2_ ( .D(inv_bx_reg_1_1_2[2]), .CK(clk), .Q(
        inv_bx_reg_2_1_2[2]), .QN() );
  DFF_X1 inv_bx_reg_1_1_2_reg_2_ ( .D(inv_bx_reg_0_1_2[2]), .CK(clk), .Q(
        inv_bx_reg_1_1_2[2]), .QN() );
  DFF_X1 inv_bx_reg_0_1_2_reg_2_ ( .D(port_i_1_0[2]), .CK(clk), .Q(
        inv_bx_reg_0_1_2[2]), .QN() );
  DFF_X1 inv_bx_reg_2_1_3_reg_0_ ( .D(inv_bx_reg_1_1_3[0]), .CK(clk), .Q(
        inv_bx_reg_2_1_3[0]), .QN() );
  DFF_X1 inv_bx_reg_1_1_3_reg_0_ ( .D(inv_bx_reg_0_1_3[0]), .CK(clk), .Q(
        inv_bx_reg_1_1_3[0]), .QN() );
  DFF_X1 inv_bx_reg_0_1_3_reg_0_ ( .D(linMap_port_o_1_3[0]), .CK(clk), .Q(
        inv_bx_reg_0_1_3[0]), .QN() );
  DFF_X1 inv_bx_reg_2_1_3_reg_1_ ( .D(inv_bx_reg_1_1_3[1]), .CK(clk), .Q(
        inv_bx_reg_2_1_3[1]), .QN() );
  DFF_X1 inv_bx_reg_1_1_3_reg_1_ ( .D(inv_bx_reg_0_1_3[1]), .CK(clk), .Q(
        inv_bx_reg_1_1_3[1]), .QN() );
  DFF_X1 inv_bx_reg_0_1_3_reg_1_ ( .D(linMap_port_o_1_3[1]), .CK(clk), .Q(
        inv_bx_reg_0_1_3[1]), .QN() );
  DFF_X1 inv_bx_reg_2_1_3_reg_2_ ( .D(inv_bx_reg_1_1_3[2]), .CK(clk), .Q(
        inv_bx_reg_2_1_3[2]), .QN() );
  DFF_X1 inv_bx_reg_1_1_3_reg_2_ ( .D(inv_bx_reg_0_1_3[2]), .CK(clk), .Q(
        inv_bx_reg_1_1_3[2]), .QN() );
  DFF_X1 inv_bx_reg_0_1_3_reg_2_ ( .D(linMap_port_o_1_3[2]), .CK(clk), .Q(
        inv_bx_reg_0_1_3[2]), .QN() );
  XOR2_X1 inv_sq_U12 ( .A(inv_sq_in_1_3[2]), .B(inv_sq_b_sq_port_o_1_0[2]), 
        .Z(inv_sq_port_o_1_2[2]) );
  XOR2_X1 inv_sq_U11 ( .A(inv_sq_in_1_3[1]), .B(inv_sq_b_sq_port_o_1_0[1]), 
        .Z(inv_sq_port_o_1_2[1]) );
  XOR2_X1 inv_sq_U10 ( .A(inv_sq_in_1_3[0]), .B(inv_sq_b_sq_port_o_1_0[0]), 
        .Z(inv_sq_port_o_1_2[0]) );
  XOR2_X1 inv_sq_U9 ( .A(inv_sq_in_1_2[2]), .B(inv_sq_port_o_1_0[2]), .Z(
        inv_sq_port_o_1_3[2]) );
  XOR2_X1 inv_sq_U8 ( .A(inv_sq_in_1_2[1]), .B(inv_sq_port_o_1_0[1]), .Z(
        inv_sq_port_o_1_3[1]) );
  XOR2_X1 inv_sq_U7 ( .A(inv_sq_in_1_2[0]), .B(inv_sq_port_o_1_0[0]), .Z(
        inv_sq_port_o_1_3[0]) );
  XOR2_X1 inv_sq_U6 ( .A(inv_sq_in_0_3[2]), .B(inv_sq_b_sq_port_o_0_0[2]), .Z(
        inv_sq_port_o_0_2[2]) );
  XOR2_X1 inv_sq_U5 ( .A(inv_sq_in_0_3[1]), .B(inv_sq_b_sq_port_o_0_0[1]), .Z(
        inv_sq_port_o_0_2[1]) );
  XOR2_X1 inv_sq_U4 ( .A(inv_sq_in_0_3[0]), .B(inv_sq_b_sq_port_o_0_0[0]), .Z(
        inv_sq_port_o_0_2[0]) );
  XOR2_X1 inv_sq_U3 ( .A(inv_sq_in_0_2[2]), .B(inv_sq_port_o_0_0[2]), .Z(
        inv_sq_port_o_0_3[2]) );
  XOR2_X1 inv_sq_U2 ( .A(inv_sq_in_0_2[1]), .B(inv_sq_port_o_0_0[1]), .Z(
        inv_sq_port_o_0_3[1]) );
  XOR2_X1 inv_sq_U1 ( .A(inv_sq_in_0_2[0]), .B(inv_sq_port_o_0_0[0]), .Z(
        inv_sq_port_o_0_3[0]) );
  XOR2_X1 inv_sq_b_mulN2_U6 ( .A(inv_sq_port_o_1_0[2]), .B(
        inv_sq_b_sq_port_o_1_0[2]), .Z(inv_sq_port_o_1_1[2]) );
  XOR2_X1 inv_sq_b_mulN2_U5 ( .A(inv_sq_port_o_0_0[2]), .B(
        inv_sq_b_sq_port_o_0_0[2]), .Z(inv_sq_port_o_0_1[2]) );
  XOR2_X1 inv_sq_b_mulN2_U4 ( .A(inv_sq_port_o_1_0[1]), .B(
        inv_sq_b_sq_port_o_1_0[1]), .Z(inv_sq_port_o_1_1[1]) );
  XOR2_X1 inv_sq_b_mulN2_U3 ( .A(inv_sq_port_o_1_0[0]), .B(
        inv_sq_b_sq_port_o_1_0[0]), .Z(inv_sq_port_o_1_1[0]) );
  XOR2_X1 inv_sq_b_mulN2_U2 ( .A(inv_sq_port_o_0_0[1]), .B(
        inv_sq_b_sq_port_o_0_0[1]), .Z(inv_sq_port_o_0_1[1]) );
  XOR2_X1 inv_sq_b_mulN2_U1 ( .A(inv_sq_port_o_0_0[0]), .B(
        inv_sq_b_sq_port_o_0_0[0]), .Z(inv_sq_port_o_0_1[0]) );
  XOR2_X1 inv_mul4_U24 ( .A(inv_mul4_sum_mul_port_o_1_0[2]), .B(
        inv_mul4_hi_mul_port_o_1_0[2]), .Z(inv_mul4_port_o_1_2[2]) );
  XOR2_X1 inv_mul4_U23 ( .A(inv_mul4_sum_mul_port_o_1_0[1]), .B(
        inv_mul4_hi_mul_port_o_1_0[1]), .Z(inv_mul4_port_o_1_2[1]) );
  XOR2_X1 inv_mul4_U22 ( .A(inv_mul4_sum_mul_port_o_1_0[0]), .B(
        inv_mul4_hi_mul_port_o_1_0[0]), .Z(inv_mul4_port_o_1_2[0]) );
  XOR2_X1 inv_mul4_U21 ( .A(inv_mul4_sum_mul_port_o_1_1[2]), .B(
        inv_mul4_hi_mul_port_o_1_1[2]), .Z(inv_mul4_port_o_1_3[2]) );
  XOR2_X1 inv_mul4_U20 ( .A(inv_mul4_sum_mul_port_o_1_1[1]), .B(
        inv_mul4_hi_mul_port_o_1_1[1]), .Z(inv_mul4_port_o_1_3[1]) );
  XOR2_X1 inv_mul4_U19 ( .A(inv_mul4_sum_mul_port_o_1_1[0]), .B(
        inv_mul4_hi_mul_port_o_1_1[0]), .Z(inv_mul4_port_o_1_3[0]) );
  XOR2_X1 inv_mul4_U18 ( .A(inv_mul4_sum_mul_port_o_0_0[2]), .B(
        inv_mul4_hi_mul_port_o_0_0[2]), .Z(inv_mul4_port_o_0_2[2]) );
  XOR2_X1 inv_mul4_U17 ( .A(inv_mul4_sum_mul_port_o_0_0[1]), .B(
        inv_mul4_hi_mul_port_o_0_0[1]), .Z(inv_mul4_port_o_0_2[1]) );
  XOR2_X1 inv_mul4_U16 ( .A(inv_mul4_sum_mul_port_o_0_0[0]), .B(
        inv_mul4_hi_mul_port_o_0_0[0]), .Z(inv_mul4_port_o_0_2[0]) );
  XOR2_X1 inv_mul4_U15 ( .A(inv_mul4_sum_mul_port_o_0_1[2]), .B(
        inv_mul4_hi_mul_port_o_0_1[2]), .Z(inv_mul4_port_o_0_3[2]) );
  XOR2_X1 inv_mul4_U14 ( .A(inv_mul4_sum_mul_port_o_0_1[1]), .B(
        inv_mul4_hi_mul_port_o_0_1[1]), .Z(inv_mul4_port_o_0_3[1]) );
  XOR2_X1 inv_mul4_U13 ( .A(inv_mul4_sum_mul_port_o_0_1[0]), .B(
        inv_mul4_hi_mul_port_o_0_1[0]), .Z(inv_mul4_port_o_0_3[0]) );
  XOR2_X1 inv_mul4_U12 ( .A(inv_mul4_sum_mul_port_o_1_0[2]), .B(
        inv_mul4_lo_mul_port_o_1_0[2]), .Z(inv_mul4_port_o_1_0[2]) );
  XOR2_X1 inv_mul4_U11 ( .A(inv_mul4_sum_mul_port_o_1_0[1]), .B(
        inv_mul4_lo_mul_port_o_1_0[1]), .Z(inv_mul4_port_o_1_0[1]) );
  XOR2_X1 inv_mul4_U10 ( .A(inv_mul4_sum_mul_port_o_1_0[0]), .B(
        inv_mul4_lo_mul_port_o_1_0[0]), .Z(inv_mul4_port_o_1_0[0]) );
  XOR2_X1 inv_mul4_U9 ( .A(inv_mul4_sum_mul_port_o_1_1[2]), .B(
        inv_mul4_lo_mul_port_o_1_1[2]), .Z(inv_mul4_port_o_1_1[2]) );
  XOR2_X1 inv_mul4_U8 ( .A(inv_mul4_sum_mul_port_o_0_0[2]), .B(
        inv_mul4_lo_mul_port_o_0_0[2]), .Z(inv_mul4_port_o_0_0[2]) );
  XOR2_X1 inv_mul4_U7 ( .A(inv_mul4_sum_mul_port_o_0_1[2]), .B(
        inv_mul4_lo_mul_port_o_0_1[2]), .Z(inv_mul4_port_o_0_1[2]) );
  XOR2_X1 inv_mul4_U6 ( .A(inv_mul4_sum_mul_port_o_1_1[1]), .B(
        inv_mul4_lo_mul_port_o_1_1[1]), .Z(inv_mul4_port_o_1_1[1]) );
  XOR2_X1 inv_mul4_U5 ( .A(inv_mul4_sum_mul_port_o_1_1[0]), .B(
        inv_mul4_lo_mul_port_o_1_1[0]), .Z(inv_mul4_port_o_1_1[0]) );
  XOR2_X1 inv_mul4_U4 ( .A(inv_mul4_sum_mul_port_o_0_0[1]), .B(
        inv_mul4_lo_mul_port_o_0_0[1]), .Z(inv_mul4_port_o_0_0[1]) );
  XOR2_X1 inv_mul4_U3 ( .A(inv_mul4_sum_mul_port_o_0_0[0]), .B(
        inv_mul4_lo_mul_port_o_0_0[0]), .Z(inv_mul4_port_o_0_0[0]) );
  XOR2_X1 inv_mul4_U2 ( .A(inv_mul4_sum_mul_port_o_0_1[1]), .B(
        inv_mul4_lo_mul_port_o_0_1[1]), .Z(inv_mul4_port_o_0_1[1]) );
  XOR2_X1 inv_mul4_U1 ( .A(inv_mul4_sum_mul_port_o_0_1[0]), .B(
        inv_mul4_lo_mul_port_o_0_1[0]), .Z(inv_mul4_port_o_0_1[0]) );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_0), .B(inv_bh_0[2]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_0), .B(inv_bh_0[1]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_0), .B(inv_bh_0[0]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_1), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_1), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_1), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_0), .B(inv_bh_1[2]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_0), .B(inv_bh_1[1]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_0), .B(inv_bh_1[0]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_1), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_1), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_1), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n3) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n1) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n3), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n2) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n1), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n2), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_ah_0[2]), 
        .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2])
         );
  AND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_ah_0[1]), 
        .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1])
         );
  AND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_ah_0[0]), 
        .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0])
         );
  AND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_ah_1[2]), 
        .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2])
         );
  AND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_ah_1[1]), 
        .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1])
         );
  AND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_ah_1[0]), 
        .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0])
         );
  AND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_ah_0[2]), 
        .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2])
         );
  AND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_ah_0[1]), 
        .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1])
         );
  AND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_ah_0[0]), 
        .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0])
         );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_2), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_2), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_2), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_3), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_3), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_3), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_ah_1[2]), 
        .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2])
         );
  AND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_ah_1[1]), 
        .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1])
         );
  AND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_ah_1[0]), 
        .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0])
         );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_2), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_2), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_2), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), .Z(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_3), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_3), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_3), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( .A(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_mul4_hi_mul_and_1_1_port_z_0[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( .A(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_mul4_hi_mul_and_1_1_port_z_0[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( .A(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_mul4_hi_mul_and_1_1_port_z_0[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( .A(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_mul4_hi_mul_not_1_port_z_1[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( .A(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_mul4_hi_mul_not_1_port_z_1[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( .A(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_mul4_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_mul4_hi_mul_not_1_port_z_1[0]) );
  INV_X1 inv_mul4_hi_mul_not_1_U3 ( .A(inv_mul4_hi_mul_and_1_1_port_z_0[2]), 
        .ZN(inv_mul4_hi_mul_not_1_port_z_0[2]) );
  INV_X1 inv_mul4_hi_mul_not_1_U2 ( .A(inv_mul4_hi_mul_and_1_1_port_z_0[1]), 
        .ZN(inv_mul4_hi_mul_not_1_port_z_0[1]) );
  INV_X1 inv_mul4_hi_mul_not_1_U1 ( .A(inv_mul4_hi_mul_and_1_1_port_z_0[0]), 
        .ZN(inv_mul4_hi_mul_not_1_port_z_0[0]) );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_4), .B(port_i_0_0[2]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_4), .B(port_i_0_0[1]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_4), .B(port_i_0_0[0]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_5), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_5), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_5), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_4), .B(port_i_1_0[2]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_4), .B(port_i_1_0[1]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_4), .B(port_i_1_0[0]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_5), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_5), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_5), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_ax_0_2[2]), 
        .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2])
         );
  AND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_ax_0_2[1]), 
        .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1])
         );
  AND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_ax_0_2[0]), 
        .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0])
         );
  AND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_ax_1_2[2]), 
        .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2])
         );
  AND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_ax_1_2[1]), 
        .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1])
         );
  AND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_ax_1_2[0]), 
        .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0])
         );
  AND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_ax_0_2[2]), 
        .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2])
         );
  AND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_ax_0_2[1]), 
        .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1])
         );
  AND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_ax_0_2[0]), 
        .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0])
         );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_6), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_6), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_6), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_7), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_7), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_7), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_ax_1_2[2]), 
        .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2])
         );
  AND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_ax_1_2[1]), 
        .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1])
         );
  AND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_ax_1_2[0]), 
        .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0])
         );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_6), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_6), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_6), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), .Z(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_7), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_7), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_7), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( .A(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_mul4_hi_mul_and_2_1_port_z_0[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( .A(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_mul4_hi_mul_and_2_1_port_z_0[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( .A(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_mul4_hi_mul_and_2_1_port_z_0[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( .A(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_mul4_hi_mul_not_2_port_z_1[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( .A(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_mul4_hi_mul_not_2_port_z_1[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( .A(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_mul4_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_mul4_hi_mul_not_2_port_z_1[0]) );
  INV_X1 inv_mul4_hi_mul_not_2_U3 ( .A(inv_mul4_hi_mul_and_2_1_port_z_0[2]), 
        .ZN(inv_mul4_hi_mul_not_2_port_z_0[2]) );
  INV_X1 inv_mul4_hi_mul_not_2_U2 ( .A(inv_mul4_hi_mul_and_2_1_port_z_0[1]), 
        .ZN(inv_mul4_hi_mul_not_2_port_z_0[1]) );
  INV_X1 inv_mul4_hi_mul_not_2_U1 ( .A(inv_mul4_hi_mul_and_2_1_port_z_0[0]), 
        .ZN(inv_mul4_hi_mul_not_2_port_z_0[0]) );
  XOR2_X1 inv_mul4_hi_mul_xor_2_1_U6 ( .A(inv_mul4_hi_mul_not_2_port_z_1[2]), 
        .B(inv_mul4_hi_mul_not_1_port_z_1[2]), .Z(
        inv_mul4_hi_mul_port_o_1_0[2]) );
  XOR2_X1 inv_mul4_hi_mul_xor_2_1_U5 ( .A(inv_mul4_hi_mul_not_2_port_z_1[1]), 
        .B(inv_mul4_hi_mul_not_1_port_z_1[1]), .Z(
        inv_mul4_hi_mul_port_o_1_0[1]) );
  XOR2_X1 inv_mul4_hi_mul_xor_2_1_U4 ( .A(inv_mul4_hi_mul_not_2_port_z_1[0]), 
        .B(inv_mul4_hi_mul_not_1_port_z_1[0]), .Z(
        inv_mul4_hi_mul_port_o_1_0[0]) );
  XOR2_X1 inv_mul4_hi_mul_xor_2_1_U3 ( .A(inv_mul4_hi_mul_not_2_port_z_0[2]), 
        .B(inv_mul4_hi_mul_not_1_port_z_0[2]), .Z(
        inv_mul4_hi_mul_port_o_0_0[2]) );
  XOR2_X1 inv_mul4_hi_mul_xor_2_1_U2 ( .A(inv_mul4_hi_mul_not_2_port_z_0[1]), 
        .B(inv_mul4_hi_mul_not_1_port_z_0[1]), .Z(
        inv_mul4_hi_mul_port_o_0_0[1]) );
  XOR2_X1 inv_mul4_hi_mul_xor_2_1_U1 ( .A(inv_mul4_hi_mul_not_2_port_z_0[0]), 
        .B(inv_mul4_hi_mul_not_1_port_z_0[0]), .Z(
        inv_mul4_hi_mul_port_o_0_0[0]) );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), 
        .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_8), .B(linMap_port_o_0_3[2]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_8), .B(linMap_port_o_0_3[1]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_8), .B(linMap_port_o_0_3[0]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_9), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_9), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_9), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_8), .B(linMap_port_o_1_3[2]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_8), .B(linMap_port_o_1_3[1]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_8), .B(linMap_port_o_1_3[0]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_9), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_9), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_9), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_ax_0_3[2]), 
        .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2])
         );
  AND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_ax_0_3[1]), 
        .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1])
         );
  AND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_ax_0_3[0]), 
        .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0])
         );
  AND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_ax_1_3[2]), 
        .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2])
         );
  AND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_ax_1_3[1]), 
        .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1])
         );
  AND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_ax_1_3[0]), 
        .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0])
         );
  AND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_ax_0_3[2]), 
        .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2])
         );
  AND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_ax_0_3[1]), 
        .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1])
         );
  AND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_ax_0_3[0]), 
        .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0])
         );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_10), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_10), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_10), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_11), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_11), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_11), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_ax_1_3[2]), 
        .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2])
         );
  AND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_ax_1_3[1]), 
        .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1])
         );
  AND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_ax_1_3[0]), 
        .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0])
         );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_10), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_10), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_10), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), .Z(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_11), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_11), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_11), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( .A(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_mul4_hi_mul_and_3_1_port_z_0[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( .A(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_mul4_hi_mul_and_3_1_port_z_0[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( .A(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_mul4_hi_mul_and_3_1_port_z_0[0]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( .A(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_mul4_hi_mul_not_3_port_z_1[2]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( .A(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_mul4_hi_mul_not_3_port_z_1[1]) );
  XOR2_X1 inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( .A(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_mul4_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_mul4_hi_mul_not_3_port_z_1[0]) );
  INV_X1 inv_mul4_hi_mul_not_3_U3 ( .A(inv_mul4_hi_mul_and_3_1_port_z_0[2]), 
        .ZN(inv_mul4_hi_mul_not_3_port_z_0[2]) );
  INV_X1 inv_mul4_hi_mul_not_3_U2 ( .A(inv_mul4_hi_mul_and_3_1_port_z_0[1]), 
        .ZN(inv_mul4_hi_mul_not_3_port_z_0[1]) );
  INV_X1 inv_mul4_hi_mul_not_3_U1 ( .A(inv_mul4_hi_mul_and_3_1_port_z_0[0]), 
        .ZN(inv_mul4_hi_mul_not_3_port_z_0[0]) );
  XOR2_X1 inv_mul4_hi_mul_xor_3_1_U6 ( .A(inv_mul4_hi_mul_not_3_port_z_1[2]), 
        .B(inv_mul4_hi_mul_not_1_port_z_1[2]), .Z(
        inv_mul4_hi_mul_port_o_1_1[2]) );
  XOR2_X1 inv_mul4_hi_mul_xor_3_1_U5 ( .A(inv_mul4_hi_mul_not_3_port_z_1[1]), 
        .B(inv_mul4_hi_mul_not_1_port_z_1[1]), .Z(
        inv_mul4_hi_mul_port_o_1_1[1]) );
  XOR2_X1 inv_mul4_hi_mul_xor_3_1_U4 ( .A(inv_mul4_hi_mul_not_3_port_z_1[0]), 
        .B(inv_mul4_hi_mul_not_1_port_z_1[0]), .Z(
        inv_mul4_hi_mul_port_o_1_1[0]) );
  XOR2_X1 inv_mul4_hi_mul_xor_3_1_U3 ( .A(inv_mul4_hi_mul_not_3_port_z_0[2]), 
        .B(inv_mul4_hi_mul_not_1_port_z_0[2]), .Z(
        inv_mul4_hi_mul_port_o_0_1[2]) );
  XOR2_X1 inv_mul4_hi_mul_xor_3_1_U2 ( .A(inv_mul4_hi_mul_not_3_port_z_0[1]), 
        .B(inv_mul4_hi_mul_not_1_port_z_0[1]), .Z(
        inv_mul4_hi_mul_port_o_0_1[1]) );
  XOR2_X1 inv_mul4_hi_mul_xor_3_1_U1 ( .A(inv_mul4_hi_mul_not_3_port_z_0[0]), 
        .B(inv_mul4_hi_mul_not_1_port_z_0[0]), .Z(
        inv_mul4_hi_mul_port_o_0_1[0]) );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_12), .B(inv_bl_0[2]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_12), .B(inv_bl_0[1]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_12), .B(inv_bl_0[0]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_13), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_13), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_13), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_12), .B(inv_bl_1[2]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_12), .B(inv_bl_1[1]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_12), .B(inv_bl_1[0]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_13), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_13), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_13), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_al_0[2]), 
        .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2])
         );
  AND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_al_0[1]), 
        .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1])
         );
  AND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_al_0[0]), 
        .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0])
         );
  AND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_al_1[2]), 
        .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2])
         );
  AND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_al_1[1]), 
        .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1])
         );
  AND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_al_1[0]), 
        .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0])
         );
  AND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_al_0[2]), 
        .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2])
         );
  AND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_al_0[1]), 
        .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1])
         );
  AND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_al_0[0]), 
        .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0])
         );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_14), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_14), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_14), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_15), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_15), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_15), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_al_1[2]), 
        .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2])
         );
  AND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_al_1[1]), 
        .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1])
         );
  AND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_al_1[0]), 
        .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0])
         );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_14), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_14), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_14), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), .Z(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_15), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_15), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_15), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( .A(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_mul4_lo_mul_and_1_1_port_z_0[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( .A(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_mul4_lo_mul_and_1_1_port_z_0[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( .A(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_mul4_lo_mul_and_1_1_port_z_0[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( .A(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_mul4_lo_mul_not_1_port_z_1[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( .A(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_mul4_lo_mul_not_1_port_z_1[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( .A(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_mul4_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_mul4_lo_mul_not_1_port_z_1[0]) );
  INV_X1 inv_mul4_lo_mul_not_1_U3 ( .A(inv_mul4_lo_mul_and_1_1_port_z_0[2]), 
        .ZN(inv_mul4_lo_mul_not_1_port_z_0[2]) );
  INV_X1 inv_mul4_lo_mul_not_1_U2 ( .A(inv_mul4_lo_mul_and_1_1_port_z_0[1]), 
        .ZN(inv_mul4_lo_mul_not_1_port_z_0[1]) );
  INV_X1 inv_mul4_lo_mul_not_1_U1 ( .A(inv_mul4_lo_mul_and_1_1_port_z_0[0]), 
        .ZN(inv_mul4_lo_mul_not_1_port_z_0[0]) );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_16), .B(linMap_port_o_0_0[2]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_16), .B(linMap_port_o_0_0[1]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_16), .B(linMap_port_o_0_0[0]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_17), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_17), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_17), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_16), .B(linMap_port_o_1_0[2]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_16), .B(linMap_port_o_1_0[1]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_16), .B(linMap_port_o_1_0[0]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_17), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_17), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_17), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_ax_0_0[2]), 
        .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2])
         );
  AND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_ax_0_0[1]), 
        .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1])
         );
  AND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_ax_0_0[0]), 
        .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0])
         );
  AND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_ax_1_0[2]), 
        .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2])
         );
  AND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_ax_1_0[1]), 
        .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1])
         );
  AND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_ax_1_0[0]), 
        .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0])
         );
  AND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_ax_0_0[2]), 
        .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2])
         );
  AND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_ax_0_0[1]), 
        .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1])
         );
  AND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_ax_0_0[0]), 
        .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0])
         );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_18), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_18), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_18), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_19), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_19), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_19), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_ax_1_0[2]), 
        .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2])
         );
  AND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_ax_1_0[1]), 
        .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1])
         );
  AND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_ax_1_0[0]), 
        .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0])
         );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_18), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_18), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_18), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), .Z(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_19), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_19), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_19), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( .A(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_mul4_lo_mul_and_2_1_port_z_0[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( .A(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_mul4_lo_mul_and_2_1_port_z_0[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( .A(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_mul4_lo_mul_and_2_1_port_z_0[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( .A(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_mul4_lo_mul_not_2_port_z_1[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( .A(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_mul4_lo_mul_not_2_port_z_1[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( .A(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_mul4_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_mul4_lo_mul_not_2_port_z_1[0]) );
  INV_X1 inv_mul4_lo_mul_not_2_U3 ( .A(inv_mul4_lo_mul_and_2_1_port_z_0[2]), 
        .ZN(inv_mul4_lo_mul_not_2_port_z_0[2]) );
  INV_X1 inv_mul4_lo_mul_not_2_U2 ( .A(inv_mul4_lo_mul_and_2_1_port_z_0[1]), 
        .ZN(inv_mul4_lo_mul_not_2_port_z_0[1]) );
  INV_X1 inv_mul4_lo_mul_not_2_U1 ( .A(inv_mul4_lo_mul_and_2_1_port_z_0[0]), 
        .ZN(inv_mul4_lo_mul_not_2_port_z_0[0]) );
  XOR2_X1 inv_mul4_lo_mul_xor_2_1_U6 ( .A(inv_mul4_lo_mul_not_2_port_z_1[2]), 
        .B(inv_mul4_lo_mul_not_1_port_z_1[2]), .Z(
        inv_mul4_lo_mul_port_o_1_0[2]) );
  XOR2_X1 inv_mul4_lo_mul_xor_2_1_U5 ( .A(inv_mul4_lo_mul_not_2_port_z_1[1]), 
        .B(inv_mul4_lo_mul_not_1_port_z_1[1]), .Z(
        inv_mul4_lo_mul_port_o_1_0[1]) );
  XOR2_X1 inv_mul4_lo_mul_xor_2_1_U4 ( .A(inv_mul4_lo_mul_not_2_port_z_1[0]), 
        .B(inv_mul4_lo_mul_not_1_port_z_1[0]), .Z(
        inv_mul4_lo_mul_port_o_1_0[0]) );
  XOR2_X1 inv_mul4_lo_mul_xor_2_1_U3 ( .A(inv_mul4_lo_mul_not_2_port_z_0[2]), 
        .B(inv_mul4_lo_mul_not_1_port_z_0[2]), .Z(
        inv_mul4_lo_mul_port_o_0_0[2]) );
  XOR2_X1 inv_mul4_lo_mul_xor_2_1_U2 ( .A(inv_mul4_lo_mul_not_2_port_z_0[1]), 
        .B(inv_mul4_lo_mul_not_1_port_z_0[1]), .Z(
        inv_mul4_lo_mul_port_o_0_0[1]) );
  XOR2_X1 inv_mul4_lo_mul_xor_2_1_U1 ( .A(inv_mul4_lo_mul_not_2_port_z_0[0]), 
        .B(inv_mul4_lo_mul_not_1_port_z_0[0]), .Z(
        inv_mul4_lo_mul_port_o_0_0[0]) );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), 
        .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_20), .B(linMap_port_o_0_1[2]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_20), .B(linMap_port_o_0_1[1]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_20), .B(linMap_port_o_0_1[0]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_21), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_21), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_21), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_20), .B(linMap_port_o_1_1[2]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_20), .B(linMap_port_o_1_1[1]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_20), .B(linMap_port_o_1_1[0]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_21), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_21), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_21), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_ax_0_1[2]), 
        .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2])
         );
  AND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_ax_0_1[1]), 
        .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1])
         );
  AND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_ax_0_1[0]), 
        .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0])
         );
  AND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_ax_1_1[2]), 
        .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2])
         );
  AND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_ax_1_1[1]), 
        .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1])
         );
  AND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_ax_1_1[0]), 
        .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0])
         );
  AND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_ax_0_1[2]), 
        .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2])
         );
  AND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_ax_0_1[1]), 
        .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1])
         );
  AND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_ax_0_1[0]), 
        .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0])
         );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_22), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_22), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_22), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_23), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_23), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_23), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_ax_1_1[2]), 
        .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2])
         );
  AND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_ax_1_1[1]), 
        .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1])
         );
  AND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_ax_1_1[0]), 
        .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0])
         );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_22), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_22), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_22), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), .Z(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_23), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_23), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_23), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( .A(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_mul4_lo_mul_and_3_1_port_z_0[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( .A(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_mul4_lo_mul_and_3_1_port_z_0[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( .A(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_mul4_lo_mul_and_3_1_port_z_0[0]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( .A(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_mul4_lo_mul_not_3_port_z_1[2]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( .A(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_mul4_lo_mul_not_3_port_z_1[1]) );
  XOR2_X1 inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( .A(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_mul4_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_mul4_lo_mul_not_3_port_z_1[0]) );
  INV_X1 inv_mul4_lo_mul_not_3_U3 ( .A(inv_mul4_lo_mul_and_3_1_port_z_0[2]), 
        .ZN(inv_mul4_lo_mul_not_3_port_z_0[2]) );
  INV_X1 inv_mul4_lo_mul_not_3_U2 ( .A(inv_mul4_lo_mul_and_3_1_port_z_0[1]), 
        .ZN(inv_mul4_lo_mul_not_3_port_z_0[1]) );
  INV_X1 inv_mul4_lo_mul_not_3_U1 ( .A(inv_mul4_lo_mul_and_3_1_port_z_0[0]), 
        .ZN(inv_mul4_lo_mul_not_3_port_z_0[0]) );
  XOR2_X1 inv_mul4_lo_mul_xor_3_1_U6 ( .A(inv_mul4_lo_mul_not_3_port_z_1[2]), 
        .B(inv_mul4_lo_mul_not_1_port_z_1[2]), .Z(
        inv_mul4_lo_mul_port_o_1_1[2]) );
  XOR2_X1 inv_mul4_lo_mul_xor_3_1_U5 ( .A(inv_mul4_lo_mul_not_3_port_z_0[2]), 
        .B(inv_mul4_lo_mul_not_1_port_z_0[2]), .Z(
        inv_mul4_lo_mul_port_o_0_1[2]) );
  XOR2_X1 inv_mul4_lo_mul_xor_3_1_U4 ( .A(inv_mul4_lo_mul_not_3_port_z_1[1]), 
        .B(inv_mul4_lo_mul_not_1_port_z_1[1]), .Z(
        inv_mul4_lo_mul_port_o_1_1[1]) );
  XOR2_X1 inv_mul4_lo_mul_xor_3_1_U3 ( .A(inv_mul4_lo_mul_not_3_port_z_1[0]), 
        .B(inv_mul4_lo_mul_not_1_port_z_1[0]), .Z(
        inv_mul4_lo_mul_port_o_1_1[0]) );
  XOR2_X1 inv_mul4_lo_mul_xor_3_1_U2 ( .A(inv_mul4_lo_mul_not_3_port_z_0[1]), 
        .B(inv_mul4_lo_mul_not_1_port_z_0[1]), .Z(
        inv_mul4_lo_mul_port_o_0_1[1]) );
  XOR2_X1 inv_mul4_lo_mul_xor_3_1_U1 ( .A(inv_mul4_lo_mul_not_3_port_z_0[0]), 
        .B(inv_mul4_lo_mul_not_1_port_z_0[0]), .Z(
        inv_mul4_lo_mul_port_o_0_1[0]) );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_24), .B(inv_sbx_0_0[2]), .Z(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_24), .B(inv_sbx_0_0[1]), .Z(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_24), .B(inv_sbx_0_0[0]), .Z(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_25), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_25), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_25), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_24), .B(inv_sbx_1_0[2]), .Z(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_24), .B(inv_sbx_1_0[1]), .Z(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_24), .B(inv_sbx_1_0[0]), .Z(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_25), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_25), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_25), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_sax_0_0[2]), .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_sax_0_0[1]), .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_sax_0_0[0]), .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_sax_1_0[2]), .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_sax_1_0[1]), .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_sax_1_0[0]), .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_sax_0_0[2]), .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_sax_0_0[1]), .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_sax_0_0[0]), .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_26), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_26), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_26), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_27), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_27), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_27), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]) );
  OR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_sax_1_0[2]), .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_sax_1_0[1]), .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_sax_1_0[0]), .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_26), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_26), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_26), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_27), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_27), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_27), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]) );
  OR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( .A(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_mul4_sum_mul_and_1_1_port_z_0[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( .A(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_mul4_sum_mul_and_1_1_port_z_0[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( .A(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_mul4_sum_mul_and_1_1_port_z_0[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( .A(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_mul4_sum_mul_not_1_port_z_1[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( .A(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_mul4_sum_mul_not_1_port_z_1[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( .A(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_mul4_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_mul4_sum_mul_not_1_port_z_1[0]) );
  INV_X1 inv_mul4_sum_mul_not_1_U3 ( .A(inv_mul4_sum_mul_and_1_1_port_z_0[2]), 
        .ZN(inv_mul4_sum_mul_not_1_port_z_0[2]) );
  INV_X1 inv_mul4_sum_mul_not_1_U2 ( .A(inv_mul4_sum_mul_and_1_1_port_z_0[1]), 
        .ZN(inv_mul4_sum_mul_not_1_port_z_0[1]) );
  INV_X1 inv_mul4_sum_mul_not_1_U1 ( .A(inv_mul4_sum_mul_and_1_1_port_z_0[0]), 
        .ZN(inv_mul4_sum_mul_not_1_port_z_0[0]) );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_28), .B(inv_sbx_0_1[2]), .Z(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_28), .B(inv_sbx_0_1[1]), .Z(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_28), .B(inv_sbx_0_1[0]), .Z(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_29), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_29), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_29), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_28), .B(inv_sbx_1_1[2]), .Z(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_28), .B(inv_sbx_1_1[1]), .Z(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_28), .B(inv_sbx_1_1[0]), .Z(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_29), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_29), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_29), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_sax_0_1[2]), .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_sax_0_1[1]), .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_sax_0_1[0]), .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_sax_1_1[2]), .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_sax_1_1[1]), .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_sax_1_1[0]), .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_sax_0_1[2]), .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_sax_0_1[1]), .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_sax_0_1[0]), .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_30), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_30), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_30), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_31), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_31), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_31), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]) );
  OR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_sax_1_1[2]), .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_sax_1_1[1]), .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_sax_1_1[0]), .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_30), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_30), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_30), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_31), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_31), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_31), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]) );
  OR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( .A(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_mul4_sum_mul_and_2_1_port_z_0[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( .A(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_mul4_sum_mul_and_2_1_port_z_0[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( .A(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_mul4_sum_mul_and_2_1_port_z_0[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( .A(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_mul4_sum_mul_not_2_port_z_1[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( .A(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_mul4_sum_mul_not_2_port_z_1[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( .A(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_mul4_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_mul4_sum_mul_not_2_port_z_1[0]) );
  INV_X1 inv_mul4_sum_mul_not_2_U3 ( .A(inv_mul4_sum_mul_and_2_1_port_z_0[2]), 
        .ZN(inv_mul4_sum_mul_not_2_port_z_0[2]) );
  INV_X1 inv_mul4_sum_mul_not_2_U2 ( .A(inv_mul4_sum_mul_and_2_1_port_z_0[1]), 
        .ZN(inv_mul4_sum_mul_not_2_port_z_0[1]) );
  INV_X1 inv_mul4_sum_mul_not_2_U1 ( .A(inv_mul4_sum_mul_and_2_1_port_z_0[0]), 
        .ZN(inv_mul4_sum_mul_not_2_port_z_0[0]) );
  XOR2_X1 inv_mul4_sum_mul_xor_2_1_U6 ( .A(inv_mul4_sum_mul_not_2_port_z_1[2]), 
        .B(inv_mul4_sum_mul_not_1_port_z_1[2]), .Z(
        inv_mul4_sum_mul_port_o_1_0[2]) );
  XOR2_X1 inv_mul4_sum_mul_xor_2_1_U5 ( .A(inv_mul4_sum_mul_not_2_port_z_0[2]), 
        .B(inv_mul4_sum_mul_not_1_port_z_0[2]), .Z(
        inv_mul4_sum_mul_port_o_0_0[2]) );
  XOR2_X1 inv_mul4_sum_mul_xor_2_1_U4 ( .A(inv_mul4_sum_mul_not_2_port_z_1[1]), 
        .B(inv_mul4_sum_mul_not_1_port_z_1[1]), .Z(
        inv_mul4_sum_mul_port_o_1_0[1]) );
  XOR2_X1 inv_mul4_sum_mul_xor_2_1_U3 ( .A(inv_mul4_sum_mul_not_2_port_z_1[0]), 
        .B(inv_mul4_sum_mul_not_1_port_z_1[0]), .Z(
        inv_mul4_sum_mul_port_o_1_0[0]) );
  XOR2_X1 inv_mul4_sum_mul_xor_2_1_U2 ( .A(inv_mul4_sum_mul_not_2_port_z_0[1]), 
        .B(inv_mul4_sum_mul_not_1_port_z_0[1]), .Z(
        inv_mul4_sum_mul_port_o_0_0[1]) );
  XOR2_X1 inv_mul4_sum_mul_xor_2_1_U1 ( .A(inv_mul4_sum_mul_not_2_port_z_0[0]), 
        .B(inv_mul4_sum_mul_not_1_port_z_0[0]), .Z(
        inv_mul4_sum_mul_port_o_0_0[0]) );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), 
        .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_32), .B(inv_bb_0[2]), .Z(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_32), .B(inv_bb_0[1]), .Z(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_32), .B(inv_bb_0[0]), .Z(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_33), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_33), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_33), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_32), .B(inv_bb_1[2]), .Z(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_32), .B(inv_bb_1[1]), .Z(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_32), .B(inv_bb_1[0]), .Z(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_33), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_33), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_33), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_aa_0[2]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2])
         );
  AND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_aa_0[1]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1])
         );
  AND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_aa_0[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0])
         );
  AND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_aa_1[2]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2])
         );
  AND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_aa_1[1]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1])
         );
  AND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_aa_1[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0])
         );
  AND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_aa_0[2]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2])
         );
  AND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_aa_0[1]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1])
         );
  AND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_aa_0[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0])
         );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_34), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_34), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_34), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_35), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_35), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_35), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]) );
  OR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_aa_1[2]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2])
         );
  AND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_aa_1[1]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1])
         );
  AND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_aa_1[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0])
         );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_34), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_34), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_34), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_35), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_35), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_35), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]) );
  OR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( .A(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_mul4_sum_mul_and_3_1_port_z_0[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( .A(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_mul4_sum_mul_and_3_1_port_z_0[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( .A(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_mul4_sum_mul_and_3_1_port_z_0[0]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( .A(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_mul4_sum_mul_not_3_port_z_1[2]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( .A(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_mul4_sum_mul_not_3_port_z_1[1]) );
  XOR2_X1 inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( .A(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_mul4_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_mul4_sum_mul_not_3_port_z_1[0]) );
  INV_X1 inv_mul4_sum_mul_not_3_U3 ( .A(inv_mul4_sum_mul_and_3_1_port_z_0[2]), 
        .ZN(inv_mul4_sum_mul_not_3_port_z_0[2]) );
  INV_X1 inv_mul4_sum_mul_not_3_U2 ( .A(inv_mul4_sum_mul_and_3_1_port_z_0[1]), 
        .ZN(inv_mul4_sum_mul_not_3_port_z_0[1]) );
  INV_X1 inv_mul4_sum_mul_not_3_U1 ( .A(inv_mul4_sum_mul_and_3_1_port_z_0[0]), 
        .ZN(inv_mul4_sum_mul_not_3_port_z_0[0]) );
  XOR2_X1 inv_mul4_sum_mul_xor_3_1_U6 ( .A(inv_mul4_sum_mul_not_3_port_z_1[2]), 
        .B(inv_mul4_sum_mul_not_1_port_z_1[2]), .Z(
        inv_mul4_sum_mul_port_o_1_1[2]) );
  XOR2_X1 inv_mul4_sum_mul_xor_3_1_U5 ( .A(inv_mul4_sum_mul_not_3_port_z_0[2]), 
        .B(inv_mul4_sum_mul_not_1_port_z_0[2]), .Z(
        inv_mul4_sum_mul_port_o_0_1[2]) );
  XOR2_X1 inv_mul4_sum_mul_xor_3_1_U4 ( .A(inv_mul4_sum_mul_not_3_port_z_1[1]), 
        .B(inv_mul4_sum_mul_not_1_port_z_1[1]), .Z(
        inv_mul4_sum_mul_port_o_1_1[1]) );
  XOR2_X1 inv_mul4_sum_mul_xor_3_1_U3 ( .A(inv_mul4_sum_mul_not_3_port_z_1[0]), 
        .B(inv_mul4_sum_mul_not_1_port_z_1[0]), .Z(
        inv_mul4_sum_mul_port_o_1_1[0]) );
  XOR2_X1 inv_mul4_sum_mul_xor_3_1_U2 ( .A(inv_mul4_sum_mul_not_3_port_z_0[1]), 
        .B(inv_mul4_sum_mul_not_1_port_z_0[1]), .Z(
        inv_mul4_sum_mul_port_o_0_1[1]) );
  XOR2_X1 inv_mul4_sum_mul_xor_3_1_U1 ( .A(inv_mul4_sum_mul_not_3_port_z_0[0]), 
        .B(inv_mul4_sum_mul_not_1_port_z_0[0]), .Z(
        inv_mul4_sum_mul_port_o_0_1[0]) );
  XOR2_X1 inv_dx_inv_U44 ( .A(inv_dx_inv_ax_0_1[2]), .B(inv_dx_inv_ax_0_0[2]), 
        .Z(inv_dx_inv_sax_0[2]) );
  XOR2_X1 inv_dx_inv_U43 ( .A(inv_dx_inv_ax_1_1[2]), .B(inv_dx_inv_ax_1_0[2]), 
        .Z(inv_dx_inv_sax_1[2]) );
  XOR2_X1 inv_dx_inv_U42 ( .A(inv_dx_inv_ax_0_1[1]), .B(inv_dx_inv_ax_0_0[1]), 
        .Z(inv_dx_inv_sax_0[1]) );
  XOR2_X1 inv_dx_inv_U41 ( .A(inv_dx_inv_ax_1_1[1]), .B(inv_dx_inv_ax_1_0[1]), 
        .Z(inv_dx_inv_sax_1[1]) );
  XOR2_X1 inv_dx_inv_U40 ( .A(inv_dx_inv_ax_0_1[0]), .B(inv_dx_inv_ax_0_0[0]), 
        .Z(inv_dx_inv_sax_0[0]) );
  XOR2_X1 inv_dx_inv_U39 ( .A(inv_dx_inv_ax_1_1[0]), .B(inv_dx_inv_ax_1_0[0]), 
        .Z(inv_dx_inv_sax_1[0]) );
  XOR2_X1 inv_dx_inv_U38 ( .A(inv_dx_inv_sc_port_o_1_1[2]), .B(
        inv_dx_inv_mul2_port_o_1_1[2]), .Z(inv_dx_inv_dx_inv_port_o_1_0[2]) );
  XOR2_X1 inv_dx_inv_U37 ( .A(inv_dx_inv_sc_port_o_0_1[2]), .B(
        inv_dx_inv_mul2_port_o_0_1[2]), .Z(inv_dx_inv_dx_inv_port_o_0_0[2]) );
  XOR2_X1 inv_dx_inv_U36 ( .A(inv_cx_1_0[2]), .B(inv_dx_inv_ax_1_0[2]), .Z(
        inv_dx_inv_sq_port_o_1_1[2]) );
  XOR2_X1 inv_dx_inv_U35 ( .A(inv_cx_1_1[2]), .B(inv_dx_inv_ax_1_1[2]), .Z(
        inv_dx_inv_sc_port_o_1_1[2]) );
  XOR2_X1 inv_dx_inv_U34 ( .A(inv_dx_inv_sc_port_o_1_0[2]), .B(
        inv_dx_inv_mul2_port_o_1_0[2]), .Z(inv_dx_inv_dx_inv_port_o_1_1[2]) );
  XOR2_X1 inv_dx_inv_U33 ( .A(inv_dx_inv_sc_port_o_1_1[1]), .B(
        inv_dx_inv_mul2_port_o_1_1[1]), .Z(inv_dx_inv_dx_inv_port_o_1_0[1]) );
  XOR2_X1 inv_dx_inv_U32 ( .A(inv_cx_0_0[2]), .B(inv_dx_inv_ax_0_0[2]), .Z(
        inv_dx_inv_sq_port_o_0_1[2]) );
  XOR2_X1 inv_dx_inv_U31 ( .A(inv_dx_inv_sc_port_o_1_1[0]), .B(
        inv_dx_inv_mul2_port_o_1_1[0]), .Z(inv_dx_inv_dx_inv_port_o_1_0[0]) );
  XOR2_X1 inv_dx_inv_U30 ( .A(inv_cx_0_1[2]), .B(inv_dx_inv_ax_0_1[2]), .Z(
        inv_dx_inv_sc_port_o_0_1[2]) );
  XOR2_X1 inv_dx_inv_U29 ( .A(inv_dx_inv_sc_port_o_0_1[1]), .B(
        inv_dx_inv_mul2_port_o_0_1[1]), .Z(inv_dx_inv_dx_inv_port_o_0_0[1]) );
  XOR2_X1 inv_dx_inv_U28 ( .A(inv_dx_inv_sc_port_o_0_1[0]), .B(
        inv_dx_inv_mul2_port_o_0_1[0]), .Z(inv_dx_inv_dx_inv_port_o_0_0[0]) );
  XOR2_X1 inv_dx_inv_U27 ( .A(inv_cx_1_0[1]), .B(inv_dx_inv_ax_1_0[1]), .Z(
        inv_dx_inv_sq_port_o_1_1[1]) );
  XOR2_X1 inv_dx_inv_U26 ( .A(inv_cx_1_0[0]), .B(inv_dx_inv_ax_1_0[0]), .Z(
        inv_dx_inv_sq_port_o_1_1[0]) );
  XOR2_X1 inv_dx_inv_U25 ( .A(inv_cx_1_1[1]), .B(inv_dx_inv_ax_1_1[1]), .Z(
        inv_dx_inv_sc_port_o_1_1[1]) );
  XOR2_X1 inv_dx_inv_U24 ( .A(inv_dx_inv_sc_port_o_1_0[1]), .B(
        inv_dx_inv_mul2_port_o_1_0[1]), .Z(inv_dx_inv_dx_inv_port_o_1_1[1]) );
  XOR2_X1 inv_dx_inv_U23 ( .A(inv_cx_1_1[0]), .B(inv_dx_inv_ax_1_1[0]), .Z(
        inv_dx_inv_sc_port_o_1_1[0]) );
  XOR2_X1 inv_dx_inv_U22 ( .A(inv_dx_inv_sc_port_o_1_0[0]), .B(
        inv_dx_inv_mul2_port_o_1_0[0]), .Z(inv_dx_inv_dx_inv_port_o_1_1[0]) );
  XOR2_X1 inv_dx_inv_U21 ( .A(inv_cx_0_0[1]), .B(inv_dx_inv_ax_0_0[1]), .Z(
        inv_dx_inv_sq_port_o_0_1[1]) );
  XOR2_X1 inv_dx_inv_U20 ( .A(inv_cx_0_0[0]), .B(inv_dx_inv_ax_0_0[0]), .Z(
        inv_dx_inv_sq_port_o_0_1[0]) );
  XOR2_X1 inv_dx_inv_U19 ( .A(inv_cx_0_1[1]), .B(inv_dx_inv_ax_0_1[1]), .Z(
        inv_dx_inv_sc_port_o_0_1[1]) );
  XOR2_X1 inv_dx_inv_U18 ( .A(inv_cx_0_1[0]), .B(inv_dx_inv_ax_0_1[0]), .Z(
        inv_dx_inv_sc_port_o_0_1[0]) );
  XOR2_X1 inv_dx_inv_U17 ( .A(inv_cx_1_1[2]), .B(inv_cx_1_0[2]), .Z(
        inv_dx_inv_sbx_1[2]) );
  XOR2_X1 inv_dx_inv_U16 ( .A(inv_cx_1_1[1]), .B(inv_cx_1_0[1]), .Z(
        inv_dx_inv_sbx_1[1]) );
  XOR2_X1 inv_dx_inv_U15 ( .A(inv_cx_1_1[0]), .B(inv_cx_1_0[0]), .Z(
        inv_dx_inv_sbx_1[0]) );
  XOR2_X1 inv_dx_inv_U14 ( .A(inv_dx_inv_dx_inv_port_o_1_1[2]), .B(
        inv_dx_inv_dx_inv_port_o_1_0[2]), .Z(inv_dx_inv_sdx_1[2]) );
  XOR2_X1 inv_dx_inv_U13 ( .A(inv_dx_inv_dx_inv_port_o_0_1[2]), .B(
        inv_dx_inv_dx_inv_port_o_0_0[2]), .Z(inv_dx_inv_sdx_0[2]) );
  XOR2_X1 inv_dx_inv_U12 ( .A(inv_dx_inv_sc_port_o_0_0[2]), .B(
        inv_dx_inv_mul2_port_o_0_0[2]), .Z(inv_dx_inv_dx_inv_port_o_0_1[2]) );
  XOR2_X1 inv_dx_inv_U11 ( .A(inv_dx_inv_dx_inv_port_o_1_1[1]), .B(
        inv_dx_inv_dx_inv_port_o_1_0[1]), .Z(inv_dx_inv_sdx_1[1]) );
  XOR2_X1 inv_dx_inv_U10 ( .A(inv_dx_inv_dx_inv_port_o_1_1[0]), .B(
        inv_dx_inv_dx_inv_port_o_1_0[0]), .Z(inv_dx_inv_sdx_1[0]) );
  XOR2_X1 inv_dx_inv_U9 ( .A(inv_dx_inv_dx_inv_port_o_0_1[1]), .B(
        inv_dx_inv_dx_inv_port_o_0_0[1]), .Z(inv_dx_inv_sdx_0[1]) );
  XOR2_X1 inv_dx_inv_U8 ( .A(inv_dx_inv_sc_port_o_0_0[1]), .B(
        inv_dx_inv_mul2_port_o_0_0[1]), .Z(inv_dx_inv_dx_inv_port_o_0_1[1]) );
  XOR2_X1 inv_dx_inv_U7 ( .A(inv_dx_inv_dx_inv_port_o_0_1[0]), .B(
        inv_dx_inv_dx_inv_port_o_0_0[0]), .Z(inv_dx_inv_sdx_0[0]) );
  XOR2_X1 inv_dx_inv_U6 ( .A(inv_dx_inv_sc_port_o_0_0[0]), .B(
        inv_dx_inv_mul2_port_o_0_0[0]), .Z(inv_dx_inv_dx_inv_port_o_0_1[0]) );
  XOR2_X1 inv_dx_inv_U5 ( .A(inv_cx_0_1[2]), .B(inv_cx_0_0[2]), .Z(
        inv_dx_inv_sbx_0[2]) );
  XOR2_X1 inv_dx_inv_U4 ( .A(inv_cx_0_1[1]), .B(inv_cx_0_0[1]), .Z(
        inv_dx_inv_sbx_0[1]) );
  XOR2_X1 inv_dx_inv_U3 ( .A(inv_cx_0_1[0]), .B(inv_cx_0_0[0]), .Z(
        inv_dx_inv_sbx_0[0]) );
  DFF_X1 inv_dx_inv_reg_sbx_1_reg_0_ ( .D(inv_dx_inv_sbx_1[0]), .CK(clk), .Q(
        inv_dx_inv_reg_sbx_1[0]), .QN() );
  DFF_X1 inv_dx_inv_reg_sbx_1_reg_1_ ( .D(inv_dx_inv_sbx_1[1]), .CK(clk), .Q(
        inv_dx_inv_reg_sbx_1[1]), .QN() );
  DFF_X1 inv_dx_inv_reg_sbx_1_reg_2_ ( .D(inv_dx_inv_sbx_1[2]), .CK(clk), .Q(
        inv_dx_inv_reg_sbx_1[2]), .QN() );
  DFF_X1 inv_dx_inv_reg_sbx_0_reg_0_ ( .D(inv_dx_inv_sbx_0[0]), .CK(clk), .Q(
        inv_dx_inv_reg_sbx_0[0]), .QN() );
  DFF_X1 inv_dx_inv_reg_sbx_0_reg_1_ ( .D(inv_dx_inv_sbx_0[1]), .CK(clk), .Q(
        inv_dx_inv_reg_sbx_0[1]), .QN() );
  DFF_X1 inv_dx_inv_reg_sbx_0_reg_2_ ( .D(inv_dx_inv_sbx_0[2]), .CK(clk), .Q(
        inv_dx_inv_reg_sbx_0[2]), .QN() );
  DFF_X1 inv_dx_inv_reg_bx_1_1_reg_0_ ( .D(inv_cx_1_1[0]), .CK(clk), .Q(
        inv_dx_inv_reg_bx_1_1[0]), .QN() );
  DFF_X1 inv_dx_inv_reg_bx_1_1_reg_1_ ( .D(inv_cx_1_1[1]), .CK(clk), .Q(
        inv_dx_inv_reg_bx_1_1[1]), .QN() );
  DFF_X1 inv_dx_inv_reg_bx_1_1_reg_2_ ( .D(inv_cx_1_1[2]), .CK(clk), .Q(
        inv_dx_inv_reg_bx_1_1[2]), .QN() );
  DFF_X1 inv_dx_inv_reg_bx_1_0_reg_0_ ( .D(inv_cx_1_0[0]), .CK(clk), .Q(
        inv_dx_inv_reg_bx_1_0[0]), .QN() );
  DFF_X1 inv_dx_inv_reg_bx_1_0_reg_1_ ( .D(inv_cx_1_0[1]), .CK(clk), .Q(
        inv_dx_inv_reg_bx_1_0[1]), .QN() );
  DFF_X1 inv_dx_inv_reg_bx_1_0_reg_2_ ( .D(inv_cx_1_0[2]), .CK(clk), .Q(
        inv_dx_inv_reg_bx_1_0[2]), .QN() );
  DFF_X1 inv_dx_inv_reg_bx_0_1_reg_0_ ( .D(inv_cx_0_1[0]), .CK(clk), .Q(
        inv_dx_inv_reg_bx_0_1[0]), .QN() );
  DFF_X1 inv_dx_inv_reg_bx_0_1_reg_1_ ( .D(inv_cx_0_1[1]), .CK(clk), .Q(
        inv_dx_inv_reg_bx_0_1[1]), .QN() );
  DFF_X1 inv_dx_inv_reg_bx_0_1_reg_2_ ( .D(inv_cx_0_1[2]), .CK(clk), .Q(
        inv_dx_inv_reg_bx_0_1[2]), .QN() );
  DFF_X1 inv_dx_inv_reg_bx_0_0_reg_0_ ( .D(inv_cx_0_0[0]), .CK(clk), .Q(
        inv_dx_inv_reg_bx_0_0[0]), .QN() );
  DFF_X1 inv_dx_inv_reg_bx_0_0_reg_1_ ( .D(inv_cx_0_0[1]), .CK(clk), .Q(
        inv_dx_inv_reg_bx_0_0[1]), .QN() );
  DFF_X1 inv_dx_inv_reg_bx_0_0_reg_2_ ( .D(inv_cx_0_0[2]), .CK(clk), .Q(
        inv_dx_inv_reg_bx_0_0[2]), .QN() );
  DFF_X1 inv_dx_inv_ax_1_1_reg_0_ ( .D(inv_cx_1_3[0]), .CK(clk), .Q(
        inv_dx_inv_ax_1_1[0]), .QN() );
  DFF_X1 inv_dx_inv_ax_1_1_reg_1_ ( .D(inv_cx_1_3[1]), .CK(clk), .Q(
        inv_dx_inv_ax_1_1[1]), .QN() );
  DFF_X1 inv_dx_inv_ax_1_1_reg_2_ ( .D(inv_cx_1_3[2]), .CK(clk), .Q(
        inv_dx_inv_ax_1_1[2]), .QN() );
  DFF_X1 inv_dx_inv_ax_1_0_reg_0_ ( .D(inv_cx_1_2[0]), .CK(clk), .Q(
        inv_dx_inv_ax_1_0[0]), .QN() );
  DFF_X1 inv_dx_inv_ax_1_0_reg_1_ ( .D(inv_cx_1_2[1]), .CK(clk), .Q(
        inv_dx_inv_ax_1_0[1]), .QN() );
  DFF_X1 inv_dx_inv_ax_1_0_reg_2_ ( .D(inv_cx_1_2[2]), .CK(clk), .Q(
        inv_dx_inv_ax_1_0[2]), .QN() );
  DFF_X1 inv_dx_inv_ax_0_1_reg_0_ ( .D(inv_cx_0_3[0]), .CK(clk), .Q(
        inv_dx_inv_ax_0_1[0]), .QN() );
  DFF_X1 inv_dx_inv_ax_0_1_reg_1_ ( .D(inv_cx_0_3[1]), .CK(clk), .Q(
        inv_dx_inv_ax_0_1[1]), .QN() );
  DFF_X1 inv_dx_inv_ax_0_1_reg_2_ ( .D(inv_cx_0_3[2]), .CK(clk), .Q(
        inv_dx_inv_ax_0_1[2]), .QN() );
  DFF_X1 inv_dx_inv_ax_0_0_reg_0_ ( .D(inv_cx_0_2[0]), .CK(clk), .Q(
        inv_dx_inv_ax_0_0[0]), .QN() );
  DFF_X1 inv_dx_inv_ax_0_0_reg_1_ ( .D(inv_cx_0_2[1]), .CK(clk), .Q(
        inv_dx_inv_ax_0_0[1]), .QN() );
  DFF_X1 inv_dx_inv_ax_0_0_reg_2_ ( .D(inv_cx_0_2[2]), .CK(clk), .Q(
        inv_dx_inv_ax_0_0[2]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_36), .B(inv_dx_inv_sbx_0[2]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_36), .B(inv_dx_inv_sbx_0[1]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_36), .B(inv_dx_inv_sbx_0[0]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_37), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_37), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_37), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_36), .B(inv_dx_inv_sbx_1[2]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_36), .B(inv_dx_inv_sbx_1[1]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_36), .B(inv_dx_inv_sbx_1[0]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_37), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_37), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_37), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_sax_0[2]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_sax_0[1]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_sax_0[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_sax_1[2]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_sax_1[1]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_sax_1[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_sax_0[2]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_sax_0[1]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_sax_0[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_38), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_38), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_38), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_39), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_39), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_39), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_sax_1[2]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_sax_1[1]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_sax_1[0]), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_38), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_38), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_38), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), .Z(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_39), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_39), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_39), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( .A(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_dx_inv_mul2_and_1_1_port_z_0[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( .A(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_dx_inv_mul2_and_1_1_port_z_0[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( .A(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_dx_inv_mul2_and_1_1_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( .A(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_dx_inv_mul2_not_1_port_z_1[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( .A(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_dx_inv_mul2_not_1_port_z_1[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( .A(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_dx_inv_mul2_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_dx_inv_mul2_not_1_port_z_1[0]) );
  INV_X1 inv_dx_inv_mul2_not_1_U3 ( .A(inv_dx_inv_mul2_and_1_1_port_z_0[2]), 
        .ZN(inv_dx_inv_mul2_not_1_port_z_0[2]) );
  INV_X1 inv_dx_inv_mul2_not_1_U2 ( .A(inv_dx_inv_mul2_and_1_1_port_z_0[1]), 
        .ZN(inv_dx_inv_mul2_not_1_port_z_0[1]) );
  INV_X1 inv_dx_inv_mul2_not_1_U1 ( .A(inv_dx_inv_mul2_and_1_1_port_z_0[0]), 
        .ZN(inv_dx_inv_mul2_not_1_port_z_0[0]) );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_40), .B(inv_cx_0_0[2]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_40), .B(inv_cx_0_0[1]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_40), .B(inv_cx_0_0[0]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_41), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_41), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_41), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_40), .B(inv_cx_1_0[2]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_40), .B(inv_cx_1_0[1]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_40), .B(inv_cx_1_0[0]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_41), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_41), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_41), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_ax_0_0[2]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_ax_0_0[1]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_ax_0_0[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_ax_1_0[2]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_ax_1_0[1]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_ax_1_0[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_ax_0_0[2]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_ax_0_0[1]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_ax_0_0[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_42), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_42), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_42), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_43), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_43), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_43), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_ax_1_0[2]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_ax_1_0[1]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_ax_1_0[0]), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_42), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_42), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_42), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), .Z(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_43), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_43), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_43), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( .A(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_dx_inv_mul2_and_2_1_port_z_0[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( .A(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_dx_inv_mul2_and_2_1_port_z_0[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( .A(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_dx_inv_mul2_and_2_1_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( .A(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_dx_inv_mul2_not_2_port_z_1[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( .A(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_dx_inv_mul2_not_2_port_z_1[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( .A(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_dx_inv_mul2_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_dx_inv_mul2_not_2_port_z_1[0]) );
  INV_X1 inv_dx_inv_mul2_not_2_U3 ( .A(inv_dx_inv_mul2_and_2_1_port_z_0[2]), 
        .ZN(inv_dx_inv_mul2_not_2_port_z_0[2]) );
  INV_X1 inv_dx_inv_mul2_not_2_U2 ( .A(inv_dx_inv_mul2_and_2_1_port_z_0[1]), 
        .ZN(inv_dx_inv_mul2_not_2_port_z_0[1]) );
  INV_X1 inv_dx_inv_mul2_not_2_U1 ( .A(inv_dx_inv_mul2_and_2_1_port_z_0[0]), 
        .ZN(inv_dx_inv_mul2_not_2_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_mul2_xor_2_1_U6 ( .A(inv_dx_inv_mul2_not_2_port_z_1[2]), 
        .B(inv_dx_inv_mul2_not_1_port_z_1[2]), .Z(
        inv_dx_inv_mul2_port_o_1_0[2]) );
  XOR2_X1 inv_dx_inv_mul2_xor_2_1_U5 ( .A(inv_dx_inv_mul2_not_2_port_z_1[1]), 
        .B(inv_dx_inv_mul2_not_1_port_z_1[1]), .Z(
        inv_dx_inv_mul2_port_o_1_0[1]) );
  XOR2_X1 inv_dx_inv_mul2_xor_2_1_U4 ( .A(inv_dx_inv_mul2_not_2_port_z_1[0]), 
        .B(inv_dx_inv_mul2_not_1_port_z_1[0]), .Z(
        inv_dx_inv_mul2_port_o_1_0[0]) );
  XOR2_X1 inv_dx_inv_mul2_xor_2_1_U3 ( .A(inv_dx_inv_mul2_not_2_port_z_0[2]), 
        .B(inv_dx_inv_mul2_not_1_port_z_0[2]), .Z(
        inv_dx_inv_mul2_port_o_0_0[2]) );
  XOR2_X1 inv_dx_inv_mul2_xor_2_1_U2 ( .A(inv_dx_inv_mul2_not_2_port_z_0[1]), 
        .B(inv_dx_inv_mul2_not_1_port_z_0[1]), .Z(
        inv_dx_inv_mul2_port_o_0_0[1]) );
  XOR2_X1 inv_dx_inv_mul2_xor_2_1_U1 ( .A(inv_dx_inv_mul2_not_2_port_z_0[0]), 
        .B(inv_dx_inv_mul2_not_1_port_z_0[0]), .Z(
        inv_dx_inv_mul2_port_o_0_0[0]) );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), 
        .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_44), .B(inv_cx_0_1[2]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_44), .B(inv_cx_0_1[1]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_44), .B(inv_cx_0_1[0]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_45), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_45), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_45), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_44), .B(inv_cx_1_1[2]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_44), .B(inv_cx_1_1[1]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_44), .B(inv_cx_1_1[0]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_45), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_45), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_45), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_ax_0_1[2]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_ax_0_1[1]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_ax_0_1[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_ax_1_1[2]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_ax_1_1[1]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_ax_1_1[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_ax_0_1[2]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_ax_0_1[1]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_ax_0_1[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_46), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_46), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_46), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_47), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_47), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_47), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_ax_1_1[2]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_ax_1_1[1]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_ax_1_1[0]), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_46), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_46), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_46), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), .Z(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_47), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_47), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_47), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), .ZN(inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( .A(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_dx_inv_mul2_and_3_1_port_z_0[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( .A(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_dx_inv_mul2_and_3_1_port_z_0[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( .A(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_dx_inv_mul2_and_3_1_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( .A(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_dx_inv_mul2_not_3_port_z_1[2]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( .A(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_dx_inv_mul2_not_3_port_z_1[1]) );
  XOR2_X1 inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( .A(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_dx_inv_mul2_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_dx_inv_mul2_not_3_port_z_1[0]) );
  INV_X1 inv_dx_inv_mul2_not_3_U3 ( .A(inv_dx_inv_mul2_and_3_1_port_z_0[2]), 
        .ZN(inv_dx_inv_mul2_not_3_port_z_0[2]) );
  INV_X1 inv_dx_inv_mul2_not_3_U2 ( .A(inv_dx_inv_mul2_and_3_1_port_z_0[1]), 
        .ZN(inv_dx_inv_mul2_not_3_port_z_0[1]) );
  INV_X1 inv_dx_inv_mul2_not_3_U1 ( .A(inv_dx_inv_mul2_and_3_1_port_z_0[0]), 
        .ZN(inv_dx_inv_mul2_not_3_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_mul2_xor_3_1_U6 ( .A(inv_dx_inv_mul2_not_3_port_z_1[2]), 
        .B(inv_dx_inv_mul2_not_1_port_z_1[2]), .Z(
        inv_dx_inv_mul2_port_o_1_1[2]) );
  XOR2_X1 inv_dx_inv_mul2_xor_3_1_U5 ( .A(inv_dx_inv_mul2_not_3_port_z_0[2]), 
        .B(inv_dx_inv_mul2_not_1_port_z_0[2]), .Z(
        inv_dx_inv_mul2_port_o_0_1[2]) );
  XOR2_X1 inv_dx_inv_mul2_xor_3_1_U4 ( .A(inv_dx_inv_mul2_not_3_port_z_1[1]), 
        .B(inv_dx_inv_mul2_not_1_port_z_1[1]), .Z(
        inv_dx_inv_mul2_port_o_1_1[1]) );
  XOR2_X1 inv_dx_inv_mul2_xor_3_1_U3 ( .A(inv_dx_inv_mul2_not_3_port_z_1[0]), 
        .B(inv_dx_inv_mul2_not_1_port_z_1[0]), .Z(
        inv_dx_inv_mul2_port_o_1_1[0]) );
  XOR2_X1 inv_dx_inv_mul2_xor_3_1_U2 ( .A(inv_dx_inv_mul2_not_3_port_z_0[1]), 
        .B(inv_dx_inv_mul2_not_1_port_z_0[1]), .Z(
        inv_dx_inv_mul2_port_o_0_1[1]) );
  XOR2_X1 inv_dx_inv_mul2_xor_3_1_U1 ( .A(inv_dx_inv_mul2_not_3_port_z_0[0]), 
        .B(inv_dx_inv_mul2_not_1_port_z_0[0]), .Z(
        inv_dx_inv_mul2_port_o_0_1[0]) );
  XOR2_X1 inv_dx_inv_sc_U6 ( .A(inv_dx_inv_sc_port_o_1_1[2]), .B(
        inv_dx_inv_sq_port_o_1_1[2]), .Z(inv_dx_inv_sc_port_o_1_0[2]) );
  XOR2_X1 inv_dx_inv_sc_U5 ( .A(inv_dx_inv_sc_port_o_1_1[1]), .B(
        inv_dx_inv_sq_port_o_1_1[1]), .Z(inv_dx_inv_sc_port_o_1_0[1]) );
  XOR2_X1 inv_dx_inv_sc_U4 ( .A(inv_dx_inv_sc_port_o_1_1[0]), .B(
        inv_dx_inv_sq_port_o_1_1[0]), .Z(inv_dx_inv_sc_port_o_1_0[0]) );
  XOR2_X1 inv_dx_inv_sc_U3 ( .A(inv_dx_inv_sc_port_o_0_1[2]), .B(
        inv_dx_inv_sq_port_o_0_1[2]), .Z(inv_dx_inv_sc_port_o_0_0[2]) );
  XOR2_X1 inv_dx_inv_sc_U2 ( .A(inv_dx_inv_sc_port_o_0_1[1]), .B(
        inv_dx_inv_sq_port_o_0_1[1]), .Z(inv_dx_inv_sc_port_o_0_0[1]) );
  XOR2_X1 inv_dx_inv_sc_U1 ( .A(inv_dx_inv_sc_port_o_0_1[0]), .B(
        inv_dx_inv_sq_port_o_0_1[0]), .Z(inv_dx_inv_sc_port_o_0_0[0]) );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_48), .B(inv_dx_inv_reg_sbx_0[2]), .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_48), .B(inv_dx_inv_reg_sbx_0[1]), .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_48), .B(inv_dx_inv_reg_sbx_0[0]), .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_49), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_49), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_49), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_48), .B(inv_dx_inv_reg_sbx_1[2]), .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_48), .B(inv_dx_inv_reg_sbx_1[1]), .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_48), .B(inv_dx_inv_reg_sbx_1[0]), .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_49), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_49), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_49), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_sdx_0[2]), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_sdx_0[1]), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_sdx_0[0]), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_sdx_1[2]), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_sdx_1[1]), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_sdx_1[0]), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_sdx_0[2]), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_sdx_0[1]), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_sdx_0[0]), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_50), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_50), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_50), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_51), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_51), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_51), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_sdx_1[2]), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_sdx_1[1]), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_sdx_1[0]), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_50), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_50), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_50), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_51), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_51), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_51), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_dx_inv_px_mul_and_1_1_port_z_0[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_dx_inv_px_mul_and_1_1_port_z_0[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_dx_inv_px_mul_and_1_1_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_dx_inv_px_mul_not_1_port_z_1[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_dx_inv_px_mul_not_1_port_z_1[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_dx_inv_px_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_dx_inv_px_mul_not_1_port_z_1[0]) );
  INV_X1 inv_dx_inv_px_mul_not_1_U3 ( .A(inv_dx_inv_px_mul_and_1_1_port_z_0[2]), .ZN(inv_dx_inv_px_mul_not_1_port_z_0[2]) );
  INV_X1 inv_dx_inv_px_mul_not_1_U2 ( .A(inv_dx_inv_px_mul_and_1_1_port_z_0[1]), .ZN(inv_dx_inv_px_mul_not_1_port_z_0[1]) );
  INV_X1 inv_dx_inv_px_mul_not_1_U1 ( .A(inv_dx_inv_px_mul_and_1_1_port_z_0[0]), .ZN(inv_dx_inv_px_mul_not_1_port_z_0[0]) );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_52), .B(inv_dx_inv_reg_bx_0_0[2]), .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_52), .B(inv_dx_inv_reg_bx_0_0[1]), .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_52), .B(inv_dx_inv_reg_bx_0_0[0]), .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_53), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_53), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_53), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_52), .B(inv_dx_inv_reg_bx_1_0[2]), .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_52), .B(inv_dx_inv_reg_bx_1_0[1]), .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_52), .B(inv_dx_inv_reg_bx_1_0[0]), .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_53), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_53), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_53), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_dx_inv_port_o_0_0[2]), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_dx_inv_port_o_0_0[1]), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_dx_inv_port_o_0_0[0]), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_dx_inv_port_o_1_0[2]), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_dx_inv_port_o_1_0[1]), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_dx_inv_port_o_1_0[0]), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_dx_inv_port_o_0_0[2]), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_dx_inv_port_o_0_0[1]), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_dx_inv_port_o_0_0[0]), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_54), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_54), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_54), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_55), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_55), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_55), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_dx_inv_port_o_1_0[2]), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_dx_inv_port_o_1_0[1]), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_dx_inv_port_o_1_0[0]), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_54), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_54), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_54), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_55), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_55), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_55), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_dx_inv_px_mul_and_2_1_port_z_0[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_dx_inv_px_mul_and_2_1_port_z_0[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_dx_inv_px_mul_and_2_1_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_dx_inv_px_mul_not_2_port_z_1[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_dx_inv_px_mul_not_2_port_z_1[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_dx_inv_px_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_dx_inv_px_mul_not_2_port_z_1[0]) );
  INV_X1 inv_dx_inv_px_mul_not_2_U3 ( .A(inv_dx_inv_px_mul_and_2_1_port_z_0[2]), .ZN(inv_dx_inv_px_mul_not_2_port_z_0[2]) );
  INV_X1 inv_dx_inv_px_mul_not_2_U2 ( .A(inv_dx_inv_px_mul_and_2_1_port_z_0[1]), .ZN(inv_dx_inv_px_mul_not_2_port_z_0[1]) );
  INV_X1 inv_dx_inv_px_mul_not_2_U1 ( .A(inv_dx_inv_px_mul_and_2_1_port_z_0[0]), .ZN(inv_dx_inv_px_mul_not_2_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_px_mul_xor_2_1_U6 ( .A(
        inv_dx_inv_px_mul_not_2_port_z_1[2]), .B(
        inv_dx_inv_px_mul_not_1_port_z_1[2]), .Z(inv_dx_inv_port_o_1_2[2]) );
  XOR2_X1 inv_dx_inv_px_mul_xor_2_1_U5 ( .A(
        inv_dx_inv_px_mul_not_2_port_z_0[2]), .B(
        inv_dx_inv_px_mul_not_1_port_z_0[2]), .Z(inv_dx_inv_port_o_0_2[2]) );
  XOR2_X1 inv_dx_inv_px_mul_xor_2_1_U4 ( .A(
        inv_dx_inv_px_mul_not_2_port_z_1[1]), .B(
        inv_dx_inv_px_mul_not_1_port_z_1[1]), .Z(inv_dx_inv_port_o_1_2[1]) );
  XOR2_X1 inv_dx_inv_px_mul_xor_2_1_U3 ( .A(
        inv_dx_inv_px_mul_not_2_port_z_1[0]), .B(
        inv_dx_inv_px_mul_not_1_port_z_1[0]), .Z(inv_dx_inv_port_o_1_2[0]) );
  XOR2_X1 inv_dx_inv_px_mul_xor_2_1_U2 ( .A(
        inv_dx_inv_px_mul_not_2_port_z_0[1]), .B(
        inv_dx_inv_px_mul_not_1_port_z_0[1]), .Z(inv_dx_inv_port_o_0_2[1]) );
  XOR2_X1 inv_dx_inv_px_mul_xor_2_1_U1 ( .A(
        inv_dx_inv_px_mul_not_2_port_z_0[0]), .B(
        inv_dx_inv_px_mul_not_1_port_z_0[0]), .Z(inv_dx_inv_port_o_0_2[0]) );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_56), .B(inv_dx_inv_reg_bx_0_1[2]), .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_56), .B(inv_dx_inv_reg_bx_0_1[1]), .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_56), .B(inv_dx_inv_reg_bx_0_1[0]), .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_57), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_57), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_57), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_56), .B(inv_dx_inv_reg_bx_1_1[2]), .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_56), .B(inv_dx_inv_reg_bx_1_1[1]), .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_56), .B(inv_dx_inv_reg_bx_1_1[0]), .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_57), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_57), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_57), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_dx_inv_port_o_0_1[2]), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_dx_inv_port_o_0_1[1]), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_dx_inv_port_o_0_1[0]), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_dx_inv_port_o_1_1[2]), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_dx_inv_port_o_1_1[1]), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_dx_inv_port_o_1_1[0]), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_dx_inv_port_o_0_1[2]), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_dx_inv_port_o_0_1[1]), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_dx_inv_port_o_0_1[0]), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_58), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_58), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_58), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_59), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_59), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_59), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_dx_inv_port_o_1_1[2]), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_dx_inv_port_o_1_1[1]), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_dx_inv_port_o_1_1[0]), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_58), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_58), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_58), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_59), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_59), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_59), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_dx_inv_px_mul_and_3_1_port_z_0[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_dx_inv_px_mul_and_3_1_port_z_0[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_dx_inv_px_mul_and_3_1_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_dx_inv_px_mul_not_3_port_z_1[2]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_dx_inv_px_mul_not_3_port_z_1[1]) );
  XOR2_X1 inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_dx_inv_px_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_dx_inv_px_mul_not_3_port_z_1[0]) );
  INV_X1 inv_dx_inv_px_mul_not_3_U3 ( .A(inv_dx_inv_px_mul_and_3_1_port_z_0[2]), .ZN(inv_dx_inv_px_mul_not_3_port_z_0[2]) );
  INV_X1 inv_dx_inv_px_mul_not_3_U2 ( .A(inv_dx_inv_px_mul_and_3_1_port_z_0[1]), .ZN(inv_dx_inv_px_mul_not_3_port_z_0[1]) );
  INV_X1 inv_dx_inv_px_mul_not_3_U1 ( .A(inv_dx_inv_px_mul_and_3_1_port_z_0[0]), .ZN(inv_dx_inv_px_mul_not_3_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_px_mul_xor_3_1_U6 ( .A(
        inv_dx_inv_px_mul_not_3_port_z_1[2]), .B(
        inv_dx_inv_px_mul_not_1_port_z_1[2]), .Z(inv_dx_inv_port_o_1_3[2]) );
  XOR2_X1 inv_dx_inv_px_mul_xor_3_1_U5 ( .A(
        inv_dx_inv_px_mul_not_3_port_z_0[2]), .B(
        inv_dx_inv_px_mul_not_1_port_z_0[2]), .Z(inv_dx_inv_port_o_0_3[2]) );
  XOR2_X1 inv_dx_inv_px_mul_xor_3_1_U4 ( .A(
        inv_dx_inv_px_mul_not_3_port_z_1[1]), .B(
        inv_dx_inv_px_mul_not_1_port_z_1[1]), .Z(inv_dx_inv_port_o_1_3[1]) );
  XOR2_X1 inv_dx_inv_px_mul_xor_3_1_U3 ( .A(
        inv_dx_inv_px_mul_not_3_port_z_1[0]), .B(
        inv_dx_inv_px_mul_not_1_port_z_1[0]), .Z(inv_dx_inv_port_o_1_3[0]) );
  XOR2_X1 inv_dx_inv_px_mul_xor_3_1_U2 ( .A(
        inv_dx_inv_px_mul_not_3_port_z_0[1]), .B(
        inv_dx_inv_px_mul_not_1_port_z_0[1]), .Z(inv_dx_inv_port_o_0_3[1]) );
  XOR2_X1 inv_dx_inv_px_mul_xor_3_1_U1 ( .A(
        inv_dx_inv_px_mul_not_3_port_z_0[0]), .B(
        inv_dx_inv_px_mul_not_1_port_z_0[0]), .Z(inv_dx_inv_port_o_0_3[0]) );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_60), .B(inv_dx_inv_sax_0[2]), .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_60), .B(inv_dx_inv_sax_0[1]), .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_60), .B(inv_dx_inv_sax_0[0]), .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_61), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_61), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_61), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_60), .B(inv_dx_inv_sax_1[2]), .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_60), .B(inv_dx_inv_sax_1[1]), .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_60), .B(inv_dx_inv_sax_1[0]), .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_61), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_61), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_61), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_sdx_0[2]), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_sdx_0[1]), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_sdx_0[0]), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_sdx_1[2]), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_sdx_1[1]), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_sdx_1[0]), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_sdx_0[2]), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_sdx_0[1]), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_sdx_0[0]), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_62), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_62), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_62), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_63), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_63), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_63), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_sdx_1[2]), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_sdx_1[1]), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_sdx_1[0]), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_62), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_62), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_62), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_63), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_63), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_63), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_dx_inv_qx_mul_and_1_1_port_z_0[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_dx_inv_qx_mul_and_1_1_port_z_0[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_dx_inv_qx_mul_and_1_1_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_dx_inv_qx_mul_not_1_port_z_1[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_dx_inv_qx_mul_not_1_port_z_1[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_dx_inv_qx_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_dx_inv_qx_mul_not_1_port_z_1[0]) );
  INV_X1 inv_dx_inv_qx_mul_not_1_U3 ( .A(inv_dx_inv_qx_mul_and_1_1_port_z_0[2]), .ZN(inv_dx_inv_qx_mul_not_1_port_z_0[2]) );
  INV_X1 inv_dx_inv_qx_mul_not_1_U2 ( .A(inv_dx_inv_qx_mul_and_1_1_port_z_0[1]), .ZN(inv_dx_inv_qx_mul_not_1_port_z_0[1]) );
  INV_X1 inv_dx_inv_qx_mul_not_1_U1 ( .A(inv_dx_inv_qx_mul_and_1_1_port_z_0[0]), .ZN(inv_dx_inv_qx_mul_not_1_port_z_0[0]) );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_64), .B(inv_dx_inv_ax_0_0[2]), .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_64), .B(inv_dx_inv_ax_0_0[1]), .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_64), .B(inv_dx_inv_ax_0_0[0]), .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_65), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_65), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_65), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_64), .B(inv_dx_inv_ax_1_0[2]), .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_64), .B(inv_dx_inv_ax_1_0[1]), .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_64), .B(inv_dx_inv_ax_1_0[0]), .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_65), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_65), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_65), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_dx_inv_port_o_0_0[2]), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_dx_inv_port_o_0_0[1]), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_dx_inv_port_o_0_0[0]), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_dx_inv_port_o_1_0[2]), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_dx_inv_port_o_1_0[1]), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_dx_inv_port_o_1_0[0]), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_dx_inv_port_o_0_0[2]), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_dx_inv_port_o_0_0[1]), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_dx_inv_port_o_0_0[0]), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_66), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_66), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_66), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_67), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_67), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_67), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_dx_inv_port_o_1_0[2]), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_dx_inv_port_o_1_0[1]), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_dx_inv_port_o_1_0[0]), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_66), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_66), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_66), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_67), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_67), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_67), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_dx_inv_qx_mul_and_2_1_port_z_0[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_dx_inv_qx_mul_and_2_1_port_z_0[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_dx_inv_qx_mul_and_2_1_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_dx_inv_qx_mul_not_2_port_z_1[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_dx_inv_qx_mul_not_2_port_z_1[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_dx_inv_qx_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_dx_inv_qx_mul_not_2_port_z_1[0]) );
  INV_X1 inv_dx_inv_qx_mul_not_2_U3 ( .A(inv_dx_inv_qx_mul_and_2_1_port_z_0[2]), .ZN(inv_dx_inv_qx_mul_not_2_port_z_0[2]) );
  INV_X1 inv_dx_inv_qx_mul_not_2_U2 ( .A(inv_dx_inv_qx_mul_and_2_1_port_z_0[1]), .ZN(inv_dx_inv_qx_mul_not_2_port_z_0[1]) );
  INV_X1 inv_dx_inv_qx_mul_not_2_U1 ( .A(inv_dx_inv_qx_mul_and_2_1_port_z_0[0]), .ZN(inv_dx_inv_qx_mul_not_2_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_xor_2_1_U6 ( .A(
        inv_dx_inv_qx_mul_not_2_port_z_1[2]), .B(
        inv_dx_inv_qx_mul_not_1_port_z_1[2]), .Z(inv_dx_inv_port_o_1_0[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_xor_2_1_U5 ( .A(
        inv_dx_inv_qx_mul_not_2_port_z_0[2]), .B(
        inv_dx_inv_qx_mul_not_1_port_z_0[2]), .Z(inv_dx_inv_port_o_0_0[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_xor_2_1_U4 ( .A(
        inv_dx_inv_qx_mul_not_2_port_z_1[1]), .B(
        inv_dx_inv_qx_mul_not_1_port_z_1[1]), .Z(inv_dx_inv_port_o_1_0[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_xor_2_1_U3 ( .A(
        inv_dx_inv_qx_mul_not_2_port_z_1[0]), .B(
        inv_dx_inv_qx_mul_not_1_port_z_1[0]), .Z(inv_dx_inv_port_o_1_0[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_xor_2_1_U2 ( .A(
        inv_dx_inv_qx_mul_not_2_port_z_0[1]), .B(
        inv_dx_inv_qx_mul_not_1_port_z_0[1]), .Z(inv_dx_inv_port_o_0_0[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_xor_2_1_U1 ( .A(
        inv_dx_inv_qx_mul_not_2_port_z_0[0]), .B(
        inv_dx_inv_qx_mul_not_1_port_z_0[0]), .Z(inv_dx_inv_port_o_0_0[0]) );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_68), .B(inv_dx_inv_ax_0_1[2]), .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_68), .B(inv_dx_inv_ax_0_1[1]), .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_68), .B(inv_dx_inv_ax_0_1[0]), .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_69), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_69), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_69), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_68), .B(inv_dx_inv_ax_1_1[2]), .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_68), .B(inv_dx_inv_ax_1_1[1]), .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_68), .B(inv_dx_inv_ax_1_1[0]), .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_69), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_69), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_69), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_dx_inv_port_o_0_1[2]), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_dx_inv_port_o_0_1[1]), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_dx_inv_port_o_0_1[0]), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_dx_inv_port_o_1_1[2]), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_dx_inv_port_o_1_1[1]), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_dx_inv_port_o_1_1[0]), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_dx_inv_port_o_0_1[2]), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_dx_inv_port_o_0_1[1]), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_dx_inv_port_o_0_1[0]), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_70), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_70), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_70), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_71), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_71), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_71), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_dx_inv_port_o_1_1[2]), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_dx_inv_port_o_1_1[1]), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_dx_inv_port_o_1_1[0]), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_70), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_70), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_70), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_71), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_71), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_71), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_dx_inv_qx_mul_and_3_1_port_z_0[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_dx_inv_qx_mul_and_3_1_port_z_0[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_dx_inv_qx_mul_and_3_1_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_dx_inv_qx_mul_not_3_port_z_1[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_dx_inv_qx_mul_not_3_port_z_1[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_dx_inv_qx_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_dx_inv_qx_mul_not_3_port_z_1[0]) );
  INV_X1 inv_dx_inv_qx_mul_not_3_U3 ( .A(inv_dx_inv_qx_mul_and_3_1_port_z_0[2]), .ZN(inv_dx_inv_qx_mul_not_3_port_z_0[2]) );
  INV_X1 inv_dx_inv_qx_mul_not_3_U2 ( .A(inv_dx_inv_qx_mul_and_3_1_port_z_0[1]), .ZN(inv_dx_inv_qx_mul_not_3_port_z_0[1]) );
  INV_X1 inv_dx_inv_qx_mul_not_3_U1 ( .A(inv_dx_inv_qx_mul_and_3_1_port_z_0[0]), .ZN(inv_dx_inv_qx_mul_not_3_port_z_0[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_xor_3_1_U6 ( .A(
        inv_dx_inv_qx_mul_not_3_port_z_1[2]), .B(
        inv_dx_inv_qx_mul_not_1_port_z_1[2]), .Z(inv_dx_inv_port_o_1_1[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_xor_3_1_U5 ( .A(
        inv_dx_inv_qx_mul_not_3_port_z_0[2]), .B(
        inv_dx_inv_qx_mul_not_1_port_z_0[2]), .Z(inv_dx_inv_port_o_0_1[2]) );
  XOR2_X1 inv_dx_inv_qx_mul_xor_3_1_U4 ( .A(
        inv_dx_inv_qx_mul_not_3_port_z_1[1]), .B(
        inv_dx_inv_qx_mul_not_1_port_z_1[1]), .Z(inv_dx_inv_port_o_1_1[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_xor_3_1_U3 ( .A(
        inv_dx_inv_qx_mul_not_3_port_z_1[0]), .B(
        inv_dx_inv_qx_mul_not_1_port_z_1[0]), .Z(inv_dx_inv_port_o_1_1[0]) );
  XOR2_X1 inv_dx_inv_qx_mul_xor_3_1_U2 ( .A(
        inv_dx_inv_qx_mul_not_3_port_z_0[1]), .B(
        inv_dx_inv_qx_mul_not_1_port_z_0[1]), .Z(inv_dx_inv_port_o_0_1[1]) );
  XOR2_X1 inv_dx_inv_qx_mul_xor_3_1_U1 ( .A(
        inv_dx_inv_qx_mul_not_3_port_z_0[0]), .B(
        inv_dx_inv_qx_mul_not_1_port_z_0[0]), .Z(inv_dx_inv_port_o_0_1[0]) );
  XOR2_X1 inv_px_mul_U24 ( .A(inv_px_mul_sum_mul_port_o_1_1[2]), .B(
        inv_px_mul_hi_mul_port_o_1_1[2]), .Z(inv_port_o_1_7[2]) );
  XOR2_X1 inv_px_mul_U23 ( .A(inv_px_mul_sum_mul_port_o_1_1[1]), .B(
        inv_px_mul_hi_mul_port_o_1_1[1]), .Z(inv_port_o_1_7[1]) );
  XOR2_X1 inv_px_mul_U22 ( .A(inv_px_mul_sum_mul_port_o_1_1[0]), .B(
        inv_px_mul_hi_mul_port_o_1_1[0]), .Z(inv_port_o_1_7[0]) );
  XOR2_X1 inv_px_mul_U21 ( .A(inv_px_mul_sum_mul_port_o_0_0[2]), .B(
        inv_px_mul_hi_mul_port_o_0_0[2]), .Z(inv_port_o_0_6[2]) );
  XOR2_X1 inv_px_mul_U20 ( .A(inv_px_mul_sum_mul_port_o_0_0[1]), .B(
        inv_px_mul_hi_mul_port_o_0_0[1]), .Z(inv_port_o_0_6[1]) );
  XOR2_X1 inv_px_mul_U19 ( .A(inv_px_mul_sum_mul_port_o_0_0[0]), .B(
        inv_px_mul_hi_mul_port_o_0_0[0]), .Z(inv_port_o_0_6[0]) );
  XOR2_X1 inv_px_mul_U18 ( .A(inv_px_mul_sum_mul_port_o_0_0[2]), .B(
        inv_px_mul_lo_mul_port_o_0_0[2]), .Z(inv_port_o_0_4[2]) );
  XOR2_X1 inv_px_mul_U17 ( .A(inv_px_mul_sum_mul_port_o_0_0[1]), .B(
        inv_px_mul_lo_mul_port_o_0_0[1]), .Z(inv_port_o_0_4[1]) );
  XOR2_X1 inv_px_mul_U16 ( .A(inv_px_mul_sum_mul_port_o_0_0[0]), .B(
        inv_px_mul_lo_mul_port_o_0_0[0]), .Z(inv_port_o_0_4[0]) );
  XOR2_X1 inv_px_mul_U15 ( .A(inv_px_mul_sum_mul_port_o_1_0[2]), .B(
        inv_px_mul_lo_mul_port_o_1_0[2]), .Z(inv_port_o_1_4[2]) );
  XOR2_X1 inv_px_mul_U14 ( .A(inv_px_mul_sum_mul_port_o_1_0[2]), .B(
        inv_px_mul_hi_mul_port_o_1_0[2]), .Z(inv_port_o_1_6[2]) );
  XOR2_X1 inv_px_mul_U13 ( .A(inv_px_mul_sum_mul_port_o_1_0[1]), .B(
        inv_px_mul_lo_mul_port_o_1_0[1]), .Z(inv_port_o_1_4[1]) );
  XOR2_X1 inv_px_mul_U12 ( .A(inv_px_mul_sum_mul_port_o_1_0[1]), .B(
        inv_px_mul_hi_mul_port_o_1_0[1]), .Z(inv_port_o_1_6[1]) );
  XOR2_X1 inv_px_mul_U11 ( .A(inv_px_mul_sum_mul_port_o_1_0[0]), .B(
        inv_px_mul_lo_mul_port_o_1_0[0]), .Z(inv_port_o_1_4[0]) );
  XOR2_X1 inv_px_mul_U10 ( .A(inv_px_mul_sum_mul_port_o_1_0[0]), .B(
        inv_px_mul_hi_mul_port_o_1_0[0]), .Z(inv_port_o_1_6[0]) );
  XOR2_X1 inv_px_mul_U9 ( .A(inv_px_mul_sum_mul_port_o_0_1[2]), .B(
        inv_px_mul_lo_mul_port_o_0_1[2]), .Z(inv_port_o_0_5[2]) );
  XOR2_X1 inv_px_mul_U8 ( .A(inv_px_mul_sum_mul_port_o_0_1[1]), .B(
        inv_px_mul_lo_mul_port_o_0_1[1]), .Z(inv_port_o_0_5[1]) );
  XOR2_X1 inv_px_mul_U7 ( .A(inv_px_mul_sum_mul_port_o_0_1[0]), .B(
        inv_px_mul_lo_mul_port_o_0_1[0]), .Z(inv_port_o_0_5[0]) );
  XOR2_X1 inv_px_mul_U6 ( .A(inv_px_mul_sum_mul_port_o_1_1[2]), .B(
        inv_px_mul_lo_mul_port_o_1_1[2]), .Z(inv_port_o_1_5[2]) );
  XOR2_X1 inv_px_mul_U5 ( .A(inv_px_mul_sum_mul_port_o_1_1[1]), .B(
        inv_px_mul_lo_mul_port_o_1_1[1]), .Z(inv_port_o_1_5[1]) );
  XOR2_X1 inv_px_mul_U4 ( .A(inv_px_mul_sum_mul_port_o_1_1[0]), .B(
        inv_px_mul_lo_mul_port_o_1_1[0]), .Z(inv_port_o_1_5[0]) );
  XOR2_X1 inv_px_mul_U3 ( .A(inv_px_mul_sum_mul_port_o_0_1[2]), .B(
        inv_px_mul_hi_mul_port_o_0_1[2]), .Z(inv_port_o_0_7[2]) );
  XOR2_X1 inv_px_mul_U2 ( .A(inv_px_mul_sum_mul_port_o_0_1[1]), .B(
        inv_px_mul_hi_mul_port_o_0_1[1]), .Z(inv_port_o_0_7[1]) );
  XOR2_X1 inv_px_mul_U1 ( .A(inv_px_mul_sum_mul_port_o_0_1[0]), .B(
        inv_px_mul_hi_mul_port_o_0_1[0]), .Z(inv_port_o_0_7[0]) );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_72), .B(inv_bh_reg_3_0[2]), .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_72), .B(inv_bh_reg_3_0[1]), .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_72), .B(inv_bh_reg_3_0[0]), .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_73), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_73), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_73), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_72), .B(inv_bh_reg_3_1[2]), .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_72), .B(inv_bh_reg_3_1[1]), .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_72), .B(inv_bh_reg_3_1[0]), .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_73), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_73), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_73), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_dh_0[2]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_dh_0[1]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_dh_0[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_dh_1[2]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_dh_1[1]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_dh_1[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_dh_0[2]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_dh_0[1]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_dh_0[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_74), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_74), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_74), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_75), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_75), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_75), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_dh_1[2]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_dh_1[1]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_dh_1[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_74), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_74), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_74), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_75), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_75), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_75), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_px_mul_hi_mul_and_1_1_port_z_0[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_px_mul_hi_mul_and_1_1_port_z_0[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_px_mul_hi_mul_and_1_1_port_z_0[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_px_mul_hi_mul_not_1_port_z_1[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_px_mul_hi_mul_not_1_port_z_1[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_px_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_px_mul_hi_mul_not_1_port_z_1[0]) );
  INV_X1 inv_px_mul_hi_mul_not_1_U3 ( .A(inv_px_mul_hi_mul_and_1_1_port_z_0[2]), .ZN(inv_px_mul_hi_mul_not_1_port_z_0[2]) );
  INV_X1 inv_px_mul_hi_mul_not_1_U2 ( .A(inv_px_mul_hi_mul_and_1_1_port_z_0[1]), .ZN(inv_px_mul_hi_mul_not_1_port_z_0[1]) );
  INV_X1 inv_px_mul_hi_mul_not_1_U1 ( .A(inv_px_mul_hi_mul_and_1_1_port_z_0[0]), .ZN(inv_px_mul_hi_mul_not_1_port_z_0[0]) );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_76), .B(inv_bx_reg_3_0_2[2]), .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_76), .B(inv_bx_reg_3_0_2[1]), .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_76), .B(inv_bx_reg_3_0_2[0]), .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_77), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_77), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_77), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_76), .B(inv_bx_reg_3_1_2[2]), .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_76), .B(inv_bx_reg_3_1_2[1]), .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_76), .B(inv_bx_reg_3_1_2[0]), .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_77), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_77), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_77), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_0_2[2]), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_0_2[1]), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_0_2[0]), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_1_2[2]), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_1_2[1]), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_1_2[0]), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_0_2[2]), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_0_2[1]), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_0_2[0]), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_78), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_78), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_78), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_79), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_79), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_79), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_1_2[2]), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_1_2[1]), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_1_2[0]), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_78), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_78), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_78), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_79), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_79), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_79), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_px_mul_hi_mul_and_2_1_port_z_0[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_px_mul_hi_mul_and_2_1_port_z_0[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_px_mul_hi_mul_and_2_1_port_z_0[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_px_mul_hi_mul_not_2_port_z_1[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_px_mul_hi_mul_not_2_port_z_1[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_px_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_px_mul_hi_mul_not_2_port_z_1[0]) );
  INV_X1 inv_px_mul_hi_mul_not_2_U3 ( .A(inv_px_mul_hi_mul_and_2_1_port_z_0[2]), .ZN(inv_px_mul_hi_mul_not_2_port_z_0[2]) );
  INV_X1 inv_px_mul_hi_mul_not_2_U2 ( .A(inv_px_mul_hi_mul_and_2_1_port_z_0[1]), .ZN(inv_px_mul_hi_mul_not_2_port_z_0[1]) );
  INV_X1 inv_px_mul_hi_mul_not_2_U1 ( .A(inv_px_mul_hi_mul_and_2_1_port_z_0[0]), .ZN(inv_px_mul_hi_mul_not_2_port_z_0[0]) );
  XOR2_X1 inv_px_mul_hi_mul_xor_2_1_U6 ( .A(
        inv_px_mul_hi_mul_not_2_port_z_0[2]), .B(
        inv_px_mul_hi_mul_not_1_port_z_0[2]), .Z(
        inv_px_mul_hi_mul_port_o_0_0[2]) );
  XOR2_X1 inv_px_mul_hi_mul_xor_2_1_U5 ( .A(
        inv_px_mul_hi_mul_not_2_port_z_0[1]), .B(
        inv_px_mul_hi_mul_not_1_port_z_0[1]), .Z(
        inv_px_mul_hi_mul_port_o_0_0[1]) );
  XOR2_X1 inv_px_mul_hi_mul_xor_2_1_U4 ( .A(
        inv_px_mul_hi_mul_not_2_port_z_0[0]), .B(
        inv_px_mul_hi_mul_not_1_port_z_0[0]), .Z(
        inv_px_mul_hi_mul_port_o_0_0[0]) );
  XOR2_X1 inv_px_mul_hi_mul_xor_2_1_U3 ( .A(
        inv_px_mul_hi_mul_not_2_port_z_1[2]), .B(
        inv_px_mul_hi_mul_not_1_port_z_1[2]), .Z(
        inv_px_mul_hi_mul_port_o_1_0[2]) );
  XOR2_X1 inv_px_mul_hi_mul_xor_2_1_U2 ( .A(
        inv_px_mul_hi_mul_not_2_port_z_1[1]), .B(
        inv_px_mul_hi_mul_not_1_port_z_1[1]), .Z(
        inv_px_mul_hi_mul_port_o_1_0[1]) );
  XOR2_X1 inv_px_mul_hi_mul_xor_2_1_U1 ( .A(
        inv_px_mul_hi_mul_not_2_port_z_1[0]), .B(
        inv_px_mul_hi_mul_not_1_port_z_1[0]), .Z(
        inv_px_mul_hi_mul_port_o_1_0[0]) );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_80), .B(inv_bx_reg_3_0_3[2]), .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_80), .B(inv_bx_reg_3_0_3[1]), .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_80), .B(inv_bx_reg_3_0_3[0]), .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_81), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_81), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_81), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_80), .B(inv_bx_reg_3_1_3[2]), .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_80), .B(inv_bx_reg_3_1_3[1]), .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_80), .B(inv_bx_reg_3_1_3[0]), .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_81), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_81), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_81), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_0_3[2]), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_0_3[1]), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_0_3[0]), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_1_3[2]), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_1_3[1]), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_1_3[0]), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_0_3[2]), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_0_3[1]), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_0_3[0]), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_82), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_82), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_82), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_83), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_83), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_83), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_1_3[2]), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_1_3[1]), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_1_3[0]), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_82), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_82), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_82), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_83), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_83), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_83), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_px_mul_hi_mul_and_3_1_port_z_0[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_px_mul_hi_mul_and_3_1_port_z_0[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_px_mul_hi_mul_and_3_1_port_z_0[0]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_px_mul_hi_mul_not_3_port_z_1[2]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_px_mul_hi_mul_not_3_port_z_1[1]) );
  XOR2_X1 inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_px_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_px_mul_hi_mul_not_3_port_z_1[0]) );
  INV_X1 inv_px_mul_hi_mul_not_3_U3 ( .A(inv_px_mul_hi_mul_and_3_1_port_z_0[2]), .ZN(inv_px_mul_hi_mul_not_3_port_z_0[2]) );
  INV_X1 inv_px_mul_hi_mul_not_3_U2 ( .A(inv_px_mul_hi_mul_and_3_1_port_z_0[1]), .ZN(inv_px_mul_hi_mul_not_3_port_z_0[1]) );
  INV_X1 inv_px_mul_hi_mul_not_3_U1 ( .A(inv_px_mul_hi_mul_and_3_1_port_z_0[0]), .ZN(inv_px_mul_hi_mul_not_3_port_z_0[0]) );
  XOR2_X1 inv_px_mul_hi_mul_xor_3_1_U6 ( .A(
        inv_px_mul_hi_mul_not_3_port_z_1[2]), .B(
        inv_px_mul_hi_mul_not_1_port_z_1[2]), .Z(
        inv_px_mul_hi_mul_port_o_1_1[2]) );
  XOR2_X1 inv_px_mul_hi_mul_xor_3_1_U5 ( .A(
        inv_px_mul_hi_mul_not_3_port_z_1[1]), .B(
        inv_px_mul_hi_mul_not_1_port_z_1[1]), .Z(
        inv_px_mul_hi_mul_port_o_1_1[1]) );
  XOR2_X1 inv_px_mul_hi_mul_xor_3_1_U4 ( .A(
        inv_px_mul_hi_mul_not_3_port_z_1[0]), .B(
        inv_px_mul_hi_mul_not_1_port_z_1[0]), .Z(
        inv_px_mul_hi_mul_port_o_1_1[0]) );
  XOR2_X1 inv_px_mul_hi_mul_xor_3_1_U3 ( .A(
        inv_px_mul_hi_mul_not_3_port_z_0[2]), .B(
        inv_px_mul_hi_mul_not_1_port_z_0[2]), .Z(
        inv_px_mul_hi_mul_port_o_0_1[2]) );
  XOR2_X1 inv_px_mul_hi_mul_xor_3_1_U2 ( .A(
        inv_px_mul_hi_mul_not_3_port_z_0[1]), .B(
        inv_px_mul_hi_mul_not_1_port_z_0[1]), .Z(
        inv_px_mul_hi_mul_port_o_0_1[1]) );
  XOR2_X1 inv_px_mul_hi_mul_xor_3_1_U1 ( .A(
        inv_px_mul_hi_mul_not_3_port_z_0[0]), .B(
        inv_px_mul_hi_mul_not_1_port_z_0[0]), .Z(
        inv_px_mul_hi_mul_port_o_0_1[0]) );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_84), .B(inv_bl_reg_3_0[2]), .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_84), .B(inv_bl_reg_3_0[1]), .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_84), .B(inv_bl_reg_3_0[0]), .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_85), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_85), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_85), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_84), .B(inv_bl_reg_3_1[2]), .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_84), .B(inv_bl_reg_3_1[1]), .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_84), .B(inv_bl_reg_3_1[0]), .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_85), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_85), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_85), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_dl_0[2]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_dl_0[1]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_dl_0[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_dl_1[2]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_dl_1[1]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_dl_1[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_dl_0[2]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_dl_0[1]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_dl_0[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_86), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_86), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_86), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_87), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_87), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_87), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_dl_1[2]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_dl_1[1]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_dl_1[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_86), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_86), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_86), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_87), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_87), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_87), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_px_mul_lo_mul_and_1_1_port_z_0[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_px_mul_lo_mul_and_1_1_port_z_0[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_px_mul_lo_mul_and_1_1_port_z_0[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_px_mul_lo_mul_not_1_port_z_1[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_px_mul_lo_mul_not_1_port_z_1[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_px_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_px_mul_lo_mul_not_1_port_z_1[0]) );
  INV_X1 inv_px_mul_lo_mul_not_1_U3 ( .A(inv_px_mul_lo_mul_and_1_1_port_z_0[2]), .ZN(inv_px_mul_lo_mul_not_1_port_z_0[2]) );
  INV_X1 inv_px_mul_lo_mul_not_1_U2 ( .A(inv_px_mul_lo_mul_and_1_1_port_z_0[1]), .ZN(inv_px_mul_lo_mul_not_1_port_z_0[1]) );
  INV_X1 inv_px_mul_lo_mul_not_1_U1 ( .A(inv_px_mul_lo_mul_and_1_1_port_z_0[0]), .ZN(inv_px_mul_lo_mul_not_1_port_z_0[0]) );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_88), .B(inv_bx_reg_3_0_0[2]), .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_88), .B(inv_bx_reg_3_0_0[1]), .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_88), .B(inv_bx_reg_3_0_0[0]), .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_89), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_89), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_89), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_88), .B(inv_bx_reg_3_1_0[2]), .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_88), .B(inv_bx_reg_3_1_0[1]), .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_88), .B(inv_bx_reg_3_1_0[0]), .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_89), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_89), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_89), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_0_0[2]), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_0_0[1]), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_0_0[0]), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_1_0[2]), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_1_0[1]), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_1_0[0]), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_0_0[2]), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_0_0[1]), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_0_0[0]), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_90), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_90), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_90), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_91), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_91), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_91), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_1_0[2]), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_1_0[1]), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_1_0[0]), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_90), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_90), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_90), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_91), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_91), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_91), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_px_mul_lo_mul_and_2_1_port_z_0[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_px_mul_lo_mul_and_2_1_port_z_0[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_px_mul_lo_mul_and_2_1_port_z_0[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_px_mul_lo_mul_not_2_port_z_1[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_px_mul_lo_mul_not_2_port_z_1[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_px_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_px_mul_lo_mul_not_2_port_z_1[0]) );
  INV_X1 inv_px_mul_lo_mul_not_2_U3 ( .A(inv_px_mul_lo_mul_and_2_1_port_z_0[2]), .ZN(inv_px_mul_lo_mul_not_2_port_z_0[2]) );
  INV_X1 inv_px_mul_lo_mul_not_2_U2 ( .A(inv_px_mul_lo_mul_and_2_1_port_z_0[1]), .ZN(inv_px_mul_lo_mul_not_2_port_z_0[1]) );
  INV_X1 inv_px_mul_lo_mul_not_2_U1 ( .A(inv_px_mul_lo_mul_and_2_1_port_z_0[0]), .ZN(inv_px_mul_lo_mul_not_2_port_z_0[0]) );
  XOR2_X1 inv_px_mul_lo_mul_xor_2_1_U6 ( .A(
        inv_px_mul_lo_mul_not_2_port_z_0[2]), .B(
        inv_px_mul_lo_mul_not_1_port_z_0[2]), .Z(
        inv_px_mul_lo_mul_port_o_0_0[2]) );
  XOR2_X1 inv_px_mul_lo_mul_xor_2_1_U5 ( .A(
        inv_px_mul_lo_mul_not_2_port_z_0[1]), .B(
        inv_px_mul_lo_mul_not_1_port_z_0[1]), .Z(
        inv_px_mul_lo_mul_port_o_0_0[1]) );
  XOR2_X1 inv_px_mul_lo_mul_xor_2_1_U4 ( .A(
        inv_px_mul_lo_mul_not_2_port_z_0[0]), .B(
        inv_px_mul_lo_mul_not_1_port_z_0[0]), .Z(
        inv_px_mul_lo_mul_port_o_0_0[0]) );
  XOR2_X1 inv_px_mul_lo_mul_xor_2_1_U3 ( .A(
        inv_px_mul_lo_mul_not_2_port_z_1[2]), .B(
        inv_px_mul_lo_mul_not_1_port_z_1[2]), .Z(
        inv_px_mul_lo_mul_port_o_1_0[2]) );
  XOR2_X1 inv_px_mul_lo_mul_xor_2_1_U2 ( .A(
        inv_px_mul_lo_mul_not_2_port_z_1[1]), .B(
        inv_px_mul_lo_mul_not_1_port_z_1[1]), .Z(
        inv_px_mul_lo_mul_port_o_1_0[1]) );
  XOR2_X1 inv_px_mul_lo_mul_xor_2_1_U1 ( .A(
        inv_px_mul_lo_mul_not_2_port_z_1[0]), .B(
        inv_px_mul_lo_mul_not_1_port_z_1[0]), .Z(
        inv_px_mul_lo_mul_port_o_1_0[0]) );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_92), .B(inv_bx_reg_3_0_1[2]), .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_92), .B(inv_bx_reg_3_0_1[1]), .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_92), .B(inv_bx_reg_3_0_1[0]), .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_93), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_93), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_93), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_92), .B(inv_bx_reg_3_1_1[2]), .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_92), .B(inv_bx_reg_3_1_1[1]), .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_92), .B(inv_bx_reg_3_1_1[0]), .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_93), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_93), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_93), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_0_1[2]), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_0_1[1]), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_0_1[0]), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_1_1[2]), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_1_1[1]), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_1_1[0]), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_0_1[2]), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_0_1[1]), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_0_1[0]), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_94), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_94), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_94), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_95), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_95), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_95), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_1_1[2]), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_1_1[1]), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_1_1[0]), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_94), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_94), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_94), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_95), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_95), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_95), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_px_mul_lo_mul_and_3_1_port_z_0[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_px_mul_lo_mul_and_3_1_port_z_0[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_px_mul_lo_mul_and_3_1_port_z_0[0]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_px_mul_lo_mul_not_3_port_z_1[2]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_px_mul_lo_mul_not_3_port_z_1[1]) );
  XOR2_X1 inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_px_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_px_mul_lo_mul_not_3_port_z_1[0]) );
  INV_X1 inv_px_mul_lo_mul_not_3_U3 ( .A(inv_px_mul_lo_mul_and_3_1_port_z_0[2]), .ZN(inv_px_mul_lo_mul_not_3_port_z_0[2]) );
  INV_X1 inv_px_mul_lo_mul_not_3_U2 ( .A(inv_px_mul_lo_mul_and_3_1_port_z_0[1]), .ZN(inv_px_mul_lo_mul_not_3_port_z_0[1]) );
  INV_X1 inv_px_mul_lo_mul_not_3_U1 ( .A(inv_px_mul_lo_mul_and_3_1_port_z_0[0]), .ZN(inv_px_mul_lo_mul_not_3_port_z_0[0]) );
  XOR2_X1 inv_px_mul_lo_mul_xor_3_1_U6 ( .A(
        inv_px_mul_lo_mul_not_3_port_z_0[2]), .B(
        inv_px_mul_lo_mul_not_1_port_z_0[2]), .Z(
        inv_px_mul_lo_mul_port_o_0_1[2]) );
  XOR2_X1 inv_px_mul_lo_mul_xor_3_1_U5 ( .A(
        inv_px_mul_lo_mul_not_3_port_z_0[1]), .B(
        inv_px_mul_lo_mul_not_1_port_z_0[1]), .Z(
        inv_px_mul_lo_mul_port_o_0_1[1]) );
  XOR2_X1 inv_px_mul_lo_mul_xor_3_1_U4 ( .A(
        inv_px_mul_lo_mul_not_3_port_z_0[0]), .B(
        inv_px_mul_lo_mul_not_1_port_z_0[0]), .Z(
        inv_px_mul_lo_mul_port_o_0_1[0]) );
  XOR2_X1 inv_px_mul_lo_mul_xor_3_1_U3 ( .A(
        inv_px_mul_lo_mul_not_3_port_z_1[2]), .B(
        inv_px_mul_lo_mul_not_1_port_z_1[2]), .Z(
        inv_px_mul_lo_mul_port_o_1_1[2]) );
  XOR2_X1 inv_px_mul_lo_mul_xor_3_1_U2 ( .A(
        inv_px_mul_lo_mul_not_3_port_z_1[1]), .B(
        inv_px_mul_lo_mul_not_1_port_z_1[1]), .Z(
        inv_px_mul_lo_mul_port_o_1_1[1]) );
  XOR2_X1 inv_px_mul_lo_mul_xor_3_1_U1 ( .A(
        inv_px_mul_lo_mul_not_3_port_z_1[0]), .B(
        inv_px_mul_lo_mul_not_1_port_z_1[0]), .Z(
        inv_px_mul_lo_mul_port_o_1_1[0]) );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), 
        .QN() );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_96), .B(inv_sbx_reg_3_0_0[2]), .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_96), .B(inv_sbx_reg_3_0_0[1]), .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_96), .B(inv_sbx_reg_3_0_0[0]), .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_97), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), 
        .Z(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_97), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), 
        .Z(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_97), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), 
        .Z(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_96), .B(inv_sbx_reg_3_1_0[2]), .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_96), .B(inv_sbx_reg_3_1_0[1]), .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_96), .B(inv_sbx_reg_3_1_0[0]), .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_97), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), 
        .Z(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_97), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), 
        .Z(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_97), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), 
        .Z(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0])
         );
  OR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_sdx_0_0[2]), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2])
         );
  AND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_sdx_0_0[1]), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1])
         );
  AND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_sdx_0_0[0]), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0])
         );
  AND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_sdx_1_0[2]), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2])
         );
  AND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_sdx_1_0[1]), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1])
         );
  AND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_sdx_1_0[0]), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0])
         );
  AND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_sdx_0_0[2]), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2])
         );
  AND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_sdx_0_0[1]), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1])
         );
  AND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_sdx_0_0[0]), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_98), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_98), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_98), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_99), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_99), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_99), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_sdx_1_0[2]), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2])
         );
  AND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_sdx_1_0[1]), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1])
         );
  AND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_sdx_1_0[0]), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_98), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_98), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_98), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_99), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_99), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_99), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_px_mul_sum_mul_and_1_1_port_z_0[2]) );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_px_mul_sum_mul_and_1_1_port_z_0[1]) );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_px_mul_sum_mul_and_1_1_port_z_0[0]) );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_px_mul_sum_mul_not_1_port_z_1[2]) );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_px_mul_sum_mul_not_1_port_z_1[1]) );
  XOR2_X1 inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_px_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_px_mul_sum_mul_not_1_port_z_1[0]) );
  INV_X1 inv_px_mul_sum_mul_not_1_U3 ( .A(
        inv_px_mul_sum_mul_and_1_1_port_z_0[2]), .ZN(
        inv_px_mul_sum_mul_not_1_port_z_0[2]) );
  INV_X1 inv_px_mul_sum_mul_not_1_U2 ( .A(
        inv_px_mul_sum_mul_and_1_1_port_z_0[1]), .ZN(
        inv_px_mul_sum_mul_not_1_port_z_0[1]) );
  INV_X1 inv_px_mul_sum_mul_not_1_U1 ( .A(
        inv_px_mul_sum_mul_and_1_1_port_z_0[0]), .ZN(
        inv_px_mul_sum_mul_not_1_port_z_0[0]) );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), 
        .QN() );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_100), .B(inv_sbx_reg_3_0_1[2]), .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_100), .B(inv_sbx_reg_3_0_1[1]), .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_100), .B(inv_sbx_reg_3_0_1[0]), .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_101), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), 
        .Z(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_101), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), 
        .Z(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_101), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), 
        .Z(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_100), .B(inv_sbx_reg_3_1_1[2]), .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_100), .B(inv_sbx_reg_3_1_1[1]), .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_100), .B(inv_sbx_reg_3_1_1[0]), .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_101), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), 
        .Z(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_101), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), 
        .Z(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_101), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), 
        .Z(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0])
         );
  OR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_sdx_0_1[2]), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2])
         );
  AND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_sdx_0_1[1]), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1])
         );
  AND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_sdx_0_1[0]), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0])
         );
  AND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_sdx_1_1[2]), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2])
         );
  AND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_sdx_1_1[1]), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1])
         );
  AND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_sdx_1_1[0]), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0])
         );
  AND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_sdx_0_1[2]), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2])
         );
  AND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_sdx_0_1[1]), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1])
         );
  AND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_sdx_0_1[0]), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_102), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_102), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_102), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_103), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_103), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_103), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_sdx_1_1[2]), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2])
         );
  AND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_sdx_1_1[1]), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1])
         );
  AND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_sdx_1_1[0]), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_102), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_102), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_102), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_103), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_103), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_103), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_px_mul_sum_mul_and_2_1_port_z_0[2]) );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_px_mul_sum_mul_and_2_1_port_z_0[1]) );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_px_mul_sum_mul_and_2_1_port_z_0[0]) );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_px_mul_sum_mul_not_2_port_z_1[2]) );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_px_mul_sum_mul_not_2_port_z_1[1]) );
  XOR2_X1 inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_px_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_px_mul_sum_mul_not_2_port_z_1[0]) );
  INV_X1 inv_px_mul_sum_mul_not_2_U3 ( .A(
        inv_px_mul_sum_mul_and_2_1_port_z_0[2]), .ZN(
        inv_px_mul_sum_mul_not_2_port_z_0[2]) );
  INV_X1 inv_px_mul_sum_mul_not_2_U2 ( .A(
        inv_px_mul_sum_mul_and_2_1_port_z_0[1]), .ZN(
        inv_px_mul_sum_mul_not_2_port_z_0[1]) );
  INV_X1 inv_px_mul_sum_mul_not_2_U1 ( .A(
        inv_px_mul_sum_mul_and_2_1_port_z_0[0]), .ZN(
        inv_px_mul_sum_mul_not_2_port_z_0[0]) );
  XOR2_X1 inv_px_mul_sum_mul_xor_2_1_U6 ( .A(
        inv_px_mul_sum_mul_not_2_port_z_1[2]), .B(
        inv_px_mul_sum_mul_not_1_port_z_1[2]), .Z(
        inv_px_mul_sum_mul_port_o_1_0[2]) );
  XOR2_X1 inv_px_mul_sum_mul_xor_2_1_U5 ( .A(
        inv_px_mul_sum_mul_not_2_port_z_1[1]), .B(
        inv_px_mul_sum_mul_not_1_port_z_1[1]), .Z(
        inv_px_mul_sum_mul_port_o_1_0[1]) );
  XOR2_X1 inv_px_mul_sum_mul_xor_2_1_U4 ( .A(
        inv_px_mul_sum_mul_not_2_port_z_1[0]), .B(
        inv_px_mul_sum_mul_not_1_port_z_1[0]), .Z(
        inv_px_mul_sum_mul_port_o_1_0[0]) );
  XOR2_X1 inv_px_mul_sum_mul_xor_2_1_U3 ( .A(
        inv_px_mul_sum_mul_not_2_port_z_0[2]), .B(
        inv_px_mul_sum_mul_not_1_port_z_0[2]), .Z(
        inv_px_mul_sum_mul_port_o_0_0[2]) );
  XOR2_X1 inv_px_mul_sum_mul_xor_2_1_U2 ( .A(
        inv_px_mul_sum_mul_not_2_port_z_0[1]), .B(
        inv_px_mul_sum_mul_not_1_port_z_0[1]), .Z(
        inv_px_mul_sum_mul_port_o_0_0[1]) );
  XOR2_X1 inv_px_mul_sum_mul_xor_2_1_U1 ( .A(
        inv_px_mul_sum_mul_not_2_port_z_0[0]), .B(
        inv_px_mul_sum_mul_not_1_port_z_0[0]), .Z(
        inv_px_mul_sum_mul_port_o_0_0[0]) );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(
        clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN()
         );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), 
        .QN() );
  DFF_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o), 
        .CK(clk), .Q(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), 
        .QN() );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_104), .B(inv_bb_reg_3_0[2]), .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_104), .B(inv_bb_reg_3_0[1]), .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_104), .B(inv_bb_reg_3_0[0]), .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_105), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), 
        .Z(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_105), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), 
        .Z(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_105), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), 
        .Z(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_104), .B(inv_bb_reg_3_1[2]), .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_104), .B(inv_bb_reg_3_1[1]), .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_104), .B(inv_bb_reg_3_1[0]), .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_105), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), 
        .Z(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_105), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), 
        .Z(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_105), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), 
        .Z(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0])
         );
  OR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_dd_0[2]), 
        .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2])
         );
  AND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_dd_0[1]), 
        .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1])
         );
  AND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_dd_0[0]), 
        .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0])
         );
  AND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_dd_1[2]), 
        .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2])
         );
  AND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_dd_1[1]), 
        .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1])
         );
  AND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_dd_1[0]), 
        .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0])
         );
  AND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_dd_0[2]), 
        .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2])
         );
  AND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_dd_0[1]), 
        .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1])
         );
  AND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_dd_0[0]), 
        .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_106), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_106), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_106), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_107), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_107), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_107), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_dd_1[2]), 
        .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2])
         );
  AND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_dd_1[1]), 
        .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1])
         );
  AND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_dd_1[0]), 
        .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_106), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_106), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_106), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_107), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_107), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_107), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_px_mul_sum_mul_and_3_1_port_z_0[2]) );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_px_mul_sum_mul_and_3_1_port_z_0[1]) );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_px_mul_sum_mul_and_3_1_port_z_0[0]) );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_px_mul_sum_mul_not_3_port_z_1[2]) );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_px_mul_sum_mul_not_3_port_z_1[1]) );
  XOR2_X1 inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_px_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_px_mul_sum_mul_not_3_port_z_1[0]) );
  INV_X1 inv_px_mul_sum_mul_not_3_U3 ( .A(
        inv_px_mul_sum_mul_and_3_1_port_z_0[2]), .ZN(
        inv_px_mul_sum_mul_not_3_port_z_0[2]) );
  INV_X1 inv_px_mul_sum_mul_not_3_U2 ( .A(
        inv_px_mul_sum_mul_and_3_1_port_z_0[1]), .ZN(
        inv_px_mul_sum_mul_not_3_port_z_0[1]) );
  INV_X1 inv_px_mul_sum_mul_not_3_U1 ( .A(
        inv_px_mul_sum_mul_and_3_1_port_z_0[0]), .ZN(
        inv_px_mul_sum_mul_not_3_port_z_0[0]) );
  XOR2_X1 inv_px_mul_sum_mul_xor_3_1_U6 ( .A(
        inv_px_mul_sum_mul_not_3_port_z_1[2]), .B(
        inv_px_mul_sum_mul_not_1_port_z_1[2]), .Z(
        inv_px_mul_sum_mul_port_o_1_1[2]) );
  XOR2_X1 inv_px_mul_sum_mul_xor_3_1_U5 ( .A(
        inv_px_mul_sum_mul_not_3_port_z_1[1]), .B(
        inv_px_mul_sum_mul_not_1_port_z_1[1]), .Z(
        inv_px_mul_sum_mul_port_o_1_1[1]) );
  XOR2_X1 inv_px_mul_sum_mul_xor_3_1_U4 ( .A(
        inv_px_mul_sum_mul_not_3_port_z_1[0]), .B(
        inv_px_mul_sum_mul_not_1_port_z_1[0]), .Z(
        inv_px_mul_sum_mul_port_o_1_1[0]) );
  XOR2_X1 inv_px_mul_sum_mul_xor_3_1_U3 ( .A(
        inv_px_mul_sum_mul_not_3_port_z_0[2]), .B(
        inv_px_mul_sum_mul_not_1_port_z_0[2]), .Z(
        inv_px_mul_sum_mul_port_o_0_1[2]) );
  XOR2_X1 inv_px_mul_sum_mul_xor_3_1_U2 ( .A(
        inv_px_mul_sum_mul_not_3_port_z_0[1]), .B(
        inv_px_mul_sum_mul_not_1_port_z_0[1]), .Z(
        inv_px_mul_sum_mul_port_o_0_1[1]) );
  XOR2_X1 inv_px_mul_sum_mul_xor_3_1_U1 ( .A(
        inv_px_mul_sum_mul_not_3_port_z_0[0]), .B(
        inv_px_mul_sum_mul_not_1_port_z_0[0]), .Z(
        inv_px_mul_sum_mul_port_o_0_1[0]) );
  XOR2_X1 inv_qx_mul_U24 ( .A(inv_qx_mul_sum_mul_port_o_1_0[2]), .B(
        inv_qx_mul_lo_mul_port_o_1_0[2]), .Z(inv_port_o_1_0[2]) );
  XOR2_X1 inv_qx_mul_U23 ( .A(inv_qx_mul_sum_mul_port_o_1_0[1]), .B(
        inv_qx_mul_lo_mul_port_o_1_0[1]), .Z(inv_port_o_1_0[1]) );
  XOR2_X1 inv_qx_mul_U22 ( .A(inv_qx_mul_sum_mul_port_o_1_0[0]), .B(
        inv_qx_mul_lo_mul_port_o_1_0[0]), .Z(inv_port_o_1_0[0]) );
  XOR2_X1 inv_qx_mul_U21 ( .A(inv_qx_mul_sum_mul_port_o_0_1[2]), .B(
        inv_qx_mul_lo_mul_port_o_0_1[2]), .Z(inv_port_o_0_1[2]) );
  XOR2_X1 inv_qx_mul_U20 ( .A(inv_qx_mul_sum_mul_port_o_0_1[1]), .B(
        inv_qx_mul_lo_mul_port_o_0_1[1]), .Z(inv_port_o_0_1[1]) );
  XOR2_X1 inv_qx_mul_U19 ( .A(inv_qx_mul_sum_mul_port_o_0_1[0]), .B(
        inv_qx_mul_lo_mul_port_o_0_1[0]), .Z(inv_port_o_0_1[0]) );
  XOR2_X1 inv_qx_mul_U18 ( .A(inv_qx_mul_sum_mul_port_o_0_1[2]), .B(
        inv_qx_mul_hi_mul_port_o_0_1[2]), .Z(inv_port_o_0_3[2]) );
  XOR2_X1 inv_qx_mul_U17 ( .A(inv_qx_mul_sum_mul_port_o_0_1[1]), .B(
        inv_qx_mul_hi_mul_port_o_0_1[1]), .Z(inv_port_o_0_3[1]) );
  XOR2_X1 inv_qx_mul_U16 ( .A(inv_qx_mul_sum_mul_port_o_0_1[0]), .B(
        inv_qx_mul_hi_mul_port_o_0_1[0]), .Z(inv_port_o_0_3[0]) );
  XOR2_X1 inv_qx_mul_U15 ( .A(inv_qx_mul_sum_mul_port_o_1_1[2]), .B(
        inv_qx_mul_lo_mul_port_o_1_1[2]), .Z(inv_port_o_1_1[2]) );
  XOR2_X1 inv_qx_mul_U14 ( .A(inv_qx_mul_sum_mul_port_o_1_1[1]), .B(
        inv_qx_mul_lo_mul_port_o_1_1[1]), .Z(inv_port_o_1_1[1]) );
  XOR2_X1 inv_qx_mul_U13 ( .A(inv_qx_mul_sum_mul_port_o_1_1[0]), .B(
        inv_qx_mul_lo_mul_port_o_1_1[0]), .Z(inv_port_o_1_1[0]) );
  XOR2_X1 inv_qx_mul_U12 ( .A(inv_qx_mul_sum_mul_port_o_1_1[2]), .B(
        inv_qx_mul_hi_mul_port_o_1_1[2]), .Z(inv_port_o_1_3[2]) );
  XOR2_X1 inv_qx_mul_U11 ( .A(inv_qx_mul_sum_mul_port_o_1_1[1]), .B(
        inv_qx_mul_hi_mul_port_o_1_1[1]), .Z(inv_port_o_1_3[1]) );
  XOR2_X1 inv_qx_mul_U10 ( .A(inv_qx_mul_sum_mul_port_o_1_1[0]), .B(
        inv_qx_mul_hi_mul_port_o_1_1[0]), .Z(inv_port_o_1_3[0]) );
  XOR2_X1 inv_qx_mul_U9 ( .A(inv_qx_mul_sum_mul_port_o_0_0[2]), .B(
        inv_qx_mul_hi_mul_port_o_0_0[2]), .Z(inv_port_o_0_2[2]) );
  XOR2_X1 inv_qx_mul_U8 ( .A(inv_qx_mul_sum_mul_port_o_0_0[1]), .B(
        inv_qx_mul_hi_mul_port_o_0_0[1]), .Z(inv_port_o_0_2[1]) );
  XOR2_X1 inv_qx_mul_U7 ( .A(inv_qx_mul_sum_mul_port_o_0_0[0]), .B(
        inv_qx_mul_hi_mul_port_o_0_0[0]), .Z(inv_port_o_0_2[0]) );
  XOR2_X1 inv_qx_mul_U6 ( .A(inv_qx_mul_sum_mul_port_o_1_0[2]), .B(
        inv_qx_mul_hi_mul_port_o_1_0[2]), .Z(inv_port_o_1_2[2]) );
  XOR2_X1 inv_qx_mul_U5 ( .A(inv_qx_mul_sum_mul_port_o_1_0[1]), .B(
        inv_qx_mul_hi_mul_port_o_1_0[1]), .Z(inv_port_o_1_2[1]) );
  XOR2_X1 inv_qx_mul_U4 ( .A(inv_qx_mul_sum_mul_port_o_1_0[0]), .B(
        inv_qx_mul_hi_mul_port_o_1_0[0]), .Z(inv_port_o_1_2[0]) );
  XOR2_X1 inv_qx_mul_U3 ( .A(inv_qx_mul_sum_mul_port_o_0_0[2]), .B(
        inv_qx_mul_lo_mul_port_o_0_0[2]), .Z(inv_port_o_0_0[2]) );
  XOR2_X1 inv_qx_mul_U2 ( .A(inv_qx_mul_sum_mul_port_o_0_0[1]), .B(
        inv_qx_mul_lo_mul_port_o_0_0[1]), .Z(inv_port_o_0_0[1]) );
  XOR2_X1 inv_qx_mul_U1 ( .A(inv_qx_mul_sum_mul_port_o_0_0[0]), .B(
        inv_qx_mul_lo_mul_port_o_0_0[0]), .Z(inv_port_o_0_0[0]) );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_108), .B(inv_ah_reg_3_0[2]), .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_108), .B(inv_ah_reg_3_0[1]), .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_108), .B(inv_ah_reg_3_0[0]), .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_109), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_109), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_109), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_108), .B(inv_ah_reg_3_1[2]), .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_108), .B(inv_ah_reg_3_1[1]), .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_108), .B(inv_ah_reg_3_1[0]), .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_109), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_109), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_109), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_dh_0[2]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_dh_0[1]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_dh_0[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_dh_1[2]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_dh_1[1]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_dh_1[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_dh_0[2]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_dh_0[1]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_dh_0[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_110), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_110), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_110), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_111), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_111), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_111), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_dh_1[2]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_dh_1[1]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_dh_1[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_110), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_110), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_110), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_111), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_111), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_111), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_qx_mul_hi_mul_and_1_1_port_z_0[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_qx_mul_hi_mul_and_1_1_port_z_0[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_qx_mul_hi_mul_and_1_1_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_qx_mul_hi_mul_not_1_port_z_1[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_qx_mul_hi_mul_not_1_port_z_1[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_qx_mul_hi_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_qx_mul_hi_mul_not_1_port_z_1[0]) );
  INV_X1 inv_qx_mul_hi_mul_not_1_U3 ( .A(inv_qx_mul_hi_mul_and_1_1_port_z_0[2]), .ZN(inv_qx_mul_hi_mul_not_1_port_z_0[2]) );
  INV_X1 inv_qx_mul_hi_mul_not_1_U2 ( .A(inv_qx_mul_hi_mul_and_1_1_port_z_0[1]), .ZN(inv_qx_mul_hi_mul_not_1_port_z_0[1]) );
  INV_X1 inv_qx_mul_hi_mul_not_1_U1 ( .A(inv_qx_mul_hi_mul_and_1_1_port_z_0[0]), .ZN(inv_qx_mul_hi_mul_not_1_port_z_0[0]) );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_112), .B(inv_ax_reg_3_0_2[2]), .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_112), .B(inv_ax_reg_3_0_2[1]), .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_112), .B(inv_ax_reg_3_0_2[0]), .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_113), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_113), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_113), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_112), .B(inv_ax_reg_3_1_2[2]), .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_112), .B(inv_ax_reg_3_1_2[1]), .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_112), .B(inv_ax_reg_3_1_2[0]), .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_113), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_113), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_113), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_0_2[2]), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_0_2[1]), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_0_2[0]), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_1_2[2]), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_1_2[1]), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_1_2[0]), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_0_2[2]), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_0_2[1]), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_0_2[0]), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_114), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_114), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_114), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_115), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_115), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_115), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_1_2[2]), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_1_2[1]), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_1_2[0]), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_114), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_114), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_114), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_115), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_115), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_115), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_qx_mul_hi_mul_and_2_1_port_z_0[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_qx_mul_hi_mul_and_2_1_port_z_0[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_qx_mul_hi_mul_and_2_1_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_qx_mul_hi_mul_not_2_port_z_1[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_qx_mul_hi_mul_not_2_port_z_1[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_qx_mul_hi_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_qx_mul_hi_mul_not_2_port_z_1[0]) );
  INV_X1 inv_qx_mul_hi_mul_not_2_U3 ( .A(inv_qx_mul_hi_mul_and_2_1_port_z_0[2]), .ZN(inv_qx_mul_hi_mul_not_2_port_z_0[2]) );
  INV_X1 inv_qx_mul_hi_mul_not_2_U2 ( .A(inv_qx_mul_hi_mul_and_2_1_port_z_0[1]), .ZN(inv_qx_mul_hi_mul_not_2_port_z_0[1]) );
  INV_X1 inv_qx_mul_hi_mul_not_2_U1 ( .A(inv_qx_mul_hi_mul_and_2_1_port_z_0[0]), .ZN(inv_qx_mul_hi_mul_not_2_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_xor_2_1_U6 ( .A(
        inv_qx_mul_hi_mul_not_2_port_z_0[2]), .B(
        inv_qx_mul_hi_mul_not_1_port_z_0[2]), .Z(
        inv_qx_mul_hi_mul_port_o_0_0[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_xor_2_1_U5 ( .A(
        inv_qx_mul_hi_mul_not_2_port_z_0[1]), .B(
        inv_qx_mul_hi_mul_not_1_port_z_0[1]), .Z(
        inv_qx_mul_hi_mul_port_o_0_0[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_xor_2_1_U4 ( .A(
        inv_qx_mul_hi_mul_not_2_port_z_0[0]), .B(
        inv_qx_mul_hi_mul_not_1_port_z_0[0]), .Z(
        inv_qx_mul_hi_mul_port_o_0_0[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_xor_2_1_U3 ( .A(
        inv_qx_mul_hi_mul_not_2_port_z_1[2]), .B(
        inv_qx_mul_hi_mul_not_1_port_z_1[2]), .Z(
        inv_qx_mul_hi_mul_port_o_1_0[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_xor_2_1_U2 ( .A(
        inv_qx_mul_hi_mul_not_2_port_z_1[1]), .B(
        inv_qx_mul_hi_mul_not_1_port_z_1[1]), .Z(
        inv_qx_mul_hi_mul_port_o_1_0[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_xor_2_1_U1 ( .A(
        inv_qx_mul_hi_mul_not_2_port_z_1[0]), .B(
        inv_qx_mul_hi_mul_not_1_port_z_1[0]), .Z(
        inv_qx_mul_hi_mul_port_o_1_0[0]) );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_116), .B(inv_ax_reg_3_0_3[2]), .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_116), .B(inv_ax_reg_3_0_3[1]), .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_116), .B(inv_ax_reg_3_0_3[0]), .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_117), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_117), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_117), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_116), .B(inv_ax_reg_3_1_3[2]), .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_116), .B(inv_ax_reg_3_1_3[1]), .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_116), .B(inv_ax_reg_3_1_3[0]), .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_117), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_117), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_117), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_0_3[2]), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_0_3[1]), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_0_3[0]), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_1_3[2]), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_1_3[1]), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_1_3[0]), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_0_3[2]), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_0_3[1]), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_0_3[0]), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_118), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_118), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_118), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_119), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_119), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_119), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_1_3[2]), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_1_3[1]), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_1_3[0]), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_118), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_118), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_118), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_119), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_119), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_119), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_qx_mul_hi_mul_and_3_1_port_z_0[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_qx_mul_hi_mul_and_3_1_port_z_0[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_qx_mul_hi_mul_and_3_1_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_qx_mul_hi_mul_not_3_port_z_1[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_qx_mul_hi_mul_not_3_port_z_1[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_qx_mul_hi_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_qx_mul_hi_mul_not_3_port_z_1[0]) );
  INV_X1 inv_qx_mul_hi_mul_not_3_U3 ( .A(inv_qx_mul_hi_mul_and_3_1_port_z_0[2]), .ZN(inv_qx_mul_hi_mul_not_3_port_z_0[2]) );
  INV_X1 inv_qx_mul_hi_mul_not_3_U2 ( .A(inv_qx_mul_hi_mul_and_3_1_port_z_0[1]), .ZN(inv_qx_mul_hi_mul_not_3_port_z_0[1]) );
  INV_X1 inv_qx_mul_hi_mul_not_3_U1 ( .A(inv_qx_mul_hi_mul_and_3_1_port_z_0[0]), .ZN(inv_qx_mul_hi_mul_not_3_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_xor_3_1_U6 ( .A(
        inv_qx_mul_hi_mul_not_3_port_z_0[2]), .B(
        inv_qx_mul_hi_mul_not_1_port_z_0[2]), .Z(
        inv_qx_mul_hi_mul_port_o_0_1[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_xor_3_1_U5 ( .A(
        inv_qx_mul_hi_mul_not_3_port_z_0[1]), .B(
        inv_qx_mul_hi_mul_not_1_port_z_0[1]), .Z(
        inv_qx_mul_hi_mul_port_o_0_1[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_xor_3_1_U4 ( .A(
        inv_qx_mul_hi_mul_not_3_port_z_0[0]), .B(
        inv_qx_mul_hi_mul_not_1_port_z_0[0]), .Z(
        inv_qx_mul_hi_mul_port_o_0_1[0]) );
  XOR2_X1 inv_qx_mul_hi_mul_xor_3_1_U3 ( .A(
        inv_qx_mul_hi_mul_not_3_port_z_1[2]), .B(
        inv_qx_mul_hi_mul_not_1_port_z_1[2]), .Z(
        inv_qx_mul_hi_mul_port_o_1_1[2]) );
  XOR2_X1 inv_qx_mul_hi_mul_xor_3_1_U2 ( .A(
        inv_qx_mul_hi_mul_not_3_port_z_1[1]), .B(
        inv_qx_mul_hi_mul_not_1_port_z_1[1]), .Z(
        inv_qx_mul_hi_mul_port_o_1_1[1]) );
  XOR2_X1 inv_qx_mul_hi_mul_xor_3_1_U1 ( .A(
        inv_qx_mul_hi_mul_not_3_port_z_1[0]), .B(
        inv_qx_mul_hi_mul_not_1_port_z_1[0]), .Z(
        inv_qx_mul_hi_mul_port_o_1_1[0]) );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_120), .B(inv_al_reg_3_0[2]), .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_120), .B(inv_al_reg_3_0[1]), .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_120), .B(inv_al_reg_3_0[0]), .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_121), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_121), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_121), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_120), .B(inv_al_reg_3_1[2]), .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_120), .B(inv_al_reg_3_1[1]), .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_120), .B(inv_al_reg_3_1[0]), .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_121), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_121), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_121), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_dl_0[2]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_dl_0[1]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_dl_0[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_dl_1[2]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_dl_1[1]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_dl_1[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_dl_0[2]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_dl_0[1]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_dl_0[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_122), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_122), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_122), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_123), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_123), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_123), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_dl_1[2]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_dl_1[1]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_dl_1[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_122), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_122), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_122), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_123), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_123), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_123), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_qx_mul_lo_mul_and_1_1_port_z_0[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_qx_mul_lo_mul_and_1_1_port_z_0[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_qx_mul_lo_mul_and_1_1_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_qx_mul_lo_mul_not_1_port_z_1[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_qx_mul_lo_mul_not_1_port_z_1[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_qx_mul_lo_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_qx_mul_lo_mul_not_1_port_z_1[0]) );
  INV_X1 inv_qx_mul_lo_mul_not_1_U3 ( .A(inv_qx_mul_lo_mul_and_1_1_port_z_0[2]), .ZN(inv_qx_mul_lo_mul_not_1_port_z_0[2]) );
  INV_X1 inv_qx_mul_lo_mul_not_1_U2 ( .A(inv_qx_mul_lo_mul_and_1_1_port_z_0[1]), .ZN(inv_qx_mul_lo_mul_not_1_port_z_0[1]) );
  INV_X1 inv_qx_mul_lo_mul_not_1_U1 ( .A(inv_qx_mul_lo_mul_and_1_1_port_z_0[0]), .ZN(inv_qx_mul_lo_mul_not_1_port_z_0[0]) );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_124), .B(inv_ax_reg_3_0_0[2]), .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_124), .B(inv_ax_reg_3_0_0[1]), .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_124), .B(inv_ax_reg_3_0_0[0]), .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_125), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_125), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_125), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_124), .B(inv_ax_reg_3_1_0[2]), .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_124), .B(inv_ax_reg_3_1_0[1]), .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_124), .B(inv_ax_reg_3_1_0[0]), .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_125), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_125), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_125), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_0_0[2]), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_0_0[1]), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_0_0[0]), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_1_0[2]), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_1_0[1]), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_1_0[0]), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_0_0[2]), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_0_0[1]), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_0_0[0]), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_126), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_126), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_126), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_127), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_127), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_127), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_1_0[2]), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_1_0[1]), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_1_0[0]), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_126), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_126), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_126), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_127), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_127), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_127), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_qx_mul_lo_mul_and_2_1_port_z_0[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_qx_mul_lo_mul_and_2_1_port_z_0[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_qx_mul_lo_mul_and_2_1_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_qx_mul_lo_mul_not_2_port_z_1[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_qx_mul_lo_mul_not_2_port_z_1[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_qx_mul_lo_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_qx_mul_lo_mul_not_2_port_z_1[0]) );
  INV_X1 inv_qx_mul_lo_mul_not_2_U3 ( .A(inv_qx_mul_lo_mul_and_2_1_port_z_0[2]), .ZN(inv_qx_mul_lo_mul_not_2_port_z_0[2]) );
  INV_X1 inv_qx_mul_lo_mul_not_2_U2 ( .A(inv_qx_mul_lo_mul_and_2_1_port_z_0[1]), .ZN(inv_qx_mul_lo_mul_not_2_port_z_0[1]) );
  INV_X1 inv_qx_mul_lo_mul_not_2_U1 ( .A(inv_qx_mul_lo_mul_and_2_1_port_z_0[0]), .ZN(inv_qx_mul_lo_mul_not_2_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_xor_2_1_U6 ( .A(
        inv_qx_mul_lo_mul_not_2_port_z_1[2]), .B(
        inv_qx_mul_lo_mul_not_1_port_z_1[2]), .Z(
        inv_qx_mul_lo_mul_port_o_1_0[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_xor_2_1_U5 ( .A(
        inv_qx_mul_lo_mul_not_2_port_z_1[1]), .B(
        inv_qx_mul_lo_mul_not_1_port_z_1[1]), .Z(
        inv_qx_mul_lo_mul_port_o_1_0[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_xor_2_1_U4 ( .A(
        inv_qx_mul_lo_mul_not_2_port_z_1[0]), .B(
        inv_qx_mul_lo_mul_not_1_port_z_1[0]), .Z(
        inv_qx_mul_lo_mul_port_o_1_0[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_xor_2_1_U3 ( .A(
        inv_qx_mul_lo_mul_not_2_port_z_0[2]), .B(
        inv_qx_mul_lo_mul_not_1_port_z_0[2]), .Z(
        inv_qx_mul_lo_mul_port_o_0_0[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_xor_2_1_U2 ( .A(
        inv_qx_mul_lo_mul_not_2_port_z_0[1]), .B(
        inv_qx_mul_lo_mul_not_1_port_z_0[1]), .Z(
        inv_qx_mul_lo_mul_port_o_0_0[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_xor_2_1_U1 ( .A(
        inv_qx_mul_lo_mul_not_2_port_z_0[0]), .B(
        inv_qx_mul_lo_mul_not_1_port_z_0[0]), .Z(
        inv_qx_mul_lo_mul_port_o_0_0[0]) );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .QN() );
  DFF_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o), .CK(
        clk), .Q(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .QN() );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_128), .B(inv_ax_reg_3_0_1[2]), .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_128), .B(inv_ax_reg_3_0_1[1]), .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_128), .B(inv_ax_reg_3_0_1[0]), .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_129), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_129), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_129), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_128), .B(inv_ax_reg_3_1_1[2]), .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_128), .B(inv_ax_reg_3_1_1[1]), .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_128), .B(inv_ax_reg_3_1_1[0]), .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_129), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_129), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_129), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]) );
  OR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_0_1[2]), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]) );
  AND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_0_1[1]), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]) );
  AND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_0_1[0]), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]) );
  AND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_1_1[2]), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]) );
  AND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_1_1[1]), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]) );
  AND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_1_1[0]), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]) );
  AND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_dx_inv_port_o_0_1[2]), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]) );
  AND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_dx_inv_port_o_0_1[1]), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]) );
  AND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_dx_inv_port_o_0_1[0]), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_130), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_130), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_130), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_131), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_131), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_131), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_dx_inv_port_o_1_1[2]), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]) );
  AND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_dx_inv_port_o_1_1[1]), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]) );
  AND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_dx_inv_port_o_1_1[0]), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_130), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_130), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_130), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_131), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_131), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_131), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_qx_mul_lo_mul_and_3_1_port_z_0[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_qx_mul_lo_mul_and_3_1_port_z_0[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_qx_mul_lo_mul_and_3_1_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_qx_mul_lo_mul_not_3_port_z_1[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_qx_mul_lo_mul_not_3_port_z_1[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_qx_mul_lo_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_qx_mul_lo_mul_not_3_port_z_1[0]) );
  INV_X1 inv_qx_mul_lo_mul_not_3_U3 ( .A(inv_qx_mul_lo_mul_and_3_1_port_z_0[2]), .ZN(inv_qx_mul_lo_mul_not_3_port_z_0[2]) );
  INV_X1 inv_qx_mul_lo_mul_not_3_U2 ( .A(inv_qx_mul_lo_mul_and_3_1_port_z_0[1]), .ZN(inv_qx_mul_lo_mul_not_3_port_z_0[1]) );
  INV_X1 inv_qx_mul_lo_mul_not_3_U1 ( .A(inv_qx_mul_lo_mul_and_3_1_port_z_0[0]), .ZN(inv_qx_mul_lo_mul_not_3_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_xor_3_1_U6 ( .A(
        inv_qx_mul_lo_mul_not_3_port_z_0[2]), .B(
        inv_qx_mul_lo_mul_not_1_port_z_0[2]), .Z(
        inv_qx_mul_lo_mul_port_o_0_1[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_xor_3_1_U5 ( .A(
        inv_qx_mul_lo_mul_not_3_port_z_0[1]), .B(
        inv_qx_mul_lo_mul_not_1_port_z_0[1]), .Z(
        inv_qx_mul_lo_mul_port_o_0_1[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_xor_3_1_U4 ( .A(
        inv_qx_mul_lo_mul_not_3_port_z_0[0]), .B(
        inv_qx_mul_lo_mul_not_1_port_z_0[0]), .Z(
        inv_qx_mul_lo_mul_port_o_0_1[0]) );
  XOR2_X1 inv_qx_mul_lo_mul_xor_3_1_U3 ( .A(
        inv_qx_mul_lo_mul_not_3_port_z_1[2]), .B(
        inv_qx_mul_lo_mul_not_1_port_z_1[2]), .Z(
        inv_qx_mul_lo_mul_port_o_1_1[2]) );
  XOR2_X1 inv_qx_mul_lo_mul_xor_3_1_U2 ( .A(
        inv_qx_mul_lo_mul_not_3_port_z_1[1]), .B(
        inv_qx_mul_lo_mul_not_1_port_z_1[1]), .Z(
        inv_qx_mul_lo_mul_port_o_1_1[1]) );
  XOR2_X1 inv_qx_mul_lo_mul_xor_3_1_U1 ( .A(
        inv_qx_mul_lo_mul_not_3_port_z_1[0]), .B(
        inv_qx_mul_lo_mul_not_1_port_z_1[0]), .Z(
        inv_qx_mul_lo_mul_port_o_1_1[0]) );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), 
        .QN() );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_132), .B(inv_sax_reg_3_0_0[2]), .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_132), .B(inv_sax_reg_3_0_0[1]), .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_132), .B(inv_sax_reg_3_0_0[0]), .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_133), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), 
        .Z(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_133), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), 
        .Z(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_133), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), 
        .Z(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_132), .B(inv_sax_reg_3_1_0[2]), .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_132), .B(inv_sax_reg_3_1_0[1]), .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_132), .B(inv_sax_reg_3_1_0[0]), .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_133), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), 
        .Z(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_133), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), 
        .Z(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_133), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), 
        .Z(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0])
         );
  OR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n4), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n4), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n4), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n4), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n4), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n4), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_sdx_0_0[2]), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_sdx_0_0[1]), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_sdx_0_0[0]), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_sdx_1_0[2]), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_sdx_1_0[1]), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_sdx_1_0[0]), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_sdx_0_0[2]), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_sdx_0_0[1]), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_sdx_0_0[0]), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_134), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_134), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_134), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_135), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_135), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_135), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_sdx_1_0[2]), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_sdx_1_0[1]), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_sdx_1_0[0]), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_134), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_134), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_134), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_135), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_135), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_135), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_qx_mul_sum_mul_and_1_1_port_z_0[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_qx_mul_sum_mul_and_1_1_port_z_0[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_qx_mul_sum_mul_and_1_1_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_qx_mul_sum_mul_not_1_port_z_1[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_qx_mul_sum_mul_not_1_port_z_1[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_qx_mul_sum_mul_and_1_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_qx_mul_sum_mul_not_1_port_z_1[0]) );
  INV_X1 inv_qx_mul_sum_mul_not_1_U3 ( .A(
        inv_qx_mul_sum_mul_and_1_1_port_z_0[2]), .ZN(
        inv_qx_mul_sum_mul_not_1_port_z_0[2]) );
  INV_X1 inv_qx_mul_sum_mul_not_1_U2 ( .A(
        inv_qx_mul_sum_mul_and_1_1_port_z_0[1]), .ZN(
        inv_qx_mul_sum_mul_not_1_port_z_0[1]) );
  INV_X1 inv_qx_mul_sum_mul_not_1_U1 ( .A(
        inv_qx_mul_sum_mul_and_1_1_port_z_0[0]), .ZN(
        inv_qx_mul_sum_mul_not_1_port_z_0[0]) );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), 
        .QN() );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_136), .B(inv_sax_reg_3_0_1[2]), .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_136), .B(inv_sax_reg_3_0_1[1]), .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_136), .B(inv_sax_reg_3_0_1[0]), .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_137), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), 
        .Z(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_137), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), 
        .Z(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_137), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), 
        .Z(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_136), .B(inv_sax_reg_3_1_1[2]), .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_136), .B(inv_sax_reg_3_1_1[1]), .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_136), .B(inv_sax_reg_3_1_1[0]), .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_137), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), 
        .Z(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_137), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), 
        .Z(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_137), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), 
        .Z(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0])
         );
  OR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n4), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n4), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n4), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n4), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n4), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n4), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_sdx_0_1[2]), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_sdx_0_1[1]), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_sdx_0_1[0]), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_sdx_1_1[2]), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_sdx_1_1[1]), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_sdx_1_1[0]), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(
        inv_sdx_0_1[2]), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(
        inv_sdx_0_1[1]), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(
        inv_sdx_0_1[0]), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_138), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_138), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_138), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_139), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_139), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_139), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(
        inv_sdx_1_1[2]), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(
        inv_sdx_1_1[1]), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(
        inv_sdx_1_1[0]), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_138), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_138), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_138), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_139), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_139), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_139), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_qx_mul_sum_mul_and_2_1_port_z_0[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_qx_mul_sum_mul_and_2_1_port_z_0[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_qx_mul_sum_mul_and_2_1_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_qx_mul_sum_mul_not_2_port_z_1[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_qx_mul_sum_mul_not_2_port_z_1[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_qx_mul_sum_mul_and_2_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_qx_mul_sum_mul_not_2_port_z_1[0]) );
  INV_X1 inv_qx_mul_sum_mul_not_2_U3 ( .A(
        inv_qx_mul_sum_mul_and_2_1_port_z_0[2]), .ZN(
        inv_qx_mul_sum_mul_not_2_port_z_0[2]) );
  INV_X1 inv_qx_mul_sum_mul_not_2_U2 ( .A(
        inv_qx_mul_sum_mul_and_2_1_port_z_0[1]), .ZN(
        inv_qx_mul_sum_mul_not_2_port_z_0[1]) );
  INV_X1 inv_qx_mul_sum_mul_not_2_U1 ( .A(
        inv_qx_mul_sum_mul_and_2_1_port_z_0[0]), .ZN(
        inv_qx_mul_sum_mul_not_2_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_sum_mul_xor_2_1_U6 ( .A(
        inv_qx_mul_sum_mul_not_2_port_z_1[2]), .B(
        inv_qx_mul_sum_mul_not_1_port_z_1[2]), .Z(
        inv_qx_mul_sum_mul_port_o_1_0[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_xor_2_1_U5 ( .A(
        inv_qx_mul_sum_mul_not_2_port_z_1[1]), .B(
        inv_qx_mul_sum_mul_not_1_port_z_1[1]), .Z(
        inv_qx_mul_sum_mul_port_o_1_0[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_xor_2_1_U4 ( .A(
        inv_qx_mul_sum_mul_not_2_port_z_1[0]), .B(
        inv_qx_mul_sum_mul_not_1_port_z_1[0]), .Z(
        inv_qx_mul_sum_mul_port_o_1_0[0]) );
  XOR2_X1 inv_qx_mul_sum_mul_xor_2_1_U3 ( .A(
        inv_qx_mul_sum_mul_not_2_port_z_0[2]), .B(
        inv_qx_mul_sum_mul_not_1_port_z_0[2]), .Z(
        inv_qx_mul_sum_mul_port_o_0_0[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_xor_2_1_U2 ( .A(
        inv_qx_mul_sum_mul_not_2_port_z_0[1]), .B(
        inv_qx_mul_sum_mul_not_1_port_z_0[1]), .Z(
        inv_qx_mul_sum_mul_port_o_0_0[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_xor_2_1_U1 ( .A(
        inv_qx_mul_sum_mul_not_2_port_z_0[0]), .B(
        inv_qx_mul_sum_mul_not_1_port_z_0[0]), .Z(
        inv_qx_mul_sum_mul_port_o_0_0[0]) );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o), .CK(
        clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .QN()
         );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2]), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_0_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_1_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), 
        .QN() );
  DFF_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0_reg_2_ ( .D(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o), 
        .CK(clk), .Q(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), 
        .QN() );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U3 ( .A(
        port_r_140), .B(inv_aa_reg_3_0[2]), .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U2 ( .A(
        port_r_140), .B(inv_aa_reg_3_0[1]), .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_U1 ( .A(
        port_r_140), .B(inv_aa_reg_3_0[0]), .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U3 ( .A(
        port_r_141), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[2]), 
        .Z(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U2 ( .A(
        port_r_141), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[1]), 
        .Z(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_U1 ( .A(
        port_r_141), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_0_port_z[0]), 
        .Z(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U3 ( .A(
        port_r_140), .B(inv_aa_reg_3_1[2]), .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U2 ( .A(
        port_r_140), .B(inv_aa_reg_3_1[1]), .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_U1 ( .A(
        port_r_140), .B(inv_aa_reg_3_1[0]), .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U3 ( .A(
        port_r_141), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[2]), 
        .Z(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U2 ( .A(
        port_r_141), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[1]), 
        .Z(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_U1 ( .A(
        port_r_141), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_2_port_z[0]), 
        .Z(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0])
         );
  OR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U4 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n4), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n6), .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_n5), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_432_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U4 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n4), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n6), .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_n5), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_433_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U4 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n4), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n6), .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_n5), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_434_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U4 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n4), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n6), .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_n5), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_435_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U4 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n4), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n6), .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_n5), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_436_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U4 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n4), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[1]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_3_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n6), .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_n5), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_majority_437_port_o) );
  AND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_dd_0[2]), 
        .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[2])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_dd_0[1]), 
        .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[1])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_dd_0[0]), 
        .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z00_port_z[0])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_dd_1[2]), 
        .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[2])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_dd_1[1]), 
        .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[1])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_dd_1[0]), 
        .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z11_port_z[0])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[2]), .A2(inv_dd_0[2]), 
        .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[1]), .A2(inv_dd_0[1]), 
        .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_1[0]), .A2(inv_dd_0[0]), 
        .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U3 ( .A(
        port_r_142), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[2]), 
        .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U2 ( .A(
        port_r_142), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[1]), 
        .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_U1 ( .A(
        port_r_142), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z01_port_z[0]), 
        .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U3 ( .A(
        port_r_143), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[2]), 
        .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U2 ( .A(
        port_r_143), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[1]), 
        .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_U1 ( .A(
        port_r_143), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_0_port_z[0]), 
        .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U4 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n4), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n6), .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_n5), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_0_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U4 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n4), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n6), .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_n5), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_1_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U4 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n4), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z01_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n6), .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_n5), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z01_2_port_o) );
  AND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[2]), .A2(inv_dd_1[2]), 
        .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[1]), .A2(inv_dd_1[1]), 
        .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1])
         );
  AND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_v_0[0]), .A2(inv_dd_1[0]), 
        .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U3 ( .A(
        port_r_142), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[2]), 
        .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U2 ( .A(
        port_r_142), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[1]), 
        .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_U1 ( .A(
        port_r_142), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_and_gate_z10_port_z[0]), 
        .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U3 ( .A(
        port_r_143), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[2]), 
        .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U2 ( .A(
        port_r_143), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[1]), 
        .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1])
         );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_U1 ( .A(
        port_r_143), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_0_port_z[0]), 
        .Z(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0])
         );
  OR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U4 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n4), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n6), .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_n5), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_0_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U4 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n4), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n6), .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_n5), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_1_port_o) );
  OR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U4 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U3 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[2]), 
        .A2(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n4), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U2 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[1]), 
        .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z10_1_port_z[0]), 
        .ZN(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6) );
  NAND2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_U1 ( .A1(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n6), .A2(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_n5), .ZN(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_maj_z10_2_port_o) );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U3 ( 
        .A(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[2]), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[2]), .Z(
        inv_qx_mul_sum_mul_and_3_1_port_z_0[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U2 ( 
        .A(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[1]), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[1]), .Z(
        inv_qx_mul_sum_mul_and_3_1_port_z_0[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z00_z01_U1 ( 
        .A(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_1[0]), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_0_0[0]), .Z(
        inv_qx_mul_sum_mul_and_3_1_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U3 ( 
        .A(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[2]), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[2]), .Z(
        inv_qx_mul_sum_mul_not_3_port_z_1[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U2 ( 
        .A(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[1]), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[1]), .Z(
        inv_qx_mul_sum_mul_not_3_port_z_1[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_xor_gate_z11_z10_U1 ( 
        .A(inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_0[0]), .B(
        inv_qx_mul_sum_mul_and_3_1_cPC1_Ind_d1_k1_36_z_1_1[0]), .Z(
        inv_qx_mul_sum_mul_not_3_port_z_1[0]) );
  INV_X1 inv_qx_mul_sum_mul_not_3_U3 ( .A(
        inv_qx_mul_sum_mul_and_3_1_port_z_0[2]), .ZN(
        inv_qx_mul_sum_mul_not_3_port_z_0[2]) );
  INV_X1 inv_qx_mul_sum_mul_not_3_U2 ( .A(
        inv_qx_mul_sum_mul_and_3_1_port_z_0[1]), .ZN(
        inv_qx_mul_sum_mul_not_3_port_z_0[1]) );
  INV_X1 inv_qx_mul_sum_mul_not_3_U1 ( .A(
        inv_qx_mul_sum_mul_and_3_1_port_z_0[0]), .ZN(
        inv_qx_mul_sum_mul_not_3_port_z_0[0]) );
  XOR2_X1 inv_qx_mul_sum_mul_xor_3_1_U6 ( .A(
        inv_qx_mul_sum_mul_not_3_port_z_1[2]), .B(
        inv_qx_mul_sum_mul_not_1_port_z_1[2]), .Z(
        inv_qx_mul_sum_mul_port_o_1_1[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_xor_3_1_U5 ( .A(
        inv_qx_mul_sum_mul_not_3_port_z_1[1]), .B(
        inv_qx_mul_sum_mul_not_1_port_z_1[1]), .Z(
        inv_qx_mul_sum_mul_port_o_1_1[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_xor_3_1_U4 ( .A(
        inv_qx_mul_sum_mul_not_3_port_z_1[0]), .B(
        inv_qx_mul_sum_mul_not_1_port_z_1[0]), .Z(
        inv_qx_mul_sum_mul_port_o_1_1[0]) );
  XOR2_X1 inv_qx_mul_sum_mul_xor_3_1_U3 ( .A(
        inv_qx_mul_sum_mul_not_3_port_z_0[2]), .B(
        inv_qx_mul_sum_mul_not_1_port_z_0[2]), .Z(
        inv_qx_mul_sum_mul_port_o_0_1[2]) );
  XOR2_X1 inv_qx_mul_sum_mul_xor_3_1_U2 ( .A(
        inv_qx_mul_sum_mul_not_3_port_z_0[1]), .B(
        inv_qx_mul_sum_mul_not_1_port_z_0[1]), .Z(
        inv_qx_mul_sum_mul_port_o_0_1[1]) );
  XOR2_X1 inv_qx_mul_sum_mul_xor_3_1_U1 ( .A(
        inv_qx_mul_sum_mul_not_3_port_z_0[0]), .B(
        inv_qx_mul_sum_mul_not_1_port_z_0[0]), .Z(
        inv_qx_mul_sum_mul_port_o_0_1[0]) );
  XOR2_X1 invLinMap_U66 ( .A(inv_port_o_1_6[2]), .B(inv_port_o_1_0[2]), .Z(
        port_o_1_5[2]) );
  XOR2_X1 invLinMap_U65 ( .A(inv_port_o_1_6[1]), .B(inv_port_o_1_0[1]), .Z(
        port_o_1_5[1]) );
  XOR2_X1 invLinMap_U64 ( .A(inv_port_o_1_6[0]), .B(inv_port_o_1_0[0]), .Z(
        port_o_1_5[0]) );
  XOR2_X1 invLinMap_U63 ( .A(inv_port_o_1_3[2]), .B(inv_port_o_1_7[2]), .Z(
        port_o_1_6[2]) );
  XOR2_X1 invLinMap_U62 ( .A(inv_port_o_1_3[1]), .B(inv_port_o_1_7[1]), .Z(
        port_o_1_6[1]) );
  XOR2_X1 invLinMap_U61 ( .A(inv_port_o_1_3[0]), .B(inv_port_o_1_7[0]), .Z(
        port_o_1_6[0]) );
  XOR2_X1 invLinMap_U60 ( .A(inv_port_o_0_2[2]), .B(port_o_0_7[2]), .Z(
        invLinMap_n10) );
  XNOR2_X1 invLinMap_U59 ( .A(port_o_0_5[2]), .B(invLinMap_n10), .ZN(
        port_o_0_2[2]) );
  XOR2_X1 invLinMap_U58 ( .A(inv_port_o_0_2[1]), .B(port_o_0_7[1]), .Z(
        invLinMap_n11) );
  XNOR2_X1 invLinMap_U57 ( .A(port_o_0_5[1]), .B(invLinMap_n11), .ZN(
        port_o_0_2[1]) );
  XOR2_X1 invLinMap_U56 ( .A(inv_port_o_0_2[0]), .B(port_o_0_7[0]), .Z(
        invLinMap_n12) );
  XNOR2_X1 invLinMap_U55 ( .A(port_o_0_5[0]), .B(invLinMap_n12), .ZN(
        port_o_0_2[0]) );
  XOR2_X1 invLinMap_U54 ( .A(inv_port_o_0_5[2]), .B(inv_port_o_0_4[2]), .Z(
        invLinMap_n16) );
  XNOR2_X1 invLinMap_U53 ( .A(inv_port_o_0_1[2]), .B(invLinMap_n16), .ZN(
        port_o_0_1[2]) );
  XOR2_X1 invLinMap_U52 ( .A(inv_port_o_0_5[1]), .B(inv_port_o_0_4[1]), .Z(
        invLinMap_n18) );
  XNOR2_X1 invLinMap_U51 ( .A(inv_port_o_0_1[1]), .B(invLinMap_n18), .ZN(
        port_o_0_1[1]) );
  XOR2_X1 invLinMap_U50 ( .A(inv_port_o_0_5[0]), .B(inv_port_o_0_4[0]), .Z(
        invLinMap_n17) );
  XNOR2_X1 invLinMap_U49 ( .A(inv_port_o_0_1[0]), .B(invLinMap_n17), .ZN(
        port_o_0_1[0]) );
  XOR2_X1 invLinMap_U48 ( .A(inv_port_o_1_2[2]), .B(port_o_1_7[2]), .Z(
        invLinMap_n4) );
  XOR2_X1 invLinMap_U47 ( .A(port_o_1_5[2]), .B(invLinMap_n4), .Z(
        port_o_1_2[2]) );
  XOR2_X1 invLinMap_U46 ( .A(inv_port_o_1_2[1]), .B(port_o_1_7[1]), .Z(
        invLinMap_n5) );
  XOR2_X1 invLinMap_U45 ( .A(port_o_1_5[1]), .B(invLinMap_n5), .Z(
        port_o_1_2[1]) );
  XOR2_X1 invLinMap_U44 ( .A(inv_port_o_1_2[0]), .B(port_o_1_7[0]), .Z(
        invLinMap_n6) );
  XOR2_X1 invLinMap_U43 ( .A(port_o_1_5[0]), .B(invLinMap_n6), .Z(
        port_o_1_2[0]) );
  XOR2_X1 invLinMap_U42 ( .A(inv_port_o_1_5[2]), .B(inv_port_o_1_4[2]), .Z(
        invLinMap_n7) );
  XOR2_X1 invLinMap_U41 ( .A(inv_port_o_1_1[2]), .B(invLinMap_n7), .Z(
        port_o_1_1[2]) );
  XOR2_X1 invLinMap_U40 ( .A(inv_port_o_1_5[1]), .B(inv_port_o_1_4[1]), .Z(
        invLinMap_n8) );
  XOR2_X1 invLinMap_U39 ( .A(inv_port_o_1_1[1]), .B(invLinMap_n8), .Z(
        port_o_1_1[1]) );
  XOR2_X1 invLinMap_U38 ( .A(inv_port_o_1_5[0]), .B(inv_port_o_1_4[0]), .Z(
        invLinMap_n9) );
  XOR2_X1 invLinMap_U37 ( .A(inv_port_o_1_1[0]), .B(invLinMap_n9), .Z(
        port_o_1_1[0]) );
  XOR2_X1 invLinMap_U36 ( .A(inv_port_o_1_1[2]), .B(invLinMap_n1), .Z(
        port_o_1_0[2]) );
  XOR2_X1 invLinMap_U35 ( .A(inv_port_o_1_1[1]), .B(invLinMap_n2), .Z(
        port_o_1_0[1]) );
  XOR2_X1 invLinMap_U34 ( .A(inv_port_o_1_1[0]), .B(invLinMap_n3), .Z(
        port_o_1_0[0]) );
  XNOR2_X1 invLinMap_U33 ( .A(inv_port_o_0_1[2]), .B(invLinMap_n13), .ZN(
        port_o_0_0[2]) );
  XNOR2_X1 invLinMap_U32 ( .A(inv_port_o_0_1[1]), .B(invLinMap_n14), .ZN(
        port_o_0_0[1]) );
  XNOR2_X1 invLinMap_U31 ( .A(inv_port_o_0_1[0]), .B(invLinMap_n15), .ZN(
        port_o_0_0[0]) );
  XNOR2_X1 invLinMap_U30 ( .A(inv_port_o_0_6[2]), .B(inv_port_o_0_0[2]), .ZN(
        port_o_0_5[2]) );
  XNOR2_X1 invLinMap_U29 ( .A(inv_port_o_0_6[1]), .B(inv_port_o_0_0[1]), .ZN(
        port_o_0_5[1]) );
  XNOR2_X1 invLinMap_U28 ( .A(inv_port_o_0_6[0]), .B(inv_port_o_0_0[0]), .ZN(
        port_o_0_5[0]) );
  XNOR2_X1 invLinMap_U27 ( .A(inv_port_o_0_3[2]), .B(inv_port_o_0_7[2]), .ZN(
        port_o_0_6[2]) );
  XNOR2_X1 invLinMap_U26 ( .A(inv_port_o_0_3[1]), .B(inv_port_o_0_7[1]), .ZN(
        port_o_0_6[1]) );
  XNOR2_X1 invLinMap_U25 ( .A(inv_port_o_0_3[0]), .B(inv_port_o_0_7[0]), .ZN(
        port_o_0_6[0]) );
  XNOR2_X1 invLinMap_U24 ( .A(inv_port_o_0_5[2]), .B(port_o_0_6[2]), .ZN(
        port_o_0_4[2]) );
  XNOR2_X1 invLinMap_U23 ( .A(inv_port_o_0_5[1]), .B(port_o_0_6[1]), .ZN(
        port_o_0_4[1]) );
  XNOR2_X1 invLinMap_U22 ( .A(inv_port_o_0_5[0]), .B(port_o_0_6[0]), .ZN(
        port_o_0_4[0]) );
  XOR2_X1 invLinMap_U21 ( .A(inv_port_o_1_5[2]), .B(port_o_1_6[2]), .Z(
        port_o_1_4[2]) );
  XOR2_X1 invLinMap_U20 ( .A(inv_port_o_1_5[1]), .B(port_o_1_6[1]), .Z(
        port_o_1_4[1]) );
  XOR2_X1 invLinMap_U19 ( .A(inv_port_o_1_5[0]), .B(port_o_1_6[0]), .Z(
        port_o_1_4[0]) );
  XOR2_X1 invLinMap_U18 ( .A(inv_port_o_0_3[2]), .B(inv_port_o_0_5[2]), .Z(
        port_o_0_7[2]) );
  XOR2_X1 invLinMap_U17 ( .A(inv_port_o_0_3[1]), .B(inv_port_o_0_5[1]), .Z(
        port_o_0_7[1]) );
  XOR2_X1 invLinMap_U16 ( .A(inv_port_o_0_3[0]), .B(inv_port_o_0_5[0]), .Z(
        port_o_0_7[0]) );
  XOR2_X1 invLinMap_U15 ( .A(inv_port_o_1_3[2]), .B(inv_port_o_1_5[2]), .Z(
        port_o_1_7[2]) );
  XOR2_X1 invLinMap_U14 ( .A(inv_port_o_1_3[1]), .B(inv_port_o_1_5[1]), .Z(
        port_o_1_7[1]) );
  XOR2_X1 invLinMap_U13 ( .A(inv_port_o_1_3[0]), .B(inv_port_o_1_5[0]), .Z(
        port_o_1_7[0]) );
  XOR2_X1 invLinMap_U12 ( .A(inv_port_o_0_4[2]), .B(inv_port_o_0_6[2]), .Z(
        invLinMap_n13) );
  XOR2_X1 invLinMap_U11 ( .A(inv_port_o_0_4[1]), .B(inv_port_o_0_6[1]), .Z(
        invLinMap_n14) );
  XOR2_X1 invLinMap_U10 ( .A(inv_port_o_0_4[0]), .B(inv_port_o_0_6[0]), .Z(
        invLinMap_n15) );
  XOR2_X1 invLinMap_U9 ( .A(inv_port_o_1_4[2]), .B(inv_port_o_1_6[2]), .Z(
        invLinMap_n1) );
  XOR2_X1 invLinMap_U8 ( .A(inv_port_o_1_4[1]), .B(inv_port_o_1_6[1]), .Z(
        invLinMap_n2) );
  XOR2_X1 invLinMap_U7 ( .A(inv_port_o_1_4[0]), .B(inv_port_o_1_6[0]), .Z(
        invLinMap_n3) );
  XOR2_X1 invLinMap_U6 ( .A(invLinMap_n13), .B(port_o_0_4[2]), .Z(
        port_o_0_3[2]) );
  XOR2_X1 invLinMap_U5 ( .A(invLinMap_n14), .B(port_o_0_4[1]), .Z(
        port_o_0_3[1]) );
  XOR2_X1 invLinMap_U4 ( .A(invLinMap_n15), .B(port_o_0_4[0]), .Z(
        port_o_0_3[0]) );
  XOR2_X1 invLinMap_U3 ( .A(port_o_1_4[2]), .B(invLinMap_n1), .Z(port_o_1_3[2]) );
  XOR2_X1 invLinMap_U2 ( .A(port_o_1_4[1]), .B(invLinMap_n2), .Z(port_o_1_3[1]) );
  XOR2_X1 invLinMap_U1 ( .A(port_o_1_4[0]), .B(invLinMap_n3), .Z(port_o_1_3[0]) );
endmodule

