Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan 10 22:25:16 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file key_code_shift_synth_timing_summary_routed.rpt -pb key_code_shift_synth_timing_summary_routed.pb -rpx key_code_shift_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : key_code_shift_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.504        0.000                      0                  195        0.066        0.000                      0                  195        3.750        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.504        0.000                      0                  195        0.066        0.000                      0                  195        3.750        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 1.581ns (30.475%)  route 3.607ns (69.525%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.809     5.330    kb/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.419     5.749 r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.260     7.009    kb/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X2Y103         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318     7.327 r  kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=26, routed)          1.165     8.492    kb/fifo_rx/s_array_reg_reg_0_3_0_5_n_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.328     8.820 r  kb/fifo_rx/g1_b6/O
                         net (fo=1, routed)           0.000     8.820    key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_1_1
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I1_O)      0.217     9.037 r  key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=1, routed)           0.578     9.615    key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.299     9.914 r  key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_1/O
                         net (fo=2, routed)           0.604    10.518    uart/fifo_tx/s_array_reg_reg_0_3_6_7/D
    SLICE_X2Y101         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.684    15.025    uart/fifo_tx/s_array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y101         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP/CLK
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y101         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    15.022    uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 1.607ns (31.154%)  route 3.551ns (68.846%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.809     5.330    kb/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.419     5.749 r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.252     7.001    kb/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB1
    SLICE_X2Y103         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     7.325 r  kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=26, routed)          1.422     8.748    kb/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X3Y103         LUT6 (Prop_lut6_I2_O)        0.348     9.096 r  kb/fifo_rx/g1_b1/O
                         net (fo=1, routed)           0.000     9.096    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_2_1
    SLICE_X3Y103         MUXF7 (Prop_muxf7_I1_O)      0.217     9.313 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_8/O
                         net (fo=1, routed)           0.545     9.858    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_8_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.299    10.157 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.332    10.488    uart/fifo_tx/s_array_reg_reg_0_3_0_5/DIA1
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.684    15.025    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y102         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    15.013    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.355ns (26.002%)  route 3.856ns (73.998%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.809     5.330    kb/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.419     5.749 r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.260     7.009    kb/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X2Y103         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     7.305 r  kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/O
                         net (fo=26, routed)          1.670     8.976    kb/fifo_rx/s_array_reg_reg_0_3_0_5_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.124     9.100 r  kb/fifo_rx/g1_b4/O
                         net (fo=1, routed)           0.000     9.100    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_7_1
    SLICE_X1Y101         MUXF7 (Prop_muxf7_I1_O)      0.217     9.317 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.455     9.772    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_11_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.299    10.071 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.471    10.541    uart/fifo_tx/s_array_reg_reg_0_3_0_5/DIC0
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.684    15.025    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y102         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    15.096    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.576ns (30.274%)  route 3.630ns (69.726%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.809     5.330    kb/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.419     5.749 r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.260     7.009    kb/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X2Y103         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318     7.327 r  kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=26, routed)          1.442     8.770    kb/fifo_rx/s_array_reg_reg_0_3_0_5_n_1
    SLICE_X4Y101         LUT6 (Prop_lut6_I0_O)        0.328     9.098 r  kb/fifo_rx/g0_b0/O
                         net (fo=1, routed)           0.000     9.098    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_3_0
    SLICE_X4Y101         MUXF7 (Prop_muxf7_I0_O)      0.212     9.310 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_9/O
                         net (fo=1, routed)           0.588     9.898    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_9_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I4_O)        0.299    10.197 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.339    10.536    uart/fifo_tx/s_array_reg_reg_0_3_0_5/DIA0
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.684    15.025    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y102         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.110    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 0.963ns (19.241%)  route 4.042ns (80.759%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.809     5.330    kb/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.419     5.749 r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.260     7.009    kb/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X2Y103         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     7.305 r  kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/O
                         net (fo=26, routed)          1.803     9.108    kb/fifo_rx/s_array_reg_reg_0_3_0_5_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I1_O)        0.124     9.232 r  kb/fifo_rx/g0_b3__0/O
                         net (fo=1, routed)           0.433     9.666    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_1
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     9.790 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.545    10.335    uart/fifo_tx/s_array_reg_reg_0_3_0_5/DIB1
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.684    15.025    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y102         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    15.043    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.189ns (23.683%)  route 3.831ns (76.317%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.809     5.330    kb/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.419     5.749 r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.260     7.009    kb/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X2Y103         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318     7.327 r  kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=26, routed)          1.346     8.673    kb/fifo_rx/s_array_reg_reg_0_3_0_5_n_1
    SLICE_X4Y102         LUT6 (Prop_lut6_I0_O)        0.328     9.001 r  kb/fifo_rx/g0_b2/O
                         net (fo=1, routed)           0.670     9.671    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_9
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.124     9.795 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.555    10.351    uart/fifo_tx/s_array_reg_reg_0_3_0_5/DIB0
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.684    15.025    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y102         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.086    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.189ns (25.089%)  route 3.550ns (74.911%))
  Logic Levels:           3  (LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.809     5.330    kb/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.419     5.749 r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.260     7.009    kb/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X2Y103         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318     7.327 r  kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=26, routed)          1.502     8.829    kb/fifo_rx/s_array_reg_reg_0_3_0_5_n_1
    SLICE_X3Y100         LUT6 (Prop_lut6_I0_O)        0.328     9.157 r  kb/fifo_rx/g1_b5/O
                         net (fo=1, routed)           0.457     9.614    key_to_ascii_shift/s_array_reg_reg_0_3_0_5_5
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.124     9.738 r  key_to_ascii_shift/s_array_reg_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.331    10.069    uart/fifo_tx/s_array_reg_reg_0_3_0_5/DIC1
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.684    15.025    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y102         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    15.022    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 1.581ns (33.120%)  route 3.193ns (66.880%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.809     5.330    kb/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.419     5.749 r  kb/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=15, routed)          1.260     7.009    kb/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRA1
    SLICE_X2Y103         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318     7.327 r  kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/O
                         net (fo=26, routed)          1.165     8.492    kb/fifo_rx/s_array_reg_reg_0_3_0_5_n_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.328     8.820 r  kb/fifo_rx/g1_b6/O
                         net (fo=1, routed)           0.000     8.820    key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_1_1
    SLICE_X3Y102         MUXF7 (Prop_muxf7_I1_O)      0.217     9.037 r  key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=1, routed)           0.578     9.615    key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.299     9.914 r  key_to_ascii_shift/s_array_reg_reg_0_3_6_7_i_1/O
                         net (fo=2, routed)           0.190    10.104    uart/fifo_tx/s_array_reg_reg_0_3_6_7/D
    SLICE_X2Y101         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.684    15.025    uart/fifo_tx/s_array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y101         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP/CLK
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y101         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208    15.063    uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -10.104    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 uart/baud_gen/s_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx/s_s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.259ns (30.392%)  route 2.884ns (69.608%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.808     5.329    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  uart/baud_gen/s_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.478     5.807 f  uart/baud_gen/s_count_reg_reg[3]/Q
                         net (fo=5, routed)           1.124     6.931    uart/baud_gen/s_count_reg[3]
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.329     7.260 f  uart/baud_gen/s_rd_ptr_reg[1]_i_4/O
                         net (fo=3, routed)           0.536     7.796    uart/baud_gen/s_count_reg_reg[8]_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.332     8.128 f  uart/baud_gen/s_rd_ptr_reg[1]_i_3/O
                         net (fo=17, routed)          0.634     8.763    uart/tx/FSM_sequential_s_state_reg_reg[0]_1
    SLICE_X7Y105         LUT5 (Prop_lut5_I0_O)        0.120     8.883 r  uart/tx/s_s_reg[4]_i_1/O
                         net (fo=5, routed)           0.589     9.472    uart/tx/s_s_reg[4]_i_1_n_0
    SLICE_X9Y104         FDCE                                         r  uart/tx/s_s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.615    14.956    uart/tx/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y104         FDCE                                         r  uart/tx/s_s_reg_reg[2]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X9Y104         FDCE (Setup_fdce_C_CE)      -0.408    14.780    uart/tx/s_s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 uart/baud_gen/s_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx/s_s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 1.259ns (30.392%)  route 2.884ns (69.608%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.808     5.329    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y104         FDCE                                         r  uart/baud_gen/s_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDCE (Prop_fdce_C_Q)         0.478     5.807 f  uart/baud_gen/s_count_reg_reg[3]/Q
                         net (fo=5, routed)           1.124     6.931    uart/baud_gen/s_count_reg[3]
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.329     7.260 f  uart/baud_gen/s_rd_ptr_reg[1]_i_4/O
                         net (fo=3, routed)           0.536     7.796    uart/baud_gen/s_count_reg_reg[8]_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.332     8.128 f  uart/baud_gen/s_rd_ptr_reg[1]_i_3/O
                         net (fo=17, routed)          0.634     8.763    uart/tx/FSM_sequential_s_state_reg_reg[0]_1
    SLICE_X7Y105         LUT5 (Prop_lut5_I0_O)        0.120     8.883 r  uart/tx/s_s_reg[4]_i_1/O
                         net (fo=5, routed)           0.589     9.472    uart/tx/s_s_reg[4]_i_1_n_0
    SLICE_X9Y104         FDCE                                         r  uart/tx/s_s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.615    14.956    uart/tx/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y104         FDCE                                         r  uart/tx/s_s_reg_reg[3]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X9Y104         FDCE (Setup_fdce_C_CE)      -0.408    14.780    uart/tx/s_s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.119%)  route 0.272ns (65.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.272     1.972    uart/fifo_tx/s_array_reg_reg_0_3_6_7/A1
    SLICE_X2Y101         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.951     2.079    uart/fifo_tx/s_array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y101         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP/CLK
                         clock pessimism             -0.482     1.597    
    SLICE_X2Y101         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.906    uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.119%)  route 0.272ns (65.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.272     1.972    uart/fifo_tx/s_array_reg_reg_0_3_6_7/A1
    SLICE_X2Y101         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.951     2.079    uart/fifo_tx/s_array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y101         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP/CLK
                         clock pessimism             -0.482     1.597    
    SLICE_X2Y101         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.906    uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.119%)  route 0.272ns (65.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.272     1.972    uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/A1
    SLICE_X2Y101         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.951     2.079    uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X2Y101         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/DP/CLK
                         clock pessimism             -0.482     1.597    
    SLICE_X2Y101         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.906    uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.119%)  route 0.272ns (65.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.272     1.972    uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/A1
    SLICE_X2Y101         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.951     2.079    uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X2Y101         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/SP/CLK
                         clock pessimism             -0.482     1.597    
    SLICE_X2Y101         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.906    uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.004%)  route 0.274ns (65.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.274     1.973    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.951     2.079    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.482     1.597    
    SLICE_X2Y102         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.906    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.004%)  route 0.274ns (65.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.274     1.973    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.951     2.079    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.482     1.597    
    SLICE_X2Y102         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.906    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.004%)  route 0.274ns (65.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.274     1.973    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.951     2.079    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.482     1.597    
    SLICE_X2Y102         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.906    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.004%)  route 0.274ns (65.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.274     1.973    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.951     2.079    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.482     1.597    
    SLICE_X2Y102         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.906    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.004%)  route 0.274ns (65.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.274     1.973    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.951     2.079    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.482     1.597    
    SLICE_X2Y102         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.906    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.004%)  route 0.274ns (65.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.675     1.559    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.274     1.973    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD1
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.951     2.079    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y102         RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.482     1.597    
    SLICE_X2Y102         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.906    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y105   kb/s_shift_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y104   kb/s_state_reg_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X4Y104   kb/fifo_rx/s_empty_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y104   kb/fifo_rx/s_full_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y104   kb/fifo_rx/s_rd_ptr_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y104   kb/fifo_rx/s_rd_ptr_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y104   kb/fifo_rx/s_wr_ptr_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y104   kb/fifo_rx/s_wr_ptr_reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X4Y106   kb/ps2_rx/FSM_onehot_s_state_reg_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103   kb/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/tx/s_tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 3.974ns (67.799%)  route 1.887ns (32.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.808     5.329    uart/tx/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y105         FDPE                                         r  uart/tx/s_tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDPE (Prop_fdpe_C_Q)         0.456     5.785 r  uart/tx/s_tx_reg_reg/Q
                         net (fo=1, routed)           1.887     7.673    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    11.190 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    11.190    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/tx/s_tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.360ns (76.087%)  route 0.427ns (23.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.674     1.558    uart/tx/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y105         FDPE                                         r  uart/tx/s_tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDPE (Prop_fdpe_C_Q)         0.141     1.699 r  uart/tx/s_tx_reg_reg/Q
                         net (fo=1, routed)           0.427     2.126    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.345 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     3.345    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb/ps2_rx/s_f_ps2c_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.819ns  (logic 1.441ns (21.138%)  route 5.377ns (78.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          5.377     6.819    kb/ps2_rx/AR[0]
    SLICE_X3Y108         FDCE                                         f  kb/ps2_rx/s_f_ps2c_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682     5.023    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  kb/ps2_rx/s_f_ps2c_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb/ps2_rx/s_filter_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.819ns  (logic 1.441ns (21.138%)  route 5.377ns (78.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          5.377     6.819    kb/ps2_rx/AR[0]
    SLICE_X2Y108         FDCE                                         f  kb/ps2_rx/s_filter_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682     5.023    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  kb/ps2_rx/s_filter_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb/ps2_rx/s_filter_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.819ns  (logic 1.441ns (21.138%)  route 5.377ns (78.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          5.377     6.819    kb/ps2_rx/AR[0]
    SLICE_X3Y108         FDCE                                         f  kb/ps2_rx/s_filter_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682     5.023    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  kb/ps2_rx/s_filter_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb/ps2_rx/s_filter_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.819ns  (logic 1.441ns (21.138%)  route 5.377ns (78.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          5.377     6.819    kb/ps2_rx/AR[0]
    SLICE_X3Y108         FDCE                                         f  kb/ps2_rx/s_filter_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682     5.023    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  kb/ps2_rx/s_filter_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb/ps2_rx/s_filter_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.819ns  (logic 1.441ns (21.138%)  route 5.377ns (78.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          5.377     6.819    kb/ps2_rx/AR[0]
    SLICE_X2Y108         FDCE                                         f  kb/ps2_rx/s_filter_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682     5.023    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  kb/ps2_rx/s_filter_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb/ps2_rx/s_filter_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.819ns  (logic 1.441ns (21.138%)  route 5.377ns (78.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          5.377     6.819    kb/ps2_rx/AR[0]
    SLICE_X2Y108         FDCE                                         f  kb/ps2_rx/s_filter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682     5.023    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  kb/ps2_rx/s_filter_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb/ps2_rx/s_filter_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.819ns  (logic 1.441ns (21.138%)  route 5.377ns (78.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          5.377     6.819    kb/ps2_rx/AR[0]
    SLICE_X3Y108         FDCE                                         f  kb/ps2_rx/s_filter_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682     5.023    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  kb/ps2_rx/s_filter_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb/ps2_rx/s_filter_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.819ns  (logic 1.441ns (21.138%)  route 5.377ns (78.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          5.377     6.819    kb/ps2_rx/AR[0]
    SLICE_X3Y108         FDCE                                         f  kb/ps2_rx/s_filter_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682     5.023    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  kb/ps2_rx/s_filter_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb/ps2_rx/s_filter_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.819ns  (logic 1.441ns (21.138%)  route 5.377ns (78.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          5.377     6.819    kb/ps2_rx/AR[0]
    SLICE_X2Y108         FDCE                                         f  kb/ps2_rx/s_filter_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682     5.023    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  kb/ps2_rx/s_filter_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            kb/ps2_rx/s_n_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.529ns  (logic 1.441ns (22.074%)  route 5.088ns (77.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=68, routed)          5.088     6.529    kb/ps2_rx/AR[0]
    SLICE_X4Y107         FDCE                                         f  kb/ps2_rx/s_n_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.681     5.022    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  kb/ps2_rx/s_n_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            kb/ps2_rx/s_filter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.217ns (26.909%)  route 0.588ns (73.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IBUF_inst/O
                         net (fo=1, routed)           0.588     0.805    kb/ps2_rx/D[0]
    SLICE_X2Y108         FDCE                                         r  kb/ps2_rx/s_filter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.949     2.077    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  kb/ps2_rx/s_filter_reg_reg[7]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb/ps2_rx/s_b_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.265ns (29.595%)  route 0.631ns (70.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IBUF_inst/O
                         net (fo=6, routed)           0.631     0.851    kb/ps2_rx/PS2Data_IBUF
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.045     0.896 r  kb/ps2_rx/s_b_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     0.896    kb/ps2_rx/s_b_reg[10]_i_2_n_0
    SLICE_X3Y106         FDCE                                         r  kb/ps2_rx/s_b_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.950     2.078    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  kb/ps2_rx/s_b_reg_reg[10]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb/ps2_rx/FSM_onehot_s_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.265ns (29.147%)  route 0.644ns (70.853%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  PS2Data_IBUF_inst/O
                         net (fo=6, routed)           0.644     0.865    kb/ps2_rx/PS2Data_IBUF
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.045     0.910 r  kb/ps2_rx/FSM_onehot_s_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.910    kb/ps2_rx/FSM_onehot_s_state_reg[2]_i_1_n_0
    SLICE_X4Y106         FDCE                                         r  kb/ps2_rx/FSM_onehot_s_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.948     2.076    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  kb/ps2_rx/FSM_onehot_s_state_reg_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb/ps2_rx/FSM_onehot_s_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.265ns (29.142%)  route 0.645ns (70.858%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IBUF_inst/O
                         net (fo=6, routed)           0.645     0.865    kb/ps2_rx/PS2Data_IBUF
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.045     0.910 r  kb/ps2_rx/FSM_onehot_s_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.910    kb/ps2_rx/FSM_onehot_s_state_reg[0]_i_1_n_0
    SLICE_X4Y106         FDPE                                         r  kb/ps2_rx/FSM_onehot_s_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.948     2.076    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y106         FDPE                                         r  kb/ps2_rx/FSM_onehot_s_state_reg_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb/ps2_rx/FSM_onehot_s_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.265ns (26.828%)  route 0.723ns (73.172%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  PS2Data_IBUF_inst/O
                         net (fo=6, routed)           0.723     0.943    kb/ps2_rx/PS2Data_IBUF
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.045     0.988 r  kb/ps2_rx/FSM_onehot_s_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.988    kb/ps2_rx/FSM_onehot_s_state_reg[1]_i_1_n_0
    SLICE_X4Y106         FDCE                                         r  kb/ps2_rx/FSM_onehot_s_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.948     2.076    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  kb/ps2_rx/FSM_onehot_s_state_reg_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb/ps2_rx/s_n_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.265ns (21.176%)  route 0.987ns (78.824%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  PS2Data_IBUF_inst/O
                         net (fo=6, routed)           0.871     1.091    kb/ps2_rx/PS2Data_IBUF
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.045     1.136 r  kb/ps2_rx/s_n_reg[3]_i_1/O
                         net (fo=4, routed)           0.116     1.252    kb/ps2_rx/s_n_next
    SLICE_X4Y107         FDCE                                         r  kb/ps2_rx/s_n_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.947     2.075    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  kb/ps2_rx/s_n_reg_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb/ps2_rx/s_n_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.265ns (21.176%)  route 0.987ns (78.824%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  PS2Data_IBUF_inst/O
                         net (fo=6, routed)           0.871     1.091    kb/ps2_rx/PS2Data_IBUF
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.045     1.136 r  kb/ps2_rx/s_n_reg[3]_i_1/O
                         net (fo=4, routed)           0.116     1.252    kb/ps2_rx/s_n_next
    SLICE_X4Y107         FDCE                                         r  kb/ps2_rx/s_n_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.947     2.075    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  kb/ps2_rx/s_n_reg_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb/ps2_rx/s_n_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.265ns (21.176%)  route 0.987ns (78.824%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  PS2Data_IBUF_inst/O
                         net (fo=6, routed)           0.871     1.091    kb/ps2_rx/PS2Data_IBUF
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.045     1.136 r  kb/ps2_rx/s_n_reg[3]_i_1/O
                         net (fo=4, routed)           0.116     1.252    kb/ps2_rx/s_n_next
    SLICE_X4Y107         FDCE                                         r  kb/ps2_rx/s_n_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.947     2.075    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  kb/ps2_rx/s_n_reg_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb/ps2_rx/s_n_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.265ns (21.176%)  route 0.987ns (78.824%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  PS2Data_IBUF_inst/O
                         net (fo=6, routed)           0.871     1.091    kb/ps2_rx/PS2Data_IBUF
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.045     1.136 r  kb/ps2_rx/s_n_reg[3]_i_1/O
                         net (fo=4, routed)           0.116     1.252    kb/ps2_rx/s_n_next
    SLICE_X4Y107         FDCE                                         r  kb/ps2_rx/s_n_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.947     2.075    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  kb/ps2_rx/s_n_reg_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kb/ps2_rx/s_b_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.262ns (20.646%)  route 1.007ns (79.354%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  PS2Data_IBUF_inst/O
                         net (fo=6, routed)           0.871     1.091    kb/ps2_rx/PS2Data_IBUF
    SLICE_X4Y107         LUT4 (Prop_lut4_I1_O)        0.042     1.133 r  kb/ps2_rx/s_b_reg[10]_i_1/O
                         net (fo=10, routed)          0.137     1.269    kb/ps2_rx/s_b_next
    SLICE_X3Y106         FDCE                                         r  kb/ps2_rx/s_b_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.950     2.078    kb/ps2_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  kb/ps2_rx/s_b_reg_reg[10]/C





