OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: sg13g2_buf_2.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1620.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 530 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 530.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).
[INFO CTS-0019]  Total number of sinks after clustering: 34.
[INFO CTS-0024]  Normalized sink region: [(1.82408, 18.8588), (53.6194, 40.1955)].
[INFO CTS-0025]     Width:  51.7954.
[INFO CTS-0026]     Height: 21.3366.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 17
    Sub-region size: 25.8977 X 21.3366
[INFO CTS-0034]     Segment length (rounded): 12.
    Key: 348 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 60 inSlew: 1 inCap: 2 outSlew: 2 load: 1 length: 4 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 25.8977 X 10.6683
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 157 inSlew: 2 inCap: 2 outSlew: 3 load: 1 length: 6 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 34.
[INFO CTS-0018]     Created 38 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 38 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:2, 3:1, 4:2, 5:2, 6:4, 7:2, 8:1, 9:2, 10:2, 11:1, 13:1, 15:2, 17:1, 21:1, 23:3, 26:1, 28:1, 29:1, 30:7..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 530
[INFO CTS-0100]  Leaf buffers 33
[INFO CTS-0101]  Average sink wire length 1340.32 um
[INFO CTS-0102]  Path depth 2 - 3

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 2.41

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_38940_/CLK ^
   0.43
_38854_/CLK ^
   0.91      0.00      -0.48


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _38990_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38711_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    0.24 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    0.24 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     8    0.03    0.08    0.19    0.43 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.43 ^ clkbuf_leaf_7_clk/A (sg13g2_buf_2)
    17    0.05    0.12    0.16    0.59 ^ clkbuf_leaf_7_clk/X (sg13g2_buf_2)
                                         clknet_leaf_7_clk (net)
                  0.12    0.00    0.59 ^ _38990_/CLK (sg13g2_dfrbp_1)
     3    0.03    0.14    0.32    0.92 ^ _38990_/Q (sg13g2_dfrbp_1)
                                         u0.w[1][2] (net)
                  0.14    0.00    0.92 ^ _38346_/A (sg13g2_xor2_1)
     1    0.00    0.03    0.10    1.01 v _38346_/X (sg13g2_xor2_1)
                                         _00219_ (net)
                  0.03    0.00    1.01 v _38711_/D (sg13g2_dfrbp_1)
                                  1.01   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    0.24 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    0.24 ^ clkbuf_2_2__f_clk/A (sg13g2_buf_2)
    10    0.16    0.33    0.37    0.61 ^ clkbuf_2_2__f_clk/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk (net)
                  0.33    0.00    0.61 ^ clkbuf_leaf_24_clk/A (sg13g2_buf_2)
    30    0.09    0.20    0.30    0.91 ^ clkbuf_leaf_24_clk/X (sg13g2_buf_2)
                                         clknet_leaf_24_clk (net)
                  0.20    0.00    0.91 ^ _38711_/CLK (sg13g2_dfrbp_1)
                          0.00    0.91   clock reconvergence pessimism
                          0.02    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _38830_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38940_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    0.24 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    0.24 ^ clkbuf_2_3__f_clk/A (sg13g2_buf_2)
     9    0.14    0.30    0.35    0.59 ^ clkbuf_2_3__f_clk/X (sg13g2_buf_2)
                                         clknet_2_3__leaf_clk (net)
                  0.30    0.00    0.59 ^ clkbuf_leaf_17_clk/A (sg13g2_buf_2)
    30    0.09    0.20    0.29    0.88 ^ clkbuf_leaf_17_clk/X (sg13g2_buf_2)
                                         clknet_leaf_17_clk (net)
                  0.20    0.00    0.88 ^ _38830_/CLK (sg13g2_dfrbp_1)
     1    0.01    0.06    0.29    1.17 ^ _38830_/Q (sg13g2_dfrbp_1)
                                         us10.a[1] (net)
                  0.06    0.00    1.17 ^ fanout3267/A (sg13g2_buf_1)
     4    0.02    0.08    0.11    1.28 ^ fanout3267/X (sg13g2_buf_1)
                                         net3267 (net)
                  0.08    0.00    1.28 ^ fanout3266/A (sg13g2_buf_1)
     5    0.02    0.07    0.12    1.40 ^ fanout3266/X (sg13g2_buf_1)
                                         net3266 (net)
                  0.07    0.00    1.40 ^ fanout3264/A (sg13g2_buf_2)
     7    0.03    0.06    0.12    1.52 ^ fanout3264/X (sg13g2_buf_2)
                                         net3264 (net)
                  0.06    0.00    1.52 ^ fanout3263/A (sg13g2_buf_2)
     8    0.04    0.08    0.13    1.65 ^ fanout3263/X (sg13g2_buf_2)
                                         net3263 (net)
                  0.08    0.00    1.65 ^ _24811_/A_N (sg13g2_nand2b_1)
     1    0.00    0.03    0.08    1.73 ^ _24811_/Y (sg13g2_nand2b_1)
                                         _15559_ (net)
                  0.03    0.00    1.73 ^ fanout1400/A (sg13g2_buf_2)
     7    0.02    0.06    0.09    1.83 ^ fanout1400/X (sg13g2_buf_2)
                                         net1400 (net)
                  0.06    0.00    1.83 ^ fanout1399/A (sg13g2_buf_2)
     8    0.03    0.07    0.11    1.94 ^ fanout1399/X (sg13g2_buf_2)
                                         net1399 (net)
                  0.07    0.00    1.94 ^ _24975_/A (sg13g2_nor2_1)
     3    0.01    0.05    0.06    2.00 v _24975_/Y (sg13g2_nor2_1)
                                         _15722_ (net)
                  0.05    0.00    2.00 v _26144_/A1 (sg13g2_a221oi_1)
     1    0.00    0.12    0.14    2.14 ^ _26144_/Y (sg13g2_a221oi_1)
                                         _16888_ (net)
                  0.12    0.00    2.14 ^ _26145_/B (sg13g2_nand2b_1)
     2    0.01    0.06    0.09    2.23 v _26145_/Y (sg13g2_nand2b_1)
                                         _16889_ (net)
                  0.06    0.00    2.23 v _26863_/A (sg13g2_nor4_1)
     1    0.00    0.12    0.16    2.39 ^ _26863_/Y (sg13g2_nor4_1)
                                         _17604_ (net)
                  0.12    0.00    2.39 ^ _26898_/B (sg13g2_nand4_1)
     6    0.04    0.43    0.40    2.79 v _26898_/Y (sg13g2_nand4_1)
                                         _17639_ (net)
                  0.43    0.00    2.79 v _26900_/B (sg13g2_xor2_1)
     5    0.03    0.29    0.35    3.14 ^ _26900_/X (sg13g2_xor2_1)
                                         _17641_ (net)
                  0.29    0.00    3.14 ^ _27055_/A (sg13g2_xnor2_1)
     1    0.00    0.08    0.16    3.30 ^ _27055_/Y (sg13g2_xnor2_1)
                                         _17788_ (net)
                  0.08    0.00    3.30 ^ _27056_/A0 (sg13g2_mux2_1)
     1    0.01    0.05    0.12    3.42 ^ _27056_/X (sg13g2_mux2_1)
                                         _17789_ (net)
                  0.05    0.00    3.42 ^ _27057_/B (sg13g2_xnor2_1)
     1    0.00    0.05    0.08    3.50 ^ _27057_/Y (sg13g2_xnor2_1)
                                         _00096_ (net)
                  0.05    0.00    3.50 ^ _38940_/D (sg13g2_dfrbp_1)
                                  3.50   data arrival time

                          5.60    5.60   clock clk (rise edge)
                          0.00    5.60   clock source latency
     1    0.12    0.00    0.00    5.60 ^ clk (in)
                                         clk (net)
                  0.01    0.00    5.60 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    5.84 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    5.84 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     8    0.03    0.08    0.19    6.03 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    6.03 ^ _38940_/CLK (sg13g2_dfrbp_1)
                          0.00    6.03   clock reconvergence pessimism
                         -0.12    5.91   library setup time
                                  5.91   data required time
-----------------------------------------------------------------------------
                                  5.91   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                  2.41   slack (MET)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _38830_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38940_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    0.24 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    0.24 ^ clkbuf_2_3__f_clk/A (sg13g2_buf_2)
     9    0.14    0.30    0.35    0.59 ^ clkbuf_2_3__f_clk/X (sg13g2_buf_2)
                                         clknet_2_3__leaf_clk (net)
                  0.30    0.00    0.59 ^ clkbuf_leaf_17_clk/A (sg13g2_buf_2)
    30    0.09    0.20    0.29    0.88 ^ clkbuf_leaf_17_clk/X (sg13g2_buf_2)
                                         clknet_leaf_17_clk (net)
                  0.20    0.00    0.88 ^ _38830_/CLK (sg13g2_dfrbp_1)
     1    0.01    0.06    0.29    1.17 ^ _38830_/Q (sg13g2_dfrbp_1)
                                         us10.a[1] (net)
                  0.06    0.00    1.17 ^ fanout3267/A (sg13g2_buf_1)
     4    0.02    0.08    0.11    1.28 ^ fanout3267/X (sg13g2_buf_1)
                                         net3267 (net)
                  0.08    0.00    1.28 ^ fanout3266/A (sg13g2_buf_1)
     5    0.02    0.07    0.12    1.40 ^ fanout3266/X (sg13g2_buf_1)
                                         net3266 (net)
                  0.07    0.00    1.40 ^ fanout3264/A (sg13g2_buf_2)
     7    0.03    0.06    0.12    1.52 ^ fanout3264/X (sg13g2_buf_2)
                                         net3264 (net)
                  0.06    0.00    1.52 ^ fanout3263/A (sg13g2_buf_2)
     8    0.04    0.08    0.13    1.65 ^ fanout3263/X (sg13g2_buf_2)
                                         net3263 (net)
                  0.08    0.00    1.65 ^ _24811_/A_N (sg13g2_nand2b_1)
     1    0.00    0.03    0.08    1.73 ^ _24811_/Y (sg13g2_nand2b_1)
                                         _15559_ (net)
                  0.03    0.00    1.73 ^ fanout1400/A (sg13g2_buf_2)
     7    0.02    0.06    0.09    1.83 ^ fanout1400/X (sg13g2_buf_2)
                                         net1400 (net)
                  0.06    0.00    1.83 ^ fanout1399/A (sg13g2_buf_2)
     8    0.03    0.07    0.11    1.94 ^ fanout1399/X (sg13g2_buf_2)
                                         net1399 (net)
                  0.07    0.00    1.94 ^ _24975_/A (sg13g2_nor2_1)
     3    0.01    0.05    0.06    2.00 v _24975_/Y (sg13g2_nor2_1)
                                         _15722_ (net)
                  0.05    0.00    2.00 v _26144_/A1 (sg13g2_a221oi_1)
     1    0.00    0.12    0.14    2.14 ^ _26144_/Y (sg13g2_a221oi_1)
                                         _16888_ (net)
                  0.12    0.00    2.14 ^ _26145_/B (sg13g2_nand2b_1)
     2    0.01    0.06    0.09    2.23 v _26145_/Y (sg13g2_nand2b_1)
                                         _16889_ (net)
                  0.06    0.00    2.23 v _26863_/A (sg13g2_nor4_1)
     1    0.00    0.12    0.16    2.39 ^ _26863_/Y (sg13g2_nor4_1)
                                         _17604_ (net)
                  0.12    0.00    2.39 ^ _26898_/B (sg13g2_nand4_1)
     6    0.04    0.43    0.40    2.79 v _26898_/Y (sg13g2_nand4_1)
                                         _17639_ (net)
                  0.43    0.00    2.79 v _26900_/B (sg13g2_xor2_1)
     5    0.03    0.29    0.35    3.14 ^ _26900_/X (sg13g2_xor2_1)
                                         _17641_ (net)
                  0.29    0.00    3.14 ^ _27055_/A (sg13g2_xnor2_1)
     1    0.00    0.08    0.16    3.30 ^ _27055_/Y (sg13g2_xnor2_1)
                                         _17788_ (net)
                  0.08    0.00    3.30 ^ _27056_/A0 (sg13g2_mux2_1)
     1    0.01    0.05    0.12    3.42 ^ _27056_/X (sg13g2_mux2_1)
                                         _17789_ (net)
                  0.05    0.00    3.42 ^ _27057_/B (sg13g2_xnor2_1)
     1    0.00    0.05    0.08    3.50 ^ _27057_/Y (sg13g2_xnor2_1)
                                         _00096_ (net)
                  0.05    0.00    3.50 ^ _38940_/D (sg13g2_dfrbp_1)
                                  3.50   data arrival time

                          5.60    5.60   clock clk (rise edge)
                          0.00    5.60   clock source latency
     1    0.12    0.00    0.00    5.60 ^ clk (in)
                                         clk (net)
                  0.01    0.00    5.60 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    5.84 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    5.84 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     8    0.03    0.08    0.19    6.03 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    6.03 ^ _38940_/CLK (sg13g2_dfrbp_1)
                          0.00    6.03   clock reconvergence pessimism
                         -0.12    5.91   library setup time
                                  5.91   data required time
-----------------------------------------------------------------------------
                                  5.91   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                  2.41   slack (MET)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_leaf_12_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_16_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_17_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_24_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_25_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_2_clk/X                       8     30    -22 (VIOLATED)
clkbuf_leaf_3_clk/X                       8     30    -22 (VIOLATED)
clkbuf_leaf_32_clk/X                      8     29    -21 (VIOLATED)
clkbuf_leaf_0_clk/X                       8     28    -20 (VIOLATED)
clkbuf_leaf_28_clk/X                      8     26    -18 (VIOLATED)
clkbuf_leaf_18_clk/X                      8     23    -15 (VIOLATED)
clkbuf_leaf_1_clk/X                       8     23    -15 (VIOLATED)
clkbuf_leaf_23_clk/X                      8     23    -15 (VIOLATED)
clkbuf_leaf_26_clk/X                      8     21    -13 (VIOLATED)
clkbuf_leaf_7_clk/X                       8     17     -9 (VIOLATED)
clkbuf_leaf_15_clk/X                      8     15     -7 (VIOLATED)
clkbuf_leaf_6_clk/X                       8     15     -7 (VIOLATED)
clkbuf_leaf_21_clk/X                      8     13     -5 (VIOLATED)
clkbuf_leaf_13_clk/X                      8     11     -3 (VIOLATED)
clkbuf_2_2__f_clk/X                       8     10     -2 (VIOLATED)
clkbuf_leaf_9_clk/X                       8     10     -2 (VIOLATED)
clkbuf_2_3__f_clk/X                       8      9        (VIOLATED)
clkbuf_leaf_22_clk/X                      8      9        (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
2.017515182495117

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8046

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
-22.0

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts pre-repair max_fanout_check_slack_limit
--------------------------------------------------------------------------
-2.7500

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.25553545355796814

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8518

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 23

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
3.5011

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
2.4050

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
68.692697

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.35e-03   5.10e-04   2.85e-07   9.86e-03  15.5%
Combinational          2.75e-02   2.61e-02   2.44e-06   5.36e-02  84.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.68e-02   2.66e-02   2.73e-06   6.34e-02 100.0%
                          58.1%      41.9%       0.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 210570 u^2 19% utilization.

[INFO RSZ-0058] Using max wire length 15963um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 2.41

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_38940_/CLK ^
   0.43
_38854_/CLK ^
   0.91      0.00      -0.48


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _38990_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38711_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    0.24 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    0.24 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     8    0.03    0.08    0.19    0.43 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.43 ^ clkbuf_leaf_7_clk/A (sg13g2_buf_2)
    17    0.05    0.12    0.16    0.59 ^ clkbuf_leaf_7_clk/X (sg13g2_buf_2)
                                         clknet_leaf_7_clk (net)
                  0.12    0.00    0.59 ^ _38990_/CLK (sg13g2_dfrbp_1)
     3    0.03    0.14    0.32    0.92 ^ _38990_/Q (sg13g2_dfrbp_1)
                                         u0.w[1][2] (net)
                  0.14    0.00    0.92 ^ _38346_/A (sg13g2_xor2_1)
     1    0.00    0.03    0.10    1.01 v _38346_/X (sg13g2_xor2_1)
                                         _00219_ (net)
                  0.03    0.00    1.01 v _38711_/D (sg13g2_dfrbp_1)
                                  1.01   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    0.24 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    0.24 ^ clkbuf_2_2__f_clk/A (sg13g2_buf_2)
    10    0.16    0.33    0.37    0.61 ^ clkbuf_2_2__f_clk/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk (net)
                  0.33    0.00    0.61 ^ clkbuf_leaf_24_clk/A (sg13g2_buf_2)
    30    0.09    0.20    0.30    0.91 ^ clkbuf_leaf_24_clk/X (sg13g2_buf_2)
                                         clknet_leaf_24_clk (net)
                  0.20    0.00    0.91 ^ _38711_/CLK (sg13g2_dfrbp_1)
                          0.00    0.91   clock reconvergence pessimism
                          0.02    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _38830_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38940_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    0.24 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    0.24 ^ clkbuf_2_3__f_clk/A (sg13g2_buf_2)
     9    0.14    0.30    0.35    0.59 ^ clkbuf_2_3__f_clk/X (sg13g2_buf_2)
                                         clknet_2_3__leaf_clk (net)
                  0.30    0.00    0.59 ^ clkbuf_leaf_17_clk/A (sg13g2_buf_2)
    30    0.09    0.20    0.29    0.88 ^ clkbuf_leaf_17_clk/X (sg13g2_buf_2)
                                         clknet_leaf_17_clk (net)
                  0.20    0.00    0.88 ^ _38830_/CLK (sg13g2_dfrbp_1)
     1    0.01    0.06    0.29    1.17 ^ _38830_/Q (sg13g2_dfrbp_1)
                                         us10.a[1] (net)
                  0.06    0.00    1.17 ^ fanout3267/A (sg13g2_buf_1)
     4    0.02    0.08    0.11    1.28 ^ fanout3267/X (sg13g2_buf_1)
                                         net3267 (net)
                  0.08    0.00    1.28 ^ fanout3266/A (sg13g2_buf_1)
     5    0.02    0.07    0.12    1.40 ^ fanout3266/X (sg13g2_buf_1)
                                         net3266 (net)
                  0.07    0.00    1.40 ^ fanout3264/A (sg13g2_buf_2)
     7    0.03    0.06    0.12    1.52 ^ fanout3264/X (sg13g2_buf_2)
                                         net3264 (net)
                  0.06    0.00    1.52 ^ fanout3263/A (sg13g2_buf_2)
     8    0.04    0.08    0.13    1.65 ^ fanout3263/X (sg13g2_buf_2)
                                         net3263 (net)
                  0.08    0.00    1.65 ^ _24811_/A_N (sg13g2_nand2b_1)
     1    0.00    0.03    0.08    1.73 ^ _24811_/Y (sg13g2_nand2b_1)
                                         _15559_ (net)
                  0.03    0.00    1.73 ^ fanout1400/A (sg13g2_buf_2)
     7    0.02    0.06    0.09    1.83 ^ fanout1400/X (sg13g2_buf_2)
                                         net1400 (net)
                  0.06    0.00    1.83 ^ fanout1399/A (sg13g2_buf_2)
     8    0.03    0.07    0.11    1.94 ^ fanout1399/X (sg13g2_buf_2)
                                         net1399 (net)
                  0.07    0.00    1.94 ^ _24975_/A (sg13g2_nor2_1)
     3    0.01    0.05    0.06    2.00 v _24975_/Y (sg13g2_nor2_1)
                                         _15722_ (net)
                  0.05    0.00    2.00 v _26144_/A1 (sg13g2_a221oi_1)
     1    0.00    0.12    0.14    2.14 ^ _26144_/Y (sg13g2_a221oi_1)
                                         _16888_ (net)
                  0.12    0.00    2.14 ^ _26145_/B (sg13g2_nand2b_1)
     2    0.01    0.06    0.09    2.23 v _26145_/Y (sg13g2_nand2b_1)
                                         _16889_ (net)
                  0.06    0.00    2.23 v _26863_/A (sg13g2_nor4_1)
     1    0.00    0.12    0.16    2.39 ^ _26863_/Y (sg13g2_nor4_1)
                                         _17604_ (net)
                  0.12    0.00    2.39 ^ _26898_/B (sg13g2_nand4_1)
     6    0.04    0.43    0.40    2.79 v _26898_/Y (sg13g2_nand4_1)
                                         _17639_ (net)
                  0.43    0.00    2.79 v _26900_/B (sg13g2_xor2_1)
     5    0.03    0.29    0.35    3.14 ^ _26900_/X (sg13g2_xor2_1)
                                         _17641_ (net)
                  0.29    0.00    3.14 ^ _27055_/A (sg13g2_xnor2_1)
     1    0.00    0.08    0.16    3.30 ^ _27055_/Y (sg13g2_xnor2_1)
                                         _17788_ (net)
                  0.08    0.00    3.30 ^ _27056_/A0 (sg13g2_mux2_1)
     1    0.01    0.05    0.12    3.42 ^ _27056_/X (sg13g2_mux2_1)
                                         _17789_ (net)
                  0.05    0.00    3.42 ^ _27057_/B (sg13g2_xnor2_1)
     1    0.00    0.05    0.08    3.50 ^ _27057_/Y (sg13g2_xnor2_1)
                                         _00096_ (net)
                  0.05    0.00    3.50 ^ _38940_/D (sg13g2_dfrbp_1)
                                  3.50   data arrival time

                          5.60    5.60   clock clk (rise edge)
                          0.00    5.60   clock source latency
     1    0.12    0.00    0.00    5.60 ^ clk (in)
                                         clk (net)
                  0.01    0.00    5.60 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    5.84 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    5.84 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     8    0.03    0.08    0.19    6.03 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    6.03 ^ _38940_/CLK (sg13g2_dfrbp_1)
                          0.00    6.03   clock reconvergence pessimism
                         -0.12    5.91   library setup time
                                  5.91   data required time
-----------------------------------------------------------------------------
                                  5.91   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                  2.41   slack (MET)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _38830_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38940_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    0.24 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    0.24 ^ clkbuf_2_3__f_clk/A (sg13g2_buf_2)
     9    0.14    0.30    0.35    0.59 ^ clkbuf_2_3__f_clk/X (sg13g2_buf_2)
                                         clknet_2_3__leaf_clk (net)
                  0.30    0.00    0.59 ^ clkbuf_leaf_17_clk/A (sg13g2_buf_2)
    30    0.09    0.20    0.29    0.88 ^ clkbuf_leaf_17_clk/X (sg13g2_buf_2)
                                         clknet_leaf_17_clk (net)
                  0.20    0.00    0.88 ^ _38830_/CLK (sg13g2_dfrbp_1)
     1    0.01    0.06    0.29    1.17 ^ _38830_/Q (sg13g2_dfrbp_1)
                                         us10.a[1] (net)
                  0.06    0.00    1.17 ^ fanout3267/A (sg13g2_buf_1)
     4    0.02    0.08    0.11    1.28 ^ fanout3267/X (sg13g2_buf_1)
                                         net3267 (net)
                  0.08    0.00    1.28 ^ fanout3266/A (sg13g2_buf_1)
     5    0.02    0.07    0.12    1.40 ^ fanout3266/X (sg13g2_buf_1)
                                         net3266 (net)
                  0.07    0.00    1.40 ^ fanout3264/A (sg13g2_buf_2)
     7    0.03    0.06    0.12    1.52 ^ fanout3264/X (sg13g2_buf_2)
                                         net3264 (net)
                  0.06    0.00    1.52 ^ fanout3263/A (sg13g2_buf_2)
     8    0.04    0.08    0.13    1.65 ^ fanout3263/X (sg13g2_buf_2)
                                         net3263 (net)
                  0.08    0.00    1.65 ^ _24811_/A_N (sg13g2_nand2b_1)
     1    0.00    0.03    0.08    1.73 ^ _24811_/Y (sg13g2_nand2b_1)
                                         _15559_ (net)
                  0.03    0.00    1.73 ^ fanout1400/A (sg13g2_buf_2)
     7    0.02    0.06    0.09    1.83 ^ fanout1400/X (sg13g2_buf_2)
                                         net1400 (net)
                  0.06    0.00    1.83 ^ fanout1399/A (sg13g2_buf_2)
     8    0.03    0.07    0.11    1.94 ^ fanout1399/X (sg13g2_buf_2)
                                         net1399 (net)
                  0.07    0.00    1.94 ^ _24975_/A (sg13g2_nor2_1)
     3    0.01    0.05    0.06    2.00 v _24975_/Y (sg13g2_nor2_1)
                                         _15722_ (net)
                  0.05    0.00    2.00 v _26144_/A1 (sg13g2_a221oi_1)
     1    0.00    0.12    0.14    2.14 ^ _26144_/Y (sg13g2_a221oi_1)
                                         _16888_ (net)
                  0.12    0.00    2.14 ^ _26145_/B (sg13g2_nand2b_1)
     2    0.01    0.06    0.09    2.23 v _26145_/Y (sg13g2_nand2b_1)
                                         _16889_ (net)
                  0.06    0.00    2.23 v _26863_/A (sg13g2_nor4_1)
     1    0.00    0.12    0.16    2.39 ^ _26863_/Y (sg13g2_nor4_1)
                                         _17604_ (net)
                  0.12    0.00    2.39 ^ _26898_/B (sg13g2_nand4_1)
     6    0.04    0.43    0.40    2.79 v _26898_/Y (sg13g2_nand4_1)
                                         _17639_ (net)
                  0.43    0.00    2.79 v _26900_/B (sg13g2_xor2_1)
     5    0.03    0.29    0.35    3.14 ^ _26900_/X (sg13g2_xor2_1)
                                         _17641_ (net)
                  0.29    0.00    3.14 ^ _27055_/A (sg13g2_xnor2_1)
     1    0.00    0.08    0.16    3.30 ^ _27055_/Y (sg13g2_xnor2_1)
                                         _17788_ (net)
                  0.08    0.00    3.30 ^ _27056_/A0 (sg13g2_mux2_1)
     1    0.01    0.05    0.12    3.42 ^ _27056_/X (sg13g2_mux2_1)
                                         _17789_ (net)
                  0.05    0.00    3.42 ^ _27057_/B (sg13g2_xnor2_1)
     1    0.00    0.05    0.08    3.50 ^ _27057_/Y (sg13g2_xnor2_1)
                                         _00096_ (net)
                  0.05    0.00    3.50 ^ _38940_/D (sg13g2_dfrbp_1)
                                  3.50   data arrival time

                          5.60    5.60   clock clk (rise edge)
                          0.00    5.60   clock source latency
     1    0.12    0.00    0.00    5.60 ^ clk (in)
                                         clk (net)
                  0.01    0.00    5.60 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    5.84 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    5.84 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     8    0.03    0.08    0.19    6.03 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    6.03 ^ _38940_/CLK (sg13g2_dfrbp_1)
                          0.00    6.03   clock reconvergence pessimism
                         -0.12    5.91   library setup time
                                  5.91   data required time
-----------------------------------------------------------------------------
                                  5.91   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                  2.41   slack (MET)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_leaf_12_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_16_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_17_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_24_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_25_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_2_clk/X                       8     30    -22 (VIOLATED)
clkbuf_leaf_3_clk/X                       8     30    -22 (VIOLATED)
clkbuf_leaf_32_clk/X                      8     29    -21 (VIOLATED)
clkbuf_leaf_0_clk/X                       8     28    -20 (VIOLATED)
clkbuf_leaf_28_clk/X                      8     26    -18 (VIOLATED)
clkbuf_leaf_18_clk/X                      8     23    -15 (VIOLATED)
clkbuf_leaf_1_clk/X                       8     23    -15 (VIOLATED)
clkbuf_leaf_23_clk/X                      8     23    -15 (VIOLATED)
clkbuf_leaf_26_clk/X                      8     21    -13 (VIOLATED)
clkbuf_leaf_7_clk/X                       8     17     -9 (VIOLATED)
clkbuf_leaf_15_clk/X                      8     15     -7 (VIOLATED)
clkbuf_leaf_6_clk/X                       8     15     -7 (VIOLATED)
clkbuf_leaf_21_clk/X                      8     13     -5 (VIOLATED)
clkbuf_leaf_13_clk/X                      8     11     -3 (VIOLATED)
clkbuf_2_2__f_clk/X                       8     10     -2 (VIOLATED)
clkbuf_leaf_9_clk/X                       8     10     -2 (VIOLATED)
clkbuf_2_3__f_clk/X                       8      9        (VIOLATED)
clkbuf_leaf_22_clk/X                      8      9        (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
2.017515182495117

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8046

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
-22.0

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts post-repair max_fanout_check_slack_limit
--------------------------------------------------------------------------
-2.7500

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.25553545355796814

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8518

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 23

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
3.5011

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
2.4050

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
68.692697

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.35e-03   5.10e-04   2.85e-07   9.86e-03  15.5%
Combinational          2.75e-02   2.61e-02   2.44e-06   5.36e-02  84.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.68e-02   2.66e-02   2.73e-06   6.34e-02 100.0%
                          58.1%      41.9%       0.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 210570 u^2 19% utilization.

[WARNING DPL-0038] No 1-site fill cells detected.  To remove 1-site gaps use the -disallow_one_site_gaps flag.
Placement Analysis
---------------------------------
total displacement        180.7 u
average displacement        0.0 u
max displacement            9.1 u
original HPWL          898321.3 u
legalized HPWL         908874.2 u
delta HPWL                    1 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0033] No hold violations found.
[WARNING DPL-0038] No 1-site fill cells detected.  To remove 1-site gaps use the -disallow_one_site_gaps flag.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          908874.2 u
legalized HPWL         908874.2 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.41

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_38940_/CLK ^
   0.43
_38854_/CLK ^
   0.91      0.00      -0.48


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _38990_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38711_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    0.24 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    0.24 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     8    0.03    0.08    0.19    0.43 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.43 ^ clkbuf_leaf_7_clk/A (sg13g2_buf_2)
    17    0.05    0.12    0.16    0.60 ^ clkbuf_leaf_7_clk/X (sg13g2_buf_2)
                                         clknet_leaf_7_clk (net)
                  0.12    0.00    0.60 ^ _38990_/CLK (sg13g2_dfrbp_1)
     3    0.03    0.14    0.32    0.92 ^ _38990_/Q (sg13g2_dfrbp_1)
                                         u0.w[1][2] (net)
                  0.14    0.00    0.92 ^ _38346_/A (sg13g2_xor2_1)
     1    0.00    0.03    0.10    1.02 v _38346_/X (sg13g2_xor2_1)
                                         _00219_ (net)
                  0.03    0.00    1.02 v _38711_/D (sg13g2_dfrbp_1)
                                  1.02   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    0.24 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    0.24 ^ clkbuf_2_2__f_clk/A (sg13g2_buf_2)
    10    0.16    0.33    0.37    0.61 ^ clkbuf_2_2__f_clk/X (sg13g2_buf_2)
                                         clknet_2_2__leaf_clk (net)
                  0.33    0.00    0.61 ^ clkbuf_leaf_24_clk/A (sg13g2_buf_2)
    30    0.09    0.20    0.30    0.91 ^ clkbuf_leaf_24_clk/X (sg13g2_buf_2)
                                         clknet_leaf_24_clk (net)
                  0.20    0.00    0.91 ^ _38711_/CLK (sg13g2_dfrbp_1)
                          0.00    0.91   clock reconvergence pessimism
                          0.02    0.93   library hold time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _38830_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38940_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    0.24 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    0.24 ^ clkbuf_2_3__f_clk/A (sg13g2_buf_2)
     9    0.14    0.29    0.35    0.59 ^ clkbuf_2_3__f_clk/X (sg13g2_buf_2)
                                         clknet_2_3__leaf_clk (net)
                  0.29    0.00    0.59 ^ clkbuf_leaf_17_clk/A (sg13g2_buf_2)
    30    0.09    0.20    0.29    0.87 ^ clkbuf_leaf_17_clk/X (sg13g2_buf_2)
                                         clknet_leaf_17_clk (net)
                  0.20    0.00    0.87 ^ _38830_/CLK (sg13g2_dfrbp_1)
     1    0.01    0.06    0.30    1.17 ^ _38830_/Q (sg13g2_dfrbp_1)
                                         us10.a[1] (net)
                  0.06    0.00    1.17 ^ fanout3267/A (sg13g2_buf_1)
     4    0.02    0.08    0.11    1.28 ^ fanout3267/X (sg13g2_buf_1)
                                         net3267 (net)
                  0.08    0.00    1.28 ^ fanout3266/A (sg13g2_buf_1)
     5    0.02    0.07    0.12    1.40 ^ fanout3266/X (sg13g2_buf_1)
                                         net3266 (net)
                  0.07    0.00    1.40 ^ fanout3264/A (sg13g2_buf_2)
     7    0.03    0.06    0.12    1.52 ^ fanout3264/X (sg13g2_buf_2)
                                         net3264 (net)
                  0.06    0.00    1.52 ^ fanout3263/A (sg13g2_buf_2)
     8    0.04    0.08    0.13    1.65 ^ fanout3263/X (sg13g2_buf_2)
                                         net3263 (net)
                  0.08    0.00    1.65 ^ _24811_/A_N (sg13g2_nand2b_1)
     1    0.00    0.03    0.08    1.73 ^ _24811_/Y (sg13g2_nand2b_1)
                                         _15559_ (net)
                  0.03    0.00    1.73 ^ fanout1400/A (sg13g2_buf_2)
     7    0.02    0.06    0.09    1.82 ^ fanout1400/X (sg13g2_buf_2)
                                         net1400 (net)
                  0.06    0.00    1.82 ^ fanout1399/A (sg13g2_buf_2)
     8    0.03    0.07    0.11    1.94 ^ fanout1399/X (sg13g2_buf_2)
                                         net1399 (net)
                  0.07    0.00    1.94 ^ _24975_/A (sg13g2_nor2_1)
     3    0.01    0.05    0.06    2.00 v _24975_/Y (sg13g2_nor2_1)
                                         _15722_ (net)
                  0.05    0.00    2.00 v _26144_/A1 (sg13g2_a221oi_1)
     1    0.00    0.12    0.14    2.14 ^ _26144_/Y (sg13g2_a221oi_1)
                                         _16888_ (net)
                  0.12    0.00    2.14 ^ _26145_/B (sg13g2_nand2b_1)
     2    0.01    0.06    0.09    2.23 v _26145_/Y (sg13g2_nand2b_1)
                                         _16889_ (net)
                  0.06    0.00    2.23 v _26863_/A (sg13g2_nor4_1)
     1    0.00    0.12    0.16    2.39 ^ _26863_/Y (sg13g2_nor4_1)
                                         _17604_ (net)
                  0.12    0.00    2.39 ^ _26898_/B (sg13g2_nand4_1)
     6    0.04    0.43    0.40    2.79 v _26898_/Y (sg13g2_nand4_1)
                                         _17639_ (net)
                  0.43    0.00    2.79 v _26900_/B (sg13g2_xor2_1)
     5    0.03    0.29    0.35    3.14 ^ _26900_/X (sg13g2_xor2_1)
                                         _17641_ (net)
                  0.29    0.00    3.14 ^ _27055_/A (sg13g2_xnor2_1)
     1    0.00    0.08    0.16    3.30 ^ _27055_/Y (sg13g2_xnor2_1)
                                         _17788_ (net)
                  0.08    0.00    3.30 ^ _27056_/A0 (sg13g2_mux2_1)
     1    0.01    0.05    0.12    3.42 ^ _27056_/X (sg13g2_mux2_1)
                                         _17789_ (net)
                  0.05    0.00    3.42 ^ _27057_/B (sg13g2_xnor2_1)
     1    0.00    0.05    0.08    3.50 ^ _27057_/Y (sg13g2_xnor2_1)
                                         _00096_ (net)
                  0.05    0.00    3.50 ^ _38940_/D (sg13g2_dfrbp_1)
                                  3.50   data arrival time

                          5.60    5.60   clock clk (rise edge)
                          0.00    5.60   clock source latency
     1    0.12    0.00    0.00    5.60 ^ clk (in)
                                         clk (net)
                  0.01    0.00    5.60 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    5.84 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    5.84 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     8    0.03    0.08    0.19    6.03 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    6.03 ^ _38940_/CLK (sg13g2_dfrbp_1)
                          0.00    6.03   clock reconvergence pessimism
                         -0.12    5.91   library setup time
                                  5.91   data required time
-----------------------------------------------------------------------------
                                  5.91   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                  2.41   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _38830_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38940_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.12    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    0.24 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    0.24 ^ clkbuf_2_3__f_clk/A (sg13g2_buf_2)
     9    0.14    0.29    0.35    0.59 ^ clkbuf_2_3__f_clk/X (sg13g2_buf_2)
                                         clknet_2_3__leaf_clk (net)
                  0.29    0.00    0.59 ^ clkbuf_leaf_17_clk/A (sg13g2_buf_2)
    30    0.09    0.20    0.29    0.87 ^ clkbuf_leaf_17_clk/X (sg13g2_buf_2)
                                         clknet_leaf_17_clk (net)
                  0.20    0.00    0.87 ^ _38830_/CLK (sg13g2_dfrbp_1)
     1    0.01    0.06    0.30    1.17 ^ _38830_/Q (sg13g2_dfrbp_1)
                                         us10.a[1] (net)
                  0.06    0.00    1.17 ^ fanout3267/A (sg13g2_buf_1)
     4    0.02    0.08    0.11    1.28 ^ fanout3267/X (sg13g2_buf_1)
                                         net3267 (net)
                  0.08    0.00    1.28 ^ fanout3266/A (sg13g2_buf_1)
     5    0.02    0.07    0.12    1.40 ^ fanout3266/X (sg13g2_buf_1)
                                         net3266 (net)
                  0.07    0.00    1.40 ^ fanout3264/A (sg13g2_buf_2)
     7    0.03    0.06    0.12    1.52 ^ fanout3264/X (sg13g2_buf_2)
                                         net3264 (net)
                  0.06    0.00    1.52 ^ fanout3263/A (sg13g2_buf_2)
     8    0.04    0.08    0.13    1.65 ^ fanout3263/X (sg13g2_buf_2)
                                         net3263 (net)
                  0.08    0.00    1.65 ^ _24811_/A_N (sg13g2_nand2b_1)
     1    0.00    0.03    0.08    1.73 ^ _24811_/Y (sg13g2_nand2b_1)
                                         _15559_ (net)
                  0.03    0.00    1.73 ^ fanout1400/A (sg13g2_buf_2)
     7    0.02    0.06    0.09    1.82 ^ fanout1400/X (sg13g2_buf_2)
                                         net1400 (net)
                  0.06    0.00    1.82 ^ fanout1399/A (sg13g2_buf_2)
     8    0.03    0.07    0.11    1.94 ^ fanout1399/X (sg13g2_buf_2)
                                         net1399 (net)
                  0.07    0.00    1.94 ^ _24975_/A (sg13g2_nor2_1)
     3    0.01    0.05    0.06    2.00 v _24975_/Y (sg13g2_nor2_1)
                                         _15722_ (net)
                  0.05    0.00    2.00 v _26144_/A1 (sg13g2_a221oi_1)
     1    0.00    0.12    0.14    2.14 ^ _26144_/Y (sg13g2_a221oi_1)
                                         _16888_ (net)
                  0.12    0.00    2.14 ^ _26145_/B (sg13g2_nand2b_1)
     2    0.01    0.06    0.09    2.23 v _26145_/Y (sg13g2_nand2b_1)
                                         _16889_ (net)
                  0.06    0.00    2.23 v _26863_/A (sg13g2_nor4_1)
     1    0.00    0.12    0.16    2.39 ^ _26863_/Y (sg13g2_nor4_1)
                                         _17604_ (net)
                  0.12    0.00    2.39 ^ _26898_/B (sg13g2_nand4_1)
     6    0.04    0.43    0.40    2.79 v _26898_/Y (sg13g2_nand4_1)
                                         _17639_ (net)
                  0.43    0.00    2.79 v _26900_/B (sg13g2_xor2_1)
     5    0.03    0.29    0.35    3.14 ^ _26900_/X (sg13g2_xor2_1)
                                         _17641_ (net)
                  0.29    0.00    3.14 ^ _27055_/A (sg13g2_xnor2_1)
     1    0.00    0.08    0.16    3.30 ^ _27055_/Y (sg13g2_xnor2_1)
                                         _17788_ (net)
                  0.08    0.00    3.30 ^ _27056_/A0 (sg13g2_mux2_1)
     1    0.01    0.05    0.12    3.42 ^ _27056_/X (sg13g2_mux2_1)
                                         _17789_ (net)
                  0.05    0.00    3.42 ^ _27057_/B (sg13g2_xnor2_1)
     1    0.00    0.05    0.08    3.50 ^ _27057_/Y (sg13g2_xnor2_1)
                                         _00096_ (net)
                  0.05    0.00    3.50 ^ _38940_/D (sg13g2_dfrbp_1)
                                  3.50   data arrival time

                          5.60    5.60   clock clk (rise edge)
                          0.00    5.60   clock source latency
     1    0.12    0.00    0.00    5.60 ^ clk (in)
                                         clk (net)
                  0.01    0.00    5.60 ^ clkbuf_0_clk/A (sg13g2_buf_2)
     4    0.13    0.27    0.23    5.84 ^ clkbuf_0_clk/X (sg13g2_buf_2)
                                         clknet_0_clk (net)
                  0.27    0.00    5.84 ^ clkbuf_2_0__f_clk/A (sg13g2_buf_2)
     8    0.03    0.08    0.19    6.03 ^ clkbuf_2_0__f_clk/X (sg13g2_buf_2)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    6.03 ^ _38940_/CLK (sg13g2_dfrbp_1)
                          0.00    6.03   clock reconvergence pessimism
                         -0.12    5.91   library setup time
                                  5.91   data required time
-----------------------------------------------------------------------------
                                  5.91   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                  2.41   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_leaf_12_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_16_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_17_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_24_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_25_clk/X                      8     30    -22 (VIOLATED)
clkbuf_leaf_2_clk/X                       8     30    -22 (VIOLATED)
clkbuf_leaf_3_clk/X                       8     30    -22 (VIOLATED)
clkbuf_leaf_32_clk/X                      8     29    -21 (VIOLATED)
clkbuf_leaf_0_clk/X                       8     28    -20 (VIOLATED)
clkbuf_leaf_28_clk/X                      8     26    -18 (VIOLATED)
clkbuf_leaf_18_clk/X                      8     23    -15 (VIOLATED)
clkbuf_leaf_1_clk/X                       8     23    -15 (VIOLATED)
clkbuf_leaf_23_clk/X                      8     23    -15 (VIOLATED)
clkbuf_leaf_26_clk/X                      8     21    -13 (VIOLATED)
clkbuf_leaf_7_clk/X                       8     17     -9 (VIOLATED)
clkbuf_leaf_15_clk/X                      8     15     -7 (VIOLATED)
clkbuf_leaf_6_clk/X                       8     15     -7 (VIOLATED)
clkbuf_leaf_21_clk/X                      8     13     -5 (VIOLATED)
clkbuf_leaf_13_clk/X                      8     11     -3 (VIOLATED)
clkbuf_2_2__f_clk/X                       8     10     -2 (VIOLATED)
clkbuf_leaf_9_clk/X                       8     10     -2 (VIOLATED)
clkbuf_2_3__f_clk/X                       8      9        (VIOLATED)
clkbuf_leaf_22_clk/X                      8      9        (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.017625570297241

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8047

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
-22.0

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
cts final max_fanout_check_slack_limit
--------------------------------------------------------------------------
-2.7500

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2555456757545471

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8518

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 23

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.4997

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.4074

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
68.788753

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.35e-03   5.13e-04   2.85e-07   9.86e-03  15.5%
Combinational          2.75e-02   2.61e-02   2.44e-06   5.36e-02  84.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.68e-02   2.66e-02   2.73e-06   6.35e-02 100.0%
                          58.0%      42.0%       0.0%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 210570 u^2 19% utilization.

Elapsed time: 0:07.79[h:]min:sec. CPU time: user 7.75 sys 0.04 (99%). Peak memory: 197536KB.
