// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See VMul_32_HC_64_BK5_KS1.h for the primary calling header

#ifndef VERILATED_VMUL_32_HC_64_BK5_KS1___024ROOT_H_
#define VERILATED_VMUL_32_HC_64_BK5_KS1___024ROOT_H_  // guard

#include "verilated.h"
class VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1;


class VMul_32_HC_64_BK5_KS1__Syms;

class alignas(VL_CACHE_LINE_BYTES) VMul_32_HC_64_BK5_KS1___024root final : public VerilatedModule {
  public:
    // CELLS
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_0;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_1;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_2;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_3;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_4;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_5;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_6;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_7;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_8;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_9;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_10;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_11;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_12;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_13;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_14;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_15;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_16;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_17;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_18;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_19;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_20;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_21;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_22;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_23;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_24;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_25;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_26;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_27;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_28;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_29;
    VMul_32_HC_64_BK5_KS1_HC_64_BK5_KS1* __PVT__Mul_32_HC_64_BK5_KS1__DOT__HC_64_BK5_KS1_30;

    // DESIGN SPECIFIC STATE
    CData/*0:0*/ __VactContinue;
    VL_IN(a,31,0);
    VL_IN(b,31,0);
    IData/*31:0*/ __VstlIterCount;
    IData/*31:0*/ __VicoIterCount;
    IData/*31:0*/ __VactIterCount;
    VL_OUT64(out,63,0);
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_0____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_0____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_1____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_1____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_2____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_2____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_3____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_3____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_4____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_4____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_5____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_5____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_6____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_6____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_7____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_7____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_8____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_8____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_9____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_9____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_10____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_10____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_11____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_11____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_12____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_12____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_13____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_13____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_14____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_14____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_15____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK5_KS1__DOT____Vcellinp__HC_64_BK5_KS1_15____pinNumber1;
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<0> __VactTriggered;
    VlTriggerVec<0> __VnbaTriggered;

    // INTERNAL VARIABLES
    VMul_32_HC_64_BK5_KS1__Syms* const vlSymsp;

    // CONSTRUCTORS
    VMul_32_HC_64_BK5_KS1___024root(VMul_32_HC_64_BK5_KS1__Syms* symsp, const char* v__name);
    ~VMul_32_HC_64_BK5_KS1___024root();
    VL_UNCOPYABLE(VMul_32_HC_64_BK5_KS1___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
