utils for dl accelerator developing

# Features
- Convert a 2D tensor to a hex file readable by Verilog and vice versa
- Hardware specification boundary condition handling mechanism
