Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\mario\MyMC14495.v" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "D:\mario\dispsync.v" into library work
Parsing module <dispsync>.
Analyzing Verilog file "D:\mario\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "D:\mario\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "D:\mario\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "D:\mario\mario\ipcore_dir\pipe_head_rom.v" into library work
Parsing module <pipe_head_rom>.
Analyzing Verilog file "D:\mario\mario\ipcore_dir\pipe_body_rom.v" into library work
Parsing module <pipe_body_rom>.
Analyzing Verilog file "D:\mario\mario\ipcore_dir\mario_up_rom.v" into library work
Parsing module <mario_up_rom>.
Analyzing Verilog file "D:\mario\mario\ipcore_dir\mario_rom.v" into library work
Parsing module <mario_rom>.
Analyzing Verilog file "D:\mario\mario\ipcore_dir\back_rom.v" into library work
Parsing module <back_rom>.
Analyzing Verilog file "D:\mario\DispNum.v" into library work
Parsing module <DispNum>.
Analyzing Verilog file "D:\mario\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "D:\mario\clk_100ms.v" into library work
Parsing module <clk_100ms>.
Analyzing Verilog file "D:\mario\display.v" into library work
Parsing module <display>.
Analyzing Verilog file "D:\mario\control.v" into library work
Parsing module <control>.
Analyzing Verilog file "D:\mario\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <control>.

Elaborating module <clk_div>.

Elaborating module <pbdebounce>.

Elaborating module <clk_100ms>.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 63: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 64: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 65: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 78: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 83: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 86: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 87: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 88: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 92: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 98: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 104: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 116: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 120: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\mario\control.v" Line 124: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <display>.
WARNING:HDLCompiler:872 - "D:\mario\display.v" Line 26: Using initial value of clr since it is never assigned
WARNING:HDLCompiler:872 - "D:\mario\display.v" Line 31: Using initial value of back_width since it is never assigned
WARNING:HDLCompiler:872 - "D:\mario\display.v" Line 32: Using initial value of character_width since it is never assigned
WARNING:HDLCompiler:872 - "D:\mario\display.v" Line 33: Using initial value of pipes_width since it is never assigned
WARNING:HDLCompiler:872 - "D:\mario\display.v" Line 34: Using initial value of ignore since it is never assigned

Elaborating module <DispNum>.

Elaborating module <clkdiv>.

Elaborating module <dispsync>.

Elaborating module <MyMC14495>.

Elaborating module <INV>.

Elaborating module <back_rom>.
WARNING:HDLCompiler:1499 - "D:\mario\mario\ipcore_dir\back_rom.v" Line 39: Empty module <back_rom> remains a black box.
WARNING:HDLCompiler:189 - "D:\mario\display.v" Line 54: Size mismatch in connection of port <a>. Formal port size is 13-bit while actual signal size is 32-bit.

Elaborating module <mario_rom>.
WARNING:HDLCompiler:1499 - "D:\mario\mario\ipcore_dir\mario_rom.v" Line 39: Empty module <mario_rom> remains a black box.
WARNING:HDLCompiler:189 - "D:\mario\display.v" Line 62: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 32-bit.

Elaborating module <mario_up_rom>.
WARNING:HDLCompiler:1499 - "D:\mario\mario\ipcore_dir\mario_up_rom.v" Line 39: Empty module <mario_up_rom> remains a black box.
WARNING:HDLCompiler:189 - "D:\mario\display.v" Line 66: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 32-bit.

Elaborating module <pipe_head_rom>.
WARNING:HDLCompiler:1499 - "D:\mario\mario\ipcore_dir\pipe_head_rom.v" Line 39: Empty module <pipe_head_rom> remains a black box.
WARNING:HDLCompiler:189 - "D:\mario\display.v" Line 74: Size mismatch in connection of port <a>. Formal port size is 11-bit while actual signal size is 32-bit.

Elaborating module <pipe_body_rom>.
WARNING:HDLCompiler:1499 - "D:\mario\mario\ipcore_dir\pipe_body_rom.v" Line 39: Empty module <pipe_body_rom> remains a black box.
WARNING:HDLCompiler:189 - "D:\mario\display.v" Line 81: Size mismatch in connection of port <a>. Formal port size is 6-bit while actual signal size is 10-bit.

Elaborating module <vga_sync>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\mario\top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <control>.
    Related source file is "D:\mario\control.v".
    Found 10-bit register for signal <pipe1_x>.
    Found 10-bit register for signal <pipe2_x>.
    Found 10-bit register for signal <pipe3_x>.
    Found 16-bit register for signal <score>.
    Found 4-bit register for signal <bird_falling>.
    Found 16-bit register for signal <bird_y>.
    Found 1-bit register for signal <pass1>.
    Found 1-bit register for signal <pass2>.
    Found 1-bit register for signal <pass3>.
    Found 1-bit register for signal <fail>.
    Found 1-bit register for signal <pipe1_y<9>>.
    Found 1-bit register for signal <pipe1_y<8>>.
    Found 1-bit register for signal <pipe1_y<7>>.
    Found 1-bit register for signal <pipe1_y<6>>.
    Found 1-bit register for signal <pipe1_y<5>>.
    Found 1-bit register for signal <pipe1_y<4>>.
    Found 1-bit register for signal <pipe1_y<3>>.
    Found 1-bit register for signal <pipe1_y<2>>.
    Found 1-bit register for signal <pipe1_y<1>>.
    Found 1-bit register for signal <pipe1_y<0>>.
    Found 1-bit register for signal <pipe2_y<9>>.
    Found 1-bit register for signal <pipe2_y<8>>.
    Found 1-bit register for signal <pipe2_y<7>>.
    Found 1-bit register for signal <pipe2_y<6>>.
    Found 1-bit register for signal <pipe2_y<5>>.
    Found 1-bit register for signal <pipe2_y<4>>.
    Found 1-bit register for signal <pipe2_y<3>>.
    Found 1-bit register for signal <pipe2_y<2>>.
    Found 1-bit register for signal <pipe2_y<1>>.
    Found 1-bit register for signal <pipe2_y<0>>.
    Found 1-bit register for signal <pipe3_y<9>>.
    Found 1-bit register for signal <pipe3_y<8>>.
    Found 1-bit register for signal <pipe3_y<7>>.
    Found 1-bit register for signal <pipe3_y<6>>.
    Found 1-bit register for signal <pipe3_y<5>>.
    Found 1-bit register for signal <pipe3_y<4>>.
    Found 1-bit register for signal <pipe3_y<3>>.
    Found 1-bit register for signal <pipe3_y<2>>.
    Found 1-bit register for signal <pipe3_y<1>>.
    Found 1-bit register for signal <pipe3_y<0>>.
    Found 1-bit register for signal <gap1<7>>.
    Found 1-bit register for signal <gap1<6>>.
    Found 1-bit register for signal <gap1<5>>.
    Found 1-bit register for signal <gap1<4>>.
    Found 1-bit register for signal <gap1<3>>.
    Found 1-bit register for signal <gap1<2>>.
    Found 1-bit register for signal <gap1<1>>.
    Found 1-bit register for signal <gap1<0>>.
    Found 1-bit register for signal <gap2<7>>.
    Found 1-bit register for signal <gap2<6>>.
    Found 1-bit register for signal <gap2<5>>.
    Found 1-bit register for signal <gap2<4>>.
    Found 1-bit register for signal <gap2<3>>.
    Found 1-bit register for signal <gap2<2>>.
    Found 1-bit register for signal <gap2<1>>.
    Found 1-bit register for signal <gap2<0>>.
    Found 1-bit register for signal <gap3<7>>.
    Found 1-bit register for signal <gap3<6>>.
    Found 1-bit register for signal <gap3<5>>.
    Found 1-bit register for signal <gap3<4>>.
    Found 1-bit register for signal <gap3<3>>.
    Found 1-bit register for signal <gap3<2>>.
    Found 1-bit register for signal <gap3<1>>.
    Found 1-bit register for signal <gap3<0>>.
    Found 1-bit register for signal <pipe2<27>>.
    Found 1-bit register for signal <pipe2<26>>.
    Found 1-bit register for signal <pipe2<25>>.
    Found 1-bit register for signal <pipe2<24>>.
    Found 1-bit register for signal <pipe2<23>>.
    Found 1-bit register for signal <pipe2<22>>.
    Found 1-bit register for signal <pipe2<21>>.
    Found 1-bit register for signal <pipe2<20>>.
    Found 1-bit register for signal <pipe2<19>>.
    Found 1-bit register for signal <pipe2<18>>.
    Found 1-bit register for signal <pipe2<17>>.
    Found 1-bit register for signal <pipe2<16>>.
    Found 1-bit register for signal <pipe2<15>>.
    Found 1-bit register for signal <pipe2<14>>.
    Found 1-bit register for signal <pipe2<13>>.
    Found 1-bit register for signal <pipe2<12>>.
    Found 1-bit register for signal <pipe2<11>>.
    Found 1-bit register for signal <pipe2<10>>.
    Found 1-bit register for signal <pipe2<9>>.
    Found 1-bit register for signal <pipe2<8>>.
    Found 1-bit register for signal <pipe2<7>>.
    Found 1-bit register for signal <pipe2<6>>.
    Found 1-bit register for signal <pipe2<5>>.
    Found 1-bit register for signal <pipe2<4>>.
    Found 1-bit register for signal <pipe2<3>>.
    Found 1-bit register for signal <pipe2<2>>.
    Found 1-bit register for signal <pipe2<1>>.
    Found 1-bit register for signal <pipe2<0>>.
    Found 1-bit register for signal <pipe1<27>>.
    Found 1-bit register for signal <pipe1<26>>.
    Found 1-bit register for signal <pipe1<25>>.
    Found 1-bit register for signal <pipe1<24>>.
    Found 1-bit register for signal <pipe1<23>>.
    Found 1-bit register for signal <pipe1<22>>.
    Found 1-bit register for signal <pipe1<21>>.
    Found 1-bit register for signal <pipe1<20>>.
    Found 1-bit register for signal <pipe1<19>>.
    Found 1-bit register for signal <pipe1<18>>.
    Found 1-bit register for signal <pipe1<17>>.
    Found 1-bit register for signal <pipe1<16>>.
    Found 1-bit register for signal <pipe1<15>>.
    Found 1-bit register for signal <pipe1<14>>.
    Found 1-bit register for signal <pipe1<13>>.
    Found 1-bit register for signal <pipe1<12>>.
    Found 1-bit register for signal <pipe1<11>>.
    Found 1-bit register for signal <pipe1<10>>.
    Found 1-bit register for signal <pipe1<9>>.
    Found 1-bit register for signal <pipe1<8>>.
    Found 1-bit register for signal <pipe1<7>>.
    Found 1-bit register for signal <pipe1<6>>.
    Found 1-bit register for signal <pipe1<5>>.
    Found 1-bit register for signal <pipe1<4>>.
    Found 1-bit register for signal <pipe1<3>>.
    Found 1-bit register for signal <pipe1<2>>.
    Found 1-bit register for signal <pipe1<1>>.
    Found 1-bit register for signal <pipe1<0>>.
    Found 1-bit register for signal <pipe3<27>>.
    Found 1-bit register for signal <pipe3<26>>.
    Found 1-bit register for signal <pipe3<25>>.
    Found 1-bit register for signal <pipe3<24>>.
    Found 1-bit register for signal <pipe3<23>>.
    Found 1-bit register for signal <pipe3<22>>.
    Found 1-bit register for signal <pipe3<21>>.
    Found 1-bit register for signal <pipe3<20>>.
    Found 1-bit register for signal <pipe3<19>>.
    Found 1-bit register for signal <pipe3<18>>.
    Found 1-bit register for signal <pipe3<17>>.
    Found 1-bit register for signal <pipe3<16>>.
    Found 1-bit register for signal <pipe3<15>>.
    Found 1-bit register for signal <pipe3<14>>.
    Found 1-bit register for signal <pipe3<13>>.
    Found 1-bit register for signal <pipe3<12>>.
    Found 1-bit register for signal <pipe3<11>>.
    Found 1-bit register for signal <pipe3<10>>.
    Found 1-bit register for signal <pipe3<9>>.
    Found 1-bit register for signal <pipe3<8>>.
    Found 1-bit register for signal <pipe3<7>>.
    Found 1-bit register for signal <pipe3<6>>.
    Found 1-bit register for signal <pipe3<5>>.
    Found 1-bit register for signal <pipe3<4>>.
    Found 1-bit register for signal <pipe3<3>>.
    Found 1-bit register for signal <pipe3<2>>.
    Found 1-bit register for signal <pipe3<1>>.
    Found 1-bit register for signal <pipe3<0>>.
    Found 32-bit adder for signal <clk_div[31]_GND_2_o_add_10_OUT> created at line 64.
    Found 32-bit adder for signal <n0576> created at line 64.
    Found 32-bit adder for signal <clk_div[31]_GND_2_o_add_15_OUT> created at line 65.
    Found 32-bit adder for signal <n0579> created at line 65.
    Found 8-bit adder for signal <n0688> created at line 67.
    Found 8-bit adder for signal <n0690> created at line 68.
    Found 16-bit adder for signal <bird_y[15]_GND_2_o_add_31_OUT> created at line 82.
    Found 32-bit adder for signal <n0599> created at line 92.
    Found 8-bit adder for signal <n0636> created at line 93.
    Found 16-bit adder for signal <bird_y[15]_GND_2_o_add_72_OUT> created at line 108.
    Found 11-bit adder for signal <n0702[10:0]> created at line 108.
    Found 10-bit adder for signal <pipe1_x[9]_pipe_width[9]_add_75_OUT> created at line 108.
    Found 11-bit adder for signal <n0711[10:0]> created at line 109.
    Found 10-bit adder for signal <pipe2_x[9]_pipe_width[9]_add_83_OUT> created at line 109.
    Found 11-bit adder for signal <n0717[10:0]> created at line 110.
    Found 10-bit adder for signal <pipe3_x[9]_pipe_width[9]_add_91_OUT> created at line 110.
    Found 16-bit adder for signal <score[15]_GND_2_o_add_97_OUT> created at line 116.
    Found 15-bit subtractor for signal <GND_2_o_GND_2_o_sub_31_OUT<14:0>> created at line 78.
    Found 4-bit subtractor for signal <GND_2_o_GND_2_o_sub_33_OUT<3:0>> created at line 83.
    Found 10-bit subtractor for signal <GND_2_o_GND_2_o_sub_36_OUT<9:0>> created at line 86.
    Found 10-bit subtractor for signal <GND_2_o_GND_2_o_sub_37_OUT<9:0>> created at line 87.
    Found 10-bit subtractor for signal <GND_2_o_GND_2_o_sub_38_OUT<9:0>> created at line 88.
    Found 10-bit comparator greater for signal <n0027> created at line 90
    Found 10-bit comparator greater for signal <n0037> created at line 96
    Found 10-bit comparator greater for signal <n0043> created at line 102
    Found 16-bit comparator lessequal for signal <n0049> created at line 108
    Found 16-bit comparator lessequal for signal <n0053> created at line 108
    Found 10-bit comparator lessequal for signal <n0057> created at line 108
    Found 10-bit comparator lessequal for signal <n0061> created at line 108
    Found 16-bit comparator lessequal for signal <n0064> created at line 109
    Found 16-bit comparator lessequal for signal <n0067> created at line 109
    Found 10-bit comparator lessequal for signal <n0071> created at line 109
    Found 10-bit comparator lessequal for signal <n0074> created at line 109
    Found 16-bit comparator lessequal for signal <n0078> created at line 110
    Found 16-bit comparator lessequal for signal <n0081> created at line 110
    Found 10-bit comparator lessequal for signal <n0085> created at line 110
    Found 10-bit comparator lessequal for signal <n0088> created at line 110
    Found 10-bit comparator lessequal for signal <n0094> created at line 115
    Found 10-bit comparator lessequal for signal <n0101> created at line 119
    Found 10-bit comparator lessequal for signal <n0107> created at line 123
    WARNING:Xst:2404 -  FFs/Latches <pipe2<31:28>> (without init value) have a constant value of 0 in block <control>.
    WARNING:Xst:2404 -  FFs/Latches <pipe1<31:28>> (without init value) have a constant value of 0 in block <control>.
    WARNING:Xst:2404 -  FFs/Latches <pipe3<31:28>> (without init value) have a constant value of 0 in block <control>.
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 208 D-type flip-flop(s).
	inferred  18 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <control> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\mario\clk_div.v".
    Found 32-bit register for signal <clk_div>.
    Found 32-bit adder for signal <clk_div[31]_GND_3_o_add_0_OUT> created at line 14.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "D:\mario\pbdebounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <clk_100ms>.
    Related source file is "D:\mario\clk_100ms.v".
    Found 1-bit register for signal <clk_100ms>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_5_o_add_2_OUT> created at line 8.
    Found 32-bit comparator greater for signal <cnt[31]_GND_5_o_LessThan_2_o> created at line 7
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_100ms> synthesized.

Synthesizing Unit <mod_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_6_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_6_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_6_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_6_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_6_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_6_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_6_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_6_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_6_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_6_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_6_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_6_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_6_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_6_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_6_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_6_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_6_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_6_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_6_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_6_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_6_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_6_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_6_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_6_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_6_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_6_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_6_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_6_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_6_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_6_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_6_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_6_o_b[31]_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3564> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_65_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 994 Multiplexer(s).
Unit <mod_32u_32u> synthesized.

Synthesizing Unit <mod_32u_6u>.
    Related source file is "".
    Found 38-bit adder for signal <n2423> created at line 0.
    Found 38-bit adder for signal <GND_7_o_b[5]_add_1_OUT> created at line 0.
    Found 37-bit adder for signal <n2427> created at line 0.
    Found 37-bit adder for signal <GND_7_o_b[5]_add_3_OUT> created at line 0.
    Found 36-bit adder for signal <n2431> created at line 0.
    Found 36-bit adder for signal <GND_7_o_b[5]_add_5_OUT> created at line 0.
    Found 35-bit adder for signal <n2435> created at line 0.
    Found 35-bit adder for signal <GND_7_o_b[5]_add_7_OUT> created at line 0.
    Found 34-bit adder for signal <n2439> created at line 0.
    Found 34-bit adder for signal <GND_7_o_b[5]_add_9_OUT> created at line 0.
    Found 33-bit adder for signal <n2443> created at line 0.
    Found 33-bit adder for signal <GND_7_o_b[5]_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <n2447> created at line 0.
    Found 32-bit adder for signal <a[31]_b[5]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2451> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2455> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2459> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2463> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2467> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2471> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2475> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2479> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2483> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2487> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2491> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2495> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2499> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2503> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2507> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2511> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2515> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2519> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2523> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2527> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2531> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2535> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2539> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2543> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2547> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n2551> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_7_o_add_65_OUT> created at line 0.
    Found 38-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_6u> synthesized.

Synthesizing Unit <display>.
    Related source file is "D:\mario\display.v".
WARNING:Xst:647 - Input <mario<14:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_1<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_2<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_3<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fail> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_8_OUT> created at line 62.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_9_OUT> created at line 62.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_17_OUT> created at line 75.
    Found 32-bit subtractor for signal <GND_9_o_GND_9_o_sub_22_OUT> created at line 75.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_25_OUT> created at line 76.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_29_OUT> created at line 97.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_32_OUT> created at line 98.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_35_OUT> created at line 99.
    Found 11-bit subtractor for signal <GND_9_o_GND_9_o_sub_57_OUT> created at line 104.
    Found 13-bit subtractor for signal <GND_9_o_GND_9_o_sub_61_OUT> created at line 104.
    Found 23-bit adder for signal <n0097> created at line 54.
    Found 32-bit adder for signal <n0100> created at line 62.
    Found 32-bit adder for signal <GND_9_o_GND_9_o_add_17_OUT> created at line 75.
    Found 32-bit adder for signal <n0107> created at line 74.
    Found 11-bit adder for signal <n0199[10:0]> created at line 104.
    Found 12-bit adder for signal <n0201[11:0]> created at line 104.
    Found 11-bit adder for signal <n0176> created at line 105.
    Found 6-bit subtractor for signal <x[9]_pipe_address[9]_sub_27_OUT<5:0>> created at line 81.
    Found 32-bit adder for signal <_n0213> created at line 103.
    Found 32-bit subtractor for signal <_n0214> created at line 103.
    Found 32-bit adder for signal <GND_9_o_GND_9_o_add_52_OUT> created at line 103.
    Found 10x6-bit multiplier for signal <y[9]_PWR_13_o_MuLt_1_OUT> created at line 54.
    Found 16x7-bit multiplier for signal <n0178> created at line 54.
    Found 10x7-bit multiplier for signal <x[9]_PWR_13_o_MuLt_4_OUT> created at line 54.
    Found 32x6-bit multiplier for signal <n0105> created at line 74.
    Found 32-bit comparator greater for signal <GND_9_o_GND_9_o_LessThan_30_o> created at line 97
    Found 32-bit comparator greater for signal <GND_9_o_GND_9_o_LessThan_33_o> created at line 98
    Found 32-bit comparator greater for signal <GND_9_o_GND_9_o_LessThan_36_o> created at line 99
    Found 32-bit comparator greater for signal <n0027> created at line 102
    Found 10-bit comparator greater for signal <y[9]_pipe_height[9]_LessThan_43_o> created at line 102
    Found 32-bit comparator greater for signal <GND_9_o_GND_9_o_LessThan_54_o> created at line 103
    Found 32-bit comparator greater for signal <GND_9_o_GND_9_o_LessThan_62_o> created at line 104
    Found 10-bit comparator lessequal for signal <n0051> created at line 105
    Found 10-bit comparator greater for signal <x[9]_GND_9_o_LessThan_66_o> created at line 105
    Found 10-bit comparator lessequal for signal <n0055> created at line 105
    Found 11-bit comparator greater for signal <GND_9_o_BUS_0016_LessThan_69_o> created at line 105
    Summary:
	inferred   4 Multiplier(s).
	inferred  20 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <display> synthesized.

Synthesizing Unit <DispNum>.
    Related source file is "D:\mario\DispNum.v".
    Summary:
	no macro.
Unit <DispNum> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "D:\mario\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_11_o_add_0_OUT> created at line 9.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <dispsync>.
    Related source file is "D:\mario\dispsync.v".
    Found 4x4-bit Read Only RAM for signal <AN>
    Found 4-bit 4-to-1 multiplexer for signal <Hex> created at line 12.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <dispsync> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "D:\mario\MyMC14495.v".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

Synthesizing Unit <div_16u_9u>.
    Related source file is "".
    Found 25-bit adder for signal <GND_17_o_b[8]_add_1_OUT> created at line 0.
    Found 24-bit adder for signal <GND_17_o_b[8]_add_3_OUT> created at line 0.
    Found 23-bit adder for signal <GND_17_o_b[8]_add_5_OUT> created at line 0.
    Found 22-bit adder for signal <GND_17_o_b[8]_add_7_OUT> created at line 0.
    Found 21-bit adder for signal <GND_17_o_b[8]_add_9_OUT> created at line 0.
    Found 20-bit adder for signal <GND_17_o_b[8]_add_11_OUT> created at line 0.
    Found 19-bit adder for signal <GND_17_o_b[8]_add_13_OUT> created at line 0.
    Found 18-bit adder for signal <GND_17_o_b[8]_add_15_OUT> created at line 0.
    Found 17-bit adder for signal <GND_17_o_b[8]_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[8]_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_17_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_17_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_17_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_17_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_17_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_17_o_add_31_OUT[15:0]> created at line 0.
    Found 25-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_9u> synthesized.

Synthesizing Unit <div_17u_10u>.
    Related source file is "".
    Found 27-bit adder for signal <GND_20_o_b[9]_add_1_OUT> created at line 0.
    Found 26-bit adder for signal <GND_20_o_b[9]_add_3_OUT> created at line 0.
    Found 25-bit adder for signal <GND_20_o_b[9]_add_5_OUT> created at line 0.
    Found 24-bit adder for signal <GND_20_o_b[9]_add_7_OUT> created at line 0.
    Found 23-bit adder for signal <GND_20_o_b[9]_add_9_OUT> created at line 0.
    Found 22-bit adder for signal <GND_20_o_b[9]_add_11_OUT> created at line 0.
    Found 21-bit adder for signal <GND_20_o_b[9]_add_13_OUT> created at line 0.
    Found 20-bit adder for signal <GND_20_o_b[9]_add_15_OUT> created at line 0.
    Found 19-bit adder for signal <GND_20_o_b[9]_add_17_OUT> created at line 0.
    Found 18-bit adder for signal <GND_20_o_b[9]_add_19_OUT> created at line 0.
    Found 17-bit adder for signal <a[16]_b[9]_add_21_OUT> created at line 0.
    Found 17-bit adder for signal <a[16]_GND_20_o_add_23_OUT> created at line 0.
    Found 17-bit adder for signal <a[16]_GND_20_o_add_25_OUT> created at line 0.
    Found 17-bit adder for signal <a[16]_GND_20_o_add_27_OUT> created at line 0.
    Found 17-bit adder for signal <a[16]_GND_20_o_add_29_OUT[16:0]> created at line 0.
    Found 17-bit adder for signal <a[16]_GND_20_o_add_31_OUT[16:0]> created at line 0.
    Found 17-bit adder for signal <a[16]_GND_20_o_add_33_OUT[16:0]> created at line 0.
    Found 27-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0018> created at line 0
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred  18 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_17u_10u> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "D:\mario\vga_sync.v".
    Found 10-bit register for signal <v_count>.
    Found 9-bit register for signal <row_addr>.
    Found 10-bit register for signal <col_addr>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 4-bit register for signal <r>.
    Found 4-bit register for signal <g>.
    Found 4-bit register for signal <b>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <col> created at line 62.
    Found 10-bit adder for signal <h_count[9]_GND_26_o_add_2_OUT> created at line 40.
    Found 10-bit adder for signal <v_count[9]_GND_26_o_add_8_OUT> created at line 56.
    Found 9-bit subtractor for signal <row<8:0>> created at line 61.
    Found 10-bit comparator greater for signal <h_sync> created at line 63
    Found 10-bit comparator greater for signal <v_sync> created at line 64
    Found 10-bit comparator greater for signal <GND_26_o_h_count[9]_LessThan_17_o> created at line 65
    Found 10-bit comparator greater for signal <h_count[9]_PWR_27_o_LessThan_18_o> created at line 66
    Found 10-bit comparator greater for signal <GND_26_o_v_count[9]_LessThan_19_o> created at line 67
    Found 10-bit comparator greater for signal <v_count[9]_PWR_27_o_LessThan_20_o> created at line 68
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 4
 10x6-bit multiplier                                   : 1
 10x7-bit multiplier                                   : 1
 16x7-bit multiplier                                   : 1
 32x6-bit multiplier                                   : 1
# Adders/Subtractors                                   : 479
 10-bit adder                                          : 5
 10-bit subtractor                                     : 4
 11-bit adder                                          : 5
 11-bit subtractor                                     : 8
 12-bit adder                                          : 1
 13-bit subtractor                                     : 1
 15-bit subtractor                                     : 1
 16-bit adder                                          : 10
 17-bit adder                                          : 8
 18-bit adder                                          : 2
 19-bit adder                                          : 2
 20-bit adder                                          : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 3
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 181
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 12
 34-bit adder                                          : 12
 35-bit adder                                          : 12
 36-bit adder                                          : 12
 37-bit adder                                          : 12
 38-bit adder                                          : 12
 39-bit adder                                          : 6
 4-bit subtractor                                      : 1
 40-bit adder                                          : 6
 41-bit adder                                          : 6
 42-bit adder                                          : 6
 43-bit adder                                          : 6
 44-bit adder                                          : 6
 45-bit adder                                          : 6
 46-bit adder                                          : 6
 47-bit adder                                          : 6
 48-bit adder                                          : 6
 49-bit adder                                          : 6
 50-bit adder                                          : 6
 51-bit adder                                          : 6
 52-bit adder                                          : 6
 53-bit adder                                          : 6
 54-bit adder                                          : 6
 55-bit adder                                          : 6
 56-bit adder                                          : 6
 57-bit adder                                          : 6
 58-bit adder                                          : 6
 59-bit adder                                          : 6
 6-bit subtractor                                      : 1
 60-bit adder                                          : 6
 61-bit adder                                          : 6
 62-bit adder                                          : 6
 63-bit adder                                          : 6
 64-bit adder                                          : 6
 8-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 165
 1-bit register                                        : 147
 10-bit register                                       : 6
 16-bit register                                       : 2
 32-bit register                                       : 4
 4-bit register                                        : 4
 7-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 269
 10-bit comparator greater                             : 11
 10-bit comparator lessequal                           : 11
 11-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 14
 17-bit comparator lessequal                           : 9
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 7
 32-bit comparator lessequal                           : 84
 33-bit comparator lessequal                           : 6
 34-bit comparator lessequal                           : 6
 35-bit comparator lessequal                           : 6
 36-bit comparator lessequal                           : 6
 37-bit comparator lessequal                           : 6
 38-bit comparator lessequal                           : 6
 39-bit comparator lessequal                           : 3
 40-bit comparator lessequal                           : 3
 41-bit comparator lessequal                           : 3
 42-bit comparator lessequal                           : 3
 43-bit comparator lessequal                           : 3
 44-bit comparator lessequal                           : 3
 45-bit comparator lessequal                           : 3
 46-bit comparator lessequal                           : 3
 47-bit comparator lessequal                           : 3
 48-bit comparator lessequal                           : 3
 49-bit comparator lessequal                           : 3
 50-bit comparator lessequal                           : 3
 51-bit comparator lessequal                           : 3
 52-bit comparator lessequal                           : 3
 53-bit comparator lessequal                           : 3
 54-bit comparator lessequal                           : 3
 55-bit comparator lessequal                           : 3
 56-bit comparator lessequal                           : 3
 57-bit comparator lessequal                           : 3
 58-bit comparator lessequal                           : 3
 59-bit comparator lessequal                           : 3
 60-bit comparator lessequal                           : 3
 61-bit comparator lessequal                           : 3
 62-bit comparator lessequal                           : 3
 63-bit comparator lessequal                           : 3
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 6537
 1-bit 2-to-1 multiplexer                              : 6500
 10-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 3
 29-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 3
 12-bit xor2                                           : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/pipe_body_rom.ngc>.
Reading core <ipcore_dir/mario_rom.ngc>.
Reading core <ipcore_dir/mario_up_rom.ngc>.
Reading core <ipcore_dir/pipe_head_rom.ngc>.
Reading core <ipcore_dir/back_rom.ngc>.
Loading core <pipe_body_rom> for timing and area information for instance <d_5>.
Loading core <mario_rom> for timing and area information for instance <d_3>.
Loading core <mario_up_rom> for timing and area information for instance <d_6>.
Loading core <pipe_head_rom> for timing and area information for instance <d_4>.
Loading core <back_rom> for timing and area information for instance <d_2>.

Synthesizing (advanced) Unit <clk_100ms>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clk_100ms> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clk_div>: 1 register on signal <clk_div>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <control>.
The following registers are absorbed into accumulator <bird_y>: 1 register on signal <bird_y>.
The following registers are absorbed into counter <bird_falling>: 1 register on signal <bird_falling>.
The following registers are absorbed into counter <score>: 1 register on signal <score>.
Unit <control> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
	Multiplier <Mmult_n0178> in block <display> and adder/subtractor <Madd_n0097_Madd> in block <display> are combined into a MAC<Maddsub_n0178>.
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <dispsync>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Scan>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <AN>            |          |
    -----------------------------------------------------------------------
Unit <dispsync> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 1
 16x7-to-13-bit MAC                                    : 1
# Multipliers                                          : 3
 10x6-bit multiplier                                   : 1
 10x7-bit multiplier                                   : 1
 32x6-bit multiplier                                   : 1
# Adders/Subtractors                                   : 271
 10-bit adder                                          : 6
 10-bit subtractor                                     : 4
 11-bit adder                                          : 6
 11-bit subtractor                                     : 6
 12-bit adder                                          : 1
 13-bit subtractor                                     : 1
 15-bit subtractor                                     : 1
 16-bit adder                                          : 17
 17-bit adder                                          : 17
 32-bit adder                                          : 4
 32-bit adder carry in                                 : 195
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 6-bit adder carry in                                  : 3
 6-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Counters                                             : 8
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 32-bit up counter                                     : 4
 4-bit down counter                                    : 1
# Accumulators                                         : 1
 16-bit up loadable accumulator                        : 1
# Registers                                            : 215
 Flip-Flops                                            : 215
# Comparators                                          : 269
 10-bit comparator greater                             : 11
 10-bit comparator lessequal                           : 11
 11-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 14
 17-bit comparator lessequal                           : 9
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 7
 32-bit comparator lessequal                           : 84
 33-bit comparator lessequal                           : 6
 34-bit comparator lessequal                           : 6
 35-bit comparator lessequal                           : 6
 36-bit comparator lessequal                           : 6
 37-bit comparator lessequal                           : 6
 38-bit comparator lessequal                           : 6
 39-bit comparator lessequal                           : 3
 40-bit comparator lessequal                           : 3
 41-bit comparator lessequal                           : 3
 42-bit comparator lessequal                           : 3
 43-bit comparator lessequal                           : 3
 44-bit comparator lessequal                           : 3
 45-bit comparator lessequal                           : 3
 46-bit comparator lessequal                           : 3
 47-bit comparator lessequal                           : 3
 48-bit comparator lessequal                           : 3
 49-bit comparator lessequal                           : 3
 50-bit comparator lessequal                           : 3
 51-bit comparator lessequal                           : 3
 52-bit comparator lessequal                           : 3
 53-bit comparator lessequal                           : 3
 54-bit comparator lessequal                           : 3
 55-bit comparator lessequal                           : 3
 56-bit comparator lessequal                           : 3
 57-bit comparator lessequal                           : 3
 58-bit comparator lessequal                           : 3
 59-bit comparator lessequal                           : 3
 60-bit comparator lessequal                           : 3
 61-bit comparator lessequal                           : 3
 62-bit comparator lessequal                           : 3
 63-bit comparator lessequal                           : 3
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 6535
 1-bit 2-to-1 multiplexer                              : 6500
 10-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 3
 17-bit 2-to-1 multiplexer                             : 3
 29-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 3
 12-bit xor2                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <display>, Counter <d_1/clkdiv> <d_0/d0/clkdiv> are equivalent, XST will keep only <d_1/clkdiv>.
WARNING:Xst:2677 - Node <Mmult_n01051> of sequential type is unconnected in block <display>.
WARNING:Xst:1710 - FF/Latch <pipe1_x_0> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pipe2_x_0> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pipe3_x_0> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pipe2_10> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pipe1_10> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pipe3_10> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <d_1/clkdiv_18> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_1/clkdiv_19> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_1/clkdiv_20> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_1/clkdiv_21> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_1/clkdiv_22> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_1/clkdiv_23> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_1/clkdiv_24> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_1/clkdiv_25> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_1/clkdiv_26> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_1/clkdiv_27> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_1/clkdiv_28> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_1/clkdiv_29> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_1/clkdiv_30> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <d_1/clkdiv_31> of sequential type is unconnected in block <display>.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Kintex7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    pipe3_9 in unit <control>
    pipe3_27 in unit <control>
    pipe1_9 in unit <control>
    pipe1_27 in unit <control>
    pipe2_9 in unit <control>
    pipe2_27 in unit <control>
    gap3_7 in unit <control>
    gap2_7 in unit <control>
    gap1_7 in unit <control>
    pipe3_y_9 in unit <control>
    pipe2_y_9 in unit <control>
    pipe1_y_9 in unit <control>
    pipe3_11 in unit <control>
    pipe3_12 in unit <control>
    pipe3_14 in unit <control>
    pipe3_15 in unit <control>
    pipe3_13 in unit <control>
    pipe3_16 in unit <control>
    pipe3_17 in unit <control>
    pipe3_18 in unit <control>
    pipe3_19 in unit <control>
    pipe1_12 in unit <control>
    pipe1_13 in unit <control>
    pipe1_11 in unit <control>
    pipe1_14 in unit <control>
    pipe1_15 in unit <control>
    pipe1_16 in unit <control>
    pipe1_17 in unit <control>
    pipe1_19 in unit <control>
    pipe1_18 in unit <control>
    pipe2_11 in unit <control>
    pipe2_12 in unit <control>
    pipe2_13 in unit <control>
    pipe2_14 in unit <control>
    pipe2_15 in unit <control>
    pipe2_17 in unit <control>
    pipe2_18 in unit <control>
    pipe2_16 in unit <control>
    pipe2_19 in unit <control>
    pipe3_1 in unit <control>
    pipe3_2 in unit <control>
    pipe3_0 in unit <control>
    pipe3_3 in unit <control>
    pipe3_4 in unit <control>
    pipe3_5 in unit <control>
    pipe3_6 in unit <control>
    pipe3_8 in unit <control>
    pipe3_7 in unit <control>
    pipe3_21 in unit <control>
    pipe3_22 in unit <control>
    pipe3_20 in unit <control>
    pipe3_24 in unit <control>
    pipe3_25 in unit <control>
    pipe3_23 in unit <control>
    pipe1_0 in unit <control>
    pipe3_26 in unit <control>
    pipe1_1 in unit <control>
    pipe1_2 in unit <control>
    pipe1_3 in unit <control>
    pipe1_4 in unit <control>
    pipe1_6 in unit <control>
    pipe1_7 in unit <control>
    pipe1_5 in unit <control>
    pipe1_8 in unit <control>
    pipe1_20 in unit <control>
    pipe1_22 in unit <control>
    pipe1_23 in unit <control>
    pipe1_21 in unit <control>
    pipe1_25 in unit <control>
    pipe1_26 in unit <control>
    pipe1_24 in unit <control>
    pipe2_0 in unit <control>
    pipe2_1 in unit <control>
    pipe2_2 in unit <control>
    pipe2_4 in unit <control>
    pipe2_5 in unit <control>
    pipe2_3 in unit <control>
    pipe2_7 in unit <control>
    pipe2_8 in unit <control>
    pipe2_6 in unit <control>
    pipe2_20 in unit <control>
    pipe2_21 in unit <control>
    pipe2_23 in unit <control>
    pipe2_24 in unit <control>
    pipe2_22 in unit <control>
    pipe2_25 in unit <control>
    pipe2_26 in unit <control>
    gap3_0 in unit <control>
    gap3_2 in unit <control>
    gap3_3 in unit <control>
    gap3_1 in unit <control>
    gap3_5 in unit <control>
    gap3_6 in unit <control>
    gap3_4 in unit <control>
    gap2_0 in unit <control>
    gap2_1 in unit <control>
    gap2_2 in unit <control>
    gap2_3 in unit <control>
    gap2_4 in unit <control>
    gap2_5 in unit <control>
    gap1_0 in unit <control>
    gap2_6 in unit <control>
    gap1_2 in unit <control>
    gap1_3 in unit <control>
    gap1_1 in unit <control>
    gap1_5 in unit <control>
    gap1_6 in unit <control>
    gap1_4 in unit <control>
    pipe3_y_0 in unit <control>
    pipe3_y_1 in unit <control>
    pipe3_y_2 in unit <control>
    pipe3_y_4 in unit <control>
    pipe3_y_5 in unit <control>
    pipe3_y_3 in unit <control>
    pipe3_y_7 in unit <control>
    pipe3_y_8 in unit <control>
    pipe3_y_6 in unit <control>
    pipe2_y_0 in unit <control>
    pipe2_y_1 in unit <control>
    pipe2_y_2 in unit <control>
    pipe2_y_3 in unit <control>
    pipe2_y_4 in unit <control>
    pipe2_y_5 in unit <control>
    pipe2_y_7 in unit <control>
    pipe2_y_8 in unit <control>
    pipe2_y_6 in unit <control>
    pipe1_y_0 in unit <control>
    pipe1_y_1 in unit <control>
    pipe1_y_3 in unit <control>
    pipe1_y_4 in unit <control>
    pipe1_y_2 in unit <control>
    pipe1_y_5 in unit <control>
    pipe1_y_6 in unit <control>
    pipe1_y_7 in unit <control>
    pipe1_y_8 in unit <control>


Optimizing unit <top> ...

Optimizing unit <control> ...
WARNING:Xst:1710 - FF/Latch <bird_falling_3> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pbdebounce> ...

Optimizing unit <display> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <vga_sync> ...

Optimizing unit <div_17u_10u> ...

Optimizing unit <div_16u_9u> ...
WARNING:Xst:1710 - FF/Latch <control/bird_falling_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_24> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <control/m2/cnt_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <control/pipe2_y_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <control/gap2_0> 
INFO:Xst:2261 - The FF/Latch <control/pipe3_y_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <control/gap3_0> 
INFO:Xst:2261 - The FF/Latch <display/vga_sync/h_count_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <display/vga_sync/col_addr_0> 
INFO:Xst:2261 - The FF/Latch <display/vga_sync/h_count_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <display/vga_sync/col_addr_1> 
INFO:Xst:2261 - The FF/Latch <display/vga_sync/h_count_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <display/vga_sync/col_addr_2> 
INFO:Xst:2261 - The FF/Latch <display/vga_sync/h_count_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <display/vga_sync/col_addr_3> 
INFO:Xst:2261 - The FF/Latch <control/pipe1_y_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <control/gap1_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <control/pipe1_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <control/pipe1_20> 
INFO:Xst:2261 - The FF/Latch <control/pipe2_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <control/pipe2_20> 
INFO:Xst:2261 - The FF/Latch <control/pipe3_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <control/pipe3_20> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 10.
FlipFlop display/vga_sync/h_count_1 has been replicated 1 time(s)
FlipFlop display/vga_sync/row_addr_0 has been replicated 4 time(s)
FlipFlop display/vga_sync/row_addr_1 has been replicated 2 time(s)
FlipFlop display/vga_sync/row_addr_3 has been replicated 4 time(s)
FlipFlop display/vga_sync/row_addr_4 has been replicated 3 time(s)
FlipFlop display/vga_sync/row_addr_5 has been replicated 4 time(s)
FlipFlop display/vga_sync/row_addr_6 has been replicated 2 time(s)
FlipFlop display/vga_sync/row_addr_7 has been replicated 3 time(s)
FlipFlop display/vga_sync/row_addr_8 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 481
 Flip-Flops                                            : 481

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 16026
#      GND                         : 3
#      INV                         : 41
#      LUT1                        : 299
#      LUT2                        : 341
#      LUT3                        : 1704
#      LUT4                        : 808
#      LUT5                        : 3331
#      LUT6                        : 3367
#      MUXCY                       : 3062
#      MUXF7                       : 247
#      MUXF8                       : 24
#      VCC                         : 3
#      XORCY                       : 2796
# FlipFlops/Latches                : 608
#      FD                          : 98
#      FDC                         : 141
#      FDCE                        : 36
#      FDE                         : 1
#      FDP                         : 133
#      FDPE                        : 14
#      FDR                         : 48
#      FDRE                        : 10
#      LDC                         : 127
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 2
#      OBUF                        : 27
# DSPs                             : 2
#      DSP48E1                     : 2

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             608  out of  202800     0%  
 Number of Slice LUTs:                 9891  out of  101400     9%  
    Number used as Logic:              9891  out of  101400     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10159
   Number with an unused Flip Flop:    9551  out of  10159    94%  
   Number with an unused LUT:           268  out of  10159     2%  
   Number of fully used LUT-FF pairs:   340  out of  10159     3%  
   Number of unique control sets:       395

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    400     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                      2  out of    600     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)         | Load  |
---------------------------------------------------------------------+-------------------------------+-------+
clk                                                                  | BUFGP                         | 74    |
control/m2/clk_100ms                                                 | BUFG                          | 324   |
control/m0/clk_div_17                                                | NONE(control/m1/pbshift_6)    | 8     |
display/d_1/clkdiv_1                                                 | BUFG                          | 75    |
control/rst_pipe3_y[9]_AND_267_o(control/rst_pipe3_y[9]_AND_267_o1:O)| NONE(*)(control/pipe3_9_LDC)  | 1     |
control/rst_gap3[7]_AND_231_o(control/rst_gap3[7]_AND_231_o1:O)      | NONE(*)(control/pipe3_27_LDC) | 1     |
control/rst_pipe1_y[9]_AND_155_o(control/rst_pipe1_y[9]_AND_155_o1:O)| NONE(*)(control/pipe1_9_LDC)  | 1     |
control/rst_gap1[7]_AND_119_o(control/rst_gap1[7]_AND_119_o1:O)      | NONE(*)(control/pipe1_27_LDC) | 1     |
control/rst_pipe2_y[9]_AND_211_o(control/rst_pipe2_y[9]_AND_211_o1:O)| NONE(*)(control/pipe2_9_LDC)  | 1     |
control/rst_gap2[7]_AND_175_o(control/rst_gap2[7]_AND_175_o1:O)      | NONE(*)(control/pipe2_27_LDC) | 1     |
control/rst_BUS_0010_AND_103_o(control/rst_BUS_0010_AND_103_o1:O)    | NONE(*)(control/gap3_7_LDC)   | 1     |
control/rst_BUS_0008_AND_87_o(control/rst_BUS_0008_AND_87_o1:O)      | NONE(*)(control/gap2_7_LDC)   | 1     |
control/rst_BUS_0006_AND_71_o(control/rst_BUS_0006_AND_71_o1:O)      | NONE(*)(control/gap1_7_LDC)   | 1     |
control/rst_GND_2_o_AND_51_o(control/rst_GND_2_o_AND_51_o1:O)        | NONE(*)(control/pipe3_y_9_LDC)| 1     |
control/rst_GND_2_o_AND_31_o(control/rst_GND_2_o_AND_31_o1:O)        | NONE(*)(control/pipe2_y_9_LDC)| 1     |
control/rst_GND_2_o_AND_11_o(control/rst_GND_2_o_AND_11_o1:O)        | NONE(*)(control/pipe1_y_9_LDC)| 1     |
control/rst_pipe3_x[1]_AND_263_o(control/rst_pipe3_x[1]_AND_263_o1:O)| NONE(*)(control/pipe3_11_LDC) | 1     |
control/rst_pipe3_x[2]_AND_261_o(control/rst_pipe3_x[2]_AND_261_o1:O)| NONE(*)(control/pipe3_12_LDC) | 1     |
control/rst_pipe3_x[4]_AND_257_o(control/rst_pipe3_x[4]_AND_257_o1:O)| NONE(*)(control/pipe3_14_LDC) | 1     |
control/rst_pipe3_x[5]_AND_255_o(control/rst_pipe3_x[5]_AND_255_o1:O)| NONE(*)(control/pipe3_15_LDC) | 1     |
control/rst_pipe3_x[3]_AND_259_o(control/rst_pipe3_x[3]_AND_259_o1:O)| NONE(*)(control/pipe3_13_LDC) | 1     |
control/rst_pipe3_x[6]_AND_253_o(control/rst_pipe3_x[6]_AND_253_o1:O)| NONE(*)(control/pipe3_16_LDC) | 1     |
control/rst_pipe3_x[7]_AND_251_o(control/rst_pipe3_x[7]_AND_251_o1:O)| NONE(*)(control/pipe3_17_LDC) | 1     |
control/rst_pipe3_x[8]_AND_249_o(control/rst_pipe3_x[8]_AND_249_o1:O)| NONE(*)(control/pipe3_18_LDC) | 1     |
control/rst_pipe3_x[9]_AND_247_o(control/rst_pipe3_x[9]_AND_247_o1:O)| NONE(*)(control/pipe3_19_LDC) | 1     |
control/rst_pipe1_x[2]_AND_149_o(control/rst_pipe1_x[2]_AND_149_o1:O)| NONE(*)(control/pipe1_12_LDC) | 1     |
control/rst_pipe1_x[3]_AND_147_o(control/rst_pipe1_x[3]_AND_147_o1:O)| NONE(*)(control/pipe1_13_LDC) | 1     |
control/rst_pipe1_x[1]_AND_151_o(control/rst_pipe1_x[1]_AND_151_o1:O)| NONE(*)(control/pipe1_11_LDC) | 1     |
control/rst_pipe1_x[4]_AND_145_o(control/rst_pipe1_x[4]_AND_145_o1:O)| NONE(*)(control/pipe1_14_LDC) | 1     |
control/rst_pipe1_x[5]_AND_143_o(control/rst_pipe1_x[5]_AND_143_o1:O)| NONE(*)(control/pipe1_15_LDC) | 1     |
control/rst_pipe1_x[6]_AND_141_o(control/rst_pipe1_x[6]_AND_141_o1:O)| NONE(*)(control/pipe1_16_LDC) | 1     |
control/rst_pipe1_x[7]_AND_139_o(control/rst_pipe1_x[7]_AND_139_o1:O)| NONE(*)(control/pipe1_17_LDC) | 1     |
control/rst_pipe1_x[9]_AND_135_o(control/rst_pipe1_x[9]_AND_135_o1:O)| NONE(*)(control/pipe1_19_LDC) | 1     |
control/rst_pipe1_x[8]_AND_137_o(control/rst_pipe1_x[8]_AND_137_o1:O)| NONE(*)(control/pipe1_18_LDC) | 1     |
control/rst_pipe2_x[1]_AND_207_o(control/rst_pipe2_x[1]_AND_207_o1:O)| NONE(*)(control/pipe2_11_LDC) | 1     |
control/rst_pipe2_x[2]_AND_205_o(control/rst_pipe2_x[2]_AND_205_o1:O)| NONE(*)(control/pipe2_12_LDC) | 1     |
control/rst_pipe2_x[3]_AND_203_o(control/rst_pipe2_x[3]_AND_203_o1:O)| NONE(*)(control/pipe2_13_LDC) | 1     |
control/rst_pipe2_x[4]_AND_201_o(control/rst_pipe2_x[4]_AND_201_o1:O)| NONE(*)(control/pipe2_14_LDC) | 1     |
control/rst_pipe2_x[5]_AND_199_o(control/rst_pipe2_x[5]_AND_199_o1:O)| NONE(*)(control/pipe2_15_LDC) | 1     |
control/rst_pipe2_x[7]_AND_195_o(control/rst_pipe2_x[7]_AND_195_o1:O)| NONE(*)(control/pipe2_17_LDC) | 1     |
control/rst_pipe2_x[8]_AND_193_o(control/rst_pipe2_x[8]_AND_193_o1:O)| NONE(*)(control/pipe2_18_LDC) | 1     |
control/rst_pipe2_x[6]_AND_197_o(control/rst_pipe2_x[6]_AND_197_o1:O)| NONE(*)(control/pipe2_16_LDC) | 1     |
control/rst_pipe2_x[9]_AND_191_o(control/rst_pipe2_x[9]_AND_191_o1:O)| NONE(*)(control/pipe2_19_LDC) | 1     |
control/rst_pipe3_y[1]_AND_283_o(control/rst_pipe3_y[1]_AND_283_o1:O)| NONE(*)(control/pipe3_1_LDC)  | 1     |
control/rst_pipe3_y[2]_AND_281_o(control/rst_pipe3_y[2]_AND_281_o1:O)| NONE(*)(control/pipe3_2_LDC)  | 1     |
control/rst_pipe3_y[0]_AND_285_o(control/rst_pipe3_y[0]_AND_285_o1:O)| NONE(*)(control/pipe3_0_LDC)  | 1     |
control/rst_pipe3_y[3]_AND_279_o(control/rst_pipe3_y[3]_AND_279_o1:O)| NONE(*)(control/pipe3_3_LDC)  | 1     |
control/rst_pipe3_y[4]_AND_277_o(control/rst_pipe3_y[4]_AND_277_o1:O)| NONE(*)(control/pipe3_4_LDC)  | 1     |
control/rst_pipe3_y[5]_AND_275_o(control/rst_pipe3_y[5]_AND_275_o1:O)| NONE(*)(control/pipe3_5_LDC)  | 1     |
control/rst_pipe3_y[6]_AND_273_o(control/rst_pipe3_y[6]_AND_273_o1:O)| NONE(*)(control/pipe3_6_LDC)  | 1     |
control/rst_pipe3_y[8]_AND_269_o(control/rst_pipe3_y[8]_AND_269_o1:O)| NONE(*)(control/pipe3_8_LDC)  | 1     |
control/rst_pipe3_y[7]_AND_271_o(control/rst_pipe3_y[7]_AND_271_o1:O)| NONE(*)(control/pipe3_7_LDC)  | 1     |
control/rst_gap3[1]_AND_243_o(control/rst_gap3[1]_AND_243_o1:O)      | NONE(*)(control/pipe3_21_LDC) | 1     |
control/rst_gap3[2]_AND_241_o(control/rst_gap3[2]_AND_241_o1:O)      | NONE(*)(control/pipe3_22_LDC) | 1     |
control/rst_gap3[4]_AND_237_o(control/rst_gap3[4]_AND_237_o1:O)      | NONE(*)(control/pipe3_24_LDC) | 1     |
control/rst_gap3[5]_AND_235_o(control/rst_gap3[5]_AND_235_o1:O)      | NONE(*)(control/pipe3_25_LDC) | 1     |
control/rst_gap3[3]_AND_239_o(control/rst_gap3[3]_AND_239_o1:O)      | NONE(*)(control/pipe3_23_LDC) | 1     |
control/rst_pipe1_y[0]_AND_173_o(control/rst_pipe1_y[0]_AND_173_o1:O)| NONE(*)(control/pipe1_0_LDC)  | 1     |
control/rst_gap3[6]_AND_233_o(control/rst_gap3[6]_AND_233_o1:O)      | NONE(*)(control/pipe3_26_LDC) | 1     |
control/rst_pipe1_y[1]_AND_171_o(control/rst_pipe1_y[1]_AND_171_o1:O)| NONE(*)(control/pipe1_1_LDC)  | 1     |
control/rst_pipe1_y[2]_AND_169_o(control/rst_pipe1_y[2]_AND_169_o1:O)| NONE(*)(control/pipe1_2_LDC)  | 1     |
control/rst_pipe1_y[3]_AND_167_o(control/rst_pipe1_y[3]_AND_167_o1:O)| NONE(*)(control/pipe1_3_LDC)  | 1     |
control/rst_pipe1_y[4]_AND_165_o(control/rst_pipe1_y[4]_AND_165_o1:O)| NONE(*)(control/pipe1_4_LDC)  | 1     |
control/rst_pipe1_y[6]_AND_161_o(control/rst_pipe1_y[6]_AND_161_o1:O)| NONE(*)(control/pipe1_6_LDC)  | 1     |
control/rst_pipe1_y[7]_AND_159_o(control/rst_pipe1_y[7]_AND_159_o1:O)| NONE(*)(control/pipe1_7_LDC)  | 1     |
control/rst_pipe1_y[5]_AND_163_o(control/rst_pipe1_y[5]_AND_163_o1:O)| NONE(*)(control/pipe1_5_LDC)  | 1     |
control/rst_pipe1_y[8]_AND_157_o(control/rst_pipe1_y[8]_AND_157_o1:O)| NONE(*)(control/pipe1_8_LDC)  | 1     |
control/rst_gap1[2]_AND_129_o(control/rst_gap1[2]_AND_129_o1:O)      | NONE(*)(control/pipe1_22_LDC) | 1     |
control/rst_gap1[3]_AND_127_o(control/rst_gap1[3]_AND_127_o1:O)      | NONE(*)(control/pipe1_23_LDC) | 1     |
control/rst_gap1[1]_AND_131_o(control/rst_gap1[1]_AND_131_o1:O)      | NONE(*)(control/pipe1_21_LDC) | 1     |
control/rst_gap1[5]_AND_123_o(control/rst_gap1[5]_AND_123_o1:O)      | NONE(*)(control/pipe1_25_LDC) | 1     |
control/rst_gap1[6]_AND_121_o(control/rst_gap1[6]_AND_121_o1:O)      | NONE(*)(control/pipe1_26_LDC) | 1     |
control/rst_gap1[4]_AND_125_o(control/rst_gap1[4]_AND_125_o1:O)      | NONE(*)(control/pipe1_24_LDC) | 1     |
control/rst_pipe2_y[0]_AND_229_o(control/rst_pipe2_y[0]_AND_229_o1:O)| NONE(*)(control/pipe2_0_LDC)  | 1     |
control/rst_pipe2_y[1]_AND_227_o(control/rst_pipe2_y[1]_AND_227_o1:O)| NONE(*)(control/pipe2_1_LDC)  | 1     |
control/rst_pipe2_y[2]_AND_225_o(control/rst_pipe2_y[2]_AND_225_o1:O)| NONE(*)(control/pipe2_2_LDC)  | 1     |
control/rst_pipe2_y[4]_AND_221_o(control/rst_pipe2_y[4]_AND_221_o1:O)| NONE(*)(control/pipe2_4_LDC)  | 1     |
control/rst_pipe2_y[5]_AND_219_o(control/rst_pipe2_y[5]_AND_219_o1:O)| NONE(*)(control/pipe2_5_LDC)  | 1     |
control/rst_pipe2_y[3]_AND_223_o(control/rst_pipe2_y[3]_AND_223_o1:O)| NONE(*)(control/pipe2_3_LDC)  | 1     |
control/rst_pipe2_y[7]_AND_215_o(control/rst_pipe2_y[7]_AND_215_o1:O)| NONE(*)(control/pipe2_7_LDC)  | 1     |
control/rst_pipe2_y[8]_AND_213_o(control/rst_pipe2_y[8]_AND_213_o1:O)| NONE(*)(control/pipe2_8_LDC)  | 1     |
control/rst_pipe2_y[6]_AND_217_o(control/rst_pipe2_y[6]_AND_217_o1:O)| NONE(*)(control/pipe2_6_LDC)  | 1     |
control/rst_gap2[1]_AND_187_o(control/rst_gap2[1]_AND_187_o1:O)      | NONE(*)(control/pipe2_21_LDC) | 1     |
control/rst_gap2[3]_AND_183_o(control/rst_gap2[3]_AND_183_o1:O)      | NONE(*)(control/pipe2_23_LDC) | 1     |
control/rst_gap2[4]_AND_181_o(control/rst_gap2[4]_AND_181_o1:O)      | NONE(*)(control/pipe2_24_LDC) | 1     |
control/rst_gap2[2]_AND_185_o(control/rst_gap2[2]_AND_185_o1:O)      | NONE(*)(control/pipe2_22_LDC) | 1     |
control/rst_gap2[5]_AND_179_o(control/rst_gap2[5]_AND_179_o1:O)      | NONE(*)(control/pipe2_25_LDC) | 1     |
control/rst_gap2[6]_AND_177_o(control/rst_gap2[6]_AND_177_o1:O)      | NONE(*)(control/pipe2_26_LDC) | 1     |
control/rst_PWR_2_o_AND_113_o(control/rst_PWR_2_o_AND_113_o1:O)      | NONE(*)(control/gap3_2_LDC)   | 1     |
control/rst_PWR_2_o_AND_111_o(control/rst_PWR_2_o_AND_111_o1:O)      | NONE(*)(control/gap3_3_LDC)   | 1     |
control/rst_PWR_2_o_AND_115_o(control/rst_PWR_2_o_AND_115_o1:O)      | NONE(*)(control/gap3_1_LDC)   | 1     |
control/rst_PWR_2_o_AND_107_o(control/rst_PWR_2_o_AND_107_o1:O)      | NONE(*)(control/gap3_5_LDC)   | 1     |
control/rst_BUS_0010_AND_104_o(control/rst_BUS_0010_AND_104_o1:O)    | NONE(*)(control/gap3_6_LDC)   | 1     |
control/rst_PWR_2_o_AND_109_o(control/rst_PWR_2_o_AND_109_o1:O)      | NONE(*)(control/gap3_4_LDC)   | 1     |
control/rst_PWR_2_o_AND_99_o(control/rst_PWR_2_o_AND_99_o1:O)        | NONE(*)(control/gap2_1_LDC)   | 1     |
control/rst_PWR_2_o_AND_97_o(control/rst_PWR_2_o_AND_97_o1:O)        | NONE(*)(control/gap2_2_LDC)   | 1     |
control/rst_PWR_2_o_AND_95_o(control/rst_PWR_2_o_AND_95_o1:O)        | NONE(*)(control/gap2_3_LDC)   | 1     |
control/rst_PWR_2_o_AND_93_o(control/rst_PWR_2_o_AND_93_o1:O)        | NONE(*)(control/gap2_4_LDC)   | 1     |
control/rst_PWR_2_o_AND_91_o(control/rst_PWR_2_o_AND_91_o1:O)        | NONE(*)(control/gap2_5_LDC)   | 1     |
control/rst_BUS_0008_AND_88_o(control/rst_BUS_0008_AND_88_o1:O)      | NONE(*)(control/gap2_6_LDC)   | 1     |
control/rst_PWR_2_o_AND_81_o(control/rst_PWR_2_o_AND_81_o1:O)        | NONE(*)(control/gap1_2_LDC)   | 1     |
control/rst_PWR_2_o_AND_79_o(control/rst_PWR_2_o_AND_79_o1:O)        | NONE(*)(control/gap1_3_LDC)   | 1     |
control/rst_PWR_2_o_AND_83_o(control/rst_PWR_2_o_AND_83_o1:O)        | NONE(*)(control/gap1_1_LDC)   | 1     |
control/rst_PWR_2_o_AND_75_o(control/rst_PWR_2_o_AND_75_o1:O)        | NONE(*)(control/gap1_5_LDC)   | 1     |
control/rst_BUS_0006_AND_72_o(control/rst_BUS_0006_AND_72_o1:O)      | NONE(*)(control/gap1_6_LDC)   | 1     |
control/rst_PWR_2_o_AND_77_o(control/rst_PWR_2_o_AND_77_o1:O)        | NONE(*)(control/gap1_4_LDC)   | 1     |
control/rst_GND_2_o_AND_29_o(control/rst_GND_2_o_AND_29_o1:O)        | NONE(*)(control/pipe3_y_0_LDC)| 1     |
control/rst_GND_2_o_AND_67_o(control/rst_GND_2_o_AND_67_o1:O)        | NONE(*)(control/pipe3_y_1_LDC)| 1     |
control/rst_GND_2_o_AND_65_o(control/rst_GND_2_o_AND_65_o1:O)        | NONE(*)(control/pipe3_y_2_LDC)| 1     |
control/rst_GND_2_o_AND_61_o(control/rst_GND_2_o_AND_61_o1:O)        | NONE(*)(control/pipe3_y_4_LDC)| 1     |
control/rst_GND_2_o_AND_59_o(control/rst_GND_2_o_AND_59_o1:O)        | NONE(*)(control/pipe3_y_5_LDC)| 1     |
control/rst_GND_2_o_AND_63_o(control/rst_GND_2_o_AND_63_o1:O)        | NONE(*)(control/pipe3_y_3_LDC)| 1     |
control/rst_GND_2_o_AND_55_o(control/rst_GND_2_o_AND_55_o1:O)        | NONE(*)(control/pipe3_y_7_LDC)| 1     |
control/rst_GND_2_o_AND_53_o(control/rst_GND_2_o_AND_53_o1:O)        | NONE(*)(control/pipe3_y_8_LDC)| 1     |
control/rst_GND_2_o_AND_57_o(control/rst_GND_2_o_AND_57_o1:O)        | NONE(*)(control/pipe3_y_6_LDC)| 1     |
control/rst_GND_2_o_AND_47_o(control/rst_GND_2_o_AND_47_o1:O)        | NONE(*)(control/pipe2_y_1_LDC)| 1     |
control/rst_GND_2_o_AND_45_o(control/rst_GND_2_o_AND_45_o1:O)        | NONE(*)(control/pipe2_y_2_LDC)| 1     |
control/rst_GND_2_o_AND_43_o(control/rst_GND_2_o_AND_43_o1:O)        | NONE(*)(control/pipe2_y_3_LDC)| 1     |
control/rst_GND_2_o_AND_41_o(control/rst_GND_2_o_AND_41_o1:O)        | NONE(*)(control/pipe2_y_4_LDC)| 1     |
control/rst_GND_2_o_AND_39_o(control/rst_GND_2_o_AND_39_o1:O)        | NONE(*)(control/pipe2_y_5_LDC)| 1     |
control/rst_GND_2_o_AND_35_o(control/rst_GND_2_o_AND_35_o1:O)        | NONE(*)(control/pipe2_y_7_LDC)| 1     |
control/rst_GND_2_o_AND_33_o(control/rst_GND_2_o_AND_33_o1:O)        | NONE(*)(control/pipe2_y_8_LDC)| 1     |
control/rst_GND_2_o_AND_37_o(control/rst_GND_2_o_AND_37_o1:O)        | NONE(*)(control/pipe2_y_6_LDC)| 1     |
control/rst_GND_2_o_AND_27_o(control/rst_GND_2_o_AND_27_o1:O)        | NONE(*)(control/pipe1_y_1_LDC)| 1     |
control/rst_GND_2_o_AND_23_o(control/rst_GND_2_o_AND_23_o1:O)        | NONE(*)(control/pipe1_y_3_LDC)| 1     |
control/rst_GND_2_o_AND_21_o(control/rst_GND_2_o_AND_21_o1:O)        | NONE(*)(control/pipe1_y_4_LDC)| 1     |
control/rst_GND_2_o_AND_25_o(control/rst_GND_2_o_AND_25_o1:O)        | NONE(*)(control/pipe1_y_2_LDC)| 1     |
control/rst_GND_2_o_AND_19_o(control/rst_GND_2_o_AND_19_o1:O)        | NONE(*)(control/pipe1_y_5_LDC)| 1     |
control/rst_GND_2_o_AND_17_o(control/rst_GND_2_o_AND_17_o1:O)        | NONE(*)(control/pipe1_y_6_LDC)| 1     |
control/rst_GND_2_o_AND_15_o(control/rst_GND_2_o_AND_15_o1:O)        | NONE(*)(control/pipe1_y_7_LDC)| 1     |
control/rst_GND_2_o_AND_13_o(control/rst_GND_2_o_AND_13_o1:O)        | NONE(*)(control/pipe1_y_8_LDC)| 1     |
---------------------------------------------------------------------+-------------------------------+-------+
(*) These 127 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 20.377ns (Maximum Frequency: 49.076MHz)
   Minimum input arrival time before clock: 1.736ns
   Maximum output required time after clock: 3.741ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.499ns (frequency: 400.160MHz)
  Total number of paths / destination ports: 1744 / 98
-------------------------------------------------------------------------
Delay:               2.499ns (Levels of Logic = 7)
  Source:            control/m2/cnt_7 (FF)
  Destination:       control/m2/cnt_22 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: control/m2/cnt_7 to control/m2/cnt_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.739  control/m2/cnt_7 (control/m2/cnt_7)
     LUT5:I0->O            1   0.053   0.000  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_lut<0> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<0> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<1> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<2> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<3> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<4> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<4>)
     MUXCY:CI->O          24   0.204   0.545  control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<5> (control/m2/Mcompar_cnt[31]_GND_5_o_LessThan_2_o_cy<5>)
     FDR:R                     0.325          control/m2/cnt_0
    ----------------------------------------
    Total                      2.499ns (1.215ns logic, 1.284ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control/m2/clk_100ms'
  Clock period: 6.267ns (frequency: 159.566MHz)
  Total number of paths / destination ports: 66568 / 529
-------------------------------------------------------------------------
Delay:               6.267ns (Levels of Logic = 17)
  Source:            control/pipe2_y_0_P_0 (FF)
  Destination:       control/score_15 (FF)
  Source Clock:      control/m2/clk_100ms rising
  Destination Clock: control/m2/clk_100ms rising

  Data Path: control/pipe2_y_0_P_0 to control/score_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.282   0.499  control/pipe2_y_0_P_0 (control/pipe2_y_0_P_0)
     LUT3:I1->O            5   0.053   0.426  control/pipe2_y_01 (control/pipe2_y_0)
     MUXCY:DI->O           1   0.278   0.000  control/Madd_n0711[10:0]_cy<0> (control/Madd_n0711[10:0]_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  control/Madd_n0711[10:0]_cy<1> (control/Madd_n0711[10:0]_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  control/Madd_n0711[10:0]_cy<2> (control/Madd_n0711[10:0]_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  control/Madd_n0711[10:0]_cy<3> (control/Madd_n0711[10:0]_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  control/Madd_n0711[10:0]_cy<4> (control/Madd_n0711[10:0]_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  control/Madd_n0711[10:0]_cy<5> (control/Madd_n0711[10:0]_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  control/Madd_n0711[10:0]_cy<6> (control/Madd_n0711[10:0]_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  control/Madd_n0711[10:0]_cy<7> (control/Madd_n0711[10:0]_cy<7>)
     XORCY:CI->O           2   0.320   0.641  control/Madd_n0711[10:0]_xor<8> (control/n0711[10:0]<8>)
     LUT4:I0->O            1   0.053   0.000  control/Mcompar_GND_2_o_bird_y[15]_LessThan_83_o_lut<4> (control/Mcompar_GND_2_o_bird_y[15]_LessThan_83_o_lut<4>)
     MUXCY:S->O            1   0.291   0.000  control/Mcompar_GND_2_o_bird_y[15]_LessThan_83_o_cy<4> (control/Mcompar_GND_2_o_bird_y[15]_LessThan_83_o_cy<4>)
     MUXCY:CI->O           1   0.178   0.413  control/Mcompar_GND_2_o_bird_y[15]_LessThan_83_o_cy<5> (control/Mcompar_GND_2_o_bird_y[15]_LessThan_83_o_cy<5>)
     LUT3:I2->O            1   0.053   0.635  control/Mcompar_GND_2_o_bird_y[15]_LessThan_83_o_cy<6> (control/GND_2_o_bird_y[15]_LessThan_83_o)
     LUT6:I2->O            1   0.053   0.413  control/bird_y[15]_bird_y[15]_OR_16_o9 (control/bird_y[15]_bird_y[15]_OR_16_o9)
     LUT6:I5->O            8   0.053   0.771  control/bird_y[15]_bird_y[15]_OR_16_o14 (control/bird_y[15]_bird_y[15]_OR_16_o)
     LUT5:I0->O           16   0.053   0.497  control/_n0768_inv1 (control/_n0768_inv)
     FDCE:CE                   0.200          control/score_0
    ----------------------------------------
    Total                      6.267ns (1.972ns logic, 4.295ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control/m0/clk_div_17'
  Clock period: 2.141ns (frequency: 467.071MHz)
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Delay:               2.141ns (Levels of Logic = 2)
  Source:            control/m1/pbshift_3 (FF)
  Destination:       control/m1/pbreg (FF)
  Source Clock:      control/m0/clk_div_17 rising
  Destination Clock: control/m0/clk_div_17 rising

  Data Path: control/m1/pbshift_3 to control/m1/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.616  control/m1/pbshift_3 (control/m1/pbshift_3)
     LUT3:I0->O            1   0.053   0.413  control/m1/pbshift[6]_GND_4_o_equal_2_o<6>_SW0 (N50)
     LUT6:I5->O            1   0.053   0.399  control/m1/pbshift[6]_GND_4_o_equal_2_o<6> (control/m1/pbshift[6]_GND_4_o_equal_2_o)
     FDR:R                     0.325          control/m1/pbreg
    ----------------------------------------
    Total                      2.141ns (0.713ns logic, 1.428ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'display/d_1/clkdiv_1'
  Clock period: 20.377ns (frequency: 49.076MHz)
  Total number of paths / destination ports: 8169189599301 / 118
-------------------------------------------------------------------------
Delay:               20.377ns (Levels of Logic = 37)
  Source:            display/vga_sync/row_addr_2 (FF)
  Destination:       display/vga_sync/b_0 (FF)
  Source Clock:      display/d_1/clkdiv_1 rising
  Destination Clock: display/d_1/clkdiv_1 rising

  Data Path: display/vga_sync/row_addr_2 to display/vga_sync/b_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              22   0.282   0.549  display/vga_sync/row_addr_2 (display/vga_sync/row_addr_2)
     LUT2:I1->O            1   0.053   0.000  display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_lut<4> (display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_lut<4>)
     MUXCY:S->O            1   0.291   0.000  display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<4> (display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<5> (display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<6> (display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<7> (display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<8> (display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<9> (display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<10> (display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_cy<10>)
     XORCY:CI->O           1   0.320   0.413  display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd1_xor<11> (display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd_121)
     LUT4:I3->O            1   0.053   0.000  display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd2_lut<12> (display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd2_lut<12>)
     MUXCY:S->O            1   0.291   0.000  display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd2_cy<12> (display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd2_cy<12>)
     XORCY:CI->O          19   0.320   0.604  display/Mmult_y[9]_PWR_13_o_MuLt_1_OUT_Madd2_xor<13> (display/y[9]_PWR_13_o_MuLt_1_OUT<13>)
     LUT2:I0->O            4   0.053   0.433  display/y[9]_PWR_13_o_div_2/Madd_a[15]_GND_17_o_add_25_OUT_cy<11>11_SW0 (N158)
     LUT6:I5->O           19   0.053   0.532  display/y[9]_PWR_13_o_div_2/Madd_a[15]_GND_17_o_add_25_OUT_cy<11>11 (display/y[9]_PWR_13_o_div_2/Madd_a[15]_GND_17_o_add_25_OUT_cy<11>)
     LUT6:I5->O            1   0.053   0.485  display/y[9]_PWR_13_o_div_2/o<3>11_SW3 (N205)
     LUT5:I3->O            7   0.053   0.765  display/y[9]_PWR_13_o_div_2/Mmux_n0829161 (display/y[9]_PWR_13_o_div_2/Madd_a[15]_GND_17_o_add_29_OUT[15:0]_lut<9>)
     LUT6:I1->O            2   0.053   0.419  display/y[9]_PWR_13_o_div_2/o<2>11 (display/y[9]_PWR_13_o_div_2_OUT<2>)
     LUT6:I5->O            1   0.053   0.602  display/y[9]_PWR_13_o_div_2/o<0>143 (display/y[9]_PWR_13_o_div_2/o<0>14)
     LUT6:I3->O            1   0.053   0.399  display/y[9]_PWR_13_o_div_2/o<0>16 (display/y[9]_PWR_13_o_div_2_OUT<0>)
     DSP48E1:B0->P5      901   3.098   1.012  display/Maddsub_n0178 (display/n0097<5>)
     begin scope: 'display/d_2:a<5>'
     LUT6:I0->O            3   0.053   0.649  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int3231 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int323)
     LUT5:I1->O            1   0.053   0.739  SF10731 (SF1073)
     LUT6:I0->O            1   0.053   0.635  SF107712 (SF107712)
     LUT6:I2->O            1   0.053   0.413  SF107714 (SF107714)
     LUT6:I5->O            3   0.053   0.753  SF107715 (SF1077)
     LUT6:I0->O            2   0.053   0.641  SF107843 (SF107843)
     LUT5:I1->O            4   0.053   0.759  SF107847 (SF1078)
     LUT6:I0->O            1   0.053   0.413  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int335110266_SW0 (N811)
     LUT6:I5->O            1   0.053   0.602  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int335110266 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int335110265)
     LUT3:I0->O            1   0.053   0.485  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int335110267_SW0 (N395)
     LUT6:I4->O            2   0.053   0.419  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int335110267 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int335110266)
     LUT5:I4->O            1   0.053   0.635  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int335110268_SW0 (N825)
     LUT6:I2->O            2   0.053   0.419  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int335110268 (spo<8>)
     end scope: 'display/d_2:spo<8>'
     LUT4:I3->O            1   0.053   0.000  display/ispipe_ishead_AND_1839_o5_SW5_F (N315)
     MUXF7:I0->O           1   0.214   0.413  display/ispipe_ishead_AND_1839_o5_SW5 (N221)
     LUT6:I5->O            1   0.053   0.000  display/Mmux_rgb_temp222 (display/rgb_temp<8>)
     FDR:D                     0.011          display/vga_sync/b_0
    ----------------------------------------
    Total                     20.377ns (6.189ns logic, 14.188ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/m2/clk_100ms'
  Total number of paths / destination ports: 324 / 324
-------------------------------------------------------------------------
Offset:              1.736ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_7_P_7 (FF)
  Destination Clock: control/m2/clk_100ms rising

  Data Path: clr to control/gap3_7_P_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            4   0.053   0.419  control/rst_BUS_0010_AND_103_o1 (control/rst_BUS_0010_AND_103_o)
     FDP:PRE                   0.325          control/gap3_7_P_7
    ----------------------------------------
    Total                      1.736ns (0.378ns logic, 1.358ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/m0/clk_div_17'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.670ns (Levels of Logic = 3)
  Source:            up (PAD)
  Destination:       control/m1/pbreg (FF)
  Destination Clock: control/m0/clk_div_17 rising

  Data Path: up to control/m1/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.427  up_IBUF (up_IBUF)
     LUT3:I2->O            1   0.053   0.413  control/m1/pbshift[6]_GND_4_o_equal_2_o<6>_SW0 (N50)
     LUT6:I5->O            1   0.053   0.399  control/m1/pbshift[6]_GND_4_o_equal_2_o<6> (control/m1/pbshift[6]_GND_4_o_equal_2_o)
     FDR:R                     0.325          control/m1/pbreg
    ----------------------------------------
    Total                      1.670ns (0.431ns logic, 1.239ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[9]_AND_267_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_9_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[9]_AND_267_o falling

  Data Path: clr to control/pipe3_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[9]_AND_268_o1 (control/rst_pipe3_y[9]_AND_268_o)
     LDC:CLR                   0.325          control/pipe3_9_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[7]_AND_231_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_27_LDC (LATCH)
  Destination Clock: control/rst_gap3[7]_AND_231_o falling

  Data Path: clr to control/pipe3_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[7]_AND_232_o1 (control/rst_gap3[7]_AND_232_o)
     LDC:CLR                   0.325          control/pipe3_27_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[9]_AND_155_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_9_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[9]_AND_155_o falling

  Data Path: clr to control/pipe1_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[9]_AND_156_o1 (control/rst_pipe1_y[9]_AND_156_o)
     LDC:CLR                   0.325          control/pipe1_9_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[7]_AND_119_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_27_LDC (LATCH)
  Destination Clock: control/rst_gap1[7]_AND_119_o falling

  Data Path: clr to control/pipe1_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[7]_AND_120_o1 (control/rst_gap1[7]_AND_120_o)
     LDC:CLR                   0.325          control/pipe1_27_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[9]_AND_211_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_9_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[9]_AND_211_o falling

  Data Path: clr to control/pipe2_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[9]_AND_212_o1 (control/rst_pipe2_y[9]_AND_212_o)
     LDC:CLR                   0.325          control/pipe2_9_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[7]_AND_175_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_27_LDC (LATCH)
  Destination Clock: control/rst_gap2[7]_AND_175_o falling

  Data Path: clr to control/pipe2_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[7]_AND_176_o1 (control/rst_gap2[7]_AND_176_o)
     LDC:CLR                   0.325          control/pipe2_27_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0010_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_7_LDC (LATCH)
  Destination Clock: control/rst_BUS_0010_AND_103_o falling

  Data Path: clr to control/gap3_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT6:I1->O            4   0.053   0.419  control/rst_BUS_0010_AND_104_o1 (control/rst_BUS_0010_AND_104_o)
     LDC:CLR                   0.325          control/gap3_7_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0008_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_7_LDC (LATCH)
  Destination Clock: control/rst_BUS_0008_AND_87_o falling

  Data Path: clr to control/gap2_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT6:I1->O            4   0.053   0.419  control/rst_BUS_0008_AND_88_o1 (control/rst_BUS_0008_AND_88_o)
     LDC:CLR                   0.325          control/gap2_7_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0006_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.482ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_7_LDC (LATCH)
  Destination Clock: control/rst_BUS_0006_AND_71_o falling

  Data Path: clr to control/gap1_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            4   0.053   0.419  control/rst_BUS_0006_AND_72_o1 (control/rst_BUS_0006_AND_72_o)
     LDC:CLR                   0.325          control/gap1_7_LDC
    ----------------------------------------
    Total                      1.482ns (0.378ns logic, 1.104ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_51_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_9_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_51_o falling

  Data Path: clr to control/pipe3_y_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_52_o1 (control/rst_GND_2_o_AND_52_o)
     LDC:CLR                   0.325          control/pipe3_y_9_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_9_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_31_o falling

  Data Path: clr to control/pipe2_y_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_32_o1 (control/rst_GND_2_o_AND_32_o)
     LDC:CLR                   0.325          control/pipe2_y_9_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_9_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_11_o falling

  Data Path: clr to control/pipe1_y_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_12_o1 (control/rst_GND_2_o_AND_12_o)
     LDC:CLR                   0.325          control/pipe1_y_9_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[1]_AND_263_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_11_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[1]_AND_263_o falling

  Data Path: clr to control/pipe3_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[1]_AND_264_o1 (control/rst_pipe3_x[1]_AND_264_o)
     LDC:CLR                   0.325          control/pipe3_11_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[2]_AND_261_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_12_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[2]_AND_261_o falling

  Data Path: clr to control/pipe3_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[2]_AND_262_o1 (control/rst_pipe3_x[2]_AND_262_o)
     LDC:CLR                   0.325          control/pipe3_12_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[4]_AND_257_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_14_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[4]_AND_257_o falling

  Data Path: clr to control/pipe3_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[4]_AND_258_o1 (control/rst_pipe3_x[4]_AND_258_o)
     LDC:CLR                   0.325          control/pipe3_14_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[5]_AND_255_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_15_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[5]_AND_255_o falling

  Data Path: clr to control/pipe3_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[5]_AND_256_o1 (control/rst_pipe3_x[5]_AND_256_o)
     LDC:CLR                   0.325          control/pipe3_15_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[3]_AND_259_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_13_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[3]_AND_259_o falling

  Data Path: clr to control/pipe3_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[3]_AND_260_o1 (control/rst_pipe3_x[3]_AND_260_o)
     LDC:CLR                   0.325          control/pipe3_13_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[6]_AND_253_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_16_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[6]_AND_253_o falling

  Data Path: clr to control/pipe3_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[6]_AND_254_o1 (control/rst_pipe3_x[6]_AND_254_o)
     LDC:CLR                   0.325          control/pipe3_16_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[7]_AND_251_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_17_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[7]_AND_251_o falling

  Data Path: clr to control/pipe3_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[7]_AND_252_o1 (control/rst_pipe3_x[7]_AND_252_o)
     LDC:CLR                   0.325          control/pipe3_17_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[8]_AND_249_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_18_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[8]_AND_249_o falling

  Data Path: clr to control/pipe3_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[8]_AND_250_o1 (control/rst_pipe3_x[8]_AND_250_o)
     LDC:CLR                   0.325          control/pipe3_18_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_x[9]_AND_247_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_19_LDC (LATCH)
  Destination Clock: control/rst_pipe3_x[9]_AND_247_o falling

  Data Path: clr to control/pipe3_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_x[9]_AND_248_o1 (control/rst_pipe3_x[9]_AND_248_o)
     LDC:CLR                   0.325          control/pipe3_19_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[2]_AND_149_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_12_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[2]_AND_149_o falling

  Data Path: clr to control/pipe1_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[2]_AND_150_o1 (control/rst_pipe1_x[2]_AND_150_o)
     LDC:CLR                   0.325          control/pipe1_12_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[3]_AND_147_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_13_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[3]_AND_147_o falling

  Data Path: clr to control/pipe1_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[3]_AND_148_o1 (control/rst_pipe1_x[3]_AND_148_o)
     LDC:CLR                   0.325          control/pipe1_13_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[1]_AND_151_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_11_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[1]_AND_151_o falling

  Data Path: clr to control/pipe1_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[1]_AND_152_o1 (control/rst_pipe1_x[1]_AND_152_o)
     LDC:CLR                   0.325          control/pipe1_11_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[4]_AND_145_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_14_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[4]_AND_145_o falling

  Data Path: clr to control/pipe1_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[4]_AND_146_o1 (control/rst_pipe1_x[4]_AND_146_o)
     LDC:CLR                   0.325          control/pipe1_14_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[5]_AND_143_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_15_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[5]_AND_143_o falling

  Data Path: clr to control/pipe1_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[5]_AND_144_o1 (control/rst_pipe1_x[5]_AND_144_o)
     LDC:CLR                   0.325          control/pipe1_15_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[6]_AND_141_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_16_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[6]_AND_141_o falling

  Data Path: clr to control/pipe1_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[6]_AND_142_o1 (control/rst_pipe1_x[6]_AND_142_o)
     LDC:CLR                   0.325          control/pipe1_16_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[7]_AND_139_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_17_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[7]_AND_139_o falling

  Data Path: clr to control/pipe1_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[7]_AND_140_o1 (control/rst_pipe1_x[7]_AND_140_o)
     LDC:CLR                   0.325          control/pipe1_17_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[9]_AND_135_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_19_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[9]_AND_135_o falling

  Data Path: clr to control/pipe1_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[9]_AND_136_o1 (control/rst_pipe1_x[9]_AND_136_o)
     LDC:CLR                   0.325          control/pipe1_19_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_x[8]_AND_137_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_18_LDC (LATCH)
  Destination Clock: control/rst_pipe1_x[8]_AND_137_o falling

  Data Path: clr to control/pipe1_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_x[8]_AND_138_o1 (control/rst_pipe1_x[8]_AND_138_o)
     LDC:CLR                   0.325          control/pipe1_18_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[1]_AND_207_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_11_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[1]_AND_207_o falling

  Data Path: clr to control/pipe2_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[1]_AND_208_o1 (control/rst_pipe2_x[1]_AND_208_o)
     LDC:CLR                   0.325          control/pipe2_11_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[2]_AND_205_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_12_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[2]_AND_205_o falling

  Data Path: clr to control/pipe2_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[2]_AND_206_o1 (control/rst_pipe2_x[2]_AND_206_o)
     LDC:CLR                   0.325          control/pipe2_12_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[3]_AND_203_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_13_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[3]_AND_203_o falling

  Data Path: clr to control/pipe2_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[3]_AND_204_o1 (control/rst_pipe2_x[3]_AND_204_o)
     LDC:CLR                   0.325          control/pipe2_13_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[4]_AND_201_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_14_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[4]_AND_201_o falling

  Data Path: clr to control/pipe2_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[4]_AND_202_o1 (control/rst_pipe2_x[4]_AND_202_o)
     LDC:CLR                   0.325          control/pipe2_14_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[5]_AND_199_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_15_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[5]_AND_199_o falling

  Data Path: clr to control/pipe2_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[5]_AND_200_o1 (control/rst_pipe2_x[5]_AND_200_o)
     LDC:CLR                   0.325          control/pipe2_15_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[7]_AND_195_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_17_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[7]_AND_195_o falling

  Data Path: clr to control/pipe2_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[7]_AND_196_o1 (control/rst_pipe2_x[7]_AND_196_o)
     LDC:CLR                   0.325          control/pipe2_17_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[8]_AND_193_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_18_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[8]_AND_193_o falling

  Data Path: clr to control/pipe2_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[8]_AND_194_o1 (control/rst_pipe2_x[8]_AND_194_o)
     LDC:CLR                   0.325          control/pipe2_18_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[6]_AND_197_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_16_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[6]_AND_197_o falling

  Data Path: clr to control/pipe2_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[6]_AND_198_o1 (control/rst_pipe2_x[6]_AND_198_o)
     LDC:CLR                   0.325          control/pipe2_16_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_x[9]_AND_191_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_19_LDC (LATCH)
  Destination Clock: control/rst_pipe2_x[9]_AND_191_o falling

  Data Path: clr to control/pipe2_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_x[9]_AND_192_o1 (control/rst_pipe2_x[9]_AND_192_o)
     LDC:CLR                   0.325          control/pipe2_19_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[1]_AND_283_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_1_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[1]_AND_283_o falling

  Data Path: clr to control/pipe3_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[1]_AND_284_o1 (control/rst_pipe3_y[1]_AND_284_o)
     LDC:CLR                   0.325          control/pipe3_1_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[2]_AND_281_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_2_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[2]_AND_281_o falling

  Data Path: clr to control/pipe3_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[2]_AND_282_o1 (control/rst_pipe3_y[2]_AND_282_o)
     LDC:CLR                   0.325          control/pipe3_2_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[0]_AND_285_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_0_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[0]_AND_285_o falling

  Data Path: clr to control/pipe3_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[0]_AND_286_o1 (control/rst_pipe3_y[0]_AND_286_o)
     LDC:CLR                   0.325          control/pipe3_0_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[3]_AND_279_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_3_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[3]_AND_279_o falling

  Data Path: clr to control/pipe3_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[3]_AND_280_o1 (control/rst_pipe3_y[3]_AND_280_o)
     LDC:CLR                   0.325          control/pipe3_3_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[4]_AND_277_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_4_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[4]_AND_277_o falling

  Data Path: clr to control/pipe3_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[4]_AND_278_o1 (control/rst_pipe3_y[4]_AND_278_o)
     LDC:CLR                   0.325          control/pipe3_4_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[5]_AND_275_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_5_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[5]_AND_275_o falling

  Data Path: clr to control/pipe3_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[5]_AND_276_o1 (control/rst_pipe3_y[5]_AND_276_o)
     LDC:CLR                   0.325          control/pipe3_5_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[6]_AND_273_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_6_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[6]_AND_273_o falling

  Data Path: clr to control/pipe3_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[6]_AND_274_o1 (control/rst_pipe3_y[6]_AND_274_o)
     LDC:CLR                   0.325          control/pipe3_6_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[8]_AND_269_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_8_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[8]_AND_269_o falling

  Data Path: clr to control/pipe3_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[8]_AND_270_o1 (control/rst_pipe3_y[8]_AND_270_o)
     LDC:CLR                   0.325          control/pipe3_8_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe3_y[7]_AND_271_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_7_LDC (LATCH)
  Destination Clock: control/rst_pipe3_y[7]_AND_271_o falling

  Data Path: clr to control/pipe3_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe3_y[7]_AND_272_o1 (control/rst_pipe3_y[7]_AND_272_o)
     LDC:CLR                   0.325          control/pipe3_7_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[1]_AND_243_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_21_LDC (LATCH)
  Destination Clock: control/rst_gap3[1]_AND_243_o falling

  Data Path: clr to control/pipe3_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[1]_AND_244_o1 (control/rst_gap3[1]_AND_244_o)
     LDC:CLR                   0.325          control/pipe3_21_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[2]_AND_241_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_22_LDC (LATCH)
  Destination Clock: control/rst_gap3[2]_AND_241_o falling

  Data Path: clr to control/pipe3_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[2]_AND_242_o1 (control/rst_gap3[2]_AND_242_o)
     LDC:CLR                   0.325          control/pipe3_22_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[4]_AND_237_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_24_LDC (LATCH)
  Destination Clock: control/rst_gap3[4]_AND_237_o falling

  Data Path: clr to control/pipe3_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[4]_AND_238_o1 (control/rst_gap3[4]_AND_238_o)
     LDC:CLR                   0.325          control/pipe3_24_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[5]_AND_235_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_25_LDC (LATCH)
  Destination Clock: control/rst_gap3[5]_AND_235_o falling

  Data Path: clr to control/pipe3_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[5]_AND_236_o1 (control/rst_gap3[5]_AND_236_o)
     LDC:CLR                   0.325          control/pipe3_25_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[3]_AND_239_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_23_LDC (LATCH)
  Destination Clock: control/rst_gap3[3]_AND_239_o falling

  Data Path: clr to control/pipe3_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[3]_AND_240_o1 (control/rst_gap3[3]_AND_240_o)
     LDC:CLR                   0.325          control/pipe3_23_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[0]_AND_173_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_0_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[0]_AND_173_o falling

  Data Path: clr to control/pipe1_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[0]_AND_174_o1 (control/rst_pipe1_y[0]_AND_174_o)
     LDC:CLR                   0.325          control/pipe1_0_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap3[6]_AND_233_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_26_LDC (LATCH)
  Destination Clock: control/rst_gap3[6]_AND_233_o falling

  Data Path: clr to control/pipe3_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap3[6]_AND_234_o1 (control/rst_gap3[6]_AND_234_o)
     LDC:CLR                   0.325          control/pipe3_26_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[1]_AND_171_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_1_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[1]_AND_171_o falling

  Data Path: clr to control/pipe1_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[1]_AND_172_o1 (control/rst_pipe1_y[1]_AND_172_o)
     LDC:CLR                   0.325          control/pipe1_1_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[2]_AND_169_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_2_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[2]_AND_169_o falling

  Data Path: clr to control/pipe1_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[2]_AND_170_o1 (control/rst_pipe1_y[2]_AND_170_o)
     LDC:CLR                   0.325          control/pipe1_2_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[3]_AND_167_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_3_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[3]_AND_167_o falling

  Data Path: clr to control/pipe1_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[3]_AND_168_o1 (control/rst_pipe1_y[3]_AND_168_o)
     LDC:CLR                   0.325          control/pipe1_3_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[4]_AND_165_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_4_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[4]_AND_165_o falling

  Data Path: clr to control/pipe1_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[4]_AND_166_o1 (control/rst_pipe1_y[4]_AND_166_o)
     LDC:CLR                   0.325          control/pipe1_4_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[6]_AND_161_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_6_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[6]_AND_161_o falling

  Data Path: clr to control/pipe1_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[6]_AND_162_o1 (control/rst_pipe1_y[6]_AND_162_o)
     LDC:CLR                   0.325          control/pipe1_6_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[7]_AND_159_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_7_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[7]_AND_159_o falling

  Data Path: clr to control/pipe1_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[7]_AND_160_o1 (control/rst_pipe1_y[7]_AND_160_o)
     LDC:CLR                   0.325          control/pipe1_7_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[5]_AND_163_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_5_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[5]_AND_163_o falling

  Data Path: clr to control/pipe1_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[5]_AND_164_o1 (control/rst_pipe1_y[5]_AND_164_o)
     LDC:CLR                   0.325          control/pipe1_5_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe1_y[8]_AND_157_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_8_LDC (LATCH)
  Destination Clock: control/rst_pipe1_y[8]_AND_157_o falling

  Data Path: clr to control/pipe1_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe1_y[8]_AND_158_o1 (control/rst_pipe1_y[8]_AND_158_o)
     LDC:CLR                   0.325          control/pipe1_8_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[2]_AND_129_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_22_LDC (LATCH)
  Destination Clock: control/rst_gap1[2]_AND_129_o falling

  Data Path: clr to control/pipe1_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[2]_AND_130_o1 (control/rst_gap1[2]_AND_130_o)
     LDC:CLR                   0.325          control/pipe1_22_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[3]_AND_127_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_23_LDC (LATCH)
  Destination Clock: control/rst_gap1[3]_AND_127_o falling

  Data Path: clr to control/pipe1_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[3]_AND_128_o1 (control/rst_gap1[3]_AND_128_o)
     LDC:CLR                   0.325          control/pipe1_23_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[1]_AND_131_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_21_LDC (LATCH)
  Destination Clock: control/rst_gap1[1]_AND_131_o falling

  Data Path: clr to control/pipe1_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[1]_AND_132_o1 (control/rst_gap1[1]_AND_132_o)
     LDC:CLR                   0.325          control/pipe1_21_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[5]_AND_123_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_25_LDC (LATCH)
  Destination Clock: control/rst_gap1[5]_AND_123_o falling

  Data Path: clr to control/pipe1_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[5]_AND_124_o1 (control/rst_gap1[5]_AND_124_o)
     LDC:CLR                   0.325          control/pipe1_25_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[6]_AND_121_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_26_LDC (LATCH)
  Destination Clock: control/rst_gap1[6]_AND_121_o falling

  Data Path: clr to control/pipe1_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[6]_AND_122_o1 (control/rst_gap1[6]_AND_122_o)
     LDC:CLR                   0.325          control/pipe1_26_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap1[4]_AND_125_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_24_LDC (LATCH)
  Destination Clock: control/rst_gap1[4]_AND_125_o falling

  Data Path: clr to control/pipe1_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap1[4]_AND_126_o1 (control/rst_gap1[4]_AND_126_o)
     LDC:CLR                   0.325          control/pipe1_24_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[0]_AND_229_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_0_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[0]_AND_229_o falling

  Data Path: clr to control/pipe2_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[0]_AND_230_o1 (control/rst_pipe2_y[0]_AND_230_o)
     LDC:CLR                   0.325          control/pipe2_0_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[1]_AND_227_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_1_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[1]_AND_227_o falling

  Data Path: clr to control/pipe2_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[1]_AND_228_o1 (control/rst_pipe2_y[1]_AND_228_o)
     LDC:CLR                   0.325          control/pipe2_1_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[2]_AND_225_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_2_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[2]_AND_225_o falling

  Data Path: clr to control/pipe2_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[2]_AND_226_o1 (control/rst_pipe2_y[2]_AND_226_o)
     LDC:CLR                   0.325          control/pipe2_2_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[4]_AND_221_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_4_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[4]_AND_221_o falling

  Data Path: clr to control/pipe2_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[4]_AND_222_o1 (control/rst_pipe2_y[4]_AND_222_o)
     LDC:CLR                   0.325          control/pipe2_4_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[5]_AND_219_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_5_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[5]_AND_219_o falling

  Data Path: clr to control/pipe2_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[5]_AND_220_o1 (control/rst_pipe2_y[5]_AND_220_o)
     LDC:CLR                   0.325          control/pipe2_5_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[3]_AND_223_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_3_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[3]_AND_223_o falling

  Data Path: clr to control/pipe2_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[3]_AND_224_o1 (control/rst_pipe2_y[3]_AND_224_o)
     LDC:CLR                   0.325          control/pipe2_3_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[7]_AND_215_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_7_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[7]_AND_215_o falling

  Data Path: clr to control/pipe2_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[7]_AND_216_o1 (control/rst_pipe2_y[7]_AND_216_o)
     LDC:CLR                   0.325          control/pipe2_7_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[8]_AND_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_8_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[8]_AND_213_o falling

  Data Path: clr to control/pipe2_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[8]_AND_214_o1 (control/rst_pipe2_y[8]_AND_214_o)
     LDC:CLR                   0.325          control/pipe2_8_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_pipe2_y[6]_AND_217_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_6_LDC (LATCH)
  Destination Clock: control/rst_pipe2_y[6]_AND_217_o falling

  Data Path: clr to control/pipe2_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_pipe2_y[6]_AND_218_o1 (control/rst_pipe2_y[6]_AND_218_o)
     LDC:CLR                   0.325          control/pipe2_6_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[1]_AND_187_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_21_LDC (LATCH)
  Destination Clock: control/rst_gap2[1]_AND_187_o falling

  Data Path: clr to control/pipe2_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[1]_AND_188_o1 (control/rst_gap2[1]_AND_188_o)
     LDC:CLR                   0.325          control/pipe2_21_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[3]_AND_183_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_23_LDC (LATCH)
  Destination Clock: control/rst_gap2[3]_AND_183_o falling

  Data Path: clr to control/pipe2_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[3]_AND_184_o1 (control/rst_gap2[3]_AND_184_o)
     LDC:CLR                   0.325          control/pipe2_23_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[4]_AND_181_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_24_LDC (LATCH)
  Destination Clock: control/rst_gap2[4]_AND_181_o falling

  Data Path: clr to control/pipe2_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[4]_AND_182_o1 (control/rst_gap2[4]_AND_182_o)
     LDC:CLR                   0.325          control/pipe2_24_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[2]_AND_185_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_22_LDC (LATCH)
  Destination Clock: control/rst_gap2[2]_AND_185_o falling

  Data Path: clr to control/pipe2_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[2]_AND_186_o1 (control/rst_gap2[2]_AND_186_o)
     LDC:CLR                   0.325          control/pipe2_22_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[5]_AND_179_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_25_LDC (LATCH)
  Destination Clock: control/rst_gap2[5]_AND_179_o falling

  Data Path: clr to control/pipe2_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[5]_AND_180_o1 (control/rst_gap2[5]_AND_180_o)
     LDC:CLR                   0.325          control/pipe2_25_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_gap2[6]_AND_177_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_26_LDC (LATCH)
  Destination Clock: control/rst_gap2[6]_AND_177_o falling

  Data Path: clr to control/pipe2_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_gap2[6]_AND_178_o1 (control/rst_gap2[6]_AND_178_o)
     LDC:CLR                   0.325          control/pipe2_26_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_2_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_113_o falling

  Data Path: clr to control/gap3_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_114_o1 (control/rst_PWR_2_o_AND_114_o)
     LDC:CLR                   0.325          control/gap3_2_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_3_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_111_o falling

  Data Path: clr to control/gap3_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_112_o1 (control/rst_PWR_2_o_AND_112_o)
     LDC:CLR                   0.325          control/gap3_3_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_115_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_1_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_115_o falling

  Data Path: clr to control/gap3_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_116_o1 (control/rst_PWR_2_o_AND_116_o)
     LDC:CLR                   0.325          control/gap3_1_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_5_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_107_o falling

  Data Path: clr to control/gap3_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_108_o1 (control/rst_PWR_2_o_AND_108_o)
     LDC:CLR                   0.325          control/gap3_5_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0010_AND_104_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.736ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_6_LDC (LATCH)
  Destination Clock: control/rst_BUS_0010_AND_104_o falling

  Data Path: clr to control/gap3_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            4   0.053   0.419  control/rst_BUS_0010_AND_103_o1 (control/rst_BUS_0010_AND_103_o)
     LDC:CLR                   0.325          control/gap3_6_LDC
    ----------------------------------------
    Total                      1.736ns (0.378ns logic, 1.358ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap3_4_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_109_o falling

  Data Path: clr to control/gap3_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_110_o1 (control/rst_PWR_2_o_AND_110_o)
     LDC:CLR                   0.325          control/gap3_4_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.585ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_1_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_99_o falling

  Data Path: clr to control/gap2_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.802  clr_IBUF (clr_IBUF)
     LUT3:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_100_o1 (control/rst_PWR_2_o_AND_100_o)
     LDC:CLR                   0.325          control/gap2_1_LDC
    ----------------------------------------
    Total                      1.585ns (0.378ns logic, 1.207ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_2_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_97_o falling

  Data Path: clr to control/gap2_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_98_o1 (control/rst_PWR_2_o_AND_98_o)
     LDC:CLR                   0.325          control/gap2_2_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_3_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_95_o falling

  Data Path: clr to control/gap2_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_96_o1 (control/rst_PWR_2_o_AND_96_o)
     LDC:CLR                   0.325          control/gap2_3_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_4_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_93_o falling

  Data Path: clr to control/gap2_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_94_o1 (control/rst_PWR_2_o_AND_94_o)
     LDC:CLR                   0.325          control/gap2_4_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_5_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_91_o falling

  Data Path: clr to control/gap2_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_92_o1 (control/rst_PWR_2_o_AND_92_o)
     LDC:CLR                   0.325          control/gap2_5_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0008_AND_88_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.736ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap2_6_LDC (LATCH)
  Destination Clock: control/rst_BUS_0008_AND_88_o falling

  Data Path: clr to control/gap2_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            4   0.053   0.419  control/rst_BUS_0008_AND_87_o1 (control/rst_BUS_0008_AND_87_o)
     LDC:CLR                   0.325          control/gap2_6_LDC
    ----------------------------------------
    Total                      1.736ns (0.378ns logic, 1.358ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_2_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_81_o falling

  Data Path: clr to control/gap1_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_82_o1 (control/rst_PWR_2_o_AND_82_o)
     LDC:CLR                   0.325          control/gap1_2_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_3_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_79_o falling

  Data Path: clr to control/gap1_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_80_o1 (control/rst_PWR_2_o_AND_80_o)
     LDC:CLR                   0.325          control/gap1_3_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_1_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_83_o falling

  Data Path: clr to control/gap1_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_84_o1 (control/rst_PWR_2_o_AND_84_o)
     LDC:CLR                   0.325          control/gap1_1_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_5_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_75_o falling

  Data Path: clr to control/gap1_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_76_o1 (control/rst_PWR_2_o_AND_76_o)
     LDC:CLR                   0.325          control/gap1_5_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_BUS_0006_AND_72_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.410ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_6_LDC (LATCH)
  Destination Clock: control/rst_BUS_0006_AND_72_o falling

  Data Path: clr to control/gap1_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.613  clr_IBUF (clr_IBUF)
     LUT2:I1->O            4   0.053   0.419  control/rst_BUS_0006_AND_71_o1 (control/rst_BUS_0006_AND_71_o)
     LDC:CLR                   0.325          control/gap1_6_LDC
    ----------------------------------------
    Total                      1.410ns (0.378ns logic, 1.032ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_PWR_2_o_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/gap1_4_LDC (LATCH)
  Destination Clock: control/rst_PWR_2_o_AND_77_o falling

  Data Path: clr to control/gap1_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_PWR_2_o_AND_78_o1 (control/rst_PWR_2_o_AND_78_o)
     LDC:CLR                   0.325          control/gap1_4_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.482ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_0_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_29_o falling

  Data Path: clr to control/pipe3_y_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            4   0.053   0.419  control/rst_GND_2_o_AND_30_o1 (control/rst_GND_2_o_AND_30_o)
     LDC:CLR                   0.325          control/pipe3_y_0_LDC
    ----------------------------------------
    Total                      1.482ns (0.378ns logic, 1.104ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.618ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_1_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_67_o falling

  Data Path: clr to control/pipe3_y_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.835  clr_IBUF (clr_IBUF)
     LUT4:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_68_o1 (control/rst_GND_2_o_AND_68_o)
     LDC:CLR                   0.325          control/pipe3_y_1_LDC
    ----------------------------------------
    Total                      1.618ns (0.378ns logic, 1.240ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_65_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_2_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_65_o falling

  Data Path: clr to control/pipe3_y_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_66_o1 (control/rst_GND_2_o_AND_66_o)
     LDC:CLR                   0.325          control/pipe3_y_2_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_61_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_4_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_61_o falling

  Data Path: clr to control/pipe3_y_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_62_o1 (control/rst_GND_2_o_AND_62_o)
     LDC:CLR                   0.325          control/pipe3_y_4_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_59_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_5_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_59_o falling

  Data Path: clr to control/pipe3_y_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_60_o1 (control/rst_GND_2_o_AND_60_o)
     LDC:CLR                   0.325          control/pipe3_y_5_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_63_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_3_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_63_o falling

  Data Path: clr to control/pipe3_y_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_64_o1 (control/rst_GND_2_o_AND_64_o)
     LDC:CLR                   0.325          control/pipe3_y_3_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_55_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_7_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_55_o falling

  Data Path: clr to control/pipe3_y_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_56_o1 (control/rst_GND_2_o_AND_56_o)
     LDC:CLR                   0.325          control/pipe3_y_7_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_53_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_8_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_53_o falling

  Data Path: clr to control/pipe3_y_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_54_o1 (control/rst_GND_2_o_AND_54_o)
     LDC:CLR                   0.325          control/pipe3_y_8_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_57_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe3_y_6_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_57_o falling

  Data Path: clr to control/pipe3_y_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_58_o1 (control/rst_GND_2_o_AND_58_o)
     LDC:CLR                   0.325          control/pipe3_y_6_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.618ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_1_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_47_o falling

  Data Path: clr to control/pipe2_y_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.835  clr_IBUF (clr_IBUF)
     LUT4:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_48_o1 (control/rst_GND_2_o_AND_48_o)
     LDC:CLR                   0.325          control/pipe2_y_1_LDC
    ----------------------------------------
    Total                      1.618ns (0.378ns logic, 1.240ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_2_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_45_o falling

  Data Path: clr to control/pipe2_y_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_46_o1 (control/rst_GND_2_o_AND_46_o)
     LDC:CLR                   0.325          control/pipe2_y_2_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_3_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_43_o falling

  Data Path: clr to control/pipe2_y_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_44_o1 (control/rst_GND_2_o_AND_44_o)
     LDC:CLR                   0.325          control/pipe2_y_3_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_4_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_41_o falling

  Data Path: clr to control/pipe2_y_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_42_o1 (control/rst_GND_2_o_AND_42_o)
     LDC:CLR                   0.325          control/pipe2_y_4_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_5_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_39_o falling

  Data Path: clr to control/pipe2_y_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_40_o1 (control/rst_GND_2_o_AND_40_o)
     LDC:CLR                   0.325          control/pipe2_y_5_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_7_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_35_o falling

  Data Path: clr to control/pipe2_y_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_36_o1 (control/rst_GND_2_o_AND_36_o)
     LDC:CLR                   0.325          control/pipe2_y_7_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_8_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_33_o falling

  Data Path: clr to control/pipe2_y_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_34_o1 (control/rst_GND_2_o_AND_34_o)
     LDC:CLR                   0.325          control/pipe2_y_8_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe2_y_6_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_37_o falling

  Data Path: clr to control/pipe2_y_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_38_o1 (control/rst_GND_2_o_AND_38_o)
     LDC:CLR                   0.325          control/pipe2_y_6_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_27_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.618ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_1_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_27_o falling

  Data Path: clr to control/pipe1_y_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.835  clr_IBUF (clr_IBUF)
     LUT4:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_28_o1 (control/rst_GND_2_o_AND_28_o)
     LDC:CLR                   0.325          control/pipe1_y_1_LDC
    ----------------------------------------
    Total                      1.618ns (0.378ns logic, 1.240ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_23_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_3_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_23_o falling

  Data Path: clr to control/pipe1_y_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_24_o1 (control/rst_GND_2_o_AND_24_o)
     LDC:CLR                   0.325          control/pipe1_y_3_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_21_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_4_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_21_o falling

  Data Path: clr to control/pipe1_y_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_22_o1 (control/rst_GND_2_o_AND_22_o)
     LDC:CLR                   0.325          control/pipe1_y_4_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_25_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_2_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_25_o falling

  Data Path: clr to control/pipe1_y_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_26_o1 (control/rst_GND_2_o_AND_26_o)
     LDC:CLR                   0.325          control/pipe1_y_2_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_19_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.722ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_5_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_19_o falling

  Data Path: clr to control/pipe1_y_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.939  clr_IBUF (clr_IBUF)
     LUT6:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_20_o1 (control/rst_GND_2_o_AND_20_o)
     LDC:CLR                   0.325          control/pipe1_y_5_LDC
    ----------------------------------------
    Total                      1.722ns (0.378ns logic, 1.344ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_17_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.468ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_6_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_17_o falling

  Data Path: clr to control/pipe1_y_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.685  clr_IBUF (clr_IBUF)
     LUT2:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_18_o1 (control/rst_GND_2_o_AND_18_o)
     LDC:CLR                   0.325          control/pipe1_y_6_LDC
    ----------------------------------------
    Total                      1.468ns (0.378ns logic, 1.090ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_7_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_15_o falling

  Data Path: clr to control/pipe1_y_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_16_o1 (control/rst_GND_2_o_AND_16_o)
     LDC:CLR                   0.325          control/pipe1_y_7_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control/rst_GND_2_o_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       control/pipe1_y_8_LDC (LATCH)
  Destination Clock: control/rst_GND_2_o_AND_13_o falling

  Data Path: clr to control/pipe1_y_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           249   0.000   0.925  clr_IBUF (clr_IBUF)
     LUT5:I0->O            2   0.053   0.405  control/rst_GND_2_o_AND_14_o1 (control/rst_GND_2_o_AND_14_o)
     LDC:CLR                   0.325          control/pipe1_y_8_LDC
    ----------------------------------------
    Total                      1.708ns (0.378ns logic, 1.330ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 126 / 11
-------------------------------------------------------------------------
Offset:              3.741ns (Levels of Logic = 5)
  Source:            display/d_1/clkdiv_16 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: display/d_1/clkdiv_16 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.282   0.792  display/d_1/clkdiv_16 (display/d_1/clkdiv_16)
     LUT6:I0->O            7   0.053   0.439  display/d_0/d1/Mmux_Hex41 (display/d_0/HEX<3>)
     INV:I->O              9   0.393   0.792  display/d_0/d2/d_1_5 (display/d_0/d2/D3_N)
     LUT6:I0->O            1   0.053   0.485  display/d_0/d2/g1 (display/d_0/d2/g)
     LUT5:I3->O            1   0.053   0.399  display/d_0/d2/g2 (seg_6_OBUF)
     OBUF:I->O                 0.000          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.741ns (0.834ns logic, 2.907ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control/m2/clk_100ms'
  Total number of paths / destination ports: 236 / 7
-------------------------------------------------------------------------
Offset:              3.590ns (Levels of Logic = 5)
  Source:            control/score_7 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      control/m2/clk_100ms rising

  Data Path: control/score_7 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.282   0.641  control/score_7 (control/score_7)
     LUT6:I2->O            7   0.053   0.439  display/d_0/d1/Mmux_Hex41 (display/d_0/HEX<3>)
     INV:I->O              9   0.393   0.792  display/d_0/d2/d_1_5 (display/d_0/d2/D3_N)
     LUT6:I0->O            1   0.053   0.485  display/d_0/d2/g1 (display/d_0/d2/g)
     LUT5:I3->O            1   0.053   0.399  display/d_0/d2/g2 (seg_6_OBUF)
     OBUF:I->O                 0.000          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.590ns (0.834ns logic, 2.756ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'display/d_1/clkdiv_1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            display/vga_sync/r_3 (FF)
  Destination:       rgb<11> (PAD)
  Source Clock:      display/d_1/clkdiv_1 rising

  Data Path: display/vga_sync/r_3 to rgb<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.282   0.399  display/vga_sync/r_3 (display/vga_sync/r_3)
     OBUF:I->O                 0.000          rgb_11_OBUF (rgb<11>)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.499|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/m0/clk_div_17
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
control/m0/clk_div_17|    2.141|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/m2/clk_100ms
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
clk                           |   67.040|         |         |         |
control/m0/clk_div_17         |    1.589|         |         |         |
control/m2/clk_100ms          |    6.267|         |         |         |
control/rst_BUS_0006_AND_71_o |         |    5.274|         |         |
control/rst_BUS_0006_AND_72_o |         |    5.289|         |         |
control/rst_BUS_0008_AND_87_o |         |    6.116|         |         |
control/rst_BUS_0008_AND_88_o |         |    6.131|         |         |
control/rst_BUS_0010_AND_103_o|         |    5.894|         |         |
control/rst_BUS_0010_AND_104_o|         |    5.909|         |         |
control/rst_GND_2_o_AND_11_o  |         |    5.295|         |         |
control/rst_GND_2_o_AND_13_o  |         |    5.479|         |         |
control/rst_GND_2_o_AND_15_o  |         |    5.550|         |         |
control/rst_GND_2_o_AND_17_o  |         |    5.565|         |         |
control/rst_GND_2_o_AND_19_o  |         |    5.580|         |         |
control/rst_GND_2_o_AND_21_o  |         |    5.595|         |         |
control/rst_GND_2_o_AND_23_o  |         |    5.610|         |         |
control/rst_GND_2_o_AND_25_o  |         |    5.625|         |         |
control/rst_GND_2_o_AND_27_o  |         |    5.640|         |         |
control/rst_GND_2_o_AND_29_o  |         |    6.530|         |         |
control/rst_GND_2_o_AND_31_o  |         |    6.137|         |         |
control/rst_GND_2_o_AND_33_o  |         |    6.321|         |         |
control/rst_GND_2_o_AND_35_o  |         |    6.392|         |         |
control/rst_GND_2_o_AND_37_o  |         |    6.407|         |         |
control/rst_GND_2_o_AND_39_o  |         |    6.422|         |         |
control/rst_GND_2_o_AND_41_o  |         |    6.437|         |         |
control/rst_GND_2_o_AND_43_o  |         |    6.452|         |         |
control/rst_GND_2_o_AND_45_o  |         |    6.467|         |         |
control/rst_GND_2_o_AND_47_o  |         |    6.482|         |         |
control/rst_GND_2_o_AND_51_o  |         |    5.915|         |         |
control/rst_GND_2_o_AND_53_o  |         |    6.099|         |         |
control/rst_GND_2_o_AND_55_o  |         |    6.170|         |         |
control/rst_GND_2_o_AND_57_o  |         |    6.185|         |         |
control/rst_GND_2_o_AND_59_o  |         |    6.200|         |         |
control/rst_GND_2_o_AND_61_o  |         |    6.215|         |         |
control/rst_GND_2_o_AND_63_o  |         |    6.230|         |         |
control/rst_GND_2_o_AND_65_o  |         |    6.245|         |         |
control/rst_GND_2_o_AND_67_o  |         |    6.260|         |         |
control/rst_PWR_2_o_AND_107_o |         |    5.924|         |         |
control/rst_PWR_2_o_AND_109_o |         |    5.939|         |         |
control/rst_PWR_2_o_AND_111_o |         |    5.948|         |         |
control/rst_PWR_2_o_AND_113_o |         |    5.969|         |         |
control/rst_PWR_2_o_AND_115_o |         |    5.984|         |         |
control/rst_PWR_2_o_AND_75_o  |         |    5.304|         |         |
control/rst_PWR_2_o_AND_77_o  |         |    5.319|         |         |
control/rst_PWR_2_o_AND_79_o  |         |    5.328|         |         |
control/rst_PWR_2_o_AND_81_o  |         |    5.349|         |         |
control/rst_PWR_2_o_AND_83_o  |         |    5.364|         |         |
control/rst_PWR_2_o_AND_91_o  |         |    6.146|         |         |
control/rst_PWR_2_o_AND_93_o  |         |    6.161|         |         |
control/rst_PWR_2_o_AND_95_o  |         |    6.170|         |         |
control/rst_PWR_2_o_AND_97_o  |         |    6.191|         |         |
control/rst_PWR_2_o_AND_99_o  |         |    6.206|         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0006_AND_71_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.545|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0006_AND_72_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.617|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0008_AND_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   67.040|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0008_AND_88_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.714|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0010_AND_103_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.678|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_BUS_0010_AND_104_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.352|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.810|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.350|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.525|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.297|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_19_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.790|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.732|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_23_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.648|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_25_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.798|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   62.862|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.525|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.605|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.515|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.495|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.717|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_39_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.002|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_41_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.925|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_43_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.801|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.951|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_47_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.087|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_51_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.263|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_53_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.173|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_55_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.139|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_57_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.361|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_59_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.646|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_61_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.569|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_63_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.445|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_65_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.595|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_GND_2_o_AND_67_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.731|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_107_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.650|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.577|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_111_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.748|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.105|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_115_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   64.415|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_75_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.662|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_77_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.531|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_79_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   63.188|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   62.526|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   61.824|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   67.012|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.939|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   66.110|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.467|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_PWR_2_o_AND_99_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   65.467|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[1]_AND_131_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.050|         |
control/rst_PWR_2_o_AND_83_o|         |         |    2.274|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[2]_AND_129_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.050|         |
control/rst_PWR_2_o_AND_81_o|         |         |    2.274|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[3]_AND_127_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.050|         |
control/rst_PWR_2_o_AND_79_o|         |         |    2.274|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[4]_AND_125_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.050|         |
control/rst_PWR_2_o_AND_77_o|         |         |    2.274|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[5]_AND_123_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.050|         |
control/rst_PWR_2_o_AND_75_o|         |         |    2.274|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[6]_AND_121_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_BUS_0006_AND_72_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap1[7]_AND_119_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_BUS_0006_AND_71_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[1]_AND_187_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.050|         |
control/rst_PWR_2_o_AND_99_o|         |         |    2.274|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[2]_AND_185_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.050|         |
control/rst_PWR_2_o_AND_97_o|         |         |    2.274|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[3]_AND_183_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.050|         |
control/rst_PWR_2_o_AND_95_o|         |         |    2.274|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[4]_AND_181_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.050|         |
control/rst_PWR_2_o_AND_93_o|         |         |    2.274|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[5]_AND_179_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.050|         |
control/rst_PWR_2_o_AND_91_o|         |         |    2.274|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[6]_AND_177_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_BUS_0008_AND_88_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap2[7]_AND_175_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_BUS_0008_AND_87_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[1]_AND_243_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_115_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[2]_AND_241_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_113_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[3]_AND_239_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_111_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[4]_AND_237_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_109_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[5]_AND_235_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms         |         |         |    2.050|         |
control/rst_PWR_2_o_AND_107_o|         |         |    2.274|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[6]_AND_233_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
control/m2/clk_100ms          |         |         |    2.050|         |
control/rst_BUS_0010_AND_104_o|         |         |    2.274|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_gap3[7]_AND_231_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
control/m2/clk_100ms          |         |         |    2.050|         |
control/rst_BUS_0010_AND_103_o|         |         |    2.274|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[1]_AND_151_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.584|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[2]_AND_149_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.576|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[3]_AND_147_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.570|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[4]_AND_145_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[5]_AND_143_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.563|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[6]_AND_141_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[7]_AND_139_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.558|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[8]_AND_137_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_x[9]_AND_135_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.537|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[0]_AND_173_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.057|         |
control/rst_GND_2_o_AND_29_o|         |         |    2.320|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[1]_AND_171_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_27_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[2]_AND_169_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_25_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[3]_AND_167_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_23_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[4]_AND_165_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_21_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[5]_AND_163_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_19_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[6]_AND_161_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_17_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[7]_AND_159_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_15_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[8]_AND_157_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.062|         |
control/rst_GND_2_o_AND_13_o|         |         |    2.286|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe1_y[9]_AND_155_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_11_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[1]_AND_207_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.584|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[2]_AND_205_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.576|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[3]_AND_203_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.570|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[4]_AND_201_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[5]_AND_199_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.563|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[6]_AND_197_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[7]_AND_195_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.558|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[8]_AND_193_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_x[9]_AND_191_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.537|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[0]_AND_229_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.057|         |
control/rst_GND_2_o_AND_29_o|         |         |    2.320|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[1]_AND_227_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_47_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[2]_AND_225_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_45_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[3]_AND_223_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_43_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[4]_AND_221_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_41_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[5]_AND_219_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_39_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[6]_AND_217_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_37_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[7]_AND_215_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_35_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[8]_AND_213_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.062|         |
control/rst_GND_2_o_AND_33_o|         |         |    2.286|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe2_y[9]_AND_211_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_31_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[1]_AND_263_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.584|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[2]_AND_261_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.576|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[3]_AND_259_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.570|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[4]_AND_257_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[5]_AND_255_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.563|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[6]_AND_253_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.550|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[7]_AND_251_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.558|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[8]_AND_249_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.544|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_x[9]_AND_247_o
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
control/m2/clk_100ms|         |         |    1.537|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[0]_AND_285_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.057|         |
control/rst_GND_2_o_AND_29_o|         |         |    2.320|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[1]_AND_283_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_67_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[2]_AND_281_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_65_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[3]_AND_279_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_63_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[4]_AND_277_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_61_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[5]_AND_275_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_59_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[6]_AND_273_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_57_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[7]_AND_271_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_55_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[8]_AND_269_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.062|         |
control/rst_GND_2_o_AND_53_o|         |         |    2.286|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control/rst_pipe3_y[9]_AND_267_o
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control/m2/clk_100ms        |         |         |    2.063|         |
control/rst_GND_2_o_AND_51_o|         |         |    2.287|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock display/d_1/clkdiv_1
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
control/m2/clk_100ms            |   19.439|         |         |         |
control/rst_gap1[1]_AND_131_o   |         |   17.305|         |         |
control/rst_gap1[2]_AND_129_o   |         |   17.443|         |         |
control/rst_gap1[3]_AND_127_o   |         |   17.513|         |         |
control/rst_gap1[4]_AND_125_o   |         |   17.551|         |         |
control/rst_gap1[5]_AND_123_o   |         |   17.170|         |         |
control/rst_gap1[6]_AND_121_o   |         |   16.941|         |         |
control/rst_gap1[7]_AND_119_o   |         |   16.814|         |         |
control/rst_gap2[1]_AND_187_o   |         |   17.201|         |         |
control/rst_gap2[2]_AND_185_o   |         |   17.339|         |         |
control/rst_gap2[3]_AND_183_o   |         |   17.409|         |         |
control/rst_gap2[4]_AND_181_o   |         |   17.447|         |         |
control/rst_gap2[5]_AND_179_o   |         |   17.066|         |         |
control/rst_gap2[6]_AND_177_o   |         |   16.837|         |         |
control/rst_gap2[7]_AND_175_o   |         |   16.710|         |         |
control/rst_gap3[1]_AND_243_o   |         |   17.291|         |         |
control/rst_gap3[2]_AND_241_o   |         |   17.429|         |         |
control/rst_gap3[3]_AND_239_o   |         |   17.499|         |         |
control/rst_gap3[4]_AND_237_o   |         |   17.537|         |         |
control/rst_gap3[5]_AND_235_o   |         |   17.156|         |         |
control/rst_gap3[6]_AND_233_o   |         |   16.927|         |         |
control/rst_gap3[7]_AND_231_o   |         |   16.800|         |         |
control/rst_pipe1_x[1]_AND_151_o|         |   19.237|         |         |
control/rst_pipe1_x[2]_AND_149_o|         |   19.204|         |         |
control/rst_pipe1_x[3]_AND_147_o|         |   19.087|         |         |
control/rst_pipe1_x[4]_AND_145_o|         |   19.015|         |         |
control/rst_pipe1_x[5]_AND_143_o|         |   18.935|         |         |
control/rst_pipe1_x[6]_AND_141_o|         |   18.912|         |         |
control/rst_pipe1_x[7]_AND_139_o|         |   18.897|         |         |
control/rst_pipe1_x[8]_AND_137_o|         |   18.882|         |         |
control/rst_pipe1_x[9]_AND_135_o|         |   18.867|         |         |
control/rst_pipe1_y[0]_AND_173_o|         |   17.766|         |         |
control/rst_pipe1_y[1]_AND_171_o|         |   17.780|         |         |
control/rst_pipe1_y[2]_AND_169_o|         |   17.571|         |         |
control/rst_pipe1_y[3]_AND_167_o|         |   17.623|         |         |
control/rst_pipe1_y[4]_AND_165_o|         |   17.844|         |         |
control/rst_pipe1_y[5]_AND_163_o|         |   17.863|         |         |
control/rst_pipe1_y[6]_AND_161_o|         |   17.349|         |         |
control/rst_pipe1_y[7]_AND_159_o|         |   17.136|         |         |
control/rst_pipe1_y[8]_AND_157_o|         |   17.265|         |         |
control/rst_pipe1_y[9]_AND_155_o|         |   17.252|         |         |
control/rst_pipe2_x[1]_AND_207_o|         |   19.279|         |         |
control/rst_pipe2_x[2]_AND_205_o|         |   19.246|         |         |
control/rst_pipe2_x[3]_AND_203_o|         |   19.129|         |         |
control/rst_pipe2_x[4]_AND_201_o|         |   19.057|         |         |
control/rst_pipe2_x[5]_AND_199_o|         |   18.977|         |         |
control/rst_pipe2_x[6]_AND_197_o|         |   18.962|         |         |
control/rst_pipe2_x[7]_AND_195_o|         |   18.947|         |         |
control/rst_pipe2_x[8]_AND_193_o|         |   18.932|         |         |
control/rst_pipe2_x[9]_AND_191_o|         |   18.917|         |         |
control/rst_pipe2_y[0]_AND_229_o|         |   17.662|         |         |
control/rst_pipe2_y[1]_AND_227_o|         |   17.676|         |         |
control/rst_pipe2_y[2]_AND_225_o|         |   17.467|         |         |
control/rst_pipe2_y[3]_AND_223_o|         |   17.519|         |         |
control/rst_pipe2_y[4]_AND_221_o|         |   17.740|         |         |
control/rst_pipe2_y[5]_AND_219_o|         |   17.759|         |         |
control/rst_pipe2_y[6]_AND_217_o|         |   17.245|         |         |
control/rst_pipe2_y[7]_AND_215_o|         |   17.032|         |         |
control/rst_pipe2_y[8]_AND_213_o|         |   17.161|         |         |
control/rst_pipe2_y[9]_AND_211_o|         |   17.148|         |         |
control/rst_pipe3_x[1]_AND_263_o|         |   19.396|         |         |
control/rst_pipe3_x[2]_AND_261_o|         |   19.363|         |         |
control/rst_pipe3_x[3]_AND_259_o|         |   19.246|         |         |
control/rst_pipe3_x[4]_AND_257_o|         |   19.174|         |         |
control/rst_pipe3_x[5]_AND_255_o|         |   19.094|         |         |
control/rst_pipe3_x[6]_AND_253_o|         |   19.079|         |         |
control/rst_pipe3_x[7]_AND_251_o|         |   19.064|         |         |
control/rst_pipe3_x[8]_AND_249_o|         |   19.049|         |         |
control/rst_pipe3_x[9]_AND_247_o|         |   19.034|         |         |
control/rst_pipe3_y[0]_AND_285_o|         |   17.752|         |         |
control/rst_pipe3_y[1]_AND_283_o|         |   17.766|         |         |
control/rst_pipe3_y[2]_AND_281_o|         |   17.557|         |         |
control/rst_pipe3_y[3]_AND_279_o|         |   17.609|         |         |
control/rst_pipe3_y[4]_AND_277_o|         |   17.830|         |         |
control/rst_pipe3_y[5]_AND_275_o|         |   17.849|         |         |
control/rst_pipe3_y[6]_AND_273_o|         |   17.335|         |         |
control/rst_pipe3_y[7]_AND_271_o|         |   17.122|         |         |
control/rst_pipe3_y[8]_AND_269_o|         |   17.251|         |         |
control/rst_pipe3_y[9]_AND_267_o|         |   17.238|         |         |
display/d_1/clkdiv_1            |   20.377|         |         |         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 64.00 secs
Total CPU time to Xst completion: 63.80 secs
 
--> 

Total memory usage is 4728424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   70 (   0 filtered)
Number of infos    :   14 (   0 filtered)

