#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002a272ad9f60 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002a272d706e0_0 .net "PC", 31 0, L_000002a272df1900;  1 drivers
v000002a272d6f7e0_0 .net "cycles_consumed", 31 0, v000002a272d71b80_0;  1 drivers
v000002a272d71400_0 .var "input_clk", 0 0;
v000002a272d70780_0 .var "rst", 0 0;
S_000002a272b8d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002a272ad9f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002a272cb1cd0 .functor NOR 1, v000002a272d71400_0, v000002a272d5af10_0, C4<0>, C4<0>;
L_000002a272cb13a0 .functor AND 1, v000002a272d41670_0, v000002a272d415d0_0, C4<1>, C4<1>;
L_000002a272cb0d80 .functor AND 1, L_000002a272cb13a0, L_000002a272d6fb00, C4<1>, C4<1>;
L_000002a272cb0a00 .functor AND 1, v000002a272d2f1d0_0, v000002a272d2e230_0, C4<1>, C4<1>;
L_000002a272cb0a70 .functor AND 1, L_000002a272cb0a00, L_000002a272d717c0, C4<1>, C4<1>;
L_000002a272cb0df0 .functor AND 1, v000002a272d5b7d0_0, v000002a272d599d0_0, C4<1>, C4<1>;
L_000002a272cb21a0 .functor AND 1, L_000002a272cb0df0, L_000002a272d6f920, C4<1>, C4<1>;
L_000002a272cb1f00 .functor AND 1, v000002a272d41670_0, v000002a272d415d0_0, C4<1>, C4<1>;
L_000002a272cb2130 .functor AND 1, L_000002a272cb1f00, L_000002a272d70c80, C4<1>, C4<1>;
L_000002a272cb0b50 .functor AND 1, v000002a272d2f1d0_0, v000002a272d2e230_0, C4<1>, C4<1>;
L_000002a272cb1fe0 .functor AND 1, L_000002a272cb0b50, L_000002a272d71900, C4<1>, C4<1>;
L_000002a272cb0c30 .functor AND 1, v000002a272d5b7d0_0, v000002a272d599d0_0, C4<1>, C4<1>;
L_000002a272cb20c0 .functor AND 1, L_000002a272cb0c30, L_000002a272d70dc0, C4<1>, C4<1>;
L_000002a272d78440 .functor NOT 1, L_000002a272cb1cd0, C4<0>, C4<0>, C4<0>;
L_000002a272d78670 .functor NOT 1, L_000002a272cb1cd0, C4<0>, C4<0>, C4<0>;
L_000002a272d8c0b0 .functor NOT 1, L_000002a272cb1cd0, C4<0>, C4<0>, C4<0>;
L_000002a272d8d000 .functor NOT 1, L_000002a272cb1cd0, C4<0>, C4<0>, C4<0>;
L_000002a272d8d2a0 .functor NOT 1, L_000002a272cb1cd0, C4<0>, C4<0>, C4<0>;
L_000002a272df1900 .functor BUFZ 32, v000002a272d58350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a272d5d350_0 .net "EX1_ALU_OPER1", 31 0, L_000002a272d792b0;  1 drivers
v000002a272d5c130_0 .net "EX1_ALU_OPER2", 31 0, L_000002a272d8cac0;  1 drivers
v000002a272d5d990_0 .net "EX1_PC", 31 0, v000002a272d3fa50_0;  1 drivers
v000002a272d5d030_0 .net "EX1_PFC", 31 0, v000002a272d3f7d0_0;  1 drivers
v000002a272d5bff0_0 .net "EX1_PFC_to_IF", 31 0, L_000002a272d74a60;  1 drivers
v000002a272d5dfd0_0 .net "EX1_forward_to_B", 31 0, v000002a272d3e010_0;  1 drivers
v000002a272d5beb0_0 .net "EX1_is_beq", 0 0, v000002a272d3f9b0_0;  1 drivers
v000002a272d5ce50_0 .net "EX1_is_bne", 0 0, v000002a272d3fe10_0;  1 drivers
v000002a272d5db70_0 .net "EX1_is_jal", 0 0, v000002a272d3de30_0;  1 drivers
v000002a272d5bc30_0 .net "EX1_is_jr", 0 0, v000002a272d3ec90_0;  1 drivers
v000002a272d5d670_0 .net "EX1_is_oper2_immed", 0 0, v000002a272d3ee70_0;  1 drivers
v000002a272d5d210_0 .net "EX1_memread", 0 0, v000002a272d3ea10_0;  1 drivers
v000002a272d5bd70_0 .net "EX1_memwrite", 0 0, v000002a272d3f690_0;  1 drivers
v000002a272d5dd50_0 .net "EX1_opcode", 11 0, v000002a272d3e5b0_0;  1 drivers
v000002a272d5d850_0 .net "EX1_predicted", 0 0, v000002a272d3dc50_0;  1 drivers
v000002a272d5d710_0 .net "EX1_rd_ind", 4 0, v000002a272d3f730_0;  1 drivers
v000002a272d5cb30_0 .net "EX1_rd_indzero", 0 0, v000002a272d3e0b0_0;  1 drivers
v000002a272d5d7b0_0 .net "EX1_regwrite", 0 0, v000002a272d3e970_0;  1 drivers
v000002a272d5df30_0 .net "EX1_rs1", 31 0, v000002a272d3df70_0;  1 drivers
v000002a272d5d170_0 .net "EX1_rs1_ind", 4 0, v000002a272d3fd70_0;  1 drivers
v000002a272d5c090_0 .net "EX1_rs2", 31 0, v000002a272d3e290_0;  1 drivers
v000002a272d5d8f0_0 .net "EX1_rs2_ind", 4 0, v000002a272d3dbb0_0;  1 drivers
v000002a272d5da30_0 .net "EX1_rs2_out", 31 0, L_000002a272d8c9e0;  1 drivers
v000002a272d5d530_0 .net "EX2_ALU_OPER1", 31 0, v000002a272d40950_0;  1 drivers
v000002a272d5bf50_0 .net "EX2_ALU_OPER2", 31 0, v000002a272d417b0_0;  1 drivers
v000002a272d5cbd0_0 .net "EX2_ALU_OUT", 31 0, L_000002a272d74560;  1 drivers
v000002a272d5dcb0_0 .net "EX2_PC", 31 0, v000002a272d41490_0;  1 drivers
v000002a272d5c630_0 .net "EX2_PFC_to_IF", 31 0, v000002a272d40a90_0;  1 drivers
v000002a272d5c450_0 .net "EX2_forward_to_B", 31 0, v000002a272d412b0_0;  1 drivers
v000002a272d5dc10_0 .net "EX2_is_beq", 0 0, v000002a272d40e50_0;  1 drivers
v000002a272d5c3b0_0 .net "EX2_is_bne", 0 0, v000002a272d403b0_0;  1 drivers
v000002a272d5c4f0_0 .net "EX2_is_jal", 0 0, v000002a272d410d0_0;  1 drivers
v000002a272d5c1d0_0 .net "EX2_is_jr", 0 0, v000002a272d40810_0;  1 drivers
v000002a272d5ddf0_0 .net "EX2_is_oper2_immed", 0 0, v000002a272d40ef0_0;  1 drivers
v000002a272d5be10_0 .net "EX2_memread", 0 0, v000002a272d40c70_0;  1 drivers
v000002a272d5e1b0_0 .net "EX2_memwrite", 0 0, v000002a272d40590_0;  1 drivers
v000002a272d5e110_0 .net "EX2_opcode", 11 0, v000002a272d41850_0;  1 drivers
v000002a272d5de90_0 .net "EX2_predicted", 0 0, v000002a272d41530_0;  1 drivers
v000002a272d5d0d0_0 .net "EX2_rd_ind", 4 0, v000002a272d40630_0;  1 drivers
v000002a272d5e250_0 .net "EX2_rd_indzero", 0 0, v000002a272d415d0_0;  1 drivers
v000002a272d5e070_0 .net "EX2_regwrite", 0 0, v000002a272d41670_0;  1 drivers
v000002a272d5c270_0 .net "EX2_rs1", 31 0, v000002a272d401d0_0;  1 drivers
v000002a272d5bcd0_0 .net "EX2_rs1_ind", 4 0, v000002a272d40b30_0;  1 drivers
v000002a272d5cd10_0 .net "EX2_rs2_ind", 4 0, v000002a272d41710_0;  1 drivers
v000002a272d5e2f0_0 .net "EX2_rs2_out", 31 0, v000002a272d40bd0_0;  1 drivers
v000002a272d5d2b0_0 .net "ID_INST", 31 0, v000002a272d4a1e0_0;  1 drivers
v000002a272d5c6d0_0 .net "ID_PC", 31 0, v000002a272d49d80_0;  1 drivers
v000002a272d5d3f0_0 .net "ID_PFC_to_EX", 31 0, L_000002a272d72620;  1 drivers
v000002a272d5d5d0_0 .net "ID_PFC_to_IF", 31 0, L_000002a272d741a0;  1 drivers
v000002a272d5cc70_0 .net "ID_forward_to_B", 31 0, L_000002a272d738e0;  1 drivers
v000002a272d5c950_0 .net "ID_is_beq", 0 0, L_000002a272d73a20;  1 drivers
v000002a272d5bb90_0 .net "ID_is_bne", 0 0, L_000002a272d72b20;  1 drivers
v000002a272d5ca90_0 .net "ID_is_j", 0 0, L_000002a272d71e00;  1 drivers
v000002a272d5c590_0 .net "ID_is_jal", 0 0, L_000002a272d72d00;  1 drivers
v000002a272d5c770_0 .net "ID_is_jr", 0 0, L_000002a272d73ca0;  1 drivers
v000002a272d5c810_0 .net "ID_is_oper2_immed", 0 0, L_000002a272d782f0;  1 drivers
v000002a272d5c8b0_0 .net "ID_memread", 0 0, L_000002a272d73340;  1 drivers
v000002a272d5cdb0_0 .net "ID_memwrite", 0 0, L_000002a272d733e0;  1 drivers
v000002a272d5cef0_0 .net "ID_opcode", 11 0, v000002a272d57d10_0;  1 drivers
v000002a272d5cf90_0 .net "ID_predicted", 0 0, v000002a272d43700_0;  1 drivers
v000002a272d5e9d0_0 .net "ID_rd_ind", 4 0, v000002a272d58030_0;  1 drivers
v000002a272d5ea70_0 .net "ID_regwrite", 0 0, L_000002a272d72c60;  1 drivers
v000002a272d5e430_0 .net "ID_rs1", 31 0, v000002a272d47ee0_0;  1 drivers
v000002a272d5e4d0_0 .net "ID_rs1_ind", 4 0, v000002a272d59250_0;  1 drivers
v000002a272d5e930_0 .net "ID_rs2", 31 0, v000002a272d47a80_0;  1 drivers
v000002a272d5e570_0 .net "ID_rs2_ind", 4 0, v000002a272d57bd0_0;  1 drivers
v000002a272d5e750_0 .net "IF_INST", 31 0, L_000002a272d77d40;  1 drivers
v000002a272d5e610_0 .net "IF_pc", 31 0, v000002a272d58350_0;  1 drivers
v000002a272d5e890_0 .net "MEM_ALU_OUT", 31 0, v000002a272d2f090_0;  1 drivers
v000002a272d5e6b0_0 .net "MEM_Data_mem_out", 31 0, v000002a272d5b550_0;  1 drivers
v000002a272d5e7f0_0 .net "MEM_memread", 0 0, v000002a272d2f130_0;  1 drivers
v000002a272d5e390_0 .net "MEM_memwrite", 0 0, v000002a272d2ea50_0;  1 drivers
v000002a272d76d60_0 .net "MEM_opcode", 11 0, v000002a272d2ee10_0;  1 drivers
v000002a272d76f40_0 .net "MEM_rd_ind", 4 0, v000002a272d2eb90_0;  1 drivers
v000002a272d771c0_0 .net "MEM_rd_indzero", 0 0, v000002a272d2e230_0;  1 drivers
v000002a272d76fe0_0 .net "MEM_regwrite", 0 0, v000002a272d2f1d0_0;  1 drivers
v000002a272d76e00_0 .net "MEM_rs2", 31 0, v000002a272d2e9b0_0;  1 drivers
v000002a272d77080_0 .net "PC", 31 0, L_000002a272df1900;  alias, 1 drivers
v000002a272d76ea0_0 .net "STALL_ID1_FLUSH", 0 0, v000002a272d43fc0_0;  1 drivers
v000002a272d77300_0 .net "STALL_ID2_FLUSH", 0 0, v000002a272d44100_0;  1 drivers
v000002a272d773a0_0 .net "STALL_IF_FLUSH", 0 0, v000002a272d46360_0;  1 drivers
v000002a272d77120_0 .net "WB_ALU_OUT", 31 0, v000002a272d5aab0_0;  1 drivers
v000002a272d77260_0 .net "WB_Data_mem_out", 31 0, v000002a272d5ae70_0;  1 drivers
v000002a272d77440_0 .net "WB_memread", 0 0, v000002a272d5a6f0_0;  1 drivers
v000002a272d70fa0_0 .net "WB_rd_ind", 4 0, v000002a272d5a330_0;  1 drivers
v000002a272d6f6a0_0 .net "WB_rd_indzero", 0 0, v000002a272d599d0_0;  1 drivers
v000002a272d6fc40_0 .net "WB_regwrite", 0 0, v000002a272d5b7d0_0;  1 drivers
v000002a272d70aa0_0 .net "Wrong_prediction", 0 0, L_000002a272d8d310;  1 drivers
v000002a272d70280_0 .net *"_ivl_1", 0 0, L_000002a272cb13a0;  1 drivers
v000002a272d715e0_0 .net *"_ivl_13", 0 0, L_000002a272cb0df0;  1 drivers
v000002a272d70960_0 .net *"_ivl_14", 0 0, L_000002a272d6f920;  1 drivers
v000002a272d701e0_0 .net *"_ivl_19", 0 0, L_000002a272cb1f00;  1 drivers
v000002a272d71720_0 .net *"_ivl_2", 0 0, L_000002a272d6fb00;  1 drivers
v000002a272d70be0_0 .net *"_ivl_20", 0 0, L_000002a272d70c80;  1 drivers
v000002a272d70d20_0 .net *"_ivl_25", 0 0, L_000002a272cb0b50;  1 drivers
v000002a272d71220_0 .net *"_ivl_26", 0 0, L_000002a272d71900;  1 drivers
v000002a272d71c20_0 .net *"_ivl_31", 0 0, L_000002a272cb0c30;  1 drivers
v000002a272d703c0_0 .net *"_ivl_32", 0 0, L_000002a272d70dc0;  1 drivers
v000002a272d710e0_0 .net *"_ivl_40", 31 0, L_000002a272d73de0;  1 drivers
L_000002a272d90c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a272d6f560_0 .net *"_ivl_43", 26 0, L_000002a272d90c58;  1 drivers
L_000002a272d90ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a272d70e60_0 .net/2u *"_ivl_44", 31 0, L_000002a272d90ca0;  1 drivers
v000002a272d712c0_0 .net *"_ivl_52", 31 0, L_000002a272de4bd0;  1 drivers
L_000002a272d90d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a272d705a0_0 .net *"_ivl_55", 26 0, L_000002a272d90d30;  1 drivers
L_000002a272d90d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a272d71360_0 .net/2u *"_ivl_56", 31 0, L_000002a272d90d78;  1 drivers
v000002a272d6ff60_0 .net *"_ivl_7", 0 0, L_000002a272cb0a00;  1 drivers
v000002a272d71180_0 .net *"_ivl_8", 0 0, L_000002a272d717c0;  1 drivers
v000002a272d70820_0 .net "alu_selA", 1 0, L_000002a272d70b40;  1 drivers
v000002a272d71a40_0 .net "alu_selB", 1 0, L_000002a272d700a0;  1 drivers
v000002a272d70460_0 .net "clk", 0 0, L_000002a272cb1cd0;  1 drivers
v000002a272d71b80_0 .var "cycles_consumed", 31 0;
v000002a272d70320_0 .net "exhaz", 0 0, L_000002a272cb0a70;  1 drivers
v000002a272d708c0_0 .net "exhaz2", 0 0, L_000002a272cb1fe0;  1 drivers
v000002a272d71cc0_0 .net "hlt", 0 0, v000002a272d5af10_0;  1 drivers
v000002a272d70a00_0 .net "idhaz", 0 0, L_000002a272cb0d80;  1 drivers
v000002a272d70500_0 .net "idhaz2", 0 0, L_000002a272cb2130;  1 drivers
v000002a272d6fa60_0 .net "if_id_write", 0 0, v000002a272d46ea0_0;  1 drivers
v000002a272d71860_0 .net "input_clk", 0 0, v000002a272d71400_0;  1 drivers
v000002a272d70000_0 .net "is_branch_and_taken", 0 0, L_000002a272d784b0;  1 drivers
v000002a272d71680_0 .net "memhaz", 0 0, L_000002a272cb21a0;  1 drivers
v000002a272d6f9c0_0 .net "memhaz2", 0 0, L_000002a272cb20c0;  1 drivers
v000002a272d714a0_0 .net "pc_src", 2 0, L_000002a272d73700;  1 drivers
v000002a272d71540_0 .net "pc_write", 0 0, v000002a272d464a0_0;  1 drivers
v000002a272d6f880_0 .net "rst", 0 0, v000002a272d70780_0;  1 drivers
v000002a272d6f740_0 .net "store_rs2_forward", 1 0, L_000002a272d6fe20;  1 drivers
v000002a272d70640_0 .net "wdata_to_reg_file", 31 0, L_000002a272d8d230;  1 drivers
E_000002a272cca4e0/0 .event negedge, v000002a272d43d40_0;
E_000002a272cca4e0/1 .event posedge, v000002a272d300d0_0;
E_000002a272cca4e0 .event/or E_000002a272cca4e0/0, E_000002a272cca4e0/1;
L_000002a272d6fb00 .cmp/eq 5, v000002a272d40630_0, v000002a272d3fd70_0;
L_000002a272d717c0 .cmp/eq 5, v000002a272d2eb90_0, v000002a272d3fd70_0;
L_000002a272d6f920 .cmp/eq 5, v000002a272d5a330_0, v000002a272d3fd70_0;
L_000002a272d70c80 .cmp/eq 5, v000002a272d40630_0, v000002a272d3dbb0_0;
L_000002a272d71900 .cmp/eq 5, v000002a272d2eb90_0, v000002a272d3dbb0_0;
L_000002a272d70dc0 .cmp/eq 5, v000002a272d5a330_0, v000002a272d3dbb0_0;
L_000002a272d73de0 .concat [ 5 27 0 0], v000002a272d58030_0, L_000002a272d90c58;
L_000002a272d73e80 .cmp/ne 32, L_000002a272d73de0, L_000002a272d90ca0;
L_000002a272de4bd0 .concat [ 5 27 0 0], v000002a272d40630_0, L_000002a272d90d30;
L_000002a272de4770 .cmp/ne 32, L_000002a272de4bd0, L_000002a272d90d78;
S_000002a272b8d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002a272cb1b10 .functor NOT 1, L_000002a272cb0a70, C4<0>, C4<0>, C4<0>;
L_000002a272cb0ae0 .functor AND 1, L_000002a272cb21a0, L_000002a272cb1b10, C4<1>, C4<1>;
L_000002a272cb1c60 .functor OR 1, L_000002a272cb0d80, L_000002a272cb0ae0, C4<0>, C4<0>;
L_000002a272cb1e20 .functor OR 1, L_000002a272cb0d80, L_000002a272cb0a70, C4<0>, C4<0>;
v000002a272cd7610_0 .net *"_ivl_12", 0 0, L_000002a272cb1e20;  1 drivers
v000002a272cd6cb0_0 .net *"_ivl_2", 0 0, L_000002a272cb1b10;  1 drivers
v000002a272cd7a70_0 .net *"_ivl_5", 0 0, L_000002a272cb0ae0;  1 drivers
v000002a272cd6df0_0 .net *"_ivl_7", 0 0, L_000002a272cb1c60;  1 drivers
v000002a272cd67b0_0 .net "alu_selA", 1 0, L_000002a272d70b40;  alias, 1 drivers
v000002a272cd68f0_0 .net "exhaz", 0 0, L_000002a272cb0a70;  alias, 1 drivers
v000002a272cd7b10_0 .net "idhaz", 0 0, L_000002a272cb0d80;  alias, 1 drivers
v000002a272cd7e30_0 .net "memhaz", 0 0, L_000002a272cb21a0;  alias, 1 drivers
L_000002a272d70b40 .concat8 [ 1 1 0 0], L_000002a272cb1c60, L_000002a272cb1e20;
S_000002a272b869a0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002a272cb0ca0 .functor NOT 1, L_000002a272cb1fe0, C4<0>, C4<0>, C4<0>;
L_000002a272cb2050 .functor AND 1, L_000002a272cb20c0, L_000002a272cb0ca0, C4<1>, C4<1>;
L_000002a272cb0ed0 .functor OR 1, L_000002a272cb2130, L_000002a272cb2050, C4<0>, C4<0>;
L_000002a272cb0f40 .functor NOT 1, v000002a272d3ee70_0, C4<0>, C4<0>, C4<0>;
L_000002a272cb1020 .functor AND 1, L_000002a272cb0ed0, L_000002a272cb0f40, C4<1>, C4<1>;
L_000002a272cb1100 .functor OR 1, L_000002a272cb2130, L_000002a272cb1fe0, C4<0>, C4<0>;
L_000002a272cb1250 .functor NOT 1, v000002a272d3ee70_0, C4<0>, C4<0>, C4<0>;
L_000002a272cb1410 .functor AND 1, L_000002a272cb1100, L_000002a272cb1250, C4<1>, C4<1>;
v000002a272cd6e90_0 .net "EX1_is_oper2_immed", 0 0, v000002a272d3ee70_0;  alias, 1 drivers
v000002a272cd6b70_0 .net *"_ivl_11", 0 0, L_000002a272cb1020;  1 drivers
v000002a272cd7ed0_0 .net *"_ivl_16", 0 0, L_000002a272cb1100;  1 drivers
v000002a272cd7f70_0 .net *"_ivl_17", 0 0, L_000002a272cb1250;  1 drivers
v000002a272cd71b0_0 .net *"_ivl_2", 0 0, L_000002a272cb0ca0;  1 drivers
v000002a272cd6c10_0 .net *"_ivl_20", 0 0, L_000002a272cb1410;  1 drivers
v000002a272cd6d50_0 .net *"_ivl_5", 0 0, L_000002a272cb2050;  1 drivers
v000002a272cd8010_0 .net *"_ivl_7", 0 0, L_000002a272cb0ed0;  1 drivers
v000002a272cd7070_0 .net *"_ivl_8", 0 0, L_000002a272cb0f40;  1 drivers
v000002a272cd80b0_0 .net "alu_selB", 1 0, L_000002a272d700a0;  alias, 1 drivers
v000002a272cd6f30_0 .net "exhaz", 0 0, L_000002a272cb1fe0;  alias, 1 drivers
v000002a272cd72f0_0 .net "idhaz", 0 0, L_000002a272cb2130;  alias, 1 drivers
v000002a272cd8150_0 .net "memhaz", 0 0, L_000002a272cb20c0;  alias, 1 drivers
L_000002a272d700a0 .concat8 [ 1 1 0 0], L_000002a272cb1020, L_000002a272cb1410;
S_000002a272b86b30 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002a272cb23d0 .functor NOT 1, L_000002a272cb1fe0, C4<0>, C4<0>, C4<0>;
L_000002a272cb2590 .functor AND 1, L_000002a272cb20c0, L_000002a272cb23d0, C4<1>, C4<1>;
L_000002a272cb2600 .functor OR 1, L_000002a272cb2130, L_000002a272cb2590, C4<0>, C4<0>;
L_000002a272cb2440 .functor OR 1, L_000002a272cb2130, L_000002a272cb1fe0, C4<0>, C4<0>;
v000002a272cd76b0_0 .net *"_ivl_12", 0 0, L_000002a272cb2440;  1 drivers
v000002a272cd7250_0 .net *"_ivl_2", 0 0, L_000002a272cb23d0;  1 drivers
v000002a272cd7430_0 .net *"_ivl_5", 0 0, L_000002a272cb2590;  1 drivers
v000002a272cd74d0_0 .net *"_ivl_7", 0 0, L_000002a272cb2600;  1 drivers
v000002a272cd7570_0 .net "exhaz", 0 0, L_000002a272cb1fe0;  alias, 1 drivers
v000002a272cd83d0_0 .net "idhaz", 0 0, L_000002a272cb2130;  alias, 1 drivers
v000002a272c524f0_0 .net "memhaz", 0 0, L_000002a272cb20c0;  alias, 1 drivers
v000002a272c533f0_0 .net "store_rs2_forward", 1 0, L_000002a272d6fe20;  alias, 1 drivers
L_000002a272d6fe20 .concat8 [ 1 1 0 0], L_000002a272cb2600, L_000002a272cb2440;
S_000002a272ac9ab0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002a272c528b0_0 .net "EX_ALU_OUT", 31 0, L_000002a272d74560;  alias, 1 drivers
v000002a272c529f0_0 .net "EX_memread", 0 0, v000002a272d40c70_0;  alias, 1 drivers
v000002a272c2d570_0 .net "EX_memwrite", 0 0, v000002a272d40590_0;  alias, 1 drivers
v000002a272c2d610_0 .net "EX_opcode", 11 0, v000002a272d41850_0;  alias, 1 drivers
v000002a272d2eff0_0 .net "EX_rd_ind", 4 0, v000002a272d40630_0;  alias, 1 drivers
v000002a272d30210_0 .net "EX_rd_indzero", 0 0, L_000002a272de4770;  1 drivers
v000002a272d2f770_0 .net "EX_regwrite", 0 0, v000002a272d41670_0;  alias, 1 drivers
v000002a272d2e4b0_0 .net "EX_rs2_out", 31 0, v000002a272d40bd0_0;  alias, 1 drivers
v000002a272d2f090_0 .var "MEM_ALU_OUT", 31 0;
v000002a272d2f130_0 .var "MEM_memread", 0 0;
v000002a272d2ea50_0 .var "MEM_memwrite", 0 0;
v000002a272d2ee10_0 .var "MEM_opcode", 11 0;
v000002a272d2eb90_0 .var "MEM_rd_ind", 4 0;
v000002a272d2e230_0 .var "MEM_rd_indzero", 0 0;
v000002a272d2f1d0_0 .var "MEM_regwrite", 0 0;
v000002a272d2e9b0_0 .var "MEM_rs2", 31 0;
v000002a272d2ed70_0 .net "clk", 0 0, L_000002a272d8d000;  1 drivers
v000002a272d300d0_0 .net "rst", 0 0, v000002a272d70780_0;  alias, 1 drivers
E_000002a272cca520 .event posedge, v000002a272d300d0_0, v000002a272d2ed70_0;
S_000002a272ac9c40 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002a272ab1470 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a272ab14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a272ab14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a272ab1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a272ab1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a272ab1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a272ab15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a272ab15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a272ab1630 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a272ab1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a272ab16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a272ab16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a272ab1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a272ab1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a272ab1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a272ab17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a272ab17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a272ab1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a272ab1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a272ab1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a272ab18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a272ab1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a272ab1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a272ab1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a272ab19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a272d8ba90 .functor XOR 1, L_000002a272d8ba20, v000002a272d41530_0, C4<0>, C4<0>;
L_000002a272d8bb00 .functor NOT 1, L_000002a272d8ba90, C4<0>, C4<0>, C4<0>;
L_000002a272d8d070 .functor OR 1, v000002a272d70780_0, L_000002a272d8bb00, C4<0>, C4<0>;
L_000002a272d8d310 .functor NOT 1, L_000002a272d8d070, C4<0>, C4<0>, C4<0>;
v000002a272d33aa0_0 .net "ALU_OP", 3 0, v000002a272d32060_0;  1 drivers
v000002a272d330a0_0 .net "BranchDecision", 0 0, L_000002a272d8ba20;  1 drivers
v000002a272d33280_0 .net "CF", 0 0, v000002a272d336e0_0;  1 drivers
v000002a272d32e20_0 .net "EX_opcode", 11 0, v000002a272d41850_0;  alias, 1 drivers
v000002a272d326a0_0 .net "Wrong_prediction", 0 0, L_000002a272d8d310;  alias, 1 drivers
v000002a272d32ec0_0 .net "ZF", 0 0, L_000002a272d8c3c0;  1 drivers
L_000002a272d90ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a272d33500_0 .net/2u *"_ivl_0", 31 0, L_000002a272d90ce8;  1 drivers
v000002a272d327e0_0 .net *"_ivl_11", 0 0, L_000002a272d8d070;  1 drivers
v000002a272d32f60_0 .net *"_ivl_2", 31 0, L_000002a272d75320;  1 drivers
v000002a272d34360_0 .net *"_ivl_6", 0 0, L_000002a272d8ba90;  1 drivers
v000002a272d33b40_0 .net *"_ivl_8", 0 0, L_000002a272d8bb00;  1 drivers
v000002a272d33000_0 .net "alu_out", 31 0, L_000002a272d74560;  alias, 1 drivers
v000002a272d33820_0 .net "alu_outw", 31 0, v000002a272d33780_0;  1 drivers
v000002a272d33320_0 .net "is_beq", 0 0, v000002a272d40e50_0;  alias, 1 drivers
v000002a272d31e80_0 .net "is_bne", 0 0, v000002a272d403b0_0;  alias, 1 drivers
v000002a272d33640_0 .net "is_jal", 0 0, v000002a272d410d0_0;  alias, 1 drivers
v000002a272d32740_0 .net "oper1", 31 0, v000002a272d40950_0;  alias, 1 drivers
v000002a272d333c0_0 .net "oper2", 31 0, v000002a272d417b0_0;  alias, 1 drivers
v000002a272d33c80_0 .net "pc", 31 0, v000002a272d41490_0;  alias, 1 drivers
v000002a272d33460_0 .net "predicted", 0 0, v000002a272d41530_0;  alias, 1 drivers
v000002a272d33960_0 .net "rst", 0 0, v000002a272d70780_0;  alias, 1 drivers
L_000002a272d75320 .arith/sum 32, v000002a272d41490_0, L_000002a272d90ce8;
L_000002a272d74560 .functor MUXZ 32, v000002a272d33780_0, L_000002a272d75320, v000002a272d410d0_0, C4<>;
S_000002a272b10150 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002a272ac9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002a272d8b940 .functor AND 1, v000002a272d40e50_0, L_000002a272d8cdd0, C4<1>, C4<1>;
L_000002a272d8b9b0 .functor NOT 1, L_000002a272d8cdd0, C4<0>, C4<0>, C4<0>;
L_000002a272d8ce40 .functor AND 1, v000002a272d403b0_0, L_000002a272d8b9b0, C4<1>, C4<1>;
L_000002a272d8ba20 .functor OR 1, L_000002a272d8b940, L_000002a272d8ce40, C4<0>, C4<0>;
v000002a272d33f00_0 .net "BranchDecision", 0 0, L_000002a272d8ba20;  alias, 1 drivers
v000002a272d32100_0 .net *"_ivl_2", 0 0, L_000002a272d8b9b0;  1 drivers
v000002a272d32240_0 .net "is_beq", 0 0, v000002a272d40e50_0;  alias, 1 drivers
v000002a272d34220_0 .net "is_beq_taken", 0 0, L_000002a272d8b940;  1 drivers
v000002a272d342c0_0 .net "is_bne", 0 0, v000002a272d403b0_0;  alias, 1 drivers
v000002a272d33140_0 .net "is_bne_taken", 0 0, L_000002a272d8ce40;  1 drivers
v000002a272d33a00_0 .net "is_eq", 0 0, L_000002a272d8cdd0;  1 drivers
v000002a272d33fa0_0 .net "oper1", 31 0, v000002a272d40950_0;  alias, 1 drivers
v000002a272d32d80_0 .net "oper2", 31 0, v000002a272d417b0_0;  alias, 1 drivers
S_000002a272b102e0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002a272b10150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002a272d8bd30 .functor XOR 1, L_000002a272d75be0, L_000002a272d76360, C4<0>, C4<0>;
L_000002a272d8bbe0 .functor XOR 1, L_000002a272d764a0, L_000002a272d76540, C4<0>, C4<0>;
L_000002a272d8be10 .functor XOR 1, L_000002a272d75500, L_000002a272d75780, C4<0>, C4<0>;
L_000002a272d8b470 .functor XOR 1, L_000002a272d76680, L_000002a272d758c0, C4<0>, C4<0>;
L_000002a272d8ca50 .functor XOR 1, L_000002a272d75c80, L_000002a272d76b80, C4<0>, C4<0>;
L_000002a272d8ceb0 .functor XOR 1, L_000002a272d75e60, L_000002a272d76720, C4<0>, C4<0>;
L_000002a272d8c190 .functor XOR 1, L_000002a272de0c10, L_000002a272de25b0, C4<0>, C4<0>;
L_000002a272d8c350 .functor XOR 1, L_000002a272de05d0, L_000002a272de2470, C4<0>, C4<0>;
L_000002a272d8cd60 .functor XOR 1, L_000002a272de1070, L_000002a272de1a70, C4<0>, C4<0>;
L_000002a272d8c430 .functor XOR 1, L_000002a272de0e90, L_000002a272de0cb0, C4<0>, C4<0>;
L_000002a272d8b4e0 .functor XOR 1, L_000002a272de1390, L_000002a272ddff90, C4<0>, C4<0>;
L_000002a272d8cf90 .functor XOR 1, L_000002a272de0d50, L_000002a272de1e30, C4<0>, C4<0>;
L_000002a272d8cc10 .functor XOR 1, L_000002a272de19d0, L_000002a272de0a30, C4<0>, C4<0>;
L_000002a272d8c4a0 .functor XOR 1, L_000002a272de0210, L_000002a272de26f0, C4<0>, C4<0>;
L_000002a272d8c120 .functor XOR 1, L_000002a272de00d0, L_000002a272de0530, C4<0>, C4<0>;
L_000002a272d8b860 .functor XOR 1, L_000002a272de1890, L_000002a272de02b0, C4<0>, C4<0>;
L_000002a272d8c7b0 .functor XOR 1, L_000002a272de1ed0, L_000002a272de0b70, C4<0>, C4<0>;
L_000002a272d8b5c0 .functor XOR 1, L_000002a272de07b0, L_000002a272de2650, C4<0>, C4<0>;
L_000002a272d8c510 .functor XOR 1, L_000002a272de1110, L_000002a272de2290, C4<0>, C4<0>;
L_000002a272d8c6d0 .functor XOR 1, L_000002a272de2330, L_000002a272de0030, C4<0>, C4<0>;
L_000002a272d8b6a0 .functor XOR 1, L_000002a272de0fd0, L_000002a272de1430, C4<0>, C4<0>;
L_000002a272d8c580 .functor XOR 1, L_000002a272de23d0, L_000002a272de0df0, C4<0>, C4<0>;
L_000002a272d8b710 .functor XOR 1, L_000002a272de1b10, L_000002a272de1bb0, C4<0>, C4<0>;
L_000002a272d8c5f0 .functor XOR 1, L_000002a272de2510, L_000002a272de0f30, C4<0>, C4<0>;
L_000002a272d8b8d0 .functor XOR 1, L_000002a272de1c50, L_000002a272de0170, C4<0>, C4<0>;
L_000002a272d8c660 .functor XOR 1, L_000002a272de0350, L_000002a272de0850, C4<0>, C4<0>;
L_000002a272d8c740 .functor XOR 1, L_000002a272de0670, L_000002a272de20b0, C4<0>, C4<0>;
L_000002a272d8c820 .functor XOR 1, L_000002a272de0710, L_000002a272de03f0, C4<0>, C4<0>;
L_000002a272d8cb30 .functor XOR 1, L_000002a272de0990, L_000002a272de1cf0, C4<0>, C4<0>;
L_000002a272d8c890 .functor XOR 1, L_000002a272de0490, L_000002a272de08f0, C4<0>, C4<0>;
L_000002a272d8c900 .functor XOR 1, L_000002a272de11b0, L_000002a272de0ad0, C4<0>, C4<0>;
L_000002a272d8cba0 .functor XOR 1, L_000002a272de12f0, L_000002a272de16b0, C4<0>, C4<0>;
L_000002a272d8cdd0/0/0 .functor OR 1, L_000002a272de1570, L_000002a272de14d0, L_000002a272de1610, L_000002a272de1750;
L_000002a272d8cdd0/0/4 .functor OR 1, L_000002a272de1d90, L_000002a272de17f0, L_000002a272de1930, L_000002a272de21f0;
L_000002a272d8cdd0/0/8 .functor OR 1, L_000002a272de1f70, L_000002a272de2010, L_000002a272de2150, L_000002a272de3230;
L_000002a272d8cdd0/0/12 .functor OR 1, L_000002a272de3cd0, L_000002a272de3a50, L_000002a272de4270, L_000002a272de2a10;
L_000002a272d8cdd0/0/16 .functor OR 1, L_000002a272de4ef0, L_000002a272de35f0, L_000002a272de2790, L_000002a272de3190;
L_000002a272d8cdd0/0/20 .functor OR 1, L_000002a272de28d0, L_000002a272de2d30, L_000002a272de2dd0, L_000002a272de43b0;
L_000002a272d8cdd0/0/24 .functor OR 1, L_000002a272de2830, L_000002a272de4090, L_000002a272de2ab0, L_000002a272de4450;
L_000002a272d8cdd0/0/28 .functor OR 1, L_000002a272de34b0, L_000002a272de4950, L_000002a272de4630, L_000002a272de2970;
L_000002a272d8cdd0/1/0 .functor OR 1, L_000002a272d8cdd0/0/0, L_000002a272d8cdd0/0/4, L_000002a272d8cdd0/0/8, L_000002a272d8cdd0/0/12;
L_000002a272d8cdd0/1/4 .functor OR 1, L_000002a272d8cdd0/0/16, L_000002a272d8cdd0/0/20, L_000002a272d8cdd0/0/24, L_000002a272d8cdd0/0/28;
L_000002a272d8cdd0 .functor NOR 1, L_000002a272d8cdd0/1/0, L_000002a272d8cdd0/1/4, C4<0>, C4<0>;
v000002a272d2f270_0 .net *"_ivl_0", 0 0, L_000002a272d8bd30;  1 drivers
v000002a272d2dfb0_0 .net *"_ivl_101", 0 0, L_000002a272de0b70;  1 drivers
v000002a272d2fb30_0 .net *"_ivl_102", 0 0, L_000002a272d8b5c0;  1 drivers
v000002a272d2e550_0 .net *"_ivl_105", 0 0, L_000002a272de07b0;  1 drivers
v000002a272d2f310_0 .net *"_ivl_107", 0 0, L_000002a272de2650;  1 drivers
v000002a272d30350_0 .net *"_ivl_108", 0 0, L_000002a272d8c510;  1 drivers
v000002a272d302b0_0 .net *"_ivl_11", 0 0, L_000002a272d76540;  1 drivers
v000002a272d2e690_0 .net *"_ivl_111", 0 0, L_000002a272de1110;  1 drivers
v000002a272d2fa90_0 .net *"_ivl_113", 0 0, L_000002a272de2290;  1 drivers
v000002a272d2f3b0_0 .net *"_ivl_114", 0 0, L_000002a272d8c6d0;  1 drivers
v000002a272d2f630_0 .net *"_ivl_117", 0 0, L_000002a272de2330;  1 drivers
v000002a272d2e730_0 .net *"_ivl_119", 0 0, L_000002a272de0030;  1 drivers
v000002a272d2e910_0 .net *"_ivl_12", 0 0, L_000002a272d8be10;  1 drivers
v000002a272d2de70_0 .net *"_ivl_120", 0 0, L_000002a272d8b6a0;  1 drivers
v000002a272d30170_0 .net *"_ivl_123", 0 0, L_000002a272de0fd0;  1 drivers
v000002a272d2f810_0 .net *"_ivl_125", 0 0, L_000002a272de1430;  1 drivers
v000002a272d2f450_0 .net *"_ivl_126", 0 0, L_000002a272d8c580;  1 drivers
v000002a272d2dbf0_0 .net *"_ivl_129", 0 0, L_000002a272de23d0;  1 drivers
v000002a272d2fbd0_0 .net *"_ivl_131", 0 0, L_000002a272de0df0;  1 drivers
v000002a272d2f4f0_0 .net *"_ivl_132", 0 0, L_000002a272d8b710;  1 drivers
v000002a272d2f6d0_0 .net *"_ivl_135", 0 0, L_000002a272de1b10;  1 drivers
v000002a272d2fc70_0 .net *"_ivl_137", 0 0, L_000002a272de1bb0;  1 drivers
v000002a272d2fe50_0 .net *"_ivl_138", 0 0, L_000002a272d8c5f0;  1 drivers
v000002a272d2f590_0 .net *"_ivl_141", 0 0, L_000002a272de2510;  1 drivers
v000002a272d2fd10_0 .net *"_ivl_143", 0 0, L_000002a272de0f30;  1 drivers
v000002a272d2dc90_0 .net *"_ivl_144", 0 0, L_000002a272d8b8d0;  1 drivers
v000002a272d2f8b0_0 .net *"_ivl_147", 0 0, L_000002a272de1c50;  1 drivers
v000002a272d2eaf0_0 .net *"_ivl_149", 0 0, L_000002a272de0170;  1 drivers
v000002a272d2f950_0 .net *"_ivl_15", 0 0, L_000002a272d75500;  1 drivers
v000002a272d2ef50_0 .net *"_ivl_150", 0 0, L_000002a272d8c660;  1 drivers
v000002a272d2eeb0_0 .net *"_ivl_153", 0 0, L_000002a272de0350;  1 drivers
v000002a272d2e870_0 .net *"_ivl_155", 0 0, L_000002a272de0850;  1 drivers
v000002a272d2fef0_0 .net *"_ivl_156", 0 0, L_000002a272d8c740;  1 drivers
v000002a272d2e2d0_0 .net *"_ivl_159", 0 0, L_000002a272de0670;  1 drivers
v000002a272d2dd30_0 .net *"_ivl_161", 0 0, L_000002a272de20b0;  1 drivers
v000002a272d2fdb0_0 .net *"_ivl_162", 0 0, L_000002a272d8c820;  1 drivers
v000002a272d2f9f0_0 .net *"_ivl_165", 0 0, L_000002a272de0710;  1 drivers
v000002a272d30030_0 .net *"_ivl_167", 0 0, L_000002a272de03f0;  1 drivers
v000002a272d2ecd0_0 .net *"_ivl_168", 0 0, L_000002a272d8cb30;  1 drivers
v000002a272d2ddd0_0 .net *"_ivl_17", 0 0, L_000002a272d75780;  1 drivers
v000002a272d2df10_0 .net *"_ivl_171", 0 0, L_000002a272de0990;  1 drivers
v000002a272d2e050_0 .net *"_ivl_173", 0 0, L_000002a272de1cf0;  1 drivers
v000002a272d2e0f0_0 .net *"_ivl_174", 0 0, L_000002a272d8c890;  1 drivers
v000002a272d2e190_0 .net *"_ivl_177", 0 0, L_000002a272de0490;  1 drivers
v000002a272d2e370_0 .net *"_ivl_179", 0 0, L_000002a272de08f0;  1 drivers
v000002a272d2e410_0 .net *"_ivl_18", 0 0, L_000002a272d8b470;  1 drivers
v000002a272d2e5f0_0 .net *"_ivl_180", 0 0, L_000002a272d8c900;  1 drivers
v000002a272d2e7d0_0 .net *"_ivl_183", 0 0, L_000002a272de11b0;  1 drivers
v000002a272d2ec30_0 .net *"_ivl_185", 0 0, L_000002a272de0ad0;  1 drivers
v000002a272d31390_0 .net *"_ivl_186", 0 0, L_000002a272d8cba0;  1 drivers
v000002a272d30a30_0 .net *"_ivl_190", 0 0, L_000002a272de12f0;  1 drivers
v000002a272d30fd0_0 .net *"_ivl_192", 0 0, L_000002a272de16b0;  1 drivers
v000002a272d31430_0 .net *"_ivl_194", 0 0, L_000002a272de1570;  1 drivers
v000002a272d314d0_0 .net *"_ivl_196", 0 0, L_000002a272de14d0;  1 drivers
v000002a272d31250_0 .net *"_ivl_198", 0 0, L_000002a272de1610;  1 drivers
v000002a272d30cb0_0 .net *"_ivl_200", 0 0, L_000002a272de1750;  1 drivers
v000002a272d31750_0 .net *"_ivl_202", 0 0, L_000002a272de1d90;  1 drivers
v000002a272d303f0_0 .net *"_ivl_204", 0 0, L_000002a272de17f0;  1 drivers
v000002a272d31890_0 .net *"_ivl_206", 0 0, L_000002a272de1930;  1 drivers
v000002a272d308f0_0 .net *"_ivl_208", 0 0, L_000002a272de21f0;  1 drivers
v000002a272d31610_0 .net *"_ivl_21", 0 0, L_000002a272d76680;  1 drivers
v000002a272d31070_0 .net *"_ivl_210", 0 0, L_000002a272de1f70;  1 drivers
v000002a272d317f0_0 .net *"_ivl_212", 0 0, L_000002a272de2010;  1 drivers
v000002a272d31570_0 .net *"_ivl_214", 0 0, L_000002a272de2150;  1 drivers
v000002a272d31110_0 .net *"_ivl_216", 0 0, L_000002a272de3230;  1 drivers
v000002a272d316b0_0 .net *"_ivl_218", 0 0, L_000002a272de3cd0;  1 drivers
v000002a272d31930_0 .net *"_ivl_220", 0 0, L_000002a272de3a50;  1 drivers
v000002a272d319d0_0 .net *"_ivl_222", 0 0, L_000002a272de4270;  1 drivers
v000002a272d30990_0 .net *"_ivl_224", 0 0, L_000002a272de2a10;  1 drivers
v000002a272d305d0_0 .net *"_ivl_226", 0 0, L_000002a272de4ef0;  1 drivers
v000002a272d31a70_0 .net *"_ivl_228", 0 0, L_000002a272de35f0;  1 drivers
v000002a272d312f0_0 .net *"_ivl_23", 0 0, L_000002a272d758c0;  1 drivers
v000002a272d307b0_0 .net *"_ivl_230", 0 0, L_000002a272de2790;  1 drivers
v000002a272d30490_0 .net *"_ivl_232", 0 0, L_000002a272de3190;  1 drivers
v000002a272d30ad0_0 .net *"_ivl_234", 0 0, L_000002a272de28d0;  1 drivers
v000002a272d30e90_0 .net *"_ivl_236", 0 0, L_000002a272de2d30;  1 drivers
v000002a272d30b70_0 .net *"_ivl_238", 0 0, L_000002a272de2dd0;  1 drivers
v000002a272d30c10_0 .net *"_ivl_24", 0 0, L_000002a272d8ca50;  1 drivers
v000002a272d311b0_0 .net *"_ivl_240", 0 0, L_000002a272de43b0;  1 drivers
v000002a272d30710_0 .net *"_ivl_242", 0 0, L_000002a272de2830;  1 drivers
v000002a272d30530_0 .net *"_ivl_244", 0 0, L_000002a272de4090;  1 drivers
v000002a272d30670_0 .net *"_ivl_246", 0 0, L_000002a272de2ab0;  1 drivers
v000002a272d30850_0 .net *"_ivl_248", 0 0, L_000002a272de4450;  1 drivers
v000002a272d30f30_0 .net *"_ivl_250", 0 0, L_000002a272de34b0;  1 drivers
v000002a272d30d50_0 .net *"_ivl_252", 0 0, L_000002a272de4950;  1 drivers
v000002a272d30df0_0 .net *"_ivl_254", 0 0, L_000002a272de4630;  1 drivers
v000002a272c52270_0 .net *"_ivl_256", 0 0, L_000002a272de2970;  1 drivers
v000002a272d35260_0 .net *"_ivl_27", 0 0, L_000002a272d75c80;  1 drivers
v000002a272d349a0_0 .net *"_ivl_29", 0 0, L_000002a272d76b80;  1 drivers
v000002a272d35300_0 .net *"_ivl_3", 0 0, L_000002a272d75be0;  1 drivers
v000002a272d34f40_0 .net *"_ivl_30", 0 0, L_000002a272d8ceb0;  1 drivers
v000002a272d351c0_0 .net *"_ivl_33", 0 0, L_000002a272d75e60;  1 drivers
v000002a272d34540_0 .net *"_ivl_35", 0 0, L_000002a272d76720;  1 drivers
v000002a272d34fe0_0 .net *"_ivl_36", 0 0, L_000002a272d8c190;  1 drivers
v000002a272d35a80_0 .net *"_ivl_39", 0 0, L_000002a272de0c10;  1 drivers
v000002a272d35080_0 .net *"_ivl_41", 0 0, L_000002a272de25b0;  1 drivers
v000002a272d353a0_0 .net *"_ivl_42", 0 0, L_000002a272d8c350;  1 drivers
v000002a272d35120_0 .net *"_ivl_45", 0 0, L_000002a272de05d0;  1 drivers
v000002a272d35580_0 .net *"_ivl_47", 0 0, L_000002a272de2470;  1 drivers
v000002a272d35440_0 .net *"_ivl_48", 0 0, L_000002a272d8cd60;  1 drivers
v000002a272d34680_0 .net *"_ivl_5", 0 0, L_000002a272d76360;  1 drivers
v000002a272d34c20_0 .net *"_ivl_51", 0 0, L_000002a272de1070;  1 drivers
v000002a272d34860_0 .net *"_ivl_53", 0 0, L_000002a272de1a70;  1 drivers
v000002a272d35620_0 .net *"_ivl_54", 0 0, L_000002a272d8c430;  1 drivers
v000002a272d354e0_0 .net *"_ivl_57", 0 0, L_000002a272de0e90;  1 drivers
v000002a272d34ae0_0 .net *"_ivl_59", 0 0, L_000002a272de0cb0;  1 drivers
v000002a272d34b80_0 .net *"_ivl_6", 0 0, L_000002a272d8bbe0;  1 drivers
v000002a272d359e0_0 .net *"_ivl_60", 0 0, L_000002a272d8b4e0;  1 drivers
v000002a272d356c0_0 .net *"_ivl_63", 0 0, L_000002a272de1390;  1 drivers
v000002a272d34cc0_0 .net *"_ivl_65", 0 0, L_000002a272ddff90;  1 drivers
v000002a272d35760_0 .net *"_ivl_66", 0 0, L_000002a272d8cf90;  1 drivers
v000002a272d35800_0 .net *"_ivl_69", 0 0, L_000002a272de0d50;  1 drivers
v000002a272d358a0_0 .net *"_ivl_71", 0 0, L_000002a272de1e30;  1 drivers
v000002a272d34a40_0 .net *"_ivl_72", 0 0, L_000002a272d8cc10;  1 drivers
v000002a272d34d60_0 .net *"_ivl_75", 0 0, L_000002a272de19d0;  1 drivers
v000002a272d345e0_0 .net *"_ivl_77", 0 0, L_000002a272de0a30;  1 drivers
v000002a272d35940_0 .net *"_ivl_78", 0 0, L_000002a272d8c4a0;  1 drivers
v000002a272d34400_0 .net *"_ivl_81", 0 0, L_000002a272de0210;  1 drivers
v000002a272d344a0_0 .net *"_ivl_83", 0 0, L_000002a272de26f0;  1 drivers
v000002a272d347c0_0 .net *"_ivl_84", 0 0, L_000002a272d8c120;  1 drivers
v000002a272d34720_0 .net *"_ivl_87", 0 0, L_000002a272de00d0;  1 drivers
v000002a272d34900_0 .net *"_ivl_89", 0 0, L_000002a272de0530;  1 drivers
v000002a272d34e00_0 .net *"_ivl_9", 0 0, L_000002a272d764a0;  1 drivers
v000002a272d34ea0_0 .net *"_ivl_90", 0 0, L_000002a272d8b860;  1 drivers
v000002a272d335a0_0 .net *"_ivl_93", 0 0, L_000002a272de1890;  1 drivers
v000002a272d32b00_0 .net *"_ivl_95", 0 0, L_000002a272de02b0;  1 drivers
v000002a272d32ce0_0 .net *"_ivl_96", 0 0, L_000002a272d8c7b0;  1 drivers
v000002a272d32a60_0 .net *"_ivl_99", 0 0, L_000002a272de1ed0;  1 drivers
v000002a272d331e0_0 .net "a", 31 0, v000002a272d40950_0;  alias, 1 drivers
v000002a272d32420_0 .net "b", 31 0, v000002a272d417b0_0;  alias, 1 drivers
v000002a272d32c40_0 .net "out", 0 0, L_000002a272d8cdd0;  alias, 1 drivers
v000002a272d32920_0 .net "temp", 31 0, L_000002a272de1250;  1 drivers
L_000002a272d75be0 .part v000002a272d40950_0, 0, 1;
L_000002a272d76360 .part v000002a272d417b0_0, 0, 1;
L_000002a272d764a0 .part v000002a272d40950_0, 1, 1;
L_000002a272d76540 .part v000002a272d417b0_0, 1, 1;
L_000002a272d75500 .part v000002a272d40950_0, 2, 1;
L_000002a272d75780 .part v000002a272d417b0_0, 2, 1;
L_000002a272d76680 .part v000002a272d40950_0, 3, 1;
L_000002a272d758c0 .part v000002a272d417b0_0, 3, 1;
L_000002a272d75c80 .part v000002a272d40950_0, 4, 1;
L_000002a272d76b80 .part v000002a272d417b0_0, 4, 1;
L_000002a272d75e60 .part v000002a272d40950_0, 5, 1;
L_000002a272d76720 .part v000002a272d417b0_0, 5, 1;
L_000002a272de0c10 .part v000002a272d40950_0, 6, 1;
L_000002a272de25b0 .part v000002a272d417b0_0, 6, 1;
L_000002a272de05d0 .part v000002a272d40950_0, 7, 1;
L_000002a272de2470 .part v000002a272d417b0_0, 7, 1;
L_000002a272de1070 .part v000002a272d40950_0, 8, 1;
L_000002a272de1a70 .part v000002a272d417b0_0, 8, 1;
L_000002a272de0e90 .part v000002a272d40950_0, 9, 1;
L_000002a272de0cb0 .part v000002a272d417b0_0, 9, 1;
L_000002a272de1390 .part v000002a272d40950_0, 10, 1;
L_000002a272ddff90 .part v000002a272d417b0_0, 10, 1;
L_000002a272de0d50 .part v000002a272d40950_0, 11, 1;
L_000002a272de1e30 .part v000002a272d417b0_0, 11, 1;
L_000002a272de19d0 .part v000002a272d40950_0, 12, 1;
L_000002a272de0a30 .part v000002a272d417b0_0, 12, 1;
L_000002a272de0210 .part v000002a272d40950_0, 13, 1;
L_000002a272de26f0 .part v000002a272d417b0_0, 13, 1;
L_000002a272de00d0 .part v000002a272d40950_0, 14, 1;
L_000002a272de0530 .part v000002a272d417b0_0, 14, 1;
L_000002a272de1890 .part v000002a272d40950_0, 15, 1;
L_000002a272de02b0 .part v000002a272d417b0_0, 15, 1;
L_000002a272de1ed0 .part v000002a272d40950_0, 16, 1;
L_000002a272de0b70 .part v000002a272d417b0_0, 16, 1;
L_000002a272de07b0 .part v000002a272d40950_0, 17, 1;
L_000002a272de2650 .part v000002a272d417b0_0, 17, 1;
L_000002a272de1110 .part v000002a272d40950_0, 18, 1;
L_000002a272de2290 .part v000002a272d417b0_0, 18, 1;
L_000002a272de2330 .part v000002a272d40950_0, 19, 1;
L_000002a272de0030 .part v000002a272d417b0_0, 19, 1;
L_000002a272de0fd0 .part v000002a272d40950_0, 20, 1;
L_000002a272de1430 .part v000002a272d417b0_0, 20, 1;
L_000002a272de23d0 .part v000002a272d40950_0, 21, 1;
L_000002a272de0df0 .part v000002a272d417b0_0, 21, 1;
L_000002a272de1b10 .part v000002a272d40950_0, 22, 1;
L_000002a272de1bb0 .part v000002a272d417b0_0, 22, 1;
L_000002a272de2510 .part v000002a272d40950_0, 23, 1;
L_000002a272de0f30 .part v000002a272d417b0_0, 23, 1;
L_000002a272de1c50 .part v000002a272d40950_0, 24, 1;
L_000002a272de0170 .part v000002a272d417b0_0, 24, 1;
L_000002a272de0350 .part v000002a272d40950_0, 25, 1;
L_000002a272de0850 .part v000002a272d417b0_0, 25, 1;
L_000002a272de0670 .part v000002a272d40950_0, 26, 1;
L_000002a272de20b0 .part v000002a272d417b0_0, 26, 1;
L_000002a272de0710 .part v000002a272d40950_0, 27, 1;
L_000002a272de03f0 .part v000002a272d417b0_0, 27, 1;
L_000002a272de0990 .part v000002a272d40950_0, 28, 1;
L_000002a272de1cf0 .part v000002a272d417b0_0, 28, 1;
L_000002a272de0490 .part v000002a272d40950_0, 29, 1;
L_000002a272de08f0 .part v000002a272d417b0_0, 29, 1;
L_000002a272de11b0 .part v000002a272d40950_0, 30, 1;
L_000002a272de0ad0 .part v000002a272d417b0_0, 30, 1;
LS_000002a272de1250_0_0 .concat8 [ 1 1 1 1], L_000002a272d8bd30, L_000002a272d8bbe0, L_000002a272d8be10, L_000002a272d8b470;
LS_000002a272de1250_0_4 .concat8 [ 1 1 1 1], L_000002a272d8ca50, L_000002a272d8ceb0, L_000002a272d8c190, L_000002a272d8c350;
LS_000002a272de1250_0_8 .concat8 [ 1 1 1 1], L_000002a272d8cd60, L_000002a272d8c430, L_000002a272d8b4e0, L_000002a272d8cf90;
LS_000002a272de1250_0_12 .concat8 [ 1 1 1 1], L_000002a272d8cc10, L_000002a272d8c4a0, L_000002a272d8c120, L_000002a272d8b860;
LS_000002a272de1250_0_16 .concat8 [ 1 1 1 1], L_000002a272d8c7b0, L_000002a272d8b5c0, L_000002a272d8c510, L_000002a272d8c6d0;
LS_000002a272de1250_0_20 .concat8 [ 1 1 1 1], L_000002a272d8b6a0, L_000002a272d8c580, L_000002a272d8b710, L_000002a272d8c5f0;
LS_000002a272de1250_0_24 .concat8 [ 1 1 1 1], L_000002a272d8b8d0, L_000002a272d8c660, L_000002a272d8c740, L_000002a272d8c820;
LS_000002a272de1250_0_28 .concat8 [ 1 1 1 1], L_000002a272d8cb30, L_000002a272d8c890, L_000002a272d8c900, L_000002a272d8cba0;
LS_000002a272de1250_1_0 .concat8 [ 4 4 4 4], LS_000002a272de1250_0_0, LS_000002a272de1250_0_4, LS_000002a272de1250_0_8, LS_000002a272de1250_0_12;
LS_000002a272de1250_1_4 .concat8 [ 4 4 4 4], LS_000002a272de1250_0_16, LS_000002a272de1250_0_20, LS_000002a272de1250_0_24, LS_000002a272de1250_0_28;
L_000002a272de1250 .concat8 [ 16 16 0 0], LS_000002a272de1250_1_0, LS_000002a272de1250_1_4;
L_000002a272de12f0 .part v000002a272d40950_0, 31, 1;
L_000002a272de16b0 .part v000002a272d417b0_0, 31, 1;
L_000002a272de1570 .part L_000002a272de1250, 0, 1;
L_000002a272de14d0 .part L_000002a272de1250, 1, 1;
L_000002a272de1610 .part L_000002a272de1250, 2, 1;
L_000002a272de1750 .part L_000002a272de1250, 3, 1;
L_000002a272de1d90 .part L_000002a272de1250, 4, 1;
L_000002a272de17f0 .part L_000002a272de1250, 5, 1;
L_000002a272de1930 .part L_000002a272de1250, 6, 1;
L_000002a272de21f0 .part L_000002a272de1250, 7, 1;
L_000002a272de1f70 .part L_000002a272de1250, 8, 1;
L_000002a272de2010 .part L_000002a272de1250, 9, 1;
L_000002a272de2150 .part L_000002a272de1250, 10, 1;
L_000002a272de3230 .part L_000002a272de1250, 11, 1;
L_000002a272de3cd0 .part L_000002a272de1250, 12, 1;
L_000002a272de3a50 .part L_000002a272de1250, 13, 1;
L_000002a272de4270 .part L_000002a272de1250, 14, 1;
L_000002a272de2a10 .part L_000002a272de1250, 15, 1;
L_000002a272de4ef0 .part L_000002a272de1250, 16, 1;
L_000002a272de35f0 .part L_000002a272de1250, 17, 1;
L_000002a272de2790 .part L_000002a272de1250, 18, 1;
L_000002a272de3190 .part L_000002a272de1250, 19, 1;
L_000002a272de28d0 .part L_000002a272de1250, 20, 1;
L_000002a272de2d30 .part L_000002a272de1250, 21, 1;
L_000002a272de2dd0 .part L_000002a272de1250, 22, 1;
L_000002a272de43b0 .part L_000002a272de1250, 23, 1;
L_000002a272de2830 .part L_000002a272de1250, 24, 1;
L_000002a272de4090 .part L_000002a272de1250, 25, 1;
L_000002a272de2ab0 .part L_000002a272de1250, 26, 1;
L_000002a272de4450 .part L_000002a272de1250, 27, 1;
L_000002a272de34b0 .part L_000002a272de1250, 28, 1;
L_000002a272de4950 .part L_000002a272de1250, 29, 1;
L_000002a272de4630 .part L_000002a272de1250, 30, 1;
L_000002a272de2970 .part L_000002a272de1250, 31, 1;
S_000002a272ac8210 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002a272ac9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002a272cca320 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002a272d8c3c0 .functor NOT 1, L_000002a272d74f60, C4<0>, C4<0>, C4<0>;
v000002a272d33dc0_0 .net "A", 31 0, v000002a272d40950_0;  alias, 1 drivers
v000002a272d329c0_0 .net "ALUOP", 3 0, v000002a272d32060_0;  alias, 1 drivers
v000002a272d31f20_0 .net "B", 31 0, v000002a272d417b0_0;  alias, 1 drivers
v000002a272d336e0_0 .var "CF", 0 0;
v000002a272d33e60_0 .net "ZF", 0 0, L_000002a272d8c3c0;  alias, 1 drivers
v000002a272d338c0_0 .net *"_ivl_1", 0 0, L_000002a272d74f60;  1 drivers
v000002a272d33780_0 .var "res", 31 0;
E_000002a272cc9860 .event anyedge, v000002a272d329c0_0, v000002a272d331e0_0, v000002a272d32420_0, v000002a272d336e0_0;
L_000002a272d74f60 .reduce/or v000002a272d33780_0;
S_000002a272ac83a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002a272ac9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002a272d363c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a272d363f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a272d36430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a272d36468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a272d364a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a272d364d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a272d36510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a272d36548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a272d36580 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a272d365b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a272d365f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a272d36628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a272d36660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a272d36698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a272d366d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a272d36708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a272d36740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a272d36778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a272d367b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a272d367e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a272d36820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a272d36858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a272d36890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a272d368c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a272d36900 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a272d32060_0 .var "ALU_OP", 3 0;
v000002a272d32ba0_0 .net "opcode", 11 0, v000002a272d41850_0;  alias, 1 drivers
E_000002a272cca660 .event anyedge, v000002a272c2d610_0;
S_000002a272b0d8b0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002a272d3f4b0_0 .net "EX1_forward_to_B", 31 0, v000002a272d3e010_0;  alias, 1 drivers
v000002a272d3dcf0_0 .net "EX_PFC", 31 0, v000002a272d3f7d0_0;  alias, 1 drivers
v000002a272d3faf0_0 .net "EX_PFC_to_IF", 31 0, L_000002a272d74a60;  alias, 1 drivers
v000002a272d3da70_0 .net "alu_selA", 1 0, L_000002a272d70b40;  alias, 1 drivers
v000002a272d3fcd0_0 .net "alu_selB", 1 0, L_000002a272d700a0;  alias, 1 drivers
v000002a272d3dd90_0 .net "ex_haz", 31 0, v000002a272d2f090_0;  alias, 1 drivers
v000002a272d3e8d0_0 .net "id_haz", 31 0, L_000002a272d74560;  alias, 1 drivers
v000002a272d3fc30_0 .net "is_jr", 0 0, v000002a272d3ec90_0;  alias, 1 drivers
v000002a272d3efb0_0 .net "mem_haz", 31 0, L_000002a272d8d230;  alias, 1 drivers
v000002a272d3f870_0 .net "oper1", 31 0, L_000002a272d792b0;  alias, 1 drivers
v000002a272d3f230_0 .net "oper2", 31 0, L_000002a272d8cac0;  alias, 1 drivers
v000002a272d3ded0_0 .net "pc", 31 0, v000002a272d3fa50_0;  alias, 1 drivers
v000002a272d3e830_0 .net "rs1", 31 0, v000002a272d3df70_0;  alias, 1 drivers
v000002a272d3e150_0 .net "rs2_in", 31 0, v000002a272d3e290_0;  alias, 1 drivers
v000002a272d3f910_0 .net "rs2_out", 31 0, L_000002a272d8c9e0;  alias, 1 drivers
v000002a272d3f2d0_0 .net "store_rs2_forward", 1 0, L_000002a272d6fe20;  alias, 1 drivers
L_000002a272d74a60 .functor MUXZ 32, v000002a272d3f7d0_0, L_000002a272d792b0, v000002a272d3ec90_0, C4<>;
S_000002a272b0da40 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002a272b0d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002a272cc98e0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002a272d78de0 .functor NOT 1, L_000002a272d767c0, C4<0>, C4<0>, C4<0>;
L_000002a272d77fe0 .functor NOT 1, L_000002a272d75a00, C4<0>, C4<0>, C4<0>;
L_000002a272d77f00 .functor NOT 1, L_000002a272d74ce0, C4<0>, C4<0>, C4<0>;
L_000002a272d78bb0 .functor NOT 1, L_000002a272d74740, C4<0>, C4<0>, C4<0>;
L_000002a272d78f30 .functor AND 32, L_000002a272d78ec0, v000002a272d3df70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d78c90 .functor AND 32, L_000002a272d789f0, L_000002a272d8d230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d78d00 .functor OR 32, L_000002a272d78f30, L_000002a272d78c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a272d78fa0 .functor AND 32, L_000002a272d78a60, v000002a272d2f090_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d77f70 .functor OR 32, L_000002a272d78d00, L_000002a272d78fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a272d79240 .functor AND 32, L_000002a272d78210, L_000002a272d74560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d792b0 .functor OR 32, L_000002a272d77f70, L_000002a272d79240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a272d31d40_0 .net *"_ivl_1", 0 0, L_000002a272d767c0;  1 drivers
v000002a272d31de0_0 .net *"_ivl_13", 0 0, L_000002a272d74ce0;  1 drivers
v000002a272d324c0_0 .net *"_ivl_14", 0 0, L_000002a272d77f00;  1 drivers
v000002a272d32560_0 .net *"_ivl_19", 0 0, L_000002a272d75fa0;  1 drivers
v000002a272d32600_0 .net *"_ivl_2", 0 0, L_000002a272d78de0;  1 drivers
v000002a272d39cb0_0 .net *"_ivl_23", 0 0, L_000002a272d75d20;  1 drivers
v000002a272d38e50_0 .net *"_ivl_27", 0 0, L_000002a272d74740;  1 drivers
v000002a272d38f90_0 .net *"_ivl_28", 0 0, L_000002a272d78bb0;  1 drivers
v000002a272d395d0_0 .net *"_ivl_33", 0 0, L_000002a272d75dc0;  1 drivers
v000002a272d38db0_0 .net *"_ivl_37", 0 0, L_000002a272d755a0;  1 drivers
v000002a272d39170_0 .net *"_ivl_40", 31 0, L_000002a272d78f30;  1 drivers
v000002a272d37cd0_0 .net *"_ivl_42", 31 0, L_000002a272d78c90;  1 drivers
v000002a272d38ef0_0 .net *"_ivl_44", 31 0, L_000002a272d78d00;  1 drivers
v000002a272d3a110_0 .net *"_ivl_46", 31 0, L_000002a272d78fa0;  1 drivers
v000002a272d38d10_0 .net *"_ivl_48", 31 0, L_000002a272d77f70;  1 drivers
v000002a272d39490_0 .net *"_ivl_50", 31 0, L_000002a272d79240;  1 drivers
v000002a272d39030_0 .net *"_ivl_7", 0 0, L_000002a272d75a00;  1 drivers
v000002a272d39c10_0 .net *"_ivl_8", 0 0, L_000002a272d77fe0;  1 drivers
v000002a272d390d0_0 .net "ina", 31 0, v000002a272d3df70_0;  alias, 1 drivers
v000002a272d39210_0 .net "inb", 31 0, L_000002a272d8d230;  alias, 1 drivers
v000002a272d388b0_0 .net "inc", 31 0, v000002a272d2f090_0;  alias, 1 drivers
v000002a272d38450_0 .net "ind", 31 0, L_000002a272d74560;  alias, 1 drivers
v000002a272d38bd0_0 .net "out", 31 0, L_000002a272d792b0;  alias, 1 drivers
v000002a272d38310_0 .net "s0", 31 0, L_000002a272d78ec0;  1 drivers
v000002a272d392b0_0 .net "s1", 31 0, L_000002a272d789f0;  1 drivers
v000002a272d379b0_0 .net "s2", 31 0, L_000002a272d78a60;  1 drivers
v000002a272d38130_0 .net "s3", 31 0, L_000002a272d78210;  1 drivers
v000002a272d3a070_0 .net "sel", 1 0, L_000002a272d70b40;  alias, 1 drivers
L_000002a272d767c0 .part L_000002a272d70b40, 1, 1;
LS_000002a272d76400_0_0 .concat [ 1 1 1 1], L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0;
LS_000002a272d76400_0_4 .concat [ 1 1 1 1], L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0;
LS_000002a272d76400_0_8 .concat [ 1 1 1 1], L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0;
LS_000002a272d76400_0_12 .concat [ 1 1 1 1], L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0;
LS_000002a272d76400_0_16 .concat [ 1 1 1 1], L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0;
LS_000002a272d76400_0_20 .concat [ 1 1 1 1], L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0;
LS_000002a272d76400_0_24 .concat [ 1 1 1 1], L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0;
LS_000002a272d76400_0_28 .concat [ 1 1 1 1], L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0, L_000002a272d78de0;
LS_000002a272d76400_1_0 .concat [ 4 4 4 4], LS_000002a272d76400_0_0, LS_000002a272d76400_0_4, LS_000002a272d76400_0_8, LS_000002a272d76400_0_12;
LS_000002a272d76400_1_4 .concat [ 4 4 4 4], LS_000002a272d76400_0_16, LS_000002a272d76400_0_20, LS_000002a272d76400_0_24, LS_000002a272d76400_0_28;
L_000002a272d76400 .concat [ 16 16 0 0], LS_000002a272d76400_1_0, LS_000002a272d76400_1_4;
L_000002a272d75a00 .part L_000002a272d70b40, 0, 1;
LS_000002a272d76860_0_0 .concat [ 1 1 1 1], L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0;
LS_000002a272d76860_0_4 .concat [ 1 1 1 1], L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0;
LS_000002a272d76860_0_8 .concat [ 1 1 1 1], L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0;
LS_000002a272d76860_0_12 .concat [ 1 1 1 1], L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0;
LS_000002a272d76860_0_16 .concat [ 1 1 1 1], L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0;
LS_000002a272d76860_0_20 .concat [ 1 1 1 1], L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0;
LS_000002a272d76860_0_24 .concat [ 1 1 1 1], L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0;
LS_000002a272d76860_0_28 .concat [ 1 1 1 1], L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0, L_000002a272d77fe0;
LS_000002a272d76860_1_0 .concat [ 4 4 4 4], LS_000002a272d76860_0_0, LS_000002a272d76860_0_4, LS_000002a272d76860_0_8, LS_000002a272d76860_0_12;
LS_000002a272d76860_1_4 .concat [ 4 4 4 4], LS_000002a272d76860_0_16, LS_000002a272d76860_0_20, LS_000002a272d76860_0_24, LS_000002a272d76860_0_28;
L_000002a272d76860 .concat [ 16 16 0 0], LS_000002a272d76860_1_0, LS_000002a272d76860_1_4;
L_000002a272d74ce0 .part L_000002a272d70b40, 1, 1;
LS_000002a272d76040_0_0 .concat [ 1 1 1 1], L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00;
LS_000002a272d76040_0_4 .concat [ 1 1 1 1], L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00;
LS_000002a272d76040_0_8 .concat [ 1 1 1 1], L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00;
LS_000002a272d76040_0_12 .concat [ 1 1 1 1], L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00;
LS_000002a272d76040_0_16 .concat [ 1 1 1 1], L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00;
LS_000002a272d76040_0_20 .concat [ 1 1 1 1], L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00;
LS_000002a272d76040_0_24 .concat [ 1 1 1 1], L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00;
LS_000002a272d76040_0_28 .concat [ 1 1 1 1], L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00, L_000002a272d77f00;
LS_000002a272d76040_1_0 .concat [ 4 4 4 4], LS_000002a272d76040_0_0, LS_000002a272d76040_0_4, LS_000002a272d76040_0_8, LS_000002a272d76040_0_12;
LS_000002a272d76040_1_4 .concat [ 4 4 4 4], LS_000002a272d76040_0_16, LS_000002a272d76040_0_20, LS_000002a272d76040_0_24, LS_000002a272d76040_0_28;
L_000002a272d76040 .concat [ 16 16 0 0], LS_000002a272d76040_1_0, LS_000002a272d76040_1_4;
L_000002a272d75fa0 .part L_000002a272d70b40, 0, 1;
LS_000002a272d75aa0_0_0 .concat [ 1 1 1 1], L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0;
LS_000002a272d75aa0_0_4 .concat [ 1 1 1 1], L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0;
LS_000002a272d75aa0_0_8 .concat [ 1 1 1 1], L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0;
LS_000002a272d75aa0_0_12 .concat [ 1 1 1 1], L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0;
LS_000002a272d75aa0_0_16 .concat [ 1 1 1 1], L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0;
LS_000002a272d75aa0_0_20 .concat [ 1 1 1 1], L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0;
LS_000002a272d75aa0_0_24 .concat [ 1 1 1 1], L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0;
LS_000002a272d75aa0_0_28 .concat [ 1 1 1 1], L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0, L_000002a272d75fa0;
LS_000002a272d75aa0_1_0 .concat [ 4 4 4 4], LS_000002a272d75aa0_0_0, LS_000002a272d75aa0_0_4, LS_000002a272d75aa0_0_8, LS_000002a272d75aa0_0_12;
LS_000002a272d75aa0_1_4 .concat [ 4 4 4 4], LS_000002a272d75aa0_0_16, LS_000002a272d75aa0_0_20, LS_000002a272d75aa0_0_24, LS_000002a272d75aa0_0_28;
L_000002a272d75aa0 .concat [ 16 16 0 0], LS_000002a272d75aa0_1_0, LS_000002a272d75aa0_1_4;
L_000002a272d75d20 .part L_000002a272d70b40, 1, 1;
LS_000002a272d746a0_0_0 .concat [ 1 1 1 1], L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20;
LS_000002a272d746a0_0_4 .concat [ 1 1 1 1], L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20;
LS_000002a272d746a0_0_8 .concat [ 1 1 1 1], L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20;
LS_000002a272d746a0_0_12 .concat [ 1 1 1 1], L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20;
LS_000002a272d746a0_0_16 .concat [ 1 1 1 1], L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20;
LS_000002a272d746a0_0_20 .concat [ 1 1 1 1], L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20;
LS_000002a272d746a0_0_24 .concat [ 1 1 1 1], L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20;
LS_000002a272d746a0_0_28 .concat [ 1 1 1 1], L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20, L_000002a272d75d20;
LS_000002a272d746a0_1_0 .concat [ 4 4 4 4], LS_000002a272d746a0_0_0, LS_000002a272d746a0_0_4, LS_000002a272d746a0_0_8, LS_000002a272d746a0_0_12;
LS_000002a272d746a0_1_4 .concat [ 4 4 4 4], LS_000002a272d746a0_0_16, LS_000002a272d746a0_0_20, LS_000002a272d746a0_0_24, LS_000002a272d746a0_0_28;
L_000002a272d746a0 .concat [ 16 16 0 0], LS_000002a272d746a0_1_0, LS_000002a272d746a0_1_4;
L_000002a272d74740 .part L_000002a272d70b40, 0, 1;
LS_000002a272d75f00_0_0 .concat [ 1 1 1 1], L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0;
LS_000002a272d75f00_0_4 .concat [ 1 1 1 1], L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0;
LS_000002a272d75f00_0_8 .concat [ 1 1 1 1], L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0;
LS_000002a272d75f00_0_12 .concat [ 1 1 1 1], L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0;
LS_000002a272d75f00_0_16 .concat [ 1 1 1 1], L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0;
LS_000002a272d75f00_0_20 .concat [ 1 1 1 1], L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0;
LS_000002a272d75f00_0_24 .concat [ 1 1 1 1], L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0;
LS_000002a272d75f00_0_28 .concat [ 1 1 1 1], L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0, L_000002a272d78bb0;
LS_000002a272d75f00_1_0 .concat [ 4 4 4 4], LS_000002a272d75f00_0_0, LS_000002a272d75f00_0_4, LS_000002a272d75f00_0_8, LS_000002a272d75f00_0_12;
LS_000002a272d75f00_1_4 .concat [ 4 4 4 4], LS_000002a272d75f00_0_16, LS_000002a272d75f00_0_20, LS_000002a272d75f00_0_24, LS_000002a272d75f00_0_28;
L_000002a272d75f00 .concat [ 16 16 0 0], LS_000002a272d75f00_1_0, LS_000002a272d75f00_1_4;
L_000002a272d75dc0 .part L_000002a272d70b40, 1, 1;
LS_000002a272d753c0_0_0 .concat [ 1 1 1 1], L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0;
LS_000002a272d753c0_0_4 .concat [ 1 1 1 1], L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0;
LS_000002a272d753c0_0_8 .concat [ 1 1 1 1], L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0;
LS_000002a272d753c0_0_12 .concat [ 1 1 1 1], L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0;
LS_000002a272d753c0_0_16 .concat [ 1 1 1 1], L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0;
LS_000002a272d753c0_0_20 .concat [ 1 1 1 1], L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0;
LS_000002a272d753c0_0_24 .concat [ 1 1 1 1], L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0;
LS_000002a272d753c0_0_28 .concat [ 1 1 1 1], L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0, L_000002a272d75dc0;
LS_000002a272d753c0_1_0 .concat [ 4 4 4 4], LS_000002a272d753c0_0_0, LS_000002a272d753c0_0_4, LS_000002a272d753c0_0_8, LS_000002a272d753c0_0_12;
LS_000002a272d753c0_1_4 .concat [ 4 4 4 4], LS_000002a272d753c0_0_16, LS_000002a272d753c0_0_20, LS_000002a272d753c0_0_24, LS_000002a272d753c0_0_28;
L_000002a272d753c0 .concat [ 16 16 0 0], LS_000002a272d753c0_1_0, LS_000002a272d753c0_1_4;
L_000002a272d755a0 .part L_000002a272d70b40, 0, 1;
LS_000002a272d75820_0_0 .concat [ 1 1 1 1], L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0;
LS_000002a272d75820_0_4 .concat [ 1 1 1 1], L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0;
LS_000002a272d75820_0_8 .concat [ 1 1 1 1], L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0;
LS_000002a272d75820_0_12 .concat [ 1 1 1 1], L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0;
LS_000002a272d75820_0_16 .concat [ 1 1 1 1], L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0;
LS_000002a272d75820_0_20 .concat [ 1 1 1 1], L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0;
LS_000002a272d75820_0_24 .concat [ 1 1 1 1], L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0;
LS_000002a272d75820_0_28 .concat [ 1 1 1 1], L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0, L_000002a272d755a0;
LS_000002a272d75820_1_0 .concat [ 4 4 4 4], LS_000002a272d75820_0_0, LS_000002a272d75820_0_4, LS_000002a272d75820_0_8, LS_000002a272d75820_0_12;
LS_000002a272d75820_1_4 .concat [ 4 4 4 4], LS_000002a272d75820_0_16, LS_000002a272d75820_0_20, LS_000002a272d75820_0_24, LS_000002a272d75820_0_28;
L_000002a272d75820 .concat [ 16 16 0 0], LS_000002a272d75820_1_0, LS_000002a272d75820_1_4;
S_000002a272b00950 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002a272b0da40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a272d78ec0 .functor AND 32, L_000002a272d76400, L_000002a272d76860, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a272d33be0_0 .net "in1", 31 0, L_000002a272d76400;  1 drivers
v000002a272d340e0_0 .net "in2", 31 0, L_000002a272d76860;  1 drivers
v000002a272d34180_0 .net "out", 31 0, L_000002a272d78ec0;  alias, 1 drivers
S_000002a272b00ae0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002a272b0da40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a272d789f0 .functor AND 32, L_000002a272d76040, L_000002a272d75aa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a272d33d20_0 .net "in1", 31 0, L_000002a272d76040;  1 drivers
v000002a272d321a0_0 .net "in2", 31 0, L_000002a272d75aa0;  1 drivers
v000002a272d322e0_0 .net "out", 31 0, L_000002a272d789f0;  alias, 1 drivers
S_000002a272aac480 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002a272b0da40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a272d78a60 .functor AND 32, L_000002a272d746a0, L_000002a272d75f00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a272d34040_0 .net "in1", 31 0, L_000002a272d746a0;  1 drivers
v000002a272d32380_0 .net "in2", 31 0, L_000002a272d75f00;  1 drivers
v000002a272d31c00_0 .net "out", 31 0, L_000002a272d78a60;  alias, 1 drivers
S_000002a272d36fd0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002a272b0da40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a272d78210 .functor AND 32, L_000002a272d753c0, L_000002a272d75820, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a272d32880_0 .net "in1", 31 0, L_000002a272d753c0;  1 drivers
v000002a272d31ca0_0 .net "in2", 31 0, L_000002a272d75820;  1 drivers
v000002a272d31fc0_0 .net "out", 31 0, L_000002a272d78210;  alias, 1 drivers
S_000002a272d36990 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002a272b0d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002a272cc98a0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002a272d79390 .functor NOT 1, L_000002a272d76ae0, C4<0>, C4<0>, C4<0>;
L_000002a272d79160 .functor NOT 1, L_000002a272d74e20, C4<0>, C4<0>, C4<0>;
L_000002a272d79400 .functor NOT 1, L_000002a272d75640, C4<0>, C4<0>, C4<0>;
L_000002a272cb0760 .functor NOT 1, L_000002a272d75960, C4<0>, C4<0>, C4<0>;
L_000002a272d8bc50 .functor AND 32, L_000002a272d79320, v000002a272d3e010_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d8b400 .functor AND 32, L_000002a272d79470, L_000002a272d8d230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d8cf20 .functor OR 32, L_000002a272d8bc50, L_000002a272d8b400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a272d8c970 .functor AND 32, L_000002a272d791d0, v000002a272d2f090_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d8c200 .functor OR 32, L_000002a272d8cf20, L_000002a272d8c970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a272d8bb70 .functor AND 32, L_000002a272d8bf60, L_000002a272d74560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d8cac0 .functor OR 32, L_000002a272d8c200, L_000002a272d8bb70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a272d39990_0 .net *"_ivl_1", 0 0, L_000002a272d76ae0;  1 drivers
v000002a272d38c70_0 .net *"_ivl_13", 0 0, L_000002a272d75640;  1 drivers
v000002a272d38b30_0 .net *"_ivl_14", 0 0, L_000002a272d79400;  1 drivers
v000002a272d38590_0 .net *"_ivl_19", 0 0, L_000002a272d747e0;  1 drivers
v000002a272d39b70_0 .net *"_ivl_2", 0 0, L_000002a272d79390;  1 drivers
v000002a272d38770_0 .net *"_ivl_23", 0 0, L_000002a272d74c40;  1 drivers
v000002a272d39710_0 .net *"_ivl_27", 0 0, L_000002a272d75960;  1 drivers
v000002a272d39f30_0 .net *"_ivl_28", 0 0, L_000002a272cb0760;  1 drivers
v000002a272d38630_0 .net *"_ivl_33", 0 0, L_000002a272d75140;  1 drivers
v000002a272d38270_0 .net *"_ivl_37", 0 0, L_000002a272d75460;  1 drivers
v000002a272d37b90_0 .net *"_ivl_40", 31 0, L_000002a272d8bc50;  1 drivers
v000002a272d39e90_0 .net *"_ivl_42", 31 0, L_000002a272d8b400;  1 drivers
v000002a272d397b0_0 .net *"_ivl_44", 31 0, L_000002a272d8cf20;  1 drivers
v000002a272d37f50_0 .net *"_ivl_46", 31 0, L_000002a272d8c970;  1 drivers
v000002a272d39ad0_0 .net *"_ivl_48", 31 0, L_000002a272d8c200;  1 drivers
v000002a272d384f0_0 .net *"_ivl_50", 31 0, L_000002a272d8bb70;  1 drivers
v000002a272d39850_0 .net *"_ivl_7", 0 0, L_000002a272d74e20;  1 drivers
v000002a272d39df0_0 .net *"_ivl_8", 0 0, L_000002a272d79160;  1 drivers
v000002a272d398f0_0 .net "ina", 31 0, v000002a272d3e010_0;  alias, 1 drivers
v000002a272d37c30_0 .net "inb", 31 0, L_000002a272d8d230;  alias, 1 drivers
v000002a272d37d70_0 .net "inc", 31 0, v000002a272d2f090_0;  alias, 1 drivers
v000002a272d37e10_0 .net "ind", 31 0, L_000002a272d74560;  alias, 1 drivers
v000002a272d383b0_0 .net "out", 31 0, L_000002a272d8cac0;  alias, 1 drivers
v000002a272d37eb0_0 .net "s0", 31 0, L_000002a272d79320;  1 drivers
v000002a272d37ff0_0 .net "s1", 31 0, L_000002a272d79470;  1 drivers
v000002a272d38090_0 .net "s2", 31 0, L_000002a272d791d0;  1 drivers
v000002a272d381d0_0 .net "s3", 31 0, L_000002a272d8bf60;  1 drivers
v000002a272d38810_0 .net "sel", 1 0, L_000002a272d700a0;  alias, 1 drivers
L_000002a272d76ae0 .part L_000002a272d700a0, 1, 1;
LS_000002a272d74b00_0_0 .concat [ 1 1 1 1], L_000002a272d79390, L_000002a272d79390, L_000002a272d79390, L_000002a272d79390;
LS_000002a272d74b00_0_4 .concat [ 1 1 1 1], L_000002a272d79390, L_000002a272d79390, L_000002a272d79390, L_000002a272d79390;
LS_000002a272d74b00_0_8 .concat [ 1 1 1 1], L_000002a272d79390, L_000002a272d79390, L_000002a272d79390, L_000002a272d79390;
LS_000002a272d74b00_0_12 .concat [ 1 1 1 1], L_000002a272d79390, L_000002a272d79390, L_000002a272d79390, L_000002a272d79390;
LS_000002a272d74b00_0_16 .concat [ 1 1 1 1], L_000002a272d79390, L_000002a272d79390, L_000002a272d79390, L_000002a272d79390;
LS_000002a272d74b00_0_20 .concat [ 1 1 1 1], L_000002a272d79390, L_000002a272d79390, L_000002a272d79390, L_000002a272d79390;
LS_000002a272d74b00_0_24 .concat [ 1 1 1 1], L_000002a272d79390, L_000002a272d79390, L_000002a272d79390, L_000002a272d79390;
LS_000002a272d74b00_0_28 .concat [ 1 1 1 1], L_000002a272d79390, L_000002a272d79390, L_000002a272d79390, L_000002a272d79390;
LS_000002a272d74b00_1_0 .concat [ 4 4 4 4], LS_000002a272d74b00_0_0, LS_000002a272d74b00_0_4, LS_000002a272d74b00_0_8, LS_000002a272d74b00_0_12;
LS_000002a272d74b00_1_4 .concat [ 4 4 4 4], LS_000002a272d74b00_0_16, LS_000002a272d74b00_0_20, LS_000002a272d74b00_0_24, LS_000002a272d74b00_0_28;
L_000002a272d74b00 .concat [ 16 16 0 0], LS_000002a272d74b00_1_0, LS_000002a272d74b00_1_4;
L_000002a272d74e20 .part L_000002a272d700a0, 0, 1;
LS_000002a272d74600_0_0 .concat [ 1 1 1 1], L_000002a272d79160, L_000002a272d79160, L_000002a272d79160, L_000002a272d79160;
LS_000002a272d74600_0_4 .concat [ 1 1 1 1], L_000002a272d79160, L_000002a272d79160, L_000002a272d79160, L_000002a272d79160;
LS_000002a272d74600_0_8 .concat [ 1 1 1 1], L_000002a272d79160, L_000002a272d79160, L_000002a272d79160, L_000002a272d79160;
LS_000002a272d74600_0_12 .concat [ 1 1 1 1], L_000002a272d79160, L_000002a272d79160, L_000002a272d79160, L_000002a272d79160;
LS_000002a272d74600_0_16 .concat [ 1 1 1 1], L_000002a272d79160, L_000002a272d79160, L_000002a272d79160, L_000002a272d79160;
LS_000002a272d74600_0_20 .concat [ 1 1 1 1], L_000002a272d79160, L_000002a272d79160, L_000002a272d79160, L_000002a272d79160;
LS_000002a272d74600_0_24 .concat [ 1 1 1 1], L_000002a272d79160, L_000002a272d79160, L_000002a272d79160, L_000002a272d79160;
LS_000002a272d74600_0_28 .concat [ 1 1 1 1], L_000002a272d79160, L_000002a272d79160, L_000002a272d79160, L_000002a272d79160;
LS_000002a272d74600_1_0 .concat [ 4 4 4 4], LS_000002a272d74600_0_0, LS_000002a272d74600_0_4, LS_000002a272d74600_0_8, LS_000002a272d74600_0_12;
LS_000002a272d74600_1_4 .concat [ 4 4 4 4], LS_000002a272d74600_0_16, LS_000002a272d74600_0_20, LS_000002a272d74600_0_24, LS_000002a272d74600_0_28;
L_000002a272d74600 .concat [ 16 16 0 0], LS_000002a272d74600_1_0, LS_000002a272d74600_1_4;
L_000002a272d75640 .part L_000002a272d700a0, 1, 1;
LS_000002a272d76900_0_0 .concat [ 1 1 1 1], L_000002a272d79400, L_000002a272d79400, L_000002a272d79400, L_000002a272d79400;
LS_000002a272d76900_0_4 .concat [ 1 1 1 1], L_000002a272d79400, L_000002a272d79400, L_000002a272d79400, L_000002a272d79400;
LS_000002a272d76900_0_8 .concat [ 1 1 1 1], L_000002a272d79400, L_000002a272d79400, L_000002a272d79400, L_000002a272d79400;
LS_000002a272d76900_0_12 .concat [ 1 1 1 1], L_000002a272d79400, L_000002a272d79400, L_000002a272d79400, L_000002a272d79400;
LS_000002a272d76900_0_16 .concat [ 1 1 1 1], L_000002a272d79400, L_000002a272d79400, L_000002a272d79400, L_000002a272d79400;
LS_000002a272d76900_0_20 .concat [ 1 1 1 1], L_000002a272d79400, L_000002a272d79400, L_000002a272d79400, L_000002a272d79400;
LS_000002a272d76900_0_24 .concat [ 1 1 1 1], L_000002a272d79400, L_000002a272d79400, L_000002a272d79400, L_000002a272d79400;
LS_000002a272d76900_0_28 .concat [ 1 1 1 1], L_000002a272d79400, L_000002a272d79400, L_000002a272d79400, L_000002a272d79400;
LS_000002a272d76900_1_0 .concat [ 4 4 4 4], LS_000002a272d76900_0_0, LS_000002a272d76900_0_4, LS_000002a272d76900_0_8, LS_000002a272d76900_0_12;
LS_000002a272d76900_1_4 .concat [ 4 4 4 4], LS_000002a272d76900_0_16, LS_000002a272d76900_0_20, LS_000002a272d76900_0_24, LS_000002a272d76900_0_28;
L_000002a272d76900 .concat [ 16 16 0 0], LS_000002a272d76900_1_0, LS_000002a272d76900_1_4;
L_000002a272d747e0 .part L_000002a272d700a0, 0, 1;
LS_000002a272d76c20_0_0 .concat [ 1 1 1 1], L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0;
LS_000002a272d76c20_0_4 .concat [ 1 1 1 1], L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0;
LS_000002a272d76c20_0_8 .concat [ 1 1 1 1], L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0;
LS_000002a272d76c20_0_12 .concat [ 1 1 1 1], L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0;
LS_000002a272d76c20_0_16 .concat [ 1 1 1 1], L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0;
LS_000002a272d76c20_0_20 .concat [ 1 1 1 1], L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0;
LS_000002a272d76c20_0_24 .concat [ 1 1 1 1], L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0;
LS_000002a272d76c20_0_28 .concat [ 1 1 1 1], L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0, L_000002a272d747e0;
LS_000002a272d76c20_1_0 .concat [ 4 4 4 4], LS_000002a272d76c20_0_0, LS_000002a272d76c20_0_4, LS_000002a272d76c20_0_8, LS_000002a272d76c20_0_12;
LS_000002a272d76c20_1_4 .concat [ 4 4 4 4], LS_000002a272d76c20_0_16, LS_000002a272d76c20_0_20, LS_000002a272d76c20_0_24, LS_000002a272d76c20_0_28;
L_000002a272d76c20 .concat [ 16 16 0 0], LS_000002a272d76c20_1_0, LS_000002a272d76c20_1_4;
L_000002a272d74c40 .part L_000002a272d700a0, 1, 1;
LS_000002a272d750a0_0_0 .concat [ 1 1 1 1], L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40;
LS_000002a272d750a0_0_4 .concat [ 1 1 1 1], L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40;
LS_000002a272d750a0_0_8 .concat [ 1 1 1 1], L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40;
LS_000002a272d750a0_0_12 .concat [ 1 1 1 1], L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40;
LS_000002a272d750a0_0_16 .concat [ 1 1 1 1], L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40;
LS_000002a272d750a0_0_20 .concat [ 1 1 1 1], L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40;
LS_000002a272d750a0_0_24 .concat [ 1 1 1 1], L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40;
LS_000002a272d750a0_0_28 .concat [ 1 1 1 1], L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40, L_000002a272d74c40;
LS_000002a272d750a0_1_0 .concat [ 4 4 4 4], LS_000002a272d750a0_0_0, LS_000002a272d750a0_0_4, LS_000002a272d750a0_0_8, LS_000002a272d750a0_0_12;
LS_000002a272d750a0_1_4 .concat [ 4 4 4 4], LS_000002a272d750a0_0_16, LS_000002a272d750a0_0_20, LS_000002a272d750a0_0_24, LS_000002a272d750a0_0_28;
L_000002a272d750a0 .concat [ 16 16 0 0], LS_000002a272d750a0_1_0, LS_000002a272d750a0_1_4;
L_000002a272d75960 .part L_000002a272d700a0, 0, 1;
LS_000002a272d76a40_0_0 .concat [ 1 1 1 1], L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760;
LS_000002a272d76a40_0_4 .concat [ 1 1 1 1], L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760;
LS_000002a272d76a40_0_8 .concat [ 1 1 1 1], L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760;
LS_000002a272d76a40_0_12 .concat [ 1 1 1 1], L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760;
LS_000002a272d76a40_0_16 .concat [ 1 1 1 1], L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760;
LS_000002a272d76a40_0_20 .concat [ 1 1 1 1], L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760;
LS_000002a272d76a40_0_24 .concat [ 1 1 1 1], L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760;
LS_000002a272d76a40_0_28 .concat [ 1 1 1 1], L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760, L_000002a272cb0760;
LS_000002a272d76a40_1_0 .concat [ 4 4 4 4], LS_000002a272d76a40_0_0, LS_000002a272d76a40_0_4, LS_000002a272d76a40_0_8, LS_000002a272d76a40_0_12;
LS_000002a272d76a40_1_4 .concat [ 4 4 4 4], LS_000002a272d76a40_0_16, LS_000002a272d76a40_0_20, LS_000002a272d76a40_0_24, LS_000002a272d76a40_0_28;
L_000002a272d76a40 .concat [ 16 16 0 0], LS_000002a272d76a40_1_0, LS_000002a272d76a40_1_4;
L_000002a272d75140 .part L_000002a272d700a0, 1, 1;
LS_000002a272d74ec0_0_0 .concat [ 1 1 1 1], L_000002a272d75140, L_000002a272d75140, L_000002a272d75140, L_000002a272d75140;
LS_000002a272d74ec0_0_4 .concat [ 1 1 1 1], L_000002a272d75140, L_000002a272d75140, L_000002a272d75140, L_000002a272d75140;
LS_000002a272d74ec0_0_8 .concat [ 1 1 1 1], L_000002a272d75140, L_000002a272d75140, L_000002a272d75140, L_000002a272d75140;
LS_000002a272d74ec0_0_12 .concat [ 1 1 1 1], L_000002a272d75140, L_000002a272d75140, L_000002a272d75140, L_000002a272d75140;
LS_000002a272d74ec0_0_16 .concat [ 1 1 1 1], L_000002a272d75140, L_000002a272d75140, L_000002a272d75140, L_000002a272d75140;
LS_000002a272d74ec0_0_20 .concat [ 1 1 1 1], L_000002a272d75140, L_000002a272d75140, L_000002a272d75140, L_000002a272d75140;
LS_000002a272d74ec0_0_24 .concat [ 1 1 1 1], L_000002a272d75140, L_000002a272d75140, L_000002a272d75140, L_000002a272d75140;
LS_000002a272d74ec0_0_28 .concat [ 1 1 1 1], L_000002a272d75140, L_000002a272d75140, L_000002a272d75140, L_000002a272d75140;
LS_000002a272d74ec0_1_0 .concat [ 4 4 4 4], LS_000002a272d74ec0_0_0, LS_000002a272d74ec0_0_4, LS_000002a272d74ec0_0_8, LS_000002a272d74ec0_0_12;
LS_000002a272d74ec0_1_4 .concat [ 4 4 4 4], LS_000002a272d74ec0_0_16, LS_000002a272d74ec0_0_20, LS_000002a272d74ec0_0_24, LS_000002a272d74ec0_0_28;
L_000002a272d74ec0 .concat [ 16 16 0 0], LS_000002a272d74ec0_1_0, LS_000002a272d74ec0_1_4;
L_000002a272d75460 .part L_000002a272d700a0, 0, 1;
LS_000002a272d751e0_0_0 .concat [ 1 1 1 1], L_000002a272d75460, L_000002a272d75460, L_000002a272d75460, L_000002a272d75460;
LS_000002a272d751e0_0_4 .concat [ 1 1 1 1], L_000002a272d75460, L_000002a272d75460, L_000002a272d75460, L_000002a272d75460;
LS_000002a272d751e0_0_8 .concat [ 1 1 1 1], L_000002a272d75460, L_000002a272d75460, L_000002a272d75460, L_000002a272d75460;
LS_000002a272d751e0_0_12 .concat [ 1 1 1 1], L_000002a272d75460, L_000002a272d75460, L_000002a272d75460, L_000002a272d75460;
LS_000002a272d751e0_0_16 .concat [ 1 1 1 1], L_000002a272d75460, L_000002a272d75460, L_000002a272d75460, L_000002a272d75460;
LS_000002a272d751e0_0_20 .concat [ 1 1 1 1], L_000002a272d75460, L_000002a272d75460, L_000002a272d75460, L_000002a272d75460;
LS_000002a272d751e0_0_24 .concat [ 1 1 1 1], L_000002a272d75460, L_000002a272d75460, L_000002a272d75460, L_000002a272d75460;
LS_000002a272d751e0_0_28 .concat [ 1 1 1 1], L_000002a272d75460, L_000002a272d75460, L_000002a272d75460, L_000002a272d75460;
LS_000002a272d751e0_1_0 .concat [ 4 4 4 4], LS_000002a272d751e0_0_0, LS_000002a272d751e0_0_4, LS_000002a272d751e0_0_8, LS_000002a272d751e0_0_12;
LS_000002a272d751e0_1_4 .concat [ 4 4 4 4], LS_000002a272d751e0_0_16, LS_000002a272d751e0_0_20, LS_000002a272d751e0_0_24, LS_000002a272d751e0_0_28;
L_000002a272d751e0 .concat [ 16 16 0 0], LS_000002a272d751e0_1_0, LS_000002a272d751e0_1_4;
S_000002a272d377a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002a272d36990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a272d79320 .functor AND 32, L_000002a272d74b00, L_000002a272d74600, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a272d386d0_0 .net "in1", 31 0, L_000002a272d74b00;  1 drivers
v000002a272d37a50_0 .net "in2", 31 0, L_000002a272d74600;  1 drivers
v000002a272d37af0_0 .net "out", 31 0, L_000002a272d79320;  alias, 1 drivers
S_000002a272d37160 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002a272d36990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a272d79470 .functor AND 32, L_000002a272d76900, L_000002a272d76c20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a272d39a30_0 .net "in1", 31 0, L_000002a272d76900;  1 drivers
v000002a272d39350_0 .net "in2", 31 0, L_000002a272d76c20;  1 drivers
v000002a272d38a90_0 .net "out", 31 0, L_000002a272d79470;  alias, 1 drivers
S_000002a272d36b20 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002a272d36990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a272d791d0 .functor AND 32, L_000002a272d750a0, L_000002a272d76a40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a272d393f0_0 .net "in1", 31 0, L_000002a272d750a0;  1 drivers
v000002a272d389f0_0 .net "in2", 31 0, L_000002a272d76a40;  1 drivers
v000002a272d39d50_0 .net "out", 31 0, L_000002a272d791d0;  alias, 1 drivers
S_000002a272d36cb0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002a272d36990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a272d8bf60 .functor AND 32, L_000002a272d74ec0, L_000002a272d751e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a272d39fd0_0 .net "in1", 31 0, L_000002a272d74ec0;  1 drivers
v000002a272d39670_0 .net "in2", 31 0, L_000002a272d751e0;  1 drivers
v000002a272d39530_0 .net "out", 31 0, L_000002a272d8bf60;  alias, 1 drivers
S_000002a272d36e40 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002a272b0d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002a272cca260 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002a272d8b7f0 .functor NOT 1, L_000002a272d76220, C4<0>, C4<0>, C4<0>;
L_000002a272d8b550 .functor NOT 1, L_000002a272d75280, C4<0>, C4<0>, C4<0>;
L_000002a272d8cc80 .functor NOT 1, L_000002a272d76cc0, C4<0>, C4<0>, C4<0>;
L_000002a272d8c040 .functor NOT 1, L_000002a272d75000, C4<0>, C4<0>, C4<0>;
L_000002a272d8bef0 .functor AND 32, L_000002a272d8bcc0, v000002a272d3e290_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d8c270 .functor AND 32, L_000002a272d8bfd0, L_000002a272d8d230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d8bda0 .functor OR 32, L_000002a272d8bef0, L_000002a272d8c270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a272d8ccf0 .functor AND 32, L_000002a272d8c2e0, v000002a272d2f090_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d8b630 .functor OR 32, L_000002a272d8bda0, L_000002a272d8ccf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a272d8b780 .functor AND 32, L_000002a272d8be80, L_000002a272d74560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d8c9e0 .functor OR 32, L_000002a272d8b630, L_000002a272d8b780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a272d3a7f0_0 .net *"_ivl_1", 0 0, L_000002a272d76220;  1 drivers
v000002a272d3b650_0 .net *"_ivl_13", 0 0, L_000002a272d76cc0;  1 drivers
v000002a272d3b010_0 .net *"_ivl_14", 0 0, L_000002a272d8cc80;  1 drivers
v000002a272d3ab10_0 .net *"_ivl_19", 0 0, L_000002a272d74ba0;  1 drivers
v000002a272d3af70_0 .net *"_ivl_2", 0 0, L_000002a272d8b7f0;  1 drivers
v000002a272d3abb0_0 .net *"_ivl_23", 0 0, L_000002a272d760e0;  1 drivers
v000002a272d3aed0_0 .net *"_ivl_27", 0 0, L_000002a272d75000;  1 drivers
v000002a272d3ae30_0 .net *"_ivl_28", 0 0, L_000002a272d8c040;  1 drivers
v000002a272d3acf0_0 .net *"_ivl_33", 0 0, L_000002a272d75b40;  1 drivers
v000002a272d3ac50_0 .net *"_ivl_37", 0 0, L_000002a272d756e0;  1 drivers
v000002a272d3a570_0 .net *"_ivl_40", 31 0, L_000002a272d8bef0;  1 drivers
v000002a272d3b5b0_0 .net *"_ivl_42", 31 0, L_000002a272d8c270;  1 drivers
v000002a272d3b0b0_0 .net *"_ivl_44", 31 0, L_000002a272d8bda0;  1 drivers
v000002a272d3a6b0_0 .net *"_ivl_46", 31 0, L_000002a272d8ccf0;  1 drivers
v000002a272d3b6f0_0 .net *"_ivl_48", 31 0, L_000002a272d8b630;  1 drivers
v000002a272d3b1f0_0 .net *"_ivl_50", 31 0, L_000002a272d8b780;  1 drivers
v000002a272d3a750_0 .net *"_ivl_7", 0 0, L_000002a272d75280;  1 drivers
v000002a272d3b790_0 .net *"_ivl_8", 0 0, L_000002a272d8b550;  1 drivers
v000002a272d3a930_0 .net "ina", 31 0, v000002a272d3e290_0;  alias, 1 drivers
v000002a272d3b290_0 .net "inb", 31 0, L_000002a272d8d230;  alias, 1 drivers
v000002a272d3b3d0_0 .net "inc", 31 0, v000002a272d2f090_0;  alias, 1 drivers
v000002a272d3b830_0 .net "ind", 31 0, L_000002a272d74560;  alias, 1 drivers
v000002a272d3a9d0_0 .net "out", 31 0, L_000002a272d8c9e0;  alias, 1 drivers
v000002a272d3a430_0 .net "s0", 31 0, L_000002a272d8bcc0;  1 drivers
v000002a272d3aa70_0 .net "s1", 31 0, L_000002a272d8bfd0;  1 drivers
v000002a272d3a2f0_0 .net "s2", 31 0, L_000002a272d8c2e0;  1 drivers
v000002a272d3f550_0 .net "s3", 31 0, L_000002a272d8be80;  1 drivers
v000002a272d3eb50_0 .net "sel", 1 0, L_000002a272d6fe20;  alias, 1 drivers
L_000002a272d76220 .part L_000002a272d6fe20, 1, 1;
LS_000002a272d74880_0_0 .concat [ 1 1 1 1], L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0;
LS_000002a272d74880_0_4 .concat [ 1 1 1 1], L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0;
LS_000002a272d74880_0_8 .concat [ 1 1 1 1], L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0;
LS_000002a272d74880_0_12 .concat [ 1 1 1 1], L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0;
LS_000002a272d74880_0_16 .concat [ 1 1 1 1], L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0;
LS_000002a272d74880_0_20 .concat [ 1 1 1 1], L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0;
LS_000002a272d74880_0_24 .concat [ 1 1 1 1], L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0;
LS_000002a272d74880_0_28 .concat [ 1 1 1 1], L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0, L_000002a272d8b7f0;
LS_000002a272d74880_1_0 .concat [ 4 4 4 4], LS_000002a272d74880_0_0, LS_000002a272d74880_0_4, LS_000002a272d74880_0_8, LS_000002a272d74880_0_12;
LS_000002a272d74880_1_4 .concat [ 4 4 4 4], LS_000002a272d74880_0_16, LS_000002a272d74880_0_20, LS_000002a272d74880_0_24, LS_000002a272d74880_0_28;
L_000002a272d74880 .concat [ 16 16 0 0], LS_000002a272d74880_1_0, LS_000002a272d74880_1_4;
L_000002a272d75280 .part L_000002a272d6fe20, 0, 1;
LS_000002a272d765e0_0_0 .concat [ 1 1 1 1], L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550;
LS_000002a272d765e0_0_4 .concat [ 1 1 1 1], L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550;
LS_000002a272d765e0_0_8 .concat [ 1 1 1 1], L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550;
LS_000002a272d765e0_0_12 .concat [ 1 1 1 1], L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550;
LS_000002a272d765e0_0_16 .concat [ 1 1 1 1], L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550;
LS_000002a272d765e0_0_20 .concat [ 1 1 1 1], L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550;
LS_000002a272d765e0_0_24 .concat [ 1 1 1 1], L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550;
LS_000002a272d765e0_0_28 .concat [ 1 1 1 1], L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550, L_000002a272d8b550;
LS_000002a272d765e0_1_0 .concat [ 4 4 4 4], LS_000002a272d765e0_0_0, LS_000002a272d765e0_0_4, LS_000002a272d765e0_0_8, LS_000002a272d765e0_0_12;
LS_000002a272d765e0_1_4 .concat [ 4 4 4 4], LS_000002a272d765e0_0_16, LS_000002a272d765e0_0_20, LS_000002a272d765e0_0_24, LS_000002a272d765e0_0_28;
L_000002a272d765e0 .concat [ 16 16 0 0], LS_000002a272d765e0_1_0, LS_000002a272d765e0_1_4;
L_000002a272d76cc0 .part L_000002a272d6fe20, 1, 1;
LS_000002a272d74920_0_0 .concat [ 1 1 1 1], L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80;
LS_000002a272d74920_0_4 .concat [ 1 1 1 1], L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80;
LS_000002a272d74920_0_8 .concat [ 1 1 1 1], L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80;
LS_000002a272d74920_0_12 .concat [ 1 1 1 1], L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80;
LS_000002a272d74920_0_16 .concat [ 1 1 1 1], L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80;
LS_000002a272d74920_0_20 .concat [ 1 1 1 1], L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80;
LS_000002a272d74920_0_24 .concat [ 1 1 1 1], L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80;
LS_000002a272d74920_0_28 .concat [ 1 1 1 1], L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80, L_000002a272d8cc80;
LS_000002a272d74920_1_0 .concat [ 4 4 4 4], LS_000002a272d74920_0_0, LS_000002a272d74920_0_4, LS_000002a272d74920_0_8, LS_000002a272d74920_0_12;
LS_000002a272d74920_1_4 .concat [ 4 4 4 4], LS_000002a272d74920_0_16, LS_000002a272d74920_0_20, LS_000002a272d74920_0_24, LS_000002a272d74920_0_28;
L_000002a272d74920 .concat [ 16 16 0 0], LS_000002a272d74920_1_0, LS_000002a272d74920_1_4;
L_000002a272d74ba0 .part L_000002a272d6fe20, 0, 1;
LS_000002a272d74d80_0_0 .concat [ 1 1 1 1], L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0;
LS_000002a272d74d80_0_4 .concat [ 1 1 1 1], L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0;
LS_000002a272d74d80_0_8 .concat [ 1 1 1 1], L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0;
LS_000002a272d74d80_0_12 .concat [ 1 1 1 1], L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0;
LS_000002a272d74d80_0_16 .concat [ 1 1 1 1], L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0;
LS_000002a272d74d80_0_20 .concat [ 1 1 1 1], L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0;
LS_000002a272d74d80_0_24 .concat [ 1 1 1 1], L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0;
LS_000002a272d74d80_0_28 .concat [ 1 1 1 1], L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0, L_000002a272d74ba0;
LS_000002a272d74d80_1_0 .concat [ 4 4 4 4], LS_000002a272d74d80_0_0, LS_000002a272d74d80_0_4, LS_000002a272d74d80_0_8, LS_000002a272d74d80_0_12;
LS_000002a272d74d80_1_4 .concat [ 4 4 4 4], LS_000002a272d74d80_0_16, LS_000002a272d74d80_0_20, LS_000002a272d74d80_0_24, LS_000002a272d74d80_0_28;
L_000002a272d74d80 .concat [ 16 16 0 0], LS_000002a272d74d80_1_0, LS_000002a272d74d80_1_4;
L_000002a272d760e0 .part L_000002a272d6fe20, 1, 1;
LS_000002a272d76180_0_0 .concat [ 1 1 1 1], L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0;
LS_000002a272d76180_0_4 .concat [ 1 1 1 1], L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0;
LS_000002a272d76180_0_8 .concat [ 1 1 1 1], L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0;
LS_000002a272d76180_0_12 .concat [ 1 1 1 1], L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0;
LS_000002a272d76180_0_16 .concat [ 1 1 1 1], L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0;
LS_000002a272d76180_0_20 .concat [ 1 1 1 1], L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0;
LS_000002a272d76180_0_24 .concat [ 1 1 1 1], L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0;
LS_000002a272d76180_0_28 .concat [ 1 1 1 1], L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0, L_000002a272d760e0;
LS_000002a272d76180_1_0 .concat [ 4 4 4 4], LS_000002a272d76180_0_0, LS_000002a272d76180_0_4, LS_000002a272d76180_0_8, LS_000002a272d76180_0_12;
LS_000002a272d76180_1_4 .concat [ 4 4 4 4], LS_000002a272d76180_0_16, LS_000002a272d76180_0_20, LS_000002a272d76180_0_24, LS_000002a272d76180_0_28;
L_000002a272d76180 .concat [ 16 16 0 0], LS_000002a272d76180_1_0, LS_000002a272d76180_1_4;
L_000002a272d75000 .part L_000002a272d6fe20, 0, 1;
LS_000002a272d749c0_0_0 .concat [ 1 1 1 1], L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040;
LS_000002a272d749c0_0_4 .concat [ 1 1 1 1], L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040;
LS_000002a272d749c0_0_8 .concat [ 1 1 1 1], L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040;
LS_000002a272d749c0_0_12 .concat [ 1 1 1 1], L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040;
LS_000002a272d749c0_0_16 .concat [ 1 1 1 1], L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040;
LS_000002a272d749c0_0_20 .concat [ 1 1 1 1], L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040;
LS_000002a272d749c0_0_24 .concat [ 1 1 1 1], L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040;
LS_000002a272d749c0_0_28 .concat [ 1 1 1 1], L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040, L_000002a272d8c040;
LS_000002a272d749c0_1_0 .concat [ 4 4 4 4], LS_000002a272d749c0_0_0, LS_000002a272d749c0_0_4, LS_000002a272d749c0_0_8, LS_000002a272d749c0_0_12;
LS_000002a272d749c0_1_4 .concat [ 4 4 4 4], LS_000002a272d749c0_0_16, LS_000002a272d749c0_0_20, LS_000002a272d749c0_0_24, LS_000002a272d749c0_0_28;
L_000002a272d749c0 .concat [ 16 16 0 0], LS_000002a272d749c0_1_0, LS_000002a272d749c0_1_4;
L_000002a272d75b40 .part L_000002a272d6fe20, 1, 1;
LS_000002a272d762c0_0_0 .concat [ 1 1 1 1], L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40;
LS_000002a272d762c0_0_4 .concat [ 1 1 1 1], L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40;
LS_000002a272d762c0_0_8 .concat [ 1 1 1 1], L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40;
LS_000002a272d762c0_0_12 .concat [ 1 1 1 1], L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40;
LS_000002a272d762c0_0_16 .concat [ 1 1 1 1], L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40;
LS_000002a272d762c0_0_20 .concat [ 1 1 1 1], L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40;
LS_000002a272d762c0_0_24 .concat [ 1 1 1 1], L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40;
LS_000002a272d762c0_0_28 .concat [ 1 1 1 1], L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40, L_000002a272d75b40;
LS_000002a272d762c0_1_0 .concat [ 4 4 4 4], LS_000002a272d762c0_0_0, LS_000002a272d762c0_0_4, LS_000002a272d762c0_0_8, LS_000002a272d762c0_0_12;
LS_000002a272d762c0_1_4 .concat [ 4 4 4 4], LS_000002a272d762c0_0_16, LS_000002a272d762c0_0_20, LS_000002a272d762c0_0_24, LS_000002a272d762c0_0_28;
L_000002a272d762c0 .concat [ 16 16 0 0], LS_000002a272d762c0_1_0, LS_000002a272d762c0_1_4;
L_000002a272d756e0 .part L_000002a272d6fe20, 0, 1;
LS_000002a272d769a0_0_0 .concat [ 1 1 1 1], L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0;
LS_000002a272d769a0_0_4 .concat [ 1 1 1 1], L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0;
LS_000002a272d769a0_0_8 .concat [ 1 1 1 1], L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0;
LS_000002a272d769a0_0_12 .concat [ 1 1 1 1], L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0;
LS_000002a272d769a0_0_16 .concat [ 1 1 1 1], L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0;
LS_000002a272d769a0_0_20 .concat [ 1 1 1 1], L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0;
LS_000002a272d769a0_0_24 .concat [ 1 1 1 1], L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0;
LS_000002a272d769a0_0_28 .concat [ 1 1 1 1], L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0, L_000002a272d756e0;
LS_000002a272d769a0_1_0 .concat [ 4 4 4 4], LS_000002a272d769a0_0_0, LS_000002a272d769a0_0_4, LS_000002a272d769a0_0_8, LS_000002a272d769a0_0_12;
LS_000002a272d769a0_1_4 .concat [ 4 4 4 4], LS_000002a272d769a0_0_16, LS_000002a272d769a0_0_20, LS_000002a272d769a0_0_24, LS_000002a272d769a0_0_28;
L_000002a272d769a0 .concat [ 16 16 0 0], LS_000002a272d769a0_1_0, LS_000002a272d769a0_1_4;
S_000002a272d372f0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002a272d36e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a272d8bcc0 .functor AND 32, L_000002a272d74880, L_000002a272d765e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a272d38950_0 .net "in1", 31 0, L_000002a272d74880;  1 drivers
v000002a272d3b330_0 .net "in2", 31 0, L_000002a272d765e0;  1 drivers
v000002a272d3ad90_0 .net "out", 31 0, L_000002a272d8bcc0;  alias, 1 drivers
S_000002a272d37610 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002a272d36e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a272d8bfd0 .functor AND 32, L_000002a272d74920, L_000002a272d74d80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a272d3b470_0 .net "in1", 31 0, L_000002a272d74920;  1 drivers
v000002a272d3a890_0 .net "in2", 31 0, L_000002a272d74d80;  1 drivers
v000002a272d3a1b0_0 .net "out", 31 0, L_000002a272d8bfd0;  alias, 1 drivers
S_000002a272d37480 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002a272d36e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a272d8c2e0 .functor AND 32, L_000002a272d76180, L_000002a272d749c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a272d3a4d0_0 .net "in1", 31 0, L_000002a272d76180;  1 drivers
v000002a272d3b150_0 .net "in2", 31 0, L_000002a272d749c0;  1 drivers
v000002a272d3a610_0 .net "out", 31 0, L_000002a272d8c2e0;  alias, 1 drivers
S_000002a272d3ce00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002a272d36e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002a272d8be80 .functor AND 32, L_000002a272d762c0, L_000002a272d769a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002a272d3a250_0 .net "in1", 31 0, L_000002a272d762c0;  1 drivers
v000002a272d3a390_0 .net "in2", 31 0, L_000002a272d769a0;  1 drivers
v000002a272d3b510_0 .net "out", 31 0, L_000002a272d8be80;  alias, 1 drivers
S_000002a272d3bcd0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002a272d41980 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a272d419b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a272d419f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a272d41a28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a272d41a60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a272d41a98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a272d41ad0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a272d41b08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a272d41b40 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a272d41b78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a272d41bb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a272d41be8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a272d41c20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a272d41c58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a272d41c90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a272d41cc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a272d41d00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a272d41d38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a272d41d70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a272d41da8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a272d41de0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a272d41e18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a272d41e50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a272d41e88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a272d41ec0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a272d3fa50_0 .var "EX1_PC", 31 0;
v000002a272d3f7d0_0 .var "EX1_PFC", 31 0;
v000002a272d3e010_0 .var "EX1_forward_to_B", 31 0;
v000002a272d3f9b0_0 .var "EX1_is_beq", 0 0;
v000002a272d3fe10_0 .var "EX1_is_bne", 0 0;
v000002a272d3de30_0 .var "EX1_is_jal", 0 0;
v000002a272d3ec90_0 .var "EX1_is_jr", 0 0;
v000002a272d3ee70_0 .var "EX1_is_oper2_immed", 0 0;
v000002a272d3ea10_0 .var "EX1_memread", 0 0;
v000002a272d3f690_0 .var "EX1_memwrite", 0 0;
v000002a272d3e5b0_0 .var "EX1_opcode", 11 0;
v000002a272d3dc50_0 .var "EX1_predicted", 0 0;
v000002a272d3f730_0 .var "EX1_rd_ind", 4 0;
v000002a272d3e0b0_0 .var "EX1_rd_indzero", 0 0;
v000002a272d3e970_0 .var "EX1_regwrite", 0 0;
v000002a272d3df70_0 .var "EX1_rs1", 31 0;
v000002a272d3fd70_0 .var "EX1_rs1_ind", 4 0;
v000002a272d3e290_0 .var "EX1_rs2", 31 0;
v000002a272d3dbb0_0 .var "EX1_rs2_ind", 4 0;
v000002a272d3feb0_0 .net "FLUSH", 0 0, v000002a272d43fc0_0;  alias, 1 drivers
v000002a272d3db10_0 .net "ID_PC", 31 0, v000002a272d49d80_0;  alias, 1 drivers
v000002a272d3e1f0_0 .net "ID_PFC_to_EX", 31 0, L_000002a272d72620;  alias, 1 drivers
v000002a272d3e330_0 .net "ID_forward_to_B", 31 0, L_000002a272d738e0;  alias, 1 drivers
v000002a272d3e3d0_0 .net "ID_is_beq", 0 0, L_000002a272d73a20;  alias, 1 drivers
v000002a272d3e470_0 .net "ID_is_bne", 0 0, L_000002a272d72b20;  alias, 1 drivers
v000002a272d3eab0_0 .net "ID_is_jal", 0 0, L_000002a272d72d00;  alias, 1 drivers
v000002a272d3fb90_0 .net "ID_is_jr", 0 0, L_000002a272d73ca0;  alias, 1 drivers
v000002a272d3e510_0 .net "ID_is_oper2_immed", 0 0, L_000002a272d782f0;  alias, 1 drivers
v000002a272d3e650_0 .net "ID_memread", 0 0, L_000002a272d73340;  alias, 1 drivers
v000002a272d3ff50_0 .net "ID_memwrite", 0 0, L_000002a272d733e0;  alias, 1 drivers
v000002a272d3ef10_0 .net "ID_opcode", 11 0, v000002a272d57d10_0;  alias, 1 drivers
v000002a272d3fff0_0 .net "ID_predicted", 0 0, v000002a272d43700_0;  alias, 1 drivers
v000002a272d40090_0 .net "ID_rd_ind", 4 0, v000002a272d58030_0;  alias, 1 drivers
v000002a272d3f050_0 .net "ID_rd_indzero", 0 0, L_000002a272d73e80;  1 drivers
v000002a272d3f5f0_0 .net "ID_regwrite", 0 0, L_000002a272d72c60;  alias, 1 drivers
v000002a272d40130_0 .net "ID_rs1", 31 0, v000002a272d47ee0_0;  alias, 1 drivers
v000002a272d3d9d0_0 .net "ID_rs1_ind", 4 0, v000002a272d59250_0;  alias, 1 drivers
v000002a272d3e6f0_0 .net "ID_rs2", 31 0, v000002a272d47a80_0;  alias, 1 drivers
v000002a272d3f0f0_0 .net "ID_rs2_ind", 4 0, v000002a272d57bd0_0;  alias, 1 drivers
v000002a272d3e790_0 .net "clk", 0 0, L_000002a272d78670;  1 drivers
v000002a272d3f190_0 .net "rst", 0 0, v000002a272d70780_0;  alias, 1 drivers
E_000002a272cca760 .event posedge, v000002a272d300d0_0, v000002a272d3e790_0;
S_000002a272d3d5d0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002a272d41f00 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a272d41f38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a272d41f70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a272d41fa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a272d41fe0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a272d42018 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a272d42050 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a272d42088 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a272d420c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a272d420f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a272d42130 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a272d42168 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a272d421a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a272d421d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a272d42210 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a272d42248 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a272d42280 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a272d422b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a272d422f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a272d42328 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a272d42360 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a272d42398 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a272d423d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a272d42408 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a272d42440 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a272d3ebf0_0 .net "EX1_ALU_OPER1", 31 0, L_000002a272d792b0;  alias, 1 drivers
v000002a272d3ed30_0 .net "EX1_ALU_OPER2", 31 0, L_000002a272d8cac0;  alias, 1 drivers
v000002a272d3edd0_0 .net "EX1_PC", 31 0, v000002a272d3fa50_0;  alias, 1 drivers
v000002a272d3f370_0 .net "EX1_PFC_to_IF", 31 0, L_000002a272d74a60;  alias, 1 drivers
v000002a272d3f410_0 .net "EX1_forward_to_B", 31 0, v000002a272d3e010_0;  alias, 1 drivers
v000002a272d40db0_0 .net "EX1_is_beq", 0 0, v000002a272d3f9b0_0;  alias, 1 drivers
v000002a272d40270_0 .net "EX1_is_bne", 0 0, v000002a272d3fe10_0;  alias, 1 drivers
v000002a272d40450_0 .net "EX1_is_jal", 0 0, v000002a272d3de30_0;  alias, 1 drivers
v000002a272d40d10_0 .net "EX1_is_jr", 0 0, v000002a272d3ec90_0;  alias, 1 drivers
v000002a272d41170_0 .net "EX1_is_oper2_immed", 0 0, v000002a272d3ee70_0;  alias, 1 drivers
v000002a272d404f0_0 .net "EX1_memread", 0 0, v000002a272d3ea10_0;  alias, 1 drivers
v000002a272d406d0_0 .net "EX1_memwrite", 0 0, v000002a272d3f690_0;  alias, 1 drivers
v000002a272d41350_0 .net "EX1_opcode", 11 0, v000002a272d3e5b0_0;  alias, 1 drivers
v000002a272d40f90_0 .net "EX1_predicted", 0 0, v000002a272d3dc50_0;  alias, 1 drivers
v000002a272d40310_0 .net "EX1_rd_ind", 4 0, v000002a272d3f730_0;  alias, 1 drivers
v000002a272d41210_0 .net "EX1_rd_indzero", 0 0, v000002a272d3e0b0_0;  alias, 1 drivers
v000002a272d409f0_0 .net "EX1_regwrite", 0 0, v000002a272d3e970_0;  alias, 1 drivers
v000002a272d40770_0 .net "EX1_rs1", 31 0, v000002a272d3df70_0;  alias, 1 drivers
v000002a272d413f0_0 .net "EX1_rs1_ind", 4 0, v000002a272d3fd70_0;  alias, 1 drivers
v000002a272d41030_0 .net "EX1_rs2_ind", 4 0, v000002a272d3dbb0_0;  alias, 1 drivers
v000002a272d408b0_0 .net "EX1_rs2_out", 31 0, L_000002a272d8c9e0;  alias, 1 drivers
v000002a272d40950_0 .var "EX2_ALU_OPER1", 31 0;
v000002a272d417b0_0 .var "EX2_ALU_OPER2", 31 0;
v000002a272d41490_0 .var "EX2_PC", 31 0;
v000002a272d40a90_0 .var "EX2_PFC_to_IF", 31 0;
v000002a272d412b0_0 .var "EX2_forward_to_B", 31 0;
v000002a272d40e50_0 .var "EX2_is_beq", 0 0;
v000002a272d403b0_0 .var "EX2_is_bne", 0 0;
v000002a272d410d0_0 .var "EX2_is_jal", 0 0;
v000002a272d40810_0 .var "EX2_is_jr", 0 0;
v000002a272d40ef0_0 .var "EX2_is_oper2_immed", 0 0;
v000002a272d40c70_0 .var "EX2_memread", 0 0;
v000002a272d40590_0 .var "EX2_memwrite", 0 0;
v000002a272d41850_0 .var "EX2_opcode", 11 0;
v000002a272d41530_0 .var "EX2_predicted", 0 0;
v000002a272d40630_0 .var "EX2_rd_ind", 4 0;
v000002a272d415d0_0 .var "EX2_rd_indzero", 0 0;
v000002a272d41670_0 .var "EX2_regwrite", 0 0;
v000002a272d401d0_0 .var "EX2_rs1", 31 0;
v000002a272d40b30_0 .var "EX2_rs1_ind", 4 0;
v000002a272d41710_0 .var "EX2_rs2_ind", 4 0;
v000002a272d40bd0_0 .var "EX2_rs2_out", 31 0;
v000002a272d441a0_0 .net "FLUSH", 0 0, v000002a272d44100_0;  alias, 1 drivers
v000002a272d42da0_0 .net "clk", 0 0, L_000002a272d8c0b0;  1 drivers
v000002a272d444c0_0 .net "rst", 0 0, v000002a272d70780_0;  alias, 1 drivers
E_000002a272cc9da0 .event posedge, v000002a272d300d0_0, v000002a272d42da0_0;
S_000002a272d3cf90 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002a272d4a490 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a272d4a4c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a272d4a500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a272d4a538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a272d4a570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a272d4a5a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a272d4a5e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a272d4a618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a272d4a650 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a272d4a688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a272d4a6c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a272d4a6f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a272d4a730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a272d4a768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a272d4a7a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a272d4a7d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a272d4a810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a272d4a848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a272d4a880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a272d4a8b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a272d4a8f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a272d4a928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a272d4a960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a272d4a998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a272d4a9d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a272d77bf0 .functor OR 1, L_000002a272d73a20, L_000002a272d72b20, C4<0>, C4<0>;
L_000002a272d784b0 .functor AND 1, L_000002a272d77bf0, L_000002a272d788a0, C4<1>, C4<1>;
L_000002a272d77560 .functor OR 1, L_000002a272d73a20, L_000002a272d72b20, C4<0>, C4<0>;
L_000002a272d790f0 .functor AND 1, L_000002a272d77560, L_000002a272d788a0, C4<1>, C4<1>;
L_000002a272d77800 .functor OR 1, L_000002a272d73a20, L_000002a272d72b20, C4<0>, C4<0>;
L_000002a272d77cd0 .functor AND 1, L_000002a272d77800, v000002a272d43700_0, C4<1>, C4<1>;
v000002a272d487a0_0 .net "EX1_memread", 0 0, v000002a272d3ea10_0;  alias, 1 drivers
v000002a272d48160_0 .net "EX1_opcode", 11 0, v000002a272d3e5b0_0;  alias, 1 drivers
v000002a272d497e0_0 .net "EX1_rd_ind", 4 0, v000002a272d3f730_0;  alias, 1 drivers
v000002a272d47b20_0 .net "EX1_rd_indzero", 0 0, v000002a272d3e0b0_0;  alias, 1 drivers
v000002a272d49600_0 .net "EX2_memread", 0 0, v000002a272d40c70_0;  alias, 1 drivers
v000002a272d49b00_0 .net "EX2_opcode", 11 0, v000002a272d41850_0;  alias, 1 drivers
v000002a272d49ba0_0 .net "EX2_rd_ind", 4 0, v000002a272d40630_0;  alias, 1 drivers
v000002a272d47c60_0 .net "EX2_rd_indzero", 0 0, v000002a272d415d0_0;  alias, 1 drivers
v000002a272d491a0_0 .net "ID_EX1_flush", 0 0, v000002a272d43fc0_0;  alias, 1 drivers
v000002a272d49880_0 .net "ID_EX2_flush", 0 0, v000002a272d44100_0;  alias, 1 drivers
v000002a272d47e40_0 .net "ID_is_beq", 0 0, L_000002a272d73a20;  alias, 1 drivers
v000002a272d47940_0 .net "ID_is_bne", 0 0, L_000002a272d72b20;  alias, 1 drivers
v000002a272d49420_0 .net "ID_is_j", 0 0, L_000002a272d71e00;  alias, 1 drivers
v000002a272d49920_0 .net "ID_is_jal", 0 0, L_000002a272d72d00;  alias, 1 drivers
v000002a272d480c0_0 .net "ID_is_jr", 0 0, L_000002a272d73ca0;  alias, 1 drivers
v000002a272d476c0_0 .net "ID_opcode", 11 0, v000002a272d57d10_0;  alias, 1 drivers
v000002a272d48660_0 .net "ID_rs1_ind", 4 0, v000002a272d59250_0;  alias, 1 drivers
v000002a272d48700_0 .net "ID_rs2_ind", 4 0, v000002a272d57bd0_0;  alias, 1 drivers
v000002a272d499c0_0 .net "IF_ID_flush", 0 0, v000002a272d46360_0;  alias, 1 drivers
v000002a272d48200_0 .net "IF_ID_write", 0 0, v000002a272d46ea0_0;  alias, 1 drivers
v000002a272d482a0_0 .net "PC_src", 2 0, L_000002a272d73700;  alias, 1 drivers
v000002a272d49a60_0 .net "PFC_to_EX", 31 0, L_000002a272d72620;  alias, 1 drivers
v000002a272d49060_0 .net "PFC_to_IF", 31 0, L_000002a272d741a0;  alias, 1 drivers
v000002a272d48480_0 .net "WB_rd_ind", 4 0, v000002a272d5a330_0;  alias, 1 drivers
v000002a272d49240_0 .net "Wrong_prediction", 0 0, L_000002a272d8d310;  alias, 1 drivers
v000002a272d49c40_0 .net *"_ivl_11", 0 0, L_000002a272d790f0;  1 drivers
v000002a272d47f80_0 .net *"_ivl_13", 9 0, L_000002a272d72ee0;  1 drivers
v000002a272d48a20_0 .net *"_ivl_15", 9 0, L_000002a272d72580;  1 drivers
v000002a272d492e0_0 .net *"_ivl_16", 9 0, L_000002a272d73fc0;  1 drivers
v000002a272d48fc0_0 .net *"_ivl_19", 9 0, L_000002a272d742e0;  1 drivers
v000002a272d48e80_0 .net *"_ivl_20", 9 0, L_000002a272d71f40;  1 drivers
v000002a272d48840_0 .net *"_ivl_25", 0 0, L_000002a272d77800;  1 drivers
v000002a272d496a0_0 .net *"_ivl_27", 0 0, L_000002a272d77cd0;  1 drivers
v000002a272d48020_0 .net *"_ivl_29", 9 0, L_000002a272d74100;  1 drivers
v000002a272d483e0_0 .net *"_ivl_3", 0 0, L_000002a272d77bf0;  1 drivers
L_000002a272d901f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002a272d474e0_0 .net/2u *"_ivl_30", 9 0, L_000002a272d901f0;  1 drivers
v000002a272d488e0_0 .net *"_ivl_32", 9 0, L_000002a272d726c0;  1 drivers
v000002a272d49380_0 .net *"_ivl_35", 9 0, L_000002a272d73980;  1 drivers
v000002a272d48ac0_0 .net *"_ivl_37", 9 0, L_000002a272d73160;  1 drivers
v000002a272d49740_0 .net *"_ivl_38", 9 0, L_000002a272d73520;  1 drivers
v000002a272d494c0_0 .net *"_ivl_40", 9 0, L_000002a272d73200;  1 drivers
L_000002a272d90238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a272d48980_0 .net/2s *"_ivl_45", 21 0, L_000002a272d90238;  1 drivers
L_000002a272d90280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a272d47580_0 .net/2s *"_ivl_50", 21 0, L_000002a272d90280;  1 drivers
v000002a272d47620_0 .net *"_ivl_9", 0 0, L_000002a272d77560;  1 drivers
v000002a272d47760_0 .net "clk", 0 0, L_000002a272cb1cd0;  alias, 1 drivers
v000002a272d48b60_0 .net "forward_to_B", 31 0, L_000002a272d738e0;  alias, 1 drivers
v000002a272d47800_0 .net "imm", 31 0, v000002a272d47440_0;  1 drivers
v000002a272d479e0_0 .net "inst", 31 0, v000002a272d4a1e0_0;  alias, 1 drivers
v000002a272d478a0_0 .net "is_branch_and_taken", 0 0, L_000002a272d784b0;  alias, 1 drivers
v000002a272d48f20_0 .net "is_oper2_immed", 0 0, L_000002a272d782f0;  alias, 1 drivers
v000002a272d48c00_0 .net "mem_read", 0 0, L_000002a272d73340;  alias, 1 drivers
v000002a272d48ca0_0 .net "mem_write", 0 0, L_000002a272d733e0;  alias, 1 drivers
v000002a272d4a000_0 .net "pc", 31 0, v000002a272d49d80_0;  alias, 1 drivers
v000002a272d4a0a0_0 .net "pc_write", 0 0, v000002a272d464a0_0;  alias, 1 drivers
v000002a272d49ec0_0 .net "predicted", 0 0, L_000002a272d788a0;  1 drivers
v000002a272d4a320_0 .net "predicted_to_EX", 0 0, v000002a272d43700_0;  alias, 1 drivers
v000002a272d49e20_0 .net "reg_write", 0 0, L_000002a272d72c60;  alias, 1 drivers
v000002a272d4a3c0_0 .net "reg_write_from_wb", 0 0, v000002a272d5b7d0_0;  alias, 1 drivers
v000002a272d49f60_0 .net "rs1", 31 0, v000002a272d47ee0_0;  alias, 1 drivers
v000002a272d49ce0_0 .net "rs2", 31 0, v000002a272d47a80_0;  alias, 1 drivers
v000002a272d4a140_0 .net "rst", 0 0, v000002a272d70780_0;  alias, 1 drivers
v000002a272d4a280_0 .net "wr_reg_data", 31 0, L_000002a272d8d230;  alias, 1 drivers
L_000002a272d738e0 .functor MUXZ 32, v000002a272d47a80_0, v000002a272d47440_0, L_000002a272d782f0, C4<>;
L_000002a272d72ee0 .part v000002a272d49d80_0, 0, 10;
L_000002a272d72580 .part v000002a272d4a1e0_0, 0, 10;
L_000002a272d73fc0 .arith/sum 10, L_000002a272d72ee0, L_000002a272d72580;
L_000002a272d742e0 .part v000002a272d4a1e0_0, 0, 10;
L_000002a272d71f40 .functor MUXZ 10, L_000002a272d742e0, L_000002a272d73fc0, L_000002a272d790f0, C4<>;
L_000002a272d74100 .part v000002a272d49d80_0, 0, 10;
L_000002a272d726c0 .arith/sum 10, L_000002a272d74100, L_000002a272d901f0;
L_000002a272d73980 .part v000002a272d49d80_0, 0, 10;
L_000002a272d73160 .part v000002a272d4a1e0_0, 0, 10;
L_000002a272d73520 .arith/sum 10, L_000002a272d73980, L_000002a272d73160;
L_000002a272d73200 .functor MUXZ 10, L_000002a272d73520, L_000002a272d726c0, L_000002a272d77cd0, C4<>;
L_000002a272d741a0 .concat8 [ 10 22 0 0], L_000002a272d71f40, L_000002a272d90238;
L_000002a272d72620 .concat8 [ 10 22 0 0], L_000002a272d73200, L_000002a272d90280;
S_000002a272d3d120 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002a272d3cf90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002a272d4aa10 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a272d4aa48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a272d4aa80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a272d4aab8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a272d4aaf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a272d4ab28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a272d4ab60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a272d4ab98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a272d4abd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a272d4ac08 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a272d4ac40 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a272d4ac78 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a272d4acb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a272d4ace8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a272d4ad20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a272d4ad58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a272d4ad90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a272d4adc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a272d4ae00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a272d4ae38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a272d4ae70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a272d4aea8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a272d4aee0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a272d4af18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a272d4af50 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a272d78980 .functor OR 1, L_000002a272d788a0, L_000002a272d73660, C4<0>, C4<0>;
L_000002a272d78c20 .functor OR 1, L_000002a272d78980, L_000002a272d73ac0, C4<0>, C4<0>;
v000002a272d42bc0_0 .net "EX1_opcode", 11 0, v000002a272d3e5b0_0;  alias, 1 drivers
v000002a272d43ca0_0 .net "EX2_opcode", 11 0, v000002a272d41850_0;  alias, 1 drivers
v000002a272d42a80_0 .net "ID_opcode", 11 0, v000002a272d57d10_0;  alias, 1 drivers
v000002a272d437a0_0 .net "PC_src", 2 0, L_000002a272d73700;  alias, 1 drivers
v000002a272d42c60_0 .net "Wrong_prediction", 0 0, L_000002a272d8d310;  alias, 1 drivers
L_000002a272d903e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002a272d449c0_0 .net/2u *"_ivl_0", 2 0, L_000002a272d903e8;  1 drivers
v000002a272d44920_0 .net *"_ivl_10", 0 0, L_000002a272d72bc0;  1 drivers
L_000002a272d90508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002a272d430c0_0 .net/2u *"_ivl_12", 2 0, L_000002a272d90508;  1 drivers
L_000002a272d90550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002a272d438e0_0 .net/2u *"_ivl_14", 11 0, L_000002a272d90550;  1 drivers
v000002a272d43a20_0 .net *"_ivl_16", 0 0, L_000002a272d73660;  1 drivers
v000002a272d44a60_0 .net *"_ivl_19", 0 0, L_000002a272d78980;  1 drivers
L_000002a272d90430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002a272d43160_0 .net/2u *"_ivl_2", 11 0, L_000002a272d90430;  1 drivers
L_000002a272d90598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002a272d446a0_0 .net/2u *"_ivl_20", 11 0, L_000002a272d90598;  1 drivers
v000002a272d44420_0 .net *"_ivl_22", 0 0, L_000002a272d73ac0;  1 drivers
v000002a272d44060_0 .net *"_ivl_25", 0 0, L_000002a272d78c20;  1 drivers
L_000002a272d905e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002a272d42ee0_0 .net/2u *"_ivl_26", 2 0, L_000002a272d905e0;  1 drivers
L_000002a272d90628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002a272d42f80_0 .net/2u *"_ivl_28", 2 0, L_000002a272d90628;  1 drivers
v000002a272d43ac0_0 .net *"_ivl_30", 2 0, L_000002a272d74420;  1 drivers
v000002a272d43020_0 .net *"_ivl_32", 2 0, L_000002a272d744c0;  1 drivers
v000002a272d42800_0 .net *"_ivl_34", 2 0, L_000002a272d74240;  1 drivers
v000002a272d44b00_0 .net *"_ivl_4", 0 0, L_000002a272d735c0;  1 drivers
L_000002a272d90478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002a272d42580_0 .net/2u *"_ivl_6", 2 0, L_000002a272d90478;  1 drivers
L_000002a272d904c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002a272d428a0_0 .net/2u *"_ivl_8", 11 0, L_000002a272d904c0;  1 drivers
v000002a272d42940_0 .net "clk", 0 0, L_000002a272cb1cd0;  alias, 1 drivers
v000002a272d44740_0 .net "predicted", 0 0, L_000002a272d788a0;  alias, 1 drivers
v000002a272d432a0_0 .net "predicted_to_EX", 0 0, v000002a272d43700_0;  alias, 1 drivers
v000002a272d43c00_0 .net "rst", 0 0, v000002a272d70780_0;  alias, 1 drivers
v000002a272d43de0_0 .net "state", 1 0, v000002a272d43840_0;  1 drivers
L_000002a272d735c0 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90430;
L_000002a272d72bc0 .cmp/eq 12, v000002a272d3e5b0_0, L_000002a272d904c0;
L_000002a272d73660 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90550;
L_000002a272d73ac0 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90598;
L_000002a272d74420 .functor MUXZ 3, L_000002a272d90628, L_000002a272d905e0, L_000002a272d78c20, C4<>;
L_000002a272d744c0 .functor MUXZ 3, L_000002a272d74420, L_000002a272d90508, L_000002a272d72bc0, C4<>;
L_000002a272d74240 .functor MUXZ 3, L_000002a272d744c0, L_000002a272d90478, L_000002a272d735c0, C4<>;
L_000002a272d73700 .functor MUXZ 3, L_000002a272d74240, L_000002a272d903e8, L_000002a272d8d310, C4<>;
S_000002a272d3c630 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002a272d3d120;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002a272d4af90 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a272d4afc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a272d4b000 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a272d4b038 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a272d4b070 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a272d4b0a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a272d4b0e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a272d4b118 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a272d4b150 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a272d4b188 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a272d4b1c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a272d4b1f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a272d4b230 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a272d4b268 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a272d4b2a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a272d4b2d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a272d4b310 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a272d4b348 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a272d4b380 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a272d4b3b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a272d4b3f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a272d4b428 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a272d4b460 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a272d4b498 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a272d4b4d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a272d78d70 .functor OR 1, L_000002a272d723a0, L_000002a272d728a0, C4<0>, C4<0>;
L_000002a272d77db0 .functor OR 1, L_000002a272d732a0, L_000002a272d724e0, C4<0>, C4<0>;
L_000002a272d77870 .functor AND 1, L_000002a272d78d70, L_000002a272d77db0, C4<1>, C4<1>;
L_000002a272d776b0 .functor NOT 1, L_000002a272d77870, C4<0>, C4<0>, C4<0>;
L_000002a272d78280 .functor OR 1, v000002a272d70780_0, L_000002a272d776b0, C4<0>, C4<0>;
L_000002a272d788a0 .functor NOT 1, L_000002a272d78280, C4<0>, C4<0>, C4<0>;
v000002a272d43b60_0 .net "EX_opcode", 11 0, v000002a272d41850_0;  alias, 1 drivers
v000002a272d44240_0 .net "ID_opcode", 11 0, v000002a272d57d10_0;  alias, 1 drivers
v000002a272d43340_0 .net "Wrong_prediction", 0 0, L_000002a272d8d310;  alias, 1 drivers
L_000002a272d902c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002a272d43980_0 .net/2u *"_ivl_0", 11 0, L_000002a272d902c8;  1 drivers
L_000002a272d90358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002a272d44600_0 .net/2u *"_ivl_10", 1 0, L_000002a272d90358;  1 drivers
v000002a272d44ba0_0 .net *"_ivl_12", 0 0, L_000002a272d732a0;  1 drivers
L_000002a272d903a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002a272d433e0_0 .net/2u *"_ivl_14", 1 0, L_000002a272d903a0;  1 drivers
v000002a272d426c0_0 .net *"_ivl_16", 0 0, L_000002a272d724e0;  1 drivers
v000002a272d43660_0 .net *"_ivl_19", 0 0, L_000002a272d77db0;  1 drivers
v000002a272d44380_0 .net *"_ivl_2", 0 0, L_000002a272d723a0;  1 drivers
v000002a272d442e0_0 .net *"_ivl_21", 0 0, L_000002a272d77870;  1 drivers
v000002a272d42e40_0 .net *"_ivl_22", 0 0, L_000002a272d776b0;  1 drivers
v000002a272d42d00_0 .net *"_ivl_25", 0 0, L_000002a272d78280;  1 drivers
L_000002a272d90310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002a272d435c0_0 .net/2u *"_ivl_4", 11 0, L_000002a272d90310;  1 drivers
v000002a272d43480_0 .net *"_ivl_6", 0 0, L_000002a272d728a0;  1 drivers
v000002a272d42760_0 .net *"_ivl_9", 0 0, L_000002a272d78d70;  1 drivers
v000002a272d43d40_0 .net "clk", 0 0, L_000002a272cb1cd0;  alias, 1 drivers
v000002a272d43520_0 .net "predicted", 0 0, L_000002a272d788a0;  alias, 1 drivers
v000002a272d43700_0 .var "predicted_to_EX", 0 0;
v000002a272d43200_0 .net "rst", 0 0, v000002a272d70780_0;  alias, 1 drivers
v000002a272d43840_0 .var "state", 1 0;
E_000002a272cca3e0 .event posedge, v000002a272d43d40_0, v000002a272d300d0_0;
L_000002a272d723a0 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d902c8;
L_000002a272d728a0 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90310;
L_000002a272d732a0 .cmp/eq 2, v000002a272d43840_0, L_000002a272d90358;
L_000002a272d724e0 .cmp/eq 2, v000002a272d43840_0, L_000002a272d903a0;
S_000002a272d3d2b0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002a272d3cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002a272d4d520 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a272d4d558 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a272d4d590 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a272d4d5c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a272d4d600 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a272d4d638 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a272d4d670 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a272d4d6a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a272d4d6e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a272d4d718 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a272d4d750 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a272d4d788 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a272d4d7c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a272d4d7f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a272d4d830 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a272d4d868 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a272d4d8a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a272d4d8d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a272d4d910 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a272d4d948 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a272d4d980 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a272d4d9b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a272d4d9f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a272d4da28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a272d4da60 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a272d424e0_0 .net "EX1_memread", 0 0, v000002a272d3ea10_0;  alias, 1 drivers
v000002a272d43e80_0 .net "EX1_rd_ind", 4 0, v000002a272d3f730_0;  alias, 1 drivers
v000002a272d43f20_0 .net "EX1_rd_indzero", 0 0, v000002a272d3e0b0_0;  alias, 1 drivers
v000002a272d44560_0 .net "EX2_memread", 0 0, v000002a272d40c70_0;  alias, 1 drivers
v000002a272d447e0_0 .net "EX2_rd_ind", 4 0, v000002a272d40630_0;  alias, 1 drivers
v000002a272d429e0_0 .net "EX2_rd_indzero", 0 0, v000002a272d415d0_0;  alias, 1 drivers
v000002a272d43fc0_0 .var "ID_EX1_flush", 0 0;
v000002a272d44100_0 .var "ID_EX2_flush", 0 0;
v000002a272d44880_0 .net "ID_opcode", 11 0, v000002a272d57d10_0;  alias, 1 drivers
v000002a272d44c40_0 .net "ID_rs1_ind", 4 0, v000002a272d59250_0;  alias, 1 drivers
v000002a272d42620_0 .net "ID_rs2_ind", 4 0, v000002a272d57bd0_0;  alias, 1 drivers
v000002a272d46ea0_0 .var "IF_ID_Write", 0 0;
v000002a272d46360_0 .var "IF_ID_flush", 0 0;
v000002a272d464a0_0 .var "PC_Write", 0 0;
v000002a272d44ce0_0 .net "Wrong_prediction", 0 0, L_000002a272d8d310;  alias, 1 drivers
E_000002a272cca420/0 .event anyedge, v000002a272d326a0_0, v000002a272d3ea10_0, v000002a272d3e0b0_0, v000002a272d3d9d0_0;
E_000002a272cca420/1 .event anyedge, v000002a272d3f730_0, v000002a272d3f0f0_0, v000002a272c529f0_0, v000002a272d415d0_0;
E_000002a272cca420/2 .event anyedge, v000002a272d2eff0_0, v000002a272d3ef10_0;
E_000002a272cca420 .event/or E_000002a272cca420/0, E_000002a272cca420/1, E_000002a272cca420/2;
S_000002a272d3d440 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002a272d3cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002a272d4daa0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a272d4dad8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a272d4db10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a272d4db48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a272d4db80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a272d4dbb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a272d4dbf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a272d4dc28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a272d4dc60 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a272d4dc98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a272d4dcd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a272d4dd08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a272d4dd40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a272d4dd78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a272d4ddb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a272d4dde8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a272d4de20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a272d4de58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a272d4de90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a272d4dec8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a272d4df00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a272d4df38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a272d4df70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a272d4dfa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a272d4dfe0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002a272d78590 .functor OR 1, L_000002a272d73b60, L_000002a272d72f80, C4<0>, C4<0>;
L_000002a272d775d0 .functor OR 1, L_000002a272d78590, L_000002a272d73020, C4<0>, C4<0>;
L_000002a272d78910 .functor OR 1, L_000002a272d775d0, L_000002a272d72120, C4<0>, C4<0>;
L_000002a272d78600 .functor OR 1, L_000002a272d78910, L_000002a272d73f20, C4<0>, C4<0>;
L_000002a272d787c0 .functor OR 1, L_000002a272d78600, L_000002a272d71d60, C4<0>, C4<0>;
L_000002a272d77720 .functor OR 1, L_000002a272d787c0, L_000002a272d72940, C4<0>, C4<0>;
L_000002a272d77b10 .functor OR 1, L_000002a272d77720, L_000002a272d73c00, C4<0>, C4<0>;
L_000002a272d782f0 .functor OR 1, L_000002a272d77b10, L_000002a272d73d40, C4<0>, C4<0>;
L_000002a272d78830 .functor OR 1, L_000002a272d72760, L_000002a272d729e0, C4<0>, C4<0>;
L_000002a272d77e20 .functor OR 1, L_000002a272d78830, L_000002a272d721c0, C4<0>, C4<0>;
L_000002a272d778e0 .functor OR 1, L_000002a272d77e20, L_000002a272d72440, C4<0>, C4<0>;
L_000002a272d77950 .functor OR 1, L_000002a272d778e0, L_000002a272d72a80, C4<0>, C4<0>;
v000002a272d45d20_0 .net "ID_opcode", 11 0, v000002a272d57d10_0;  alias, 1 drivers
L_000002a272d90670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002a272d45dc0_0 .net/2u *"_ivl_0", 11 0, L_000002a272d90670;  1 drivers
L_000002a272d90700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002a272d460e0_0 .net/2u *"_ivl_10", 11 0, L_000002a272d90700;  1 drivers
L_000002a272d90bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002a272d45000_0 .net/2u *"_ivl_102", 11 0, L_000002a272d90bc8;  1 drivers
L_000002a272d90c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002a272d45e60_0 .net/2u *"_ivl_106", 11 0, L_000002a272d90c10;  1 drivers
v000002a272d467c0_0 .net *"_ivl_12", 0 0, L_000002a272d73020;  1 drivers
v000002a272d469a0_0 .net *"_ivl_15", 0 0, L_000002a272d775d0;  1 drivers
L_000002a272d90748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002a272d458c0_0 .net/2u *"_ivl_16", 11 0, L_000002a272d90748;  1 drivers
v000002a272d44f60_0 .net *"_ivl_18", 0 0, L_000002a272d72120;  1 drivers
v000002a272d45a00_0 .net *"_ivl_2", 0 0, L_000002a272d73b60;  1 drivers
v000002a272d45320_0 .net *"_ivl_21", 0 0, L_000002a272d78910;  1 drivers
L_000002a272d90790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002a272d45c80_0 .net/2u *"_ivl_22", 11 0, L_000002a272d90790;  1 drivers
v000002a272d46860_0 .net *"_ivl_24", 0 0, L_000002a272d73f20;  1 drivers
v000002a272d47080_0 .net *"_ivl_27", 0 0, L_000002a272d78600;  1 drivers
L_000002a272d907d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002a272d45780_0 .net/2u *"_ivl_28", 11 0, L_000002a272d907d8;  1 drivers
v000002a272d46220_0 .net *"_ivl_30", 0 0, L_000002a272d71d60;  1 drivers
v000002a272d44ec0_0 .net *"_ivl_33", 0 0, L_000002a272d787c0;  1 drivers
L_000002a272d90820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002a272d471c0_0 .net/2u *"_ivl_34", 11 0, L_000002a272d90820;  1 drivers
v000002a272d465e0_0 .net *"_ivl_36", 0 0, L_000002a272d72940;  1 drivers
v000002a272d450a0_0 .net *"_ivl_39", 0 0, L_000002a272d77720;  1 drivers
L_000002a272d906b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002a272d45f00_0 .net/2u *"_ivl_4", 11 0, L_000002a272d906b8;  1 drivers
L_000002a272d90868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002a272d46f40_0 .net/2u *"_ivl_40", 11 0, L_000002a272d90868;  1 drivers
v000002a272d44d80_0 .net *"_ivl_42", 0 0, L_000002a272d73c00;  1 drivers
v000002a272d45fa0_0 .net *"_ivl_45", 0 0, L_000002a272d77b10;  1 drivers
L_000002a272d908b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002a272d46c20_0 .net/2u *"_ivl_46", 11 0, L_000002a272d908b0;  1 drivers
v000002a272d45140_0 .net *"_ivl_48", 0 0, L_000002a272d73d40;  1 drivers
L_000002a272d908f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002a272d46b80_0 .net/2u *"_ivl_52", 11 0, L_000002a272d908f8;  1 drivers
L_000002a272d90940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002a272d462c0_0 .net/2u *"_ivl_56", 11 0, L_000002a272d90940;  1 drivers
v000002a272d46e00_0 .net *"_ivl_6", 0 0, L_000002a272d72f80;  1 drivers
L_000002a272d90988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002a272d46fe0_0 .net/2u *"_ivl_60", 11 0, L_000002a272d90988;  1 drivers
L_000002a272d909d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002a272d46180_0 .net/2u *"_ivl_64", 11 0, L_000002a272d909d0;  1 drivers
L_000002a272d90a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002a272d473a0_0 .net/2u *"_ivl_68", 11 0, L_000002a272d90a18;  1 drivers
L_000002a272d90a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002a272d451e0_0 .net/2u *"_ivl_72", 11 0, L_000002a272d90a60;  1 drivers
v000002a272d455a0_0 .net *"_ivl_74", 0 0, L_000002a272d72760;  1 drivers
L_000002a272d90aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002a272d46400_0 .net/2u *"_ivl_76", 11 0, L_000002a272d90aa8;  1 drivers
v000002a272d45460_0 .net *"_ivl_78", 0 0, L_000002a272d729e0;  1 drivers
v000002a272d45aa0_0 .net *"_ivl_81", 0 0, L_000002a272d78830;  1 drivers
L_000002a272d90af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002a272d46540_0 .net/2u *"_ivl_82", 11 0, L_000002a272d90af0;  1 drivers
v000002a272d46680_0 .net *"_ivl_84", 0 0, L_000002a272d721c0;  1 drivers
v000002a272d46040_0 .net *"_ivl_87", 0 0, L_000002a272d77e20;  1 drivers
L_000002a272d90b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002a272d46720_0 .net/2u *"_ivl_88", 11 0, L_000002a272d90b38;  1 drivers
v000002a272d46900_0 .net *"_ivl_9", 0 0, L_000002a272d78590;  1 drivers
v000002a272d45b40_0 .net *"_ivl_90", 0 0, L_000002a272d72440;  1 drivers
v000002a272d45be0_0 .net *"_ivl_93", 0 0, L_000002a272d778e0;  1 drivers
L_000002a272d90b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002a272d45280_0 .net/2u *"_ivl_94", 11 0, L_000002a272d90b80;  1 drivers
v000002a272d46a40_0 .net *"_ivl_96", 0 0, L_000002a272d72a80;  1 drivers
v000002a272d44e20_0 .net *"_ivl_99", 0 0, L_000002a272d77950;  1 drivers
v000002a272d453c0_0 .net "is_beq", 0 0, L_000002a272d73a20;  alias, 1 drivers
v000002a272d46ae0_0 .net "is_bne", 0 0, L_000002a272d72b20;  alias, 1 drivers
v000002a272d46cc0_0 .net "is_j", 0 0, L_000002a272d71e00;  alias, 1 drivers
v000002a272d47120_0 .net "is_jal", 0 0, L_000002a272d72d00;  alias, 1 drivers
v000002a272d46d60_0 .net "is_jr", 0 0, L_000002a272d73ca0;  alias, 1 drivers
v000002a272d45820_0 .net "is_oper2_immed", 0 0, L_000002a272d782f0;  alias, 1 drivers
v000002a272d47260_0 .net "memread", 0 0, L_000002a272d73340;  alias, 1 drivers
v000002a272d47300_0 .net "memwrite", 0 0, L_000002a272d733e0;  alias, 1 drivers
v000002a272d45500_0 .net "regwrite", 0 0, L_000002a272d72c60;  alias, 1 drivers
L_000002a272d73b60 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90670;
L_000002a272d72f80 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d906b8;
L_000002a272d73020 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90700;
L_000002a272d72120 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90748;
L_000002a272d73f20 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90790;
L_000002a272d71d60 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d907d8;
L_000002a272d72940 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90820;
L_000002a272d73c00 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90868;
L_000002a272d73d40 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d908b0;
L_000002a272d73a20 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d908f8;
L_000002a272d72b20 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90940;
L_000002a272d73ca0 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90988;
L_000002a272d72d00 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d909d0;
L_000002a272d71e00 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90a18;
L_000002a272d72760 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90a60;
L_000002a272d729e0 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90aa8;
L_000002a272d721c0 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90af0;
L_000002a272d72440 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90b38;
L_000002a272d72a80 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90b80;
L_000002a272d72c60 .reduce/nor L_000002a272d77950;
L_000002a272d73340 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90bc8;
L_000002a272d733e0 .cmp/eq 12, v000002a272d57d10_0, L_000002a272d90c10;
S_000002a272d3cc70 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002a272d3cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002a272d56030 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a272d56068 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a272d560a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a272d560d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a272d56110 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a272d56148 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a272d56180 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a272d561b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a272d561f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a272d56228 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a272d56260 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a272d56298 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a272d562d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a272d56308 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a272d56340 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a272d56378 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a272d563b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a272d563e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a272d56420 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a272d56458 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a272d56490 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a272d564c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a272d56500 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a272d56538 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a272d56570 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a272d47440_0 .var "Immed", 31 0;
v000002a272d45640_0 .net "Inst", 31 0, v000002a272d4a1e0_0;  alias, 1 drivers
v000002a272d456e0_0 .net "opcode", 11 0, v000002a272d57d10_0;  alias, 1 drivers
E_000002a272cc9b20 .event anyedge, v000002a272d3ef10_0, v000002a272d45640_0;
S_000002a272d3be60 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002a272d3cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002a272d47ee0_0 .var "Read_data1", 31 0;
v000002a272d47a80_0 .var "Read_data2", 31 0;
v000002a272d49100_0 .net "Read_reg1", 4 0, v000002a272d59250_0;  alias, 1 drivers
v000002a272d48de0_0 .net "Read_reg2", 4 0, v000002a272d57bd0_0;  alias, 1 drivers
v000002a272d485c0_0 .net "Write_data", 31 0, L_000002a272d8d230;  alias, 1 drivers
v000002a272d48520_0 .net "Write_en", 0 0, v000002a272d5b7d0_0;  alias, 1 drivers
v000002a272d47d00_0 .net "Write_reg", 4 0, v000002a272d5a330_0;  alias, 1 drivers
v000002a272d49560_0 .net "clk", 0 0, L_000002a272cb1cd0;  alias, 1 drivers
v000002a272d48340_0 .var/i "i", 31 0;
v000002a272d48d40 .array "reg_file", 0 31, 31 0;
v000002a272d47da0_0 .net "rst", 0 0, v000002a272d70780_0;  alias, 1 drivers
E_000002a272cc9aa0 .event posedge, v000002a272d43d40_0;
S_000002a272d3c310 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002a272d3be60;
 .timescale 0 0;
v000002a272d47bc0_0 .var/i "i", 31 0;
S_000002a272d3c180 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002a272d565b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a272d565e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a272d56620 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a272d56658 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a272d56690 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a272d566c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a272d56700 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a272d56738 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a272d56770 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a272d567a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a272d567e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a272d56818 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a272d56850 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a272d56888 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a272d568c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a272d568f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a272d56930 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a272d56968 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a272d569a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a272d569d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a272d56a10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a272d56a48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a272d56a80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a272d56ab8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a272d56af0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a272d4a1e0_0 .var "ID_INST", 31 0;
v000002a272d49d80_0 .var "ID_PC", 31 0;
v000002a272d57d10_0 .var "ID_opcode", 11 0;
v000002a272d58030_0 .var "ID_rd_ind", 4 0;
v000002a272d59250_0 .var "ID_rs1_ind", 4 0;
v000002a272d57bd0_0 .var "ID_rs2_ind", 4 0;
v000002a272d58850_0 .net "IF_FLUSH", 0 0, v000002a272d46360_0;  alias, 1 drivers
v000002a272d56cd0_0 .net "IF_INST", 31 0, L_000002a272d77d40;  alias, 1 drivers
v000002a272d57950_0 .net "IF_PC", 31 0, v000002a272d58350_0;  alias, 1 drivers
v000002a272d576d0_0 .net "clk", 0 0, L_000002a272d78440;  1 drivers
v000002a272d582b0_0 .net "if_id_Write", 0 0, v000002a272d46ea0_0;  alias, 1 drivers
v000002a272d587b0_0 .net "rst", 0 0, v000002a272d70780_0;  alias, 1 drivers
E_000002a272cc9b60 .event posedge, v000002a272d300d0_0, v000002a272d576d0_0;
S_000002a272d3b9b0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002a272d5b050_0 .net "EX1_PFC", 31 0, L_000002a272d74a60;  alias, 1 drivers
v000002a272d5a3d0_0 .net "EX2_PFC", 31 0, v000002a272d40a90_0;  alias, 1 drivers
v000002a272d5a470_0 .net "ID_PFC", 31 0, L_000002a272d741a0;  alias, 1 drivers
v000002a272d5b870_0 .net "PC_src", 2 0, L_000002a272d73700;  alias, 1 drivers
v000002a272d5a970_0 .net "PC_write", 0 0, v000002a272d464a0_0;  alias, 1 drivers
L_000002a272d90088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a272d5b910_0 .net/2u *"_ivl_0", 31 0, L_000002a272d90088;  1 drivers
v000002a272d5b9b0_0 .net "clk", 0 0, L_000002a272cb1cd0;  alias, 1 drivers
v000002a272d5a510_0 .net "inst", 31 0, L_000002a272d77d40;  alias, 1 drivers
v000002a272d5baf0_0 .net "inst_mem_in", 31 0, v000002a272d58350_0;  alias, 1 drivers
v000002a272d59430_0 .net "pc_reg_in", 31 0, L_000002a272d783d0;  1 drivers
v000002a272d59570_0 .net "rst", 0 0, v000002a272d70780_0;  alias, 1 drivers
L_000002a272d737a0 .arith/sum 32, v000002a272d58350_0, L_000002a272d90088;
S_000002a272d3c950 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002a272d3b9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002a272d77d40 .functor BUFZ 32, L_000002a272d73480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a272d57090_0 .net "Data_Out", 31 0, L_000002a272d77d40;  alias, 1 drivers
v000002a272d58a30 .array "InstMem", 0 1023, 31 0;
v000002a272d583f0_0 .net *"_ivl_0", 31 0, L_000002a272d73480;  1 drivers
v000002a272d580d0_0 .net *"_ivl_3", 9 0, L_000002a272d71ea0;  1 drivers
v000002a272d57a90_0 .net *"_ivl_4", 11 0, L_000002a272d730c0;  1 drivers
L_000002a272d901a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a272d58e90_0 .net *"_ivl_7", 1 0, L_000002a272d901a8;  1 drivers
v000002a272d58c10_0 .net "addr", 31 0, v000002a272d58350_0;  alias, 1 drivers
v000002a272d58170_0 .net "clk", 0 0, L_000002a272cb1cd0;  alias, 1 drivers
v000002a272d57f90_0 .var/i "i", 31 0;
L_000002a272d73480 .array/port v000002a272d58a30, L_000002a272d730c0;
L_000002a272d71ea0 .part v000002a272d58350_0, 0, 10;
L_000002a272d730c0 .concat [ 10 2 0 0], L_000002a272d71ea0, L_000002a272d901a8;
S_000002a272d3c7c0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002a272d3b9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002a272cc9d20 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002a272d571d0_0 .net "DataIn", 31 0, L_000002a272d783d0;  alias, 1 drivers
v000002a272d58350_0 .var "DataOut", 31 0;
v000002a272d58210_0 .net "PC_Write", 0 0, v000002a272d464a0_0;  alias, 1 drivers
v000002a272d57c70_0 .net "clk", 0 0, L_000002a272cb1cd0;  alias, 1 drivers
v000002a272d58f30_0 .net "rst", 0 0, v000002a272d70780_0;  alias, 1 drivers
S_000002a272d3d760 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002a272d3b9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002a272cc99a0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002a272cb2670 .functor NOT 1, L_000002a272d70f00, C4<0>, C4<0>, C4<0>;
L_000002a272cb24b0 .functor NOT 1, L_000002a272d71040, C4<0>, C4<0>, C4<0>;
L_000002a272cb2360 .functor AND 1, L_000002a272cb2670, L_000002a272cb24b0, C4<1>, C4<1>;
L_000002a272cb2520 .functor NOT 1, L_000002a272d70140, C4<0>, C4<0>, C4<0>;
L_000002a272c4cc60 .functor AND 1, L_000002a272cb2360, L_000002a272cb2520, C4<1>, C4<1>;
L_000002a272c4cd40 .functor AND 32, L_000002a272d719a0, L_000002a272d737a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272c4c5d0 .functor NOT 1, L_000002a272d6fce0, C4<0>, C4<0>, C4<0>;
L_000002a272c4c560 .functor NOT 1, L_000002a272d71ae0, C4<0>, C4<0>, C4<0>;
L_000002a272d78750 .functor AND 1, L_000002a272c4c5d0, L_000002a272c4c560, C4<1>, C4<1>;
L_000002a272d779c0 .functor AND 1, L_000002a272d78750, L_000002a272d6f600, C4<1>, C4<1>;
L_000002a272d780c0 .functor AND 32, L_000002a272d6fba0, L_000002a272d741a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d77c60 .functor OR 32, L_000002a272c4cd40, L_000002a272d780c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a272d79010 .functor NOT 1, L_000002a272d6fd80, C4<0>, C4<0>, C4<0>;
L_000002a272d781a0 .functor AND 1, L_000002a272d79010, L_000002a272d6fec0, C4<1>, C4<1>;
L_000002a272d77a30 .functor NOT 1, L_000002a272d74060, C4<0>, C4<0>, C4<0>;
L_000002a272d79080 .functor AND 1, L_000002a272d781a0, L_000002a272d77a30, C4<1>, C4<1>;
L_000002a272d78b40 .functor AND 32, L_000002a272d72da0, v000002a272d58350_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d77790 .functor OR 32, L_000002a272d77c60, L_000002a272d78b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a272d78520 .functor NOT 1, L_000002a272d73840, C4<0>, C4<0>, C4<0>;
L_000002a272d77e90 .functor AND 1, L_000002a272d78520, L_000002a272d71fe0, C4<1>, C4<1>;
L_000002a272d78e50 .functor AND 1, L_000002a272d77e90, L_000002a272d72300, C4<1>, C4<1>;
L_000002a272d786e0 .functor AND 32, L_000002a272d72260, L_000002a272d74a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d78050 .functor OR 32, L_000002a272d77790, L_000002a272d786e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a272d77aa0 .functor NOT 1, L_000002a272d72e40, C4<0>, C4<0>, C4<0>;
L_000002a272d78ad0 .functor AND 1, L_000002a272d72800, L_000002a272d77aa0, C4<1>, C4<1>;
L_000002a272d77b80 .functor NOT 1, L_000002a272d74380, C4<0>, C4<0>, C4<0>;
L_000002a272d78360 .functor AND 1, L_000002a272d78ad0, L_000002a272d77b80, C4<1>, C4<1>;
L_000002a272d77640 .functor AND 32, L_000002a272d72080, v000002a272d40a90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d783d0 .functor OR 32, L_000002a272d78050, L_000002a272d77640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a272d57db0_0 .net *"_ivl_1", 0 0, L_000002a272d70f00;  1 drivers
v000002a272d57270_0 .net *"_ivl_11", 0 0, L_000002a272d70140;  1 drivers
v000002a272d59110_0 .net *"_ivl_12", 0 0, L_000002a272cb2520;  1 drivers
v000002a272d57310_0 .net *"_ivl_14", 0 0, L_000002a272c4cc60;  1 drivers
v000002a272d58ad0_0 .net *"_ivl_16", 31 0, L_000002a272d719a0;  1 drivers
v000002a272d58fd0_0 .net *"_ivl_18", 31 0, L_000002a272c4cd40;  1 drivers
v000002a272d58490_0 .net *"_ivl_2", 0 0, L_000002a272cb2670;  1 drivers
v000002a272d57130_0 .net *"_ivl_21", 0 0, L_000002a272d6fce0;  1 drivers
v000002a272d573b0_0 .net *"_ivl_22", 0 0, L_000002a272c4c5d0;  1 drivers
v000002a272d58530_0 .net *"_ivl_25", 0 0, L_000002a272d71ae0;  1 drivers
v000002a272d57450_0 .net *"_ivl_26", 0 0, L_000002a272c4c560;  1 drivers
v000002a272d58cb0_0 .net *"_ivl_28", 0 0, L_000002a272d78750;  1 drivers
v000002a272d57630_0 .net *"_ivl_31", 0 0, L_000002a272d6f600;  1 drivers
v000002a272d57e50_0 .net *"_ivl_32", 0 0, L_000002a272d779c0;  1 drivers
v000002a272d574f0_0 .net *"_ivl_34", 31 0, L_000002a272d6fba0;  1 drivers
v000002a272d57590_0 .net *"_ivl_36", 31 0, L_000002a272d780c0;  1 drivers
v000002a272d579f0_0 .net *"_ivl_38", 31 0, L_000002a272d77c60;  1 drivers
v000002a272d591b0_0 .net *"_ivl_41", 0 0, L_000002a272d6fd80;  1 drivers
v000002a272d56d70_0 .net *"_ivl_42", 0 0, L_000002a272d79010;  1 drivers
v000002a272d58670_0 .net *"_ivl_45", 0 0, L_000002a272d6fec0;  1 drivers
v000002a272d592f0_0 .net *"_ivl_46", 0 0, L_000002a272d781a0;  1 drivers
v000002a272d57ef0_0 .net *"_ivl_49", 0 0, L_000002a272d74060;  1 drivers
v000002a272d588f0_0 .net *"_ivl_5", 0 0, L_000002a272d71040;  1 drivers
v000002a272d57810_0 .net *"_ivl_50", 0 0, L_000002a272d77a30;  1 drivers
v000002a272d578b0_0 .net *"_ivl_52", 0 0, L_000002a272d79080;  1 drivers
v000002a272d57b30_0 .net *"_ivl_54", 31 0, L_000002a272d72da0;  1 drivers
v000002a272d585d0_0 .net *"_ivl_56", 31 0, L_000002a272d78b40;  1 drivers
v000002a272d58710_0 .net *"_ivl_58", 31 0, L_000002a272d77790;  1 drivers
v000002a272d58990_0 .net *"_ivl_6", 0 0, L_000002a272cb24b0;  1 drivers
v000002a272d58b70_0 .net *"_ivl_61", 0 0, L_000002a272d73840;  1 drivers
v000002a272d58d50_0 .net *"_ivl_62", 0 0, L_000002a272d78520;  1 drivers
v000002a272d59070_0 .net *"_ivl_65", 0 0, L_000002a272d71fe0;  1 drivers
v000002a272d56ff0_0 .net *"_ivl_66", 0 0, L_000002a272d77e90;  1 drivers
v000002a272d58df0_0 .net *"_ivl_69", 0 0, L_000002a272d72300;  1 drivers
v000002a272d56b90_0 .net *"_ivl_70", 0 0, L_000002a272d78e50;  1 drivers
v000002a272d56c30_0 .net *"_ivl_72", 31 0, L_000002a272d72260;  1 drivers
v000002a272d56e10_0 .net *"_ivl_74", 31 0, L_000002a272d786e0;  1 drivers
v000002a272d56eb0_0 .net *"_ivl_76", 31 0, L_000002a272d78050;  1 drivers
v000002a272d56f50_0 .net *"_ivl_79", 0 0, L_000002a272d72800;  1 drivers
v000002a272d5a290_0 .net *"_ivl_8", 0 0, L_000002a272cb2360;  1 drivers
v000002a272d59e30_0 .net *"_ivl_81", 0 0, L_000002a272d72e40;  1 drivers
v000002a272d5a5b0_0 .net *"_ivl_82", 0 0, L_000002a272d77aa0;  1 drivers
v000002a272d59cf0_0 .net *"_ivl_84", 0 0, L_000002a272d78ad0;  1 drivers
v000002a272d5a790_0 .net *"_ivl_87", 0 0, L_000002a272d74380;  1 drivers
v000002a272d59390_0 .net *"_ivl_88", 0 0, L_000002a272d77b80;  1 drivers
v000002a272d59b10_0 .net *"_ivl_90", 0 0, L_000002a272d78360;  1 drivers
v000002a272d5ba50_0 .net *"_ivl_92", 31 0, L_000002a272d72080;  1 drivers
v000002a272d5a830_0 .net *"_ivl_94", 31 0, L_000002a272d77640;  1 drivers
v000002a272d5b5f0_0 .net "ina", 31 0, L_000002a272d737a0;  1 drivers
v000002a272d59bb0_0 .net "inb", 31 0, L_000002a272d741a0;  alias, 1 drivers
v000002a272d5add0_0 .net "inc", 31 0, v000002a272d58350_0;  alias, 1 drivers
v000002a272d59ed0_0 .net "ind", 31 0, L_000002a272d74a60;  alias, 1 drivers
v000002a272d5a0b0_0 .net "ine", 31 0, v000002a272d40a90_0;  alias, 1 drivers
L_000002a272d900d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a272d59890_0 .net "inf", 31 0, L_000002a272d900d0;  1 drivers
L_000002a272d90118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a272d5a010_0 .net "ing", 31 0, L_000002a272d90118;  1 drivers
L_000002a272d90160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a272d59a70_0 .net "inh", 31 0, L_000002a272d90160;  1 drivers
v000002a272d5ab50_0 .net "out", 31 0, L_000002a272d783d0;  alias, 1 drivers
v000002a272d594d0_0 .net "sel", 2 0, L_000002a272d73700;  alias, 1 drivers
L_000002a272d70f00 .part L_000002a272d73700, 2, 1;
L_000002a272d71040 .part L_000002a272d73700, 1, 1;
L_000002a272d70140 .part L_000002a272d73700, 0, 1;
LS_000002a272d719a0_0_0 .concat [ 1 1 1 1], L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60;
LS_000002a272d719a0_0_4 .concat [ 1 1 1 1], L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60;
LS_000002a272d719a0_0_8 .concat [ 1 1 1 1], L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60;
LS_000002a272d719a0_0_12 .concat [ 1 1 1 1], L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60;
LS_000002a272d719a0_0_16 .concat [ 1 1 1 1], L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60;
LS_000002a272d719a0_0_20 .concat [ 1 1 1 1], L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60;
LS_000002a272d719a0_0_24 .concat [ 1 1 1 1], L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60;
LS_000002a272d719a0_0_28 .concat [ 1 1 1 1], L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60, L_000002a272c4cc60;
LS_000002a272d719a0_1_0 .concat [ 4 4 4 4], LS_000002a272d719a0_0_0, LS_000002a272d719a0_0_4, LS_000002a272d719a0_0_8, LS_000002a272d719a0_0_12;
LS_000002a272d719a0_1_4 .concat [ 4 4 4 4], LS_000002a272d719a0_0_16, LS_000002a272d719a0_0_20, LS_000002a272d719a0_0_24, LS_000002a272d719a0_0_28;
L_000002a272d719a0 .concat [ 16 16 0 0], LS_000002a272d719a0_1_0, LS_000002a272d719a0_1_4;
L_000002a272d6fce0 .part L_000002a272d73700, 2, 1;
L_000002a272d71ae0 .part L_000002a272d73700, 1, 1;
L_000002a272d6f600 .part L_000002a272d73700, 0, 1;
LS_000002a272d6fba0_0_0 .concat [ 1 1 1 1], L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0;
LS_000002a272d6fba0_0_4 .concat [ 1 1 1 1], L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0;
LS_000002a272d6fba0_0_8 .concat [ 1 1 1 1], L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0;
LS_000002a272d6fba0_0_12 .concat [ 1 1 1 1], L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0;
LS_000002a272d6fba0_0_16 .concat [ 1 1 1 1], L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0;
LS_000002a272d6fba0_0_20 .concat [ 1 1 1 1], L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0;
LS_000002a272d6fba0_0_24 .concat [ 1 1 1 1], L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0;
LS_000002a272d6fba0_0_28 .concat [ 1 1 1 1], L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0, L_000002a272d779c0;
LS_000002a272d6fba0_1_0 .concat [ 4 4 4 4], LS_000002a272d6fba0_0_0, LS_000002a272d6fba0_0_4, LS_000002a272d6fba0_0_8, LS_000002a272d6fba0_0_12;
LS_000002a272d6fba0_1_4 .concat [ 4 4 4 4], LS_000002a272d6fba0_0_16, LS_000002a272d6fba0_0_20, LS_000002a272d6fba0_0_24, LS_000002a272d6fba0_0_28;
L_000002a272d6fba0 .concat [ 16 16 0 0], LS_000002a272d6fba0_1_0, LS_000002a272d6fba0_1_4;
L_000002a272d6fd80 .part L_000002a272d73700, 2, 1;
L_000002a272d6fec0 .part L_000002a272d73700, 1, 1;
L_000002a272d74060 .part L_000002a272d73700, 0, 1;
LS_000002a272d72da0_0_0 .concat [ 1 1 1 1], L_000002a272d79080, L_000002a272d79080, L_000002a272d79080, L_000002a272d79080;
LS_000002a272d72da0_0_4 .concat [ 1 1 1 1], L_000002a272d79080, L_000002a272d79080, L_000002a272d79080, L_000002a272d79080;
LS_000002a272d72da0_0_8 .concat [ 1 1 1 1], L_000002a272d79080, L_000002a272d79080, L_000002a272d79080, L_000002a272d79080;
LS_000002a272d72da0_0_12 .concat [ 1 1 1 1], L_000002a272d79080, L_000002a272d79080, L_000002a272d79080, L_000002a272d79080;
LS_000002a272d72da0_0_16 .concat [ 1 1 1 1], L_000002a272d79080, L_000002a272d79080, L_000002a272d79080, L_000002a272d79080;
LS_000002a272d72da0_0_20 .concat [ 1 1 1 1], L_000002a272d79080, L_000002a272d79080, L_000002a272d79080, L_000002a272d79080;
LS_000002a272d72da0_0_24 .concat [ 1 1 1 1], L_000002a272d79080, L_000002a272d79080, L_000002a272d79080, L_000002a272d79080;
LS_000002a272d72da0_0_28 .concat [ 1 1 1 1], L_000002a272d79080, L_000002a272d79080, L_000002a272d79080, L_000002a272d79080;
LS_000002a272d72da0_1_0 .concat [ 4 4 4 4], LS_000002a272d72da0_0_0, LS_000002a272d72da0_0_4, LS_000002a272d72da0_0_8, LS_000002a272d72da0_0_12;
LS_000002a272d72da0_1_4 .concat [ 4 4 4 4], LS_000002a272d72da0_0_16, LS_000002a272d72da0_0_20, LS_000002a272d72da0_0_24, LS_000002a272d72da0_0_28;
L_000002a272d72da0 .concat [ 16 16 0 0], LS_000002a272d72da0_1_0, LS_000002a272d72da0_1_4;
L_000002a272d73840 .part L_000002a272d73700, 2, 1;
L_000002a272d71fe0 .part L_000002a272d73700, 1, 1;
L_000002a272d72300 .part L_000002a272d73700, 0, 1;
LS_000002a272d72260_0_0 .concat [ 1 1 1 1], L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50;
LS_000002a272d72260_0_4 .concat [ 1 1 1 1], L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50;
LS_000002a272d72260_0_8 .concat [ 1 1 1 1], L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50;
LS_000002a272d72260_0_12 .concat [ 1 1 1 1], L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50;
LS_000002a272d72260_0_16 .concat [ 1 1 1 1], L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50;
LS_000002a272d72260_0_20 .concat [ 1 1 1 1], L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50;
LS_000002a272d72260_0_24 .concat [ 1 1 1 1], L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50;
LS_000002a272d72260_0_28 .concat [ 1 1 1 1], L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50, L_000002a272d78e50;
LS_000002a272d72260_1_0 .concat [ 4 4 4 4], LS_000002a272d72260_0_0, LS_000002a272d72260_0_4, LS_000002a272d72260_0_8, LS_000002a272d72260_0_12;
LS_000002a272d72260_1_4 .concat [ 4 4 4 4], LS_000002a272d72260_0_16, LS_000002a272d72260_0_20, LS_000002a272d72260_0_24, LS_000002a272d72260_0_28;
L_000002a272d72260 .concat [ 16 16 0 0], LS_000002a272d72260_1_0, LS_000002a272d72260_1_4;
L_000002a272d72800 .part L_000002a272d73700, 2, 1;
L_000002a272d72e40 .part L_000002a272d73700, 1, 1;
L_000002a272d74380 .part L_000002a272d73700, 0, 1;
LS_000002a272d72080_0_0 .concat [ 1 1 1 1], L_000002a272d78360, L_000002a272d78360, L_000002a272d78360, L_000002a272d78360;
LS_000002a272d72080_0_4 .concat [ 1 1 1 1], L_000002a272d78360, L_000002a272d78360, L_000002a272d78360, L_000002a272d78360;
LS_000002a272d72080_0_8 .concat [ 1 1 1 1], L_000002a272d78360, L_000002a272d78360, L_000002a272d78360, L_000002a272d78360;
LS_000002a272d72080_0_12 .concat [ 1 1 1 1], L_000002a272d78360, L_000002a272d78360, L_000002a272d78360, L_000002a272d78360;
LS_000002a272d72080_0_16 .concat [ 1 1 1 1], L_000002a272d78360, L_000002a272d78360, L_000002a272d78360, L_000002a272d78360;
LS_000002a272d72080_0_20 .concat [ 1 1 1 1], L_000002a272d78360, L_000002a272d78360, L_000002a272d78360, L_000002a272d78360;
LS_000002a272d72080_0_24 .concat [ 1 1 1 1], L_000002a272d78360, L_000002a272d78360, L_000002a272d78360, L_000002a272d78360;
LS_000002a272d72080_0_28 .concat [ 1 1 1 1], L_000002a272d78360, L_000002a272d78360, L_000002a272d78360, L_000002a272d78360;
LS_000002a272d72080_1_0 .concat [ 4 4 4 4], LS_000002a272d72080_0_0, LS_000002a272d72080_0_4, LS_000002a272d72080_0_8, LS_000002a272d72080_0_12;
LS_000002a272d72080_1_4 .concat [ 4 4 4 4], LS_000002a272d72080_0_16, LS_000002a272d72080_0_20, LS_000002a272d72080_0_24, LS_000002a272d72080_0_28;
L_000002a272d72080 .concat [ 16 16 0 0], LS_000002a272d72080_1_0, LS_000002a272d72080_1_4;
S_000002a272d3bff0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002a272d5b230_0 .net "Write_Data", 31 0, v000002a272d2e9b0_0;  alias, 1 drivers
v000002a272d59c50_0 .net "addr", 31 0, v000002a272d2f090_0;  alias, 1 drivers
v000002a272d59d90_0 .net "clk", 0 0, L_000002a272cb1cd0;  alias, 1 drivers
v000002a272d59f70_0 .net "mem_out", 31 0, v000002a272d5b550_0;  alias, 1 drivers
v000002a272d5ad30_0 .net "mem_read", 0 0, v000002a272d2f130_0;  alias, 1 drivers
v000002a272d59610_0 .net "mem_write", 0 0, v000002a272d2ea50_0;  alias, 1 drivers
S_000002a272d3bb40 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002a272d3bff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002a272d5a650 .array "DataMem", 1023 0, 31 0;
v000002a272d5a8d0_0 .net "Data_In", 31 0, v000002a272d2e9b0_0;  alias, 1 drivers
v000002a272d5b550_0 .var "Data_Out", 31 0;
v000002a272d5abf0_0 .net "Write_en", 0 0, v000002a272d2ea50_0;  alias, 1 drivers
v000002a272d5b0f0_0 .net "addr", 31 0, v000002a272d2f090_0;  alias, 1 drivers
v000002a272d59930_0 .net "clk", 0 0, L_000002a272cb1cd0;  alias, 1 drivers
v000002a272d5a1f0_0 .var/i "i", 31 0;
S_000002a272d3c4a0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002a272d66f70 .param/l "add" 0 9 6, C4<000000100000>;
P_000002a272d66fa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002a272d66fe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002a272d67018 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002a272d67050 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002a272d67088 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002a272d670c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002a272d670f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002a272d67130 .param/l "j" 0 9 19, C4<000010000000>;
P_000002a272d67168 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002a272d671a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002a272d671d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002a272d67210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002a272d67248 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002a272d67280 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002a272d672b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002a272d672f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002a272d67328 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002a272d67360 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002a272d67398 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002a272d673d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002a272d67408 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002a272d67440 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002a272d67478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002a272d674b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002a272d596b0_0 .net "MEM_ALU_OUT", 31 0, v000002a272d2f090_0;  alias, 1 drivers
v000002a272d5b690_0 .net "MEM_Data_mem_out", 31 0, v000002a272d5b550_0;  alias, 1 drivers
v000002a272d59750_0 .net "MEM_memread", 0 0, v000002a272d2f130_0;  alias, 1 drivers
v000002a272d5b730_0 .net "MEM_opcode", 11 0, v000002a272d2ee10_0;  alias, 1 drivers
v000002a272d5aa10_0 .net "MEM_rd_ind", 4 0, v000002a272d2eb90_0;  alias, 1 drivers
v000002a272d5a150_0 .net "MEM_rd_indzero", 0 0, v000002a272d2e230_0;  alias, 1 drivers
v000002a272d597f0_0 .net "MEM_regwrite", 0 0, v000002a272d2f1d0_0;  alias, 1 drivers
v000002a272d5aab0_0 .var "WB_ALU_OUT", 31 0;
v000002a272d5ae70_0 .var "WB_Data_mem_out", 31 0;
v000002a272d5a6f0_0 .var "WB_memread", 0 0;
v000002a272d5a330_0 .var "WB_rd_ind", 4 0;
v000002a272d599d0_0 .var "WB_rd_indzero", 0 0;
v000002a272d5b7d0_0 .var "WB_regwrite", 0 0;
v000002a272d5ac90_0 .net "clk", 0 0, L_000002a272d8d2a0;  1 drivers
v000002a272d5af10_0 .var "hlt", 0 0;
v000002a272d5afb0_0 .net "rst", 0 0, v000002a272d70780_0;  alias, 1 drivers
E_000002a272cca720 .event posedge, v000002a272d300d0_0, v000002a272d5ac90_0;
S_000002a272d3cae0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000002a272b8d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002a272d8d150 .functor AND 32, v000002a272d5ae70_0, L_000002a272de49f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d8d0e0 .functor NOT 1, v000002a272d5a6f0_0, C4<0>, C4<0>, C4<0>;
L_000002a272d8d1c0 .functor AND 32, v000002a272d5aab0_0, L_000002a272de3d70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002a272d8d230 .functor OR 32, L_000002a272d8d150, L_000002a272d8d1c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a272d5b190_0 .net "Write_Data_RegFile", 31 0, L_000002a272d8d230;  alias, 1 drivers
v000002a272d5b2d0_0 .net *"_ivl_0", 31 0, L_000002a272de49f0;  1 drivers
v000002a272d5b370_0 .net *"_ivl_2", 31 0, L_000002a272d8d150;  1 drivers
v000002a272d5b410_0 .net *"_ivl_4", 0 0, L_000002a272d8d0e0;  1 drivers
v000002a272d5b4b0_0 .net *"_ivl_6", 31 0, L_000002a272de3d70;  1 drivers
v000002a272d5c9f0_0 .net *"_ivl_8", 31 0, L_000002a272d8d1c0;  1 drivers
v000002a272d5c310_0 .net "alu_out", 31 0, v000002a272d5aab0_0;  alias, 1 drivers
v000002a272d5dad0_0 .net "mem_out", 31 0, v000002a272d5ae70_0;  alias, 1 drivers
v000002a272d5d490_0 .net "mem_read", 0 0, v000002a272d5a6f0_0;  alias, 1 drivers
LS_000002a272de49f0_0_0 .concat [ 1 1 1 1], v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0;
LS_000002a272de49f0_0_4 .concat [ 1 1 1 1], v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0;
LS_000002a272de49f0_0_8 .concat [ 1 1 1 1], v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0;
LS_000002a272de49f0_0_12 .concat [ 1 1 1 1], v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0;
LS_000002a272de49f0_0_16 .concat [ 1 1 1 1], v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0;
LS_000002a272de49f0_0_20 .concat [ 1 1 1 1], v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0;
LS_000002a272de49f0_0_24 .concat [ 1 1 1 1], v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0;
LS_000002a272de49f0_0_28 .concat [ 1 1 1 1], v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0, v000002a272d5a6f0_0;
LS_000002a272de49f0_1_0 .concat [ 4 4 4 4], LS_000002a272de49f0_0_0, LS_000002a272de49f0_0_4, LS_000002a272de49f0_0_8, LS_000002a272de49f0_0_12;
LS_000002a272de49f0_1_4 .concat [ 4 4 4 4], LS_000002a272de49f0_0_16, LS_000002a272de49f0_0_20, LS_000002a272de49f0_0_24, LS_000002a272de49f0_0_28;
L_000002a272de49f0 .concat [ 16 16 0 0], LS_000002a272de49f0_1_0, LS_000002a272de49f0_1_4;
LS_000002a272de3d70_0_0 .concat [ 1 1 1 1], L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0;
LS_000002a272de3d70_0_4 .concat [ 1 1 1 1], L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0;
LS_000002a272de3d70_0_8 .concat [ 1 1 1 1], L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0;
LS_000002a272de3d70_0_12 .concat [ 1 1 1 1], L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0;
LS_000002a272de3d70_0_16 .concat [ 1 1 1 1], L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0;
LS_000002a272de3d70_0_20 .concat [ 1 1 1 1], L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0;
LS_000002a272de3d70_0_24 .concat [ 1 1 1 1], L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0;
LS_000002a272de3d70_0_28 .concat [ 1 1 1 1], L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0, L_000002a272d8d0e0;
LS_000002a272de3d70_1_0 .concat [ 4 4 4 4], LS_000002a272de3d70_0_0, LS_000002a272de3d70_0_4, LS_000002a272de3d70_0_8, LS_000002a272de3d70_0_12;
LS_000002a272de3d70_1_4 .concat [ 4 4 4 4], LS_000002a272de3d70_0_16, LS_000002a272de3d70_0_20, LS_000002a272de3d70_0_24, LS_000002a272de3d70_0_28;
L_000002a272de3d70 .concat [ 16 16 0 0], LS_000002a272de3d70_1_0, LS_000002a272de3d70_1_4;
    .scope S_000002a272d3c7c0;
T_0 ;
    %wait E_000002a272cca3e0;
    %load/vec4 v000002a272d58f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a272d58350_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a272d58210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002a272d571d0_0;
    %assign/vec4 v000002a272d58350_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a272d3c950;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a272d57f90_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002a272d57f90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a272d57f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %load/vec4 v000002a272d57f90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a272d57f90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d58a30, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002a272d3c180;
T_2 ;
    %wait E_000002a272cc9b60;
    %load/vec4 v000002a272d587b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002a272d49d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d4a1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d58030_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d57bd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d59250_0, 0;
    %assign/vec4 v000002a272d57d10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002a272d582b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002a272d58850_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002a272d49d80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d4a1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d58030_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d57bd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d59250_0, 0;
    %assign/vec4 v000002a272d57d10_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002a272d582b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002a272d56cd0_0;
    %assign/vec4 v000002a272d4a1e0_0, 0;
    %load/vec4 v000002a272d57950_0;
    %assign/vec4 v000002a272d49d80_0, 0;
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002a272d57bd0_0, 0;
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a272d57d10_0, 4, 5;
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002a272d57d10_0, 4, 5;
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002a272d59250_0, 0;
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002a272d58030_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002a272d58030_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002a272d56cd0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002a272d58030_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a272d3be60;
T_3 ;
    %wait E_000002a272cca3e0;
    %load/vec4 v000002a272d47da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a272d48340_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002a272d48340_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a272d48340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d48d40, 0, 4;
    %load/vec4 v000002a272d48340_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a272d48340_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002a272d47d00_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002a272d48520_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002a272d485c0_0;
    %load/vec4 v000002a272d47d00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d48d40, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d48d40, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a272d3be60;
T_4 ;
    %wait E_000002a272cc9aa0;
    %load/vec4 v000002a272d47d00_0;
    %load/vec4 v000002a272d49100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002a272d47d00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002a272d48520_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002a272d485c0_0;
    %assign/vec4 v000002a272d47ee0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002a272d49100_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002a272d48d40, 4;
    %assign/vec4 v000002a272d47ee0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002a272d3be60;
T_5 ;
    %wait E_000002a272cc9aa0;
    %load/vec4 v000002a272d47d00_0;
    %load/vec4 v000002a272d48de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002a272d47d00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002a272d48520_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002a272d485c0_0;
    %assign/vec4 v000002a272d47a80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002a272d48de0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002a272d48d40, 4;
    %assign/vec4 v000002a272d47a80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002a272d3be60;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002a272d3c310;
    %jmp t_0;
    .scope S_000002a272d3c310;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a272d47bc0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002a272d47bc0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002a272d47bc0_0;
    %ix/getv/s 4, v000002a272d47bc0_0;
    %load/vec4a v000002a272d48d40, 4;
    %ix/getv/s 4, v000002a272d47bc0_0;
    %load/vec4a v000002a272d48d40, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002a272d47bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a272d47bc0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002a272d3be60;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002a272d3cc70;
T_7 ;
    %wait E_000002a272cc9b20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a272d47440_0, 0, 32;
    %load/vec4 v000002a272d456e0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a272d456e0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002a272d45640_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002a272d47440_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002a272d456e0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a272d456e0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a272d456e0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002a272d45640_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002a272d47440_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002a272d45640_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002a272d45640_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002a272d47440_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002a272d3c630;
T_8 ;
    %wait E_000002a272cca3e0;
    %load/vec4 v000002a272d43200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a272d43840_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002a272d43b60_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002a272d43b60_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002a272d43840_0;
    %load/vec4 v000002a272d43340_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002a272d43840_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a272d43840_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002a272d43840_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002a272d43840_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002a272d43840_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002a272d43840_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002a272d3c630;
T_9 ;
    %wait E_000002a272cca3e0;
    %load/vec4 v000002a272d43200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d43700_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002a272d43520_0;
    %assign/vec4 v000002a272d43700_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002a272d3d2b0;
T_10 ;
    %wait E_000002a272cca420;
    %load/vec4 v000002a272d44ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a272d464a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a272d46ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d46360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a272d43fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a272d44100_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002a272d424e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002a272d43f20_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002a272d44c40_0;
    %load/vec4 v000002a272d43e80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002a272d42620_0;
    %load/vec4 v000002a272d43e80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002a272d44560_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002a272d429e0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002a272d44c40_0;
    %load/vec4 v000002a272d447e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002a272d42620_0;
    %load/vec4 v000002a272d447e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d464a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d46ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d46360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a272d43fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d44100_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002a272d44880_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d464a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a272d46ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a272d46360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d43fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d44100_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a272d464a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a272d46ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d46360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d43fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d44100_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002a272d3bcd0;
T_11 ;
    %wait E_000002a272cca760;
    %load/vec4 v000002a272d3f190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002a272d3e0b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d3e010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3de30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3fe10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3f9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3ee70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3dc50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d3f7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3f690_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3ea10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3e970_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d3e290_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d3df70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d3fa50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d3f730_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d3dbb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d3fd70_0, 0;
    %assign/vec4 v000002a272d3e5b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002a272d3feb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002a272d3ef10_0;
    %assign/vec4 v000002a272d3e5b0_0, 0;
    %load/vec4 v000002a272d3d9d0_0;
    %assign/vec4 v000002a272d3fd70_0, 0;
    %load/vec4 v000002a272d3f0f0_0;
    %assign/vec4 v000002a272d3dbb0_0, 0;
    %load/vec4 v000002a272d40090_0;
    %assign/vec4 v000002a272d3f730_0, 0;
    %load/vec4 v000002a272d3db10_0;
    %assign/vec4 v000002a272d3fa50_0, 0;
    %load/vec4 v000002a272d40130_0;
    %assign/vec4 v000002a272d3df70_0, 0;
    %load/vec4 v000002a272d3e6f0_0;
    %assign/vec4 v000002a272d3e290_0, 0;
    %load/vec4 v000002a272d3f5f0_0;
    %assign/vec4 v000002a272d3e970_0, 0;
    %load/vec4 v000002a272d3e650_0;
    %assign/vec4 v000002a272d3ea10_0, 0;
    %load/vec4 v000002a272d3ff50_0;
    %assign/vec4 v000002a272d3f690_0, 0;
    %load/vec4 v000002a272d3e1f0_0;
    %assign/vec4 v000002a272d3f7d0_0, 0;
    %load/vec4 v000002a272d3fff0_0;
    %assign/vec4 v000002a272d3dc50_0, 0;
    %load/vec4 v000002a272d3e510_0;
    %assign/vec4 v000002a272d3ee70_0, 0;
    %load/vec4 v000002a272d3e3d0_0;
    %assign/vec4 v000002a272d3f9b0_0, 0;
    %load/vec4 v000002a272d3e470_0;
    %assign/vec4 v000002a272d3fe10_0, 0;
    %load/vec4 v000002a272d3fb90_0;
    %assign/vec4 v000002a272d3ec90_0, 0;
    %load/vec4 v000002a272d3eab0_0;
    %assign/vec4 v000002a272d3de30_0, 0;
    %load/vec4 v000002a272d3e330_0;
    %assign/vec4 v000002a272d3e010_0, 0;
    %load/vec4 v000002a272d3f050_0;
    %assign/vec4 v000002a272d3e0b0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002a272d3e0b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d3e010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3de30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3ec90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3fe10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3f9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3ee70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3dc50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d3f7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3f690_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3ea10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d3e970_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d3e290_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d3df70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d3fa50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d3f730_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d3dbb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d3fd70_0, 0;
    %assign/vec4 v000002a272d3e5b0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002a272d3d5d0;
T_12 ;
    %wait E_000002a272cc9da0;
    %load/vec4 v000002a272d444c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002a272d415d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d40a90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d412b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d410d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d40810_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d403b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d40e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d40ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d41530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d40590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d40c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d41670_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d40bd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d401d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d41490_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d40630_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d41710_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d40b30_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002a272d41850_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d417b0_0, 0;
    %assign/vec4 v000002a272d40950_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002a272d441a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002a272d3ebf0_0;
    %assign/vec4 v000002a272d40950_0, 0;
    %load/vec4 v000002a272d3ed30_0;
    %assign/vec4 v000002a272d417b0_0, 0;
    %load/vec4 v000002a272d41350_0;
    %assign/vec4 v000002a272d41850_0, 0;
    %load/vec4 v000002a272d413f0_0;
    %assign/vec4 v000002a272d40b30_0, 0;
    %load/vec4 v000002a272d41030_0;
    %assign/vec4 v000002a272d41710_0, 0;
    %load/vec4 v000002a272d40310_0;
    %assign/vec4 v000002a272d40630_0, 0;
    %load/vec4 v000002a272d3edd0_0;
    %assign/vec4 v000002a272d41490_0, 0;
    %load/vec4 v000002a272d40770_0;
    %assign/vec4 v000002a272d401d0_0, 0;
    %load/vec4 v000002a272d408b0_0;
    %assign/vec4 v000002a272d40bd0_0, 0;
    %load/vec4 v000002a272d409f0_0;
    %assign/vec4 v000002a272d41670_0, 0;
    %load/vec4 v000002a272d404f0_0;
    %assign/vec4 v000002a272d40c70_0, 0;
    %load/vec4 v000002a272d406d0_0;
    %assign/vec4 v000002a272d40590_0, 0;
    %load/vec4 v000002a272d40f90_0;
    %assign/vec4 v000002a272d41530_0, 0;
    %load/vec4 v000002a272d41170_0;
    %assign/vec4 v000002a272d40ef0_0, 0;
    %load/vec4 v000002a272d40db0_0;
    %assign/vec4 v000002a272d40e50_0, 0;
    %load/vec4 v000002a272d40270_0;
    %assign/vec4 v000002a272d403b0_0, 0;
    %load/vec4 v000002a272d40d10_0;
    %assign/vec4 v000002a272d40810_0, 0;
    %load/vec4 v000002a272d40450_0;
    %assign/vec4 v000002a272d410d0_0, 0;
    %load/vec4 v000002a272d3f410_0;
    %assign/vec4 v000002a272d412b0_0, 0;
    %load/vec4 v000002a272d3f370_0;
    %assign/vec4 v000002a272d40a90_0, 0;
    %load/vec4 v000002a272d41210_0;
    %assign/vec4 v000002a272d415d0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002a272d415d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d40a90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d412b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d410d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d40810_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d403b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d40e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d40ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d41530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d40590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d40c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d41670_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d40bd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d401d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d41490_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d40630_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d41710_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d40b30_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002a272d41850_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d417b0_0, 0;
    %assign/vec4 v000002a272d40950_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002a272ac83a0;
T_13 ;
    %wait E_000002a272cca660;
    %load/vec4 v000002a272d32ba0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002a272d32060_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002a272ac8210;
T_14 ;
    %wait E_000002a272cc9860;
    %load/vec4 v000002a272d329c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002a272d33dc0_0;
    %pad/u 33;
    %load/vec4 v000002a272d31f20_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002a272d33780_0, 0;
    %assign/vec4 v000002a272d336e0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002a272d33dc0_0;
    %pad/u 33;
    %load/vec4 v000002a272d31f20_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002a272d33780_0, 0;
    %assign/vec4 v000002a272d336e0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002a272d33dc0_0;
    %pad/u 33;
    %load/vec4 v000002a272d31f20_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002a272d33780_0, 0;
    %assign/vec4 v000002a272d336e0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002a272d33dc0_0;
    %pad/u 33;
    %load/vec4 v000002a272d31f20_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002a272d33780_0, 0;
    %assign/vec4 v000002a272d336e0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002a272d33dc0_0;
    %pad/u 33;
    %load/vec4 v000002a272d31f20_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002a272d33780_0, 0;
    %assign/vec4 v000002a272d336e0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002a272d33dc0_0;
    %pad/u 33;
    %load/vec4 v000002a272d31f20_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002a272d33780_0, 0;
    %assign/vec4 v000002a272d336e0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002a272d31f20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002a272d336e0_0;
    %load/vec4 v000002a272d31f20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002a272d33dc0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002a272d31f20_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002a272d31f20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002a272d336e0_0, 0;
    %load/vec4 v000002a272d33dc0_0;
    %ix/getv 4, v000002a272d31f20_0;
    %shiftl 4;
    %assign/vec4 v000002a272d33780_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002a272d31f20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002a272d336e0_0;
    %load/vec4 v000002a272d31f20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002a272d33dc0_0;
    %load/vec4 v000002a272d31f20_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002a272d31f20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002a272d336e0_0, 0;
    %load/vec4 v000002a272d33dc0_0;
    %ix/getv 4, v000002a272d31f20_0;
    %shiftr 4;
    %assign/vec4 v000002a272d33780_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d336e0_0, 0;
    %load/vec4 v000002a272d33dc0_0;
    %load/vec4 v000002a272d31f20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002a272d33780_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a272d336e0_0, 0;
    %load/vec4 v000002a272d31f20_0;
    %load/vec4 v000002a272d33dc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002a272d33780_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002a272ac9ab0;
T_15 ;
    %wait E_000002a272cca520;
    %load/vec4 v000002a272d300d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002a272d2e230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d2f1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d2ea50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d2f130_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002a272d2ee10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d2eb90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d2e9b0_0, 0;
    %assign/vec4 v000002a272d2f090_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002a272c528b0_0;
    %assign/vec4 v000002a272d2f090_0, 0;
    %load/vec4 v000002a272d2e4b0_0;
    %assign/vec4 v000002a272d2e9b0_0, 0;
    %load/vec4 v000002a272d2eff0_0;
    %assign/vec4 v000002a272d2eb90_0, 0;
    %load/vec4 v000002a272c2d610_0;
    %assign/vec4 v000002a272d2ee10_0, 0;
    %load/vec4 v000002a272c529f0_0;
    %assign/vec4 v000002a272d2f130_0, 0;
    %load/vec4 v000002a272c2d570_0;
    %assign/vec4 v000002a272d2ea50_0, 0;
    %load/vec4 v000002a272d2f770_0;
    %assign/vec4 v000002a272d2f1d0_0, 0;
    %load/vec4 v000002a272d30210_0;
    %assign/vec4 v000002a272d2e230_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002a272d3bb40;
T_16 ;
    %wait E_000002a272cc9aa0;
    %load/vec4 v000002a272d5abf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002a272d5a8d0_0;
    %load/vec4 v000002a272d5b0f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d5a650, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002a272d3bb40;
T_17 ;
    %wait E_000002a272cc9aa0;
    %load/vec4 v000002a272d5b0f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002a272d5a650, 4;
    %assign/vec4 v000002a272d5b550_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002a272d3bb40;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a272d5a1f0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002a272d5a1f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a272d5a1f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d5a650, 0, 4;
    %load/vec4 v000002a272d5a1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a272d5a1f0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a272d5a650, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002a272d3bb40;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a272d5a1f0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002a272d5a1f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002a272d5a1f0_0;
    %load/vec4a v000002a272d5a650, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002a272d5a1f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002a272d5a1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a272d5a1f0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002a272d3c4a0;
T_20 ;
    %wait E_000002a272cca720;
    %load/vec4 v000002a272d5afb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002a272d599d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d5af10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d5b7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a272d5a6f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002a272d5a330_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002a272d5ae70_0, 0;
    %assign/vec4 v000002a272d5aab0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002a272d596b0_0;
    %assign/vec4 v000002a272d5aab0_0, 0;
    %load/vec4 v000002a272d5b690_0;
    %assign/vec4 v000002a272d5ae70_0, 0;
    %load/vec4 v000002a272d59750_0;
    %assign/vec4 v000002a272d5a6f0_0, 0;
    %load/vec4 v000002a272d5aa10_0;
    %assign/vec4 v000002a272d5a330_0, 0;
    %load/vec4 v000002a272d597f0_0;
    %assign/vec4 v000002a272d5b7d0_0, 0;
    %load/vec4 v000002a272d5a150_0;
    %assign/vec4 v000002a272d599d0_0, 0;
    %load/vec4 v000002a272d5b730_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002a272d5af10_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002a272b8d800;
T_21 ;
    %wait E_000002a272cca4e0;
    %load/vec4 v000002a272d6f880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a272d71b80_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002a272d71b80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a272d71b80_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002a272ad9f60;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a272d71400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a272d70780_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002a272ad9f60;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002a272d71400_0;
    %inv;
    %assign/vec4 v000002a272d71400_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002a272ad9f60;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./DataManipulation/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a272d70780_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a272d70780_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002a272d6f7e0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
