{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686290619275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686290619275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 14:03:39 2023 " "Processing started: Fri Jun 09 14:03:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686290619275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686290619275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686290619275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686290619434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686290619434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd12864_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lcd12864_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD12864_top " "Found entity 1: LCD12864_top" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686290624188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686290624188 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LCD12864_drive.sv(36) " "Verilog HDL warning at LCD12864_drive.sv(36): extended using \"x\" or \"z\"" {  } { { "src/LCD12864_drive.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_drive.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686290624194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STATE state LCD12864_drive.sv(29) " "Verilog HDL Declaration information at LCD12864_drive.sv(29): object \"STATE\" differs only in case from object \"state\" in the same scope" {  } { { "src/LCD12864_drive.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_drive.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686290624194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd12864_drive.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lcd12864_drive.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD12864_drive " "Found entity 1: LCD12864_drive" {  } { { "src/LCD12864_drive.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_drive.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686290624194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686290624194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD12864_top " "Elaborating entity \"LCD12864_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686290624222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD12864_top.sv(80) " "Verilog HDL assignment warning at LCD12864_top.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686290624236 "|LCD12864_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD12864_top.sv(82) " "Verilog HDL assignment warning at LCD12864_top.sv(82): truncated value with size 32 to match size of target (8)" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686290624236 "|LCD12864_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD12864_top.sv(99) " "Verilog HDL assignment warning at LCD12864_top.sv(99): truncated value with size 32 to match size of target (4)" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686290624236 "|LCD12864_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD12864_top.sv(112) " "Verilog HDL assignment warning at LCD12864_top.sv(112): truncated value with size 32 to match size of target (1)" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686290624237 "|LCD12864_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD12864_top.sv(117) " "Verilog HDL assignment warning at LCD12864_top.sv(117): truncated value with size 32 to match size of target (8)" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686290624237 "|LCD12864_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD12864_top.sv(120) " "Verilog HDL assignment warning at LCD12864_top.sv(120): truncated value with size 32 to match size of target (8)" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686290624237 "|LCD12864_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 LCD12864_top.sv(132) " "Verilog HDL assignment warning at LCD12864_top.sv(132): truncated value with size 32 to match size of target (7)" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686290624237 "|LCD12864_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD12864_top.sv(138) " "Verilog HDL assignment warning at LCD12864_top.sv(138): truncated value with size 32 to match size of target (1)" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686290624237 "|LCD12864_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD12864_top.sv(141) " "Verilog HDL assignment warning at LCD12864_top.sv(141): truncated value with size 32 to match size of target (8)" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686290624238 "|LCD12864_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD12864_top.sv(160) " "Verilog HDL assignment warning at LCD12864_top.sv(160): truncated value with size 32 to match size of target (1)" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686290624238 "|LCD12864_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD12864_top.sv(162) " "Verilog HDL assignment warning at LCD12864_top.sv(162): truncated value with size 32 to match size of target (8)" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686290624238 "|LCD12864_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_data.data_a 0 LCD12864_top.sv(32) " "Net \"ram_data.data_a\" at LCD12864_top.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686290624244 "|LCD12864_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_data.waddr_a 0 LCD12864_top.sv(32) " "Net \"ram_data.waddr_a\" at LCD12864_top.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686290624244 "|LCD12864_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram_data.we_a 0 LCD12864_top.sv(32) " "Net \"ram_data.we_a\" at LCD12864_top.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686290624244 "|LCD12864_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD12864_drive LCD12864_drive:LCD12864_drive_m0 " "Elaborating entity \"LCD12864_drive\" for hierarchy \"LCD12864_drive:LCD12864_drive_m0\"" {  } { { "src/LCD12864_top.sv" "LCD12864_drive_m0" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686290624268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD12864_drive.sv(36) " "Verilog HDL assignment warning at LCD12864_drive.sv(36): truncated value with size 32 to match size of target (8)" {  } { { "src/LCD12864_drive.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_drive.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686290624269 "|LCD12864_top|LCD12864_drive:LCD12864_drive_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LCD12864_drive.sv(74) " "Verilog HDL assignment warning at LCD12864_drive.sv(74): truncated value with size 32 to match size of target (3)" {  } { { "src/LCD12864_drive.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_drive.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686290624269 "|LCD12864_top|LCD12864_drive:LCD12864_drive_m0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram_data " "RAM logic \"ram_data\" is uninferred due to asynchronous read logic" {  } { { "src/LCD12864_top.sv" "ram_data" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1686290624479 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1686290624479 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RST VCC " "Pin \"LCD_RST\" is stuck at VCC" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686290624925 "|LCD12864_top|LCD_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_PSB VCC " "Pin \"LCD_PSB\" is stuck at VCC" {  } { { "src/LCD12864_top.sv" "" { Text "E:/FPGA_work/Cyclone/Code_Others/lcd12864/src/LCD12864_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686290624925 "|LCD12864_top|LCD_PSB"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686290624925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686290624998 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686290628861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_work/Cyclone/Code_Others/lcd12864/output_files/top.map.smsg " "Generated suppressed messages file E:/FPGA_work/Cyclone/Code_Others/lcd12864/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686290628885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686290628955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686290628955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "889 " "Implemented 889 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686290628991 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686290628991 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1686290628991 ""} { "Info" "ICUT_CUT_TM_LCELLS" "858 " "Implemented 858 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686290628991 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686290628991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686290629000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 14:03:49 2023 " "Processing ended: Fri Jun 09 14:03:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686290629000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686290629000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686290629000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686290629000 ""}
