# LimeSDR
# LimeSDR

![LimeSDR board](https://github.com/myriadrf/LimeSDR-USB/blob/master/images/LimeSDR_722w.jpg)

The [LimeSDR](https://myriadrf.org/projects/limesdr/) board provides a hardware platform for developing and prototyping high-performance and logic-intensive digital and RF designs using Altera’s Cyclone IV FPGA and Lime Microsystems transceiver.

* **USB Interface** 
  * Cypress FX3 super speed USB 3rd generation controller 
* **FPGA Features**
  * Cyclone IV EP4CE40F23C8N device in 484-pin FPGA
  * 39’600 logic elements
  * 1134 Kbits embedded memory
  * 116 embedded 18x18 multipliers 
  * 4 PLLs 
* **FPGA Configuration**
  * JTAG mode configuration 
  * Active serial mode configuration 
  * Possibility to update FPGA gateware by using FX3 (USB)
* **Memory Devices** 
  * 2x 1Gbit (64M x 16) DDR2 SDRAM 
  * 4Mbit flash for FX3 firmware
  * 16Mbit flash for FPGA gateware
  * 3x 64K (8K x 8) EEPROMs for LMS MCU firmware, LMS MCU data and FX3 data
* **Connections**
  * 6-12V DC power jack
  * FPGA GPIO headers
  * Micro USB3.0 (type B) connector or USB3.0 (type A) plug
  * Coaxial RF (U.FL) connectors
* **Clock System**
  * 30.72MHz ±250 ppb on board VCTCXO
  * Possibility to lock VCTCXO to external clock or tune VCTCXO by onboard DAC 
  * Programmable clock generator for the FPGA reference clock input or LMS PLLs
* **Board Size** 60mm x 100mm (2.36” x 3.94”) 

https://wiki.myriadrf.org/LimeSDR-USB
https://wiki.myriadrf.org/Lime_Suite
