From 6d18f7db5eab16a6e58649628831cd44277ac617 Mon Sep 17 00:00:00 2001
From: Markus Niebel <Markus.Niebel@tq-group.com>
Date: Thu, 15 Nov 2018 16:01:59 +0100
Subject: [PATCH] arm64: dt: fsl-imx8qxp-tqma8qx-mba8qx: add hog pins for
 revision detection gpio

Signed-off-by: Markus Niebel <Markus.Niebel@tq-group.com>
---
 .../boot/dts/freescale/fsl-imx8qxp-tqma8qx-mba8qx.dtsi | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qxp-tqma8qx-mba8qx.dtsi b/arch/arm64/boot/dts/freescale/fsl-imx8qxp-tqma8qx-mba8qx.dtsi
index 3fdb24c0f4e8..f00d461c7f31 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8qxp-tqma8qx-mba8qx.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qxp-tqma8qx-mba8qx.dtsi
@@ -143,6 +143,8 @@
 
 &iomuxc {
 	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
 	tqma8qx-mba8qx {
 		pinctrl_lpuart1: lpuart1grp {
 			fsl,pins = <
@@ -205,6 +207,14 @@
 			>;
 		};
 
+		pinctrl_hog: mba8qxhoggrp {
+			fsl,pins = <
+				SC_P_MIPI_CSI0_I2C0_SCL_LSIO_GPIO3_IO05		0x06000048
+				SC_P_MIPI_CSI0_I2C0_SDA_LSIO_GPIO3_IO06		0x06000048
+				SC_P_MIPI_CSI0_GPIO0_01_LSIO_GPIO3_IO07		0x06000048
+			>;
+		};
+
 		pinctrl_pca9538: pca9538grp {
 			fsl,pins = <
 				SC_P_MIPI_CSI0_GPIO0_00_LSIO_GPIO3_IO08		0x06000020
