//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_40 // -- Begin function triton_poi_fused_cat_40
                                        // @triton_poi_fused_cat_40
.visible .entry triton_poi_fused_cat_40(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_17,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_18,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_19,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_20,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_21,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_22,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_23,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_24,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_25,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_26,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_27,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_28,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_29,
	.param .u32 triton_poi_fused_cat_40_param_30
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<113>;
	.reg .b32 	%r<135>;
	.reg .f32 	%f<79>;
	.reg .b64 	%rd<189>;
	.loc	1 19 0                          // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:19:0

// %bb.0:
	ld.param.u64 	%rd63, [triton_poi_fused_cat_40_param_0];
	ld.param.u64 	%rd64, [triton_poi_fused_cat_40_param_1];
$L__tmp0:
	.loc	1 21 28                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:21:33
	shl.b32 	%r84, %r1, 8;
	.loc	1 22 36                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:22:36
	mov.u32 	%r85, %tid.x;
	shl.b32 	%r86, %r85, 1;
	ld.param.u64 	%rd65, [triton_poi_fused_cat_40_param_4];
	and.b32  	%r87, %r86, 254;
	.loc	1 22 23                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:22:23
	or.b32  	%r88, %r84, %r87;
	ld.param.u64 	%rd5, [triton_poi_fused_cat_40_param_6];
	.loc	1 24 21                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:24:21
	bfe.s32 	%r89, %r1, 23, 1;
	shr.u32 	%r90, %r89, 30;
	add.s32 	%r91, %r88, %r90;
	shr.s32 	%r92, %r91, 2;
	ld.param.u64 	%rd66, [triton_poi_fused_cat_40_param_7];
	ld.param.u64 	%rd67, [triton_poi_fused_cat_40_param_8];
	.loc	1 25 19                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:25:19
	shr.s32 	%r94, %r88, 31;
	shr.u32 	%r95, %r94, 22;
	add.s32 	%r96, %r88, %r95;
	shr.s32 	%r97, %r96, 10;
	ld.param.u64 	%rd68, [triton_poi_fused_cat_40_param_9];
	.loc	1 27 21                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:27:21
	shr.s32 	%r98, %r88, 1;
	ld.param.u64 	%rd15, [triton_poi_fused_cat_40_param_10];
	.loc	1 27 26                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:27:26
	bfe.u32 	%r99, %r1, 23, 1;
	add.s32 	%r100, %r98, %r99;
	and.b32  	%r101, %r100, -2;
	sub.s32 	%r102, %r98, %r101;
	ld.param.u64 	%rd69, [triton_poi_fused_cat_40_param_11];
	.loc	1 35 35                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:35:35
	and.b32  	%r103, %r96, -1024;
	ld.param.u64 	%rd20, [triton_poi_fused_cat_40_param_12];
	sub.s32 	%r104, %r88, %r103;
	ld.param.u64 	%rd23, [triton_poi_fused_cat_40_param_13];
	.loc	1 35 48                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:35:48
	shl.b32 	%r105, %r97, 9;
	ld.param.u64 	%rd70, [triton_poi_fused_cat_40_param_14];
	.loc	1 35 44                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:35:44
	add.s32 	%r106, %r105, %r104;
	ld.param.u64 	%rd71, [triton_poi_fused_cat_40_param_15];
	ld.param.u64 	%rd72, [triton_poi_fused_cat_40_param_16];
	.loc	1 35 30                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:35:30
	mul.wide.s32 	%rd73, %r106, 4;
	add.s64 	%rd1, %rd63, %rd73;
	ld.param.u64 	%rd33, [triton_poi_fused_cat_40_param_17];
	.loc	1 40 58                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:40:58
	shl.b32 	%r107, %r97, 7;
	ld.param.u64 	%rd74, [triton_poi_fused_cat_40_param_18];
	ld.param.u64 	%rd38, [triton_poi_fused_cat_40_param_19];
	ld.param.u64 	%rd41, [triton_poi_fused_cat_40_param_20];
	.loc	1 26 19                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:26:19
	and.b32  	%r108, %r91, -4;
	sub.s32 	%r109, %r88, %r108;
	shr.s32 	%r110, %r91, 31;
	shr.u32 	%r111, %r110, 24;
	add.s32 	%r112, %r92, %r111;
	and.b32  	%r113, %r112, -256;
	sub.s32 	%r114, %r92, %r113;
	ld.param.u64 	%rd75, [triton_poi_fused_cat_40_param_21];
	ld.param.u64 	%rd76, [triton_poi_fused_cat_40_param_22];
	.loc	1 34 18                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:34:18
	setp.lt.s32 	%p1, %r114, 128;
	ld.param.u64 	%rd77, [triton_poi_fused_cat_40_param_23];
	mov.b32 	%r4, 0;
	.loc	1 35 53                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:35:53
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r4;
	@!%p1 mov.u32 %r3, %r4;
	// end inline asm
	ld.param.u64 	%rd51, [triton_poi_fused_cat_40_param_24];
	ld.param.u64 	%rd78, [triton_poi_fused_cat_40_param_25];
	ld.param.u64 	%rd56, [triton_poi_fused_cat_40_param_26];
	.loc	1 39 18                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:39:18
	and.b32  	%r115, %r114, -32;
	ld.param.u64 	%rd59, [triton_poi_fused_cat_40_param_27];
	setp.eq.s32 	%p4, %r115, 128;
	ld.param.u64 	%rd79, [triton_poi_fused_cat_40_param_28];
	ld.param.u64 	%rd80, [triton_poi_fused_cat_40_param_29];
	.loc	1 40 36                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:40:36
	add.s32 	%r116, %r107, %r109;
	add.s32 	%r117, %r114, -128;
	.loc	1 40 39                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:40:39
	shl.b32 	%r118, %r117, 2;
	.loc	1 40 54                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:40:54
	add.s32 	%r119, %r116, %r118;
	.loc	1 40 31                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:40:31
	mul.wide.s32 	%rd81, %r119, 4;
	add.s64 	%rd2, %rd64, %rd81;
	.loc	1 40 63                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:40:63
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p4 ld.global.v2.b32 { %r6, %r7 }, [ %rd2 + 0 ];
	@!%p4 mov.u32 %r6, %r4;
	@!%p4 mov.u32 %r7, %r4;
	// end inline asm
	mov.b32 	%f1, %r6;
	mov.b32 	%f2, %r7;
	.loc	1 50 34                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:50:34
	shl.b32 	%r120, %r97, 5;
	.loc	1 50 40                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:50:40
	add.s32 	%r121, %r117, %r120;
	.loc	1 50 31                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:50:31
	mul.wide.s32 	%rd82, %r121, 4;
	add.s64 	%rd3, %rd65, %rd82;
	.loc	1 50 55                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:50:55
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r10 }, [ %rd3 + 0 ];
	@!%p4 mov.u32 %r10, %r4;
	// end inline asm
	mov.b32 	%f3, %r10;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r12 }, [ %rd3 + 0 ];
	@!%p4 mov.u32 %r12, %r4;
	// end inline asm
	mov.b32 	%f4, %r12;
	.loc	1 55 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:55:20
	sub.f32 	%f5, %f3, %f3;
	sub.f32 	%f6, %f4, %f4;
	.loc	1 56 36                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:56:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p4 ld.global.L1::evict_last.v2.b32 { %r14, %r15 }, [ %rd5 + 0 ];
	@!%p4 mov.u32 %r14, %r4;
	@!%p4 mov.u32 %r15, %r4;
	// end inline asm
	mov.b32 	%f7, %r14;
	mov.b32 	%f8, %r15;
	.loc	1 58 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:58:20
	fma.rn.f32 	%f9, %f5, %f7, %f3;
	fma.rn.f32 	%f10, %f6, %f8, %f4;
	.loc	1 59 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:59:20
	sub.f32 	%f11, %f9, %f1;
	sub.f32 	%f12, %f10, %f2;
	.loc	1 60 31                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:60:31
	mul.wide.s32 	%rd83, %r102, 4;
	add.s64 	%rd6, %rd66, %rd83;
	.loc	1 60 36                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:60:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r18 }, [ %rd6 + 0 ];
	@!%p4 mov.u32 %r18, %r4;
	// end inline asm
	mov.b32 	%f13, %r18;
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p4 ld.global.L1::evict_last.b32 { %r20 }, [ %rd6 + 0 ];
	@!%p4 mov.u32 %r20, %r4;
	// end inline asm
	mov.b32 	%f14, %r20;
	.loc	1 62 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:62:20
	fma.rn.f32 	%f15, %f11, %f13, %f1;
	fma.rn.f32 	%f16, %f12, %f14, %f2;
	.loc	1 68 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:68:20
	setp.eq.s32 	%p18, %r115, 160;
	.loc	1 69 39                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:69:39
	shl.b32 	%r122, %r114, 2;
	.loc	1 69 31                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:69:31
	cvt.s64.s32 	%rd84, %r116;
	cvt.s64.s32 	%rd85, %r122;
	add.s64 	%rd86, %rd84, %rd85;
	shl.b64 	%rd87, %rd86, 2;
	add.s64 	%rd88, %rd67, %rd87;
	add.s64 	%rd8, %rd88, -2560;
	.loc	1 69 63                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:69:63
	// begin inline asm
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	@%p18 ld.global.v2.b32 { %r22, %r23 }, [ %rd8 + 0 ];
	@!%p18 mov.u32 %r22, %r4;
	@!%p18 mov.u32 %r23, %r4;
	// end inline asm
	mov.b32 	%f17, %r22;
	mov.b32 	%f18, %r23;
	.loc	1 70 31                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:70:31
	mul.wide.s32 	%rd89, %r102, 8;
	add.s64 	%rd10, %rd68, %rd89;
	.loc	1 70 36                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:70:36
	// begin inline asm
	mov.u64 %rd9, 0x0;
	@%p18 ld.global.L1::evict_last.b64 { %rd9 }, [ %rd10 + 0 ];
	@!%p18 mov.u64 %rd9, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd11, 0x0;
	@%p18 ld.global.L1::evict_last.b64 { %rd11 }, [ %rd10 + 0 ];
	@!%p18 mov.u64 %rd11, 0x0;
	// end inline asm
	.loc	1 74 35                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:74:35
	shr.u64 	%rd90, %rd9, 62;
	and.b64  	%rd91, %rd90, 2;
	add.s64 	%rd92, %rd91, %rd9;
	.loc	1 75 37                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:75:37
	// begin inline asm
	mov.u64 %rd13, 0x0;
	mov.u64 %rd14, 0x0;
	@%p18 ld.global.L1::evict_last.v2.b64 { %rd13, %rd14 }, [ %rd15 + 0 ];
	@!%p18 mov.u64 %rd13, 0x0;
	@!%p18 mov.u64 %rd14, 0x0;
	// end inline asm
	.loc	1 79 32                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:79:32
	shl.b64 	%rd93, %rd13, 2;
	add.s64 	%rd94, %rd69, %rd93;
	shr.u64 	%rd95, %rd13, 60;
	and.b64  	%rd96, %rd95, 8;
	add.s64 	%rd97, %rd94, %rd96;
	shl.b64 	%rd98, %rd92, 3;
	add.s64 	%rd99, %rd97, %rd98;
	mul.wide.s32 	%rd100, %r122, 4;
	add.s64 	%rd101, %rd99, %rd100;
	mul.wide.s32 	%rd102, %r107, 4;
	add.s64 	%rd103, %rd101, %rd102;
	add.s64 	%rd16, %rd103, -2560;
	shl.b64 	%rd104, %rd14, 2;
	add.s64 	%rd105, %rd69, %rd104;
	shr.u64 	%rd106, %rd14, 60;
	and.b64  	%rd107, %rd106, 8;
	add.s64 	%rd108, %rd105, %rd107;
	add.s64 	%rd109, %rd108, %rd98;
	add.s64 	%rd110, %rd109, %rd100;
	add.s64 	%rd111, %rd110, %rd102;
	add.s64 	%rd17, %rd111, -2560;
	.loc	1 79 77                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:79:77
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p18 ld.global.L1::evict_last.b32 { %r26 }, [ %rd16 + 0 ];
	@!%p18 mov.u32 %r26, %r4;
	// end inline asm
	mov.b32 	%f19, %r26;
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p18 ld.global.L1::evict_last.b32 { %r28 }, [ %rd17 + 0 ];
	@!%p18 mov.u32 %r28, %r4;
	// end inline asm
	mov.b32 	%f20, %r28;
	.loc	1 80 37                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:80:37
	// begin inline asm
	mov.u64 %rd18, 0x0;
	mov.u64 %rd19, 0x0;
	@%p18 ld.global.L1::evict_last.v2.b64 { %rd18, %rd19 }, [ %rd20 + 0 ];
	@!%p18 mov.u64 %rd18, 0x0;
	@!%p18 mov.u64 %rd19, 0x0;
	// end inline asm
	.loc	1 84 32                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:84:32
	shl.b64 	%rd112, %rd18, 2;
	add.s64 	%rd113, %rd69, %rd112;
	shr.u64 	%rd114, %rd18, 60;
	and.b64  	%rd115, %rd114, 8;
	add.s64 	%rd116, %rd113, %rd115;
	add.s64 	%rd117, %rd116, %rd98;
	add.s64 	%rd118, %rd117, %rd100;
	add.s64 	%rd119, %rd118, %rd102;
	add.s64 	%rd21, %rd119, -2560;
	shl.b64 	%rd120, %rd19, 2;
	add.s64 	%rd121, %rd69, %rd120;
	shr.u64 	%rd122, %rd19, 60;
	and.b64  	%rd123, %rd122, 8;
	add.s64 	%rd124, %rd121, %rd123;
	add.s64 	%rd125, %rd124, %rd98;
	add.s64 	%rd126, %rd125, %rd100;
	add.s64 	%rd127, %rd126, %rd102;
	add.s64 	%rd22, %rd127, -2560;
	.loc	1 84 77                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:84:77
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p18 ld.global.L1::evict_last.b32 { %r30 }, [ %rd21 + 0 ];
	@!%p18 mov.u32 %r30, %r4;
	// end inline asm
	mov.b32 	%f21, %r30;
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p18 ld.global.L1::evict_last.b32 { %r32 }, [ %rd22 + 0 ];
	@!%p18 mov.u32 %r32, %r4;
	// end inline asm
	mov.b32 	%f22, %r32;
	.loc	1 85 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:85:20
	sub.f32 	%f23, %f21, %f19;
	sub.f32 	%f24, %f22, %f20;
	.loc	1 86 37                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:86:37
	// begin inline asm
	mov.u32 %r34, 0x0;
	mov.u32 %r35, 0x0;
	@%p18 ld.global.L1::evict_last.v2.b32 { %r34, %r35 }, [ %rd23 + 0 ];
	@!%p18 mov.u32 %r34, %r4;
	@!%p18 mov.u32 %r35, %r4;
	// end inline asm
	mov.b32 	%f25, %r34;
	mov.b32 	%f26, %r35;
	.loc	1 88 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:88:20
	fma.rn.f32 	%f27, %f23, %f25, %f19;
	fma.rn.f32 	%f28, %f24, %f26, %f20;
	.loc	1 89 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:89:20
	sub.f32 	%f29, %f27, %f17;
	sub.f32 	%f30, %f28, %f18;
	.loc	1 90 32                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:90:32
	add.s64 	%rd24, %rd70, %rd83;
	.loc	1 90 37                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:90:37
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p18 ld.global.L1::evict_last.b32 { %r38 }, [ %rd24 + 0 ];
	@!%p18 mov.u32 %r38, %r4;
	// end inline asm
	mov.b32 	%f31, %r38;
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p18 ld.global.L1::evict_last.b32 { %r40 }, [ %rd24 + 0 ];
	@!%p18 mov.u32 %r40, %r4;
	// end inline asm
	mov.b32 	%f32, %r40;
	.loc	1 92 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:92:20
	fma.rn.f32 	%f33, %f29, %f31, %f17;
	fma.rn.f32 	%f34, %f30, %f32, %f18;
	.loc	1 98 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:98:20
	setp.eq.s32 	%p46, %r115, 192;
	.loc	1 99 49                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:99:49
	add.s32 	%r123, %r114, -192;
	.loc	1 99 40                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:99:40
	shl.b32 	%r124, %r123, 2;
	.loc	1 99 55                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:99:55
	add.s32 	%r125, %r116, %r124;
	.loc	1 99 32                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:99:32
	mul.wide.s32 	%rd128, %r125, 4;
	add.s64 	%rd26, %rd71, %rd128;
	.loc	1 99 64                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:99:64
	// begin inline asm
	mov.u32 %r42, 0x0;
	mov.u32 %r43, 0x0;
	@%p46 ld.global.v2.b32 { %r42, %r43 }, [ %rd26 + 0 ];
	@!%p46 mov.u32 %r42, %r4;
	@!%p46 mov.u32 %r43, %r4;
	// end inline asm
	mov.b32 	%f35, %r42;
	mov.b32 	%f36, %r43;
	.loc	1 100 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:100:32
	add.s64 	%rd28, %rd72, %rd89;
	.loc	1 100 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:100:37
	// begin inline asm
	mov.u64 %rd27, 0x0;
	@%p46 ld.global.L1::evict_last.b64 { %rd27 }, [ %rd28 + 0 ];
	@!%p46 mov.u64 %rd27, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd29, 0x0;
	@%p46 ld.global.L1::evict_last.b64 { %rd29 }, [ %rd28 + 0 ];
	@!%p46 mov.u64 %rd29, 0x0;
	// end inline asm
	.loc	1 102 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:102:20
	add.s64 	%rd129, %rd27, 3;
	.loc	1 103 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:103:20
	setp.lt.s64 	%p103, %rd27, 0;
	.loc	1 104 35                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:104:35
	selp.b64 	%rd130, %rd129, %rd27, %p103;
	.loc	1 105 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:105:37
	// begin inline asm
	mov.u64 %rd31, 0x0;
	mov.u64 %rd32, 0x0;
	@%p46 ld.global.L1::evict_last.v2.b64 { %rd31, %rd32 }, [ %rd33 + 0 ];
	@!%p46 mov.u64 %rd31, 0x0;
	@!%p46 mov.u64 %rd32, 0x0;
	// end inline asm
	.loc	1 106 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:106:20
	add.s64 	%rd131, %rd31, 3;
	add.s64 	%rd132, %rd32, 3;
	.loc	1 107 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:107:20
	setp.lt.s64 	%p104, %rd31, 0;
	setp.lt.s64 	%p105, %rd32, 0;
	.loc	1 108 35                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:108:35
	selp.b64 	%rd133, %rd131, %rd31, %p104;
	selp.b64 	%rd134, %rd132, %rd32, %p105;
	.loc	1 109 53                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:109:53
	mul.lo.s32 	%r126, %r123, 9;
	.loc	1 109 72                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:109:72
	mul.lo.s32 	%r127, %r97, 288;
	.loc	1 109 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:109:32
	shl.b64 	%rd135, %rd133, 2;
	add.s64 	%rd136, %rd74, %rd135;
	mul.lo.s64 	%rd137, %rd130, 12;
	add.s64 	%rd138, %rd136, %rd137;
	mul.wide.s32 	%rd139, %r126, 4;
	add.s64 	%rd140, %rd138, %rd139;
	mul.wide.s32 	%rd141, %r127, 4;
	add.s64 	%rd34, %rd140, %rd141;
	shl.b64 	%rd142, %rd134, 2;
	add.s64 	%rd143, %rd74, %rd142;
	add.s64 	%rd144, %rd143, %rd137;
	add.s64 	%rd145, %rd144, %rd139;
	add.s64 	%rd35, %rd145, %rd141;
	.loc	1 109 77                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:109:77
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p46 ld.global.L1::evict_last.b32 { %r46 }, [ %rd34 + 0 ];
	@!%p46 mov.u32 %r46, %r4;
	// end inline asm
	mov.b32 	%f37, %r46;
	// begin inline asm
	mov.u32 %r48, 0x0;
	@%p46 ld.global.L1::evict_last.b32 { %r48 }, [ %rd35 + 0 ];
	@!%p46 mov.u32 %r48, %r4;
	// end inline asm
	mov.b32 	%f38, %r48;
	.loc	1 110 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:110:37
	// begin inline asm
	mov.u64 %rd36, 0x0;
	mov.u64 %rd37, 0x0;
	@%p46 ld.global.L1::evict_last.v2.b64 { %rd36, %rd37 }, [ %rd38 + 0 ];
	@!%p46 mov.u64 %rd36, 0x0;
	@!%p46 mov.u64 %rd37, 0x0;
	// end inline asm
	.loc	1 111 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:111:20
	add.s64 	%rd146, %rd36, 3;
	add.s64 	%rd147, %rd37, 3;
	.loc	1 112 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:112:20
	setp.lt.s64 	%p106, %rd36, 0;
	setp.lt.s64 	%p107, %rd37, 0;
	.loc	1 113 35                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:113:35
	selp.b64 	%rd148, %rd146, %rd36, %p106;
	selp.b64 	%rd149, %rd147, %rd37, %p107;
	.loc	1 114 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:114:32
	shl.b64 	%rd150, %rd148, 2;
	add.s64 	%rd151, %rd74, %rd150;
	add.s64 	%rd152, %rd151, %rd137;
	add.s64 	%rd153, %rd152, %rd139;
	add.s64 	%rd39, %rd153, %rd141;
	shl.b64 	%rd154, %rd149, 2;
	add.s64 	%rd155, %rd74, %rd154;
	add.s64 	%rd156, %rd155, %rd137;
	add.s64 	%rd157, %rd156, %rd139;
	add.s64 	%rd40, %rd157, %rd141;
	.loc	1 114 77                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:114:77
	// begin inline asm
	mov.u32 %r50, 0x0;
	@%p46 ld.global.L1::evict_last.b32 { %r50 }, [ %rd39 + 0 ];
	@!%p46 mov.u32 %r50, %r4;
	// end inline asm
	mov.b32 	%f39, %r50;
	// begin inline asm
	mov.u32 %r52, 0x0;
	@%p46 ld.global.L1::evict_last.b32 { %r52 }, [ %rd40 + 0 ];
	@!%p46 mov.u32 %r52, %r4;
	// end inline asm
	mov.b32 	%f40, %r52;
	.loc	1 115 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:115:20
	sub.f32 	%f41, %f39, %f37;
	sub.f32 	%f42, %f40, %f38;
	.loc	1 116 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:116:37
	// begin inline asm
	mov.u32 %r54, 0x0;
	mov.u32 %r55, 0x0;
	@%p46 ld.global.L1::evict_last.v2.b32 { %r54, %r55 }, [ %rd41 + 0 ];
	@!%p46 mov.u32 %r54, %r4;
	@!%p46 mov.u32 %r55, %r4;
	// end inline asm
	mov.b32 	%f43, %r54;
	mov.b32 	%f44, %r55;
	.loc	1 118 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:118:20
	fma.rn.f32 	%f45, %f41, %f43, %f37;
	fma.rn.f32 	%f46, %f42, %f44, %f38;
	.loc	1 119 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:119:20
	sub.f32 	%f47, %f45, %f35;
	sub.f32 	%f48, %f46, %f36;
	.loc	1 120 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:120:32
	add.s64 	%rd42, %rd75, %rd83;
	.loc	1 120 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:120:37
	// begin inline asm
	mov.u32 %r58, 0x0;
	@%p46 ld.global.L1::evict_last.b32 { %r58 }, [ %rd42 + 0 ];
	@!%p46 mov.u32 %r58, %r4;
	// end inline asm
	mov.b32 	%f49, %r58;
	// begin inline asm
	mov.u32 %r60, 0x0;
	@%p46 ld.global.L1::evict_last.b32 { %r60 }, [ %rd42 + 0 ];
	@!%p46 mov.u32 %r60, %r4;
	// end inline asm
	mov.b32 	%f50, %r60;
	.loc	1 122 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:122:20
	fma.rn.f32 	%f51, %f47, %f49, %f35;
	fma.rn.f32 	%f52, %f48, %f50, %f36;
	.loc	1 125 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:125:20
	setp.gt.s32 	%p74, %r114, 223;
	.loc	1 128 49                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:128:49
	add.s32 	%r128, %r114, -224;
	.loc	1 128 40                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:128:40
	shl.b32 	%r129, %r128, 2;
	.loc	1 128 55                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:128:55
	add.s32 	%r130, %r116, %r129;
	.loc	1 128 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:128:32
	mul.wide.s32 	%rd158, %r130, 4;
	add.s64 	%rd44, %rd76, %rd158;
	.loc	1 128 64                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:128:64
	// begin inline asm
	mov.u32 %r62, 0x0;
	mov.u32 %r63, 0x0;
	@%p74 ld.global.v2.b32 { %r62, %r63 }, [ %rd44 + 0 ];
	@!%p74 mov.u32 %r62, %r4;
	@!%p74 mov.u32 %r63, %r4;
	// end inline asm
	mov.b32 	%f53, %r62;
	mov.b32 	%f54, %r63;
	.loc	1 129 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:129:32
	add.s64 	%rd46, %rd77, %rd89;
	.loc	1 129 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:129:37
	// begin inline asm
	mov.u64 %rd45, 0x0;
	@%p74 ld.global.L1::evict_last.b64 { %rd45 }, [ %rd46 + 0 ];
	@!%p74 mov.u64 %rd45, 0x0;
	// end inline asm
	// begin inline asm
	mov.u64 %rd47, 0x0;
	@%p74 ld.global.L1::evict_last.b64 { %rd47 }, [ %rd46 + 0 ];
	@!%p74 mov.u64 %rd47, 0x0;
	// end inline asm
	.loc	1 131 21                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:131:21
	add.s64 	%rd159, %rd45, 6;
	.loc	1 132 21                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:132:21
	setp.lt.s64 	%p108, %rd45, 0;
	.loc	1 133 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:133:38
	selp.b64 	%rd160, %rd159, %rd45, %p108;
	.loc	1 134 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:134:38
	// begin inline asm
	mov.u64 %rd49, 0x0;
	mov.u64 %rd50, 0x0;
	@%p74 ld.global.L1::evict_last.v2.b64 { %rd49, %rd50 }, [ %rd51 + 0 ];
	@!%p74 mov.u64 %rd49, 0x0;
	@!%p74 mov.u64 %rd50, 0x0;
	// end inline asm
	.loc	1 135 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:135:22
	add.s64 	%rd161, %rd49, 6;
	add.s64 	%rd162, %rd50, 6;
	.loc	1 136 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:136:22
	setp.lt.s64 	%p109, %rd49, 0;
	setp.lt.s64 	%p110, %rd50, 0;
	.loc	1 137 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:137:38
	selp.b64 	%rd163, %rd161, %rd49, %p109;
	selp.b64 	%rd164, %rd162, %rd50, %p110;
	.loc	1 138 57                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:138:57
	mul.lo.s32 	%r131, %r128, 36;
	.loc	1 138 77                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:138:77
	mul.lo.s32 	%r132, %r97, 1152;
	.loc	1 138 33                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:138:33
	shl.b64 	%rd165, %rd163, 2;
	add.s64 	%rd166, %rd78, %rd165;
	mul.lo.s64 	%rd167, %rd160, 24;
	add.s64 	%rd168, %rd166, %rd167;
	mul.wide.s32 	%rd169, %r131, 4;
	add.s64 	%rd170, %rd168, %rd169;
	mul.wide.s32 	%rd171, %r132, 4;
	add.s64 	%rd52, %rd170, %rd171;
	shl.b64 	%rd172, %rd164, 2;
	add.s64 	%rd173, %rd78, %rd172;
	add.s64 	%rd174, %rd173, %rd167;
	add.s64 	%rd175, %rd174, %rd169;
	add.s64 	%rd53, %rd175, %rd171;
	.loc	1 138 82                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:138:82
	// begin inline asm
	mov.u32 %r66, 0x0;
	@%p74 ld.global.L1::evict_last.b32 { %r66 }, [ %rd52 + 0 ];
	@!%p74 mov.u32 %r66, %r4;
	// end inline asm
	mov.b32 	%f55, %r66;
	// begin inline asm
	mov.u32 %r68, 0x0;
	@%p74 ld.global.L1::evict_last.b32 { %r68 }, [ %rd53 + 0 ];
	@!%p74 mov.u32 %r68, %r4;
	// end inline asm
	mov.b32 	%f56, %r68;
	.loc	1 139 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:139:38
	// begin inline asm
	mov.u64 %rd54, 0x0;
	mov.u64 %rd55, 0x0;
	@%p74 ld.global.L1::evict_last.v2.b64 { %rd54, %rd55 }, [ %rd56 + 0 ];
	@!%p74 mov.u64 %rd54, 0x0;
	@!%p74 mov.u64 %rd55, 0x0;
	// end inline asm
	.loc	1 140 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:140:22
	add.s64 	%rd176, %rd54, 6;
	add.s64 	%rd177, %rd55, 6;
	.loc	1 141 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:141:22
	setp.lt.s64 	%p111, %rd54, 0;
	setp.lt.s64 	%p112, %rd55, 0;
	.loc	1 142 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:142:38
	selp.b64 	%rd178, %rd176, %rd54, %p111;
	selp.b64 	%rd179, %rd177, %rd55, %p112;
	.loc	1 143 33                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:143:33
	shl.b64 	%rd180, %rd178, 2;
	add.s64 	%rd181, %rd78, %rd180;
	add.s64 	%rd182, %rd181, %rd167;
	add.s64 	%rd183, %rd182, %rd169;
	add.s64 	%rd57, %rd183, %rd171;
	shl.b64 	%rd184, %rd179, 2;
	add.s64 	%rd185, %rd78, %rd184;
	add.s64 	%rd186, %rd185, %rd167;
	add.s64 	%rd187, %rd186, %rd169;
	add.s64 	%rd58, %rd187, %rd171;
	.loc	1 143 82                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:143:82
	// begin inline asm
	mov.u32 %r70, 0x0;
	@%p74 ld.global.L1::evict_last.b32 { %r70 }, [ %rd57 + 0 ];
	@!%p74 mov.u32 %r70, %r4;
	// end inline asm
	mov.b32 	%f57, %r70;
	// begin inline asm
	mov.u32 %r72, 0x0;
	@%p74 ld.global.L1::evict_last.b32 { %r72 }, [ %rd58 + 0 ];
	@!%p74 mov.u32 %r72, %r4;
	// end inline asm
	mov.b32 	%f58, %r72;
	.loc	1 144 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:144:22
	sub.f32 	%f59, %f57, %f55;
	sub.f32 	%f60, %f58, %f56;
	.loc	1 145 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:145:38
	// begin inline asm
	mov.u32 %r74, 0x0;
	mov.u32 %r75, 0x0;
	@%p74 ld.global.L1::evict_last.v2.b32 { %r74, %r75 }, [ %rd59 + 0 ];
	@!%p74 mov.u32 %r74, %r4;
	@!%p74 mov.u32 %r75, %r4;
	// end inline asm
	mov.b32 	%f61, %r74;
	mov.b32 	%f62, %r75;
	.loc	1 147 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:147:22
	fma.rn.f32 	%f63, %f59, %f61, %f55;
	fma.rn.f32 	%f64, %f60, %f62, %f56;
	.loc	1 148 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:148:22
	sub.f32 	%f65, %f63, %f53;
	sub.f32 	%f66, %f64, %f54;
	.loc	1 149 33                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:149:33
	add.s64 	%rd60, %rd79, %rd83;
	.loc	1 149 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:149:38
	// begin inline asm
	mov.u32 %r78, 0x0;
	@%p74 ld.global.L1::evict_last.b32 { %r78 }, [ %rd60 + 0 ];
	@!%p74 mov.u32 %r78, %r4;
	// end inline asm
	mov.b32 	%f67, %r78;
	// begin inline asm
	mov.u32 %r80, 0x0;
	@%p74 ld.global.L1::evict_last.b32 { %r80 }, [ %rd60 + 0 ];
	@!%p74 mov.u32 %r80, %r4;
	// end inline asm
	mov.b32 	%f68, %r80;
	.loc	1 151 21                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:151:21
	fma.rn.f32 	%f69, %f65, %f67, %f53;
	fma.rn.f32 	%f70, %f66, %f68, %f54;
	.loc	1 153 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:153:37
	selp.f32 	%f71, %f69, 0f00000000, %p74;
	selp.f32 	%f72, %f70, 0f00000000, %p74;
	.loc	1 0 0                           // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:0:0
	selp.f32 	%f73, %f51, %f71, %p46;
	selp.f32 	%f74, %f52, %f72, %p46;
	selp.f32 	%f75, %f33, %f73, %p18;
	selp.f32 	%f76, %f34, %f74, %p18;
	selp.f32 	%f77, %f15, %f75, %p4;
	selp.f32 	%f78, %f16, %f76, %p4;
	.loc	1 158 25                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:158:25
	mul.wide.s32 	%rd188, %r88, 4;
	add.s64 	%rd62, %rd80, %rd188;
	.loc	1 158 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:158:38
	mov.b32 	%r133, %f77;
	.loc	1 157 34                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:157:34
	selp.b32 	%r82, %r2, %r133, %p1;
	.loc	1 158 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:158:38
	mov.b32 	%r134, %f78;
	.loc	1 157 34                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:157:34
	selp.b32 	%r83, %r3, %r134, %p1;
	mov.pred 	%p102, -1;
	.loc	1 158 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:158:38
	// begin inline asm
	@%p102 st.global.v2.b32 [ %rd62 + 0 ], { %r82, %r83 };
	// end inline asm
	.loc	1 158 4                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:158:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/ep/cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 101
.b8 112
.b8 102
.b8 118
.b8 121
.b8 117
.b8 111
.b8 112
.b8 114
.b8 113
.b8 110
.b8 108
.b8 52
.b8 114
.b8 114
.b8 103
.b8 53
.b8 121
.b8 100
.b8 113
.b8 113
.b8 102
.b8 102
.b8 107
.b8 111
.b8 114
.b8 52
.b8 110
.b8 53
.b8 105
.b8 103
.b8 103
.b8 52
.b8 111
.b8 112
.b8 54
.b8 104
.b8 120
.b8 118
.b8 55
.b8 109
.b8 114
.b8 104
.b8 114
.b8 122
.b8 116
.b8 122
.b8 121
.b8 115
.b8 54
.b8 51
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 101
.b8 112
.b8 0
	}
	.section	.debug_macinfo	{	}
