Analysis & Synthesis report for AHBLITE_SYS
Sun May 26 15:10:03 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_1_mem_rtl_0|altsyncram_6hb1:auto_generated
 17. Source assignments for AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_0_mem_rtl_0|altsyncram_5hb1:auto_generated
 18. Source assignments for AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_2_mem_rtl_0|altsyncram_7hb1:auto_generated
 19. Source assignments for AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_3_mem_rtl_0|altsyncram_8hb1:auto_generated
 20. Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: AHB2MEM:uAHB2MEM
 22. Parameter Settings for User Entity Instance: AHB2MEM:uAHB2MEM|cmsdk_ahb_to_sram:u_ahb_to_sram
 23. Parameter Settings for User Entity Instance: AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom
 24. Parameter Settings for Inferred Entity Instance: AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_1_mem_rtl_0
 25. Parameter Settings for Inferred Entity Instance: AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_0_mem_rtl_0
 26. Parameter Settings for Inferred Entity Instance: AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_2_mem_rtl_0
 27. Parameter Settings for Inferred Entity Instance: AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_3_mem_rtl_0
 28. Parameter Settings for Inferred Entity Instance: CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|lpm_mult:Mult0
 29. altpll Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. lpm_mult Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "AHB2MEM:uAHB2MEM|cmsdk_ahb_to_sram:u_ahb_to_sram"
 33. Port Connectivity Checks: "AHBMUX:uAHBMUX"
 34. Port Connectivity Checks: "AHBDCD:uAHBDCD"
 35. Port Connectivity Checks: "CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic"
 36. Port Connectivity Checks: "CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 26 15:10:03 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; AHBLITE_SYS                                    ;
; Top-level Entity Name              ; AHBLITE_SYS                                    ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 6,326                                          ;
;     Total combinational functions  ; 5,491                                          ;
;     Dedicated logic registers      ; 1,367                                          ;
; Total registers                    ; 1367                                           ;
; Total pins                         ; 14                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 131,072                                        ;
; Embedded Multiplier 9-bit elements ; 6                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; AHBLITE_SYS        ; AHBLITE_SYS        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                        ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../AHBLITE_SYS.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHBLITE_SYS.v                                          ;         ;
; ../CortexM0-DS/CORTEXM0INTEGRATION.v           ; yes             ; User Verilog HDL File                                 ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/CORTEXM0INTEGRATION.v                      ;         ;
; ../CortexM0-DS/cortexm0ds_logic.v              ; yes             ; User Verilog HDL File                                 ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v                         ;         ;
; ../AHB_LED/AHB2LED.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_LED/AHB2LED.v                                      ;         ;
; ../AHB_BUS/AHBMUX.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BUS/AHBMUX.v                                       ;         ;
; ../AHB_BUS/AHBDCD.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BUS/AHBDCD.v                                       ;         ;
; ../AHB_BRAM/cmsdk_ahb_to_sram.v                ; yes             ; User Verilog HDL File                                 ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BRAM/cmsdk_ahb_to_sram.v                           ;         ;
; ../AHB_BRAM/AHB2MEM.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BRAM/AHB2MEM.v                                     ;         ;
; ../AHB_BRAM/_4byt_RAM.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BRAM/_4byt_RAM.v                                   ;         ;
; PLL.v                                          ; yes             ; User Wizard-Generated File                            ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/PLL.v                                          ;         ;
; altpll.tdf                                     ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/altpll.tdf                                                                               ;         ;
; aglobal231.inc                                 ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/aglobal231.inc                                                                           ;         ;
; stratix_pll.inc                                ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/stratix_pll.inc                                                                          ;         ;
; stratixii_pll.inc                              ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/stratixii_pll.inc                                                                        ;         ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                        ;         ;
; db/pll_altpll.v                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/pll_altpll.v                                ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/altsyncram.tdf                                                                           ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                    ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/lpm_mux.inc                                                                              ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/lpm_decode.inc                                                                           ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/a_rdenreg.inc                                                                            ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/altrom.inc                                                                               ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/altram.inc                                                                               ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/altdpram.inc                                                                             ;         ;
; db/altsyncram_6hb1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/altsyncram_6hb1.tdf                         ;         ;
; db/ahblite_sys.ram1__4byt_ram_2086fa04.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/ahblite_sys.ram1__4byt_ram_2086fa04.hdl.mif ;         ;
; db/altsyncram_5hb1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/altsyncram_5hb1.tdf                         ;         ;
; db/ahblite_sys.ram0__4byt_ram_2086fa04.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/ahblite_sys.ram0__4byt_ram_2086fa04.hdl.mif ;         ;
; db/altsyncram_7hb1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/altsyncram_7hb1.tdf                         ;         ;
; db/ahblite_sys.ram2__4byt_ram_2086fa04.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/ahblite_sys.ram2__4byt_ram_2086fa04.hdl.mif ;         ;
; db/altsyncram_8hb1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/altsyncram_8hb1.tdf                         ;         ;
; db/ahblite_sys.ram3__4byt_ram_2086fa04.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/ahblite_sys.ram3__4byt_ram_2086fa04.hdl.mif ;         ;
; lpm_mult.tdf                                   ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/lpm_mult.tdf                                                                             ;         ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                          ;         ;
; multcore.inc                                   ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/multcore.inc                                                                             ;         ;
; bypassff.inc                                   ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/bypassff.inc                                                                             ;         ;
; altshift.inc                                   ; yes             ; Megafunction                                          ; d:/qualite/quartus/libraries/megafunctions/altshift.inc                                                                             ;         ;
; db/mult_7dt.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/mult_7dt.tdf                                ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,326                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 5491                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 4043                                                                            ;
;     -- 3 input functions                    ; 994                                                                             ;
;     -- <=2 input functions                  ; 454                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 5335                                                                            ;
;     -- arithmetic mode                      ; 156                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 1367                                                                            ;
;     -- Dedicated logic registers            ; 1367                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 14                                                                              ;
; Total memory bits                           ; 131072                                                                          ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 6                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1293                                                                            ;
; Total fan-out                               ; 24755                                                                           ;
; Average fan-out                             ; 3.57                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Entity Name         ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |AHBLITE_SYS                                   ; 5491 (1)            ; 1367 (5)                  ; 131072      ; 6            ; 0       ; 3         ; 14   ; 0            ; |AHBLITE_SYS                                                                                                           ;                     ;              ;
;    |AHB2LED:uAHB2LED|                          ; 1 (1)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHB2LED:uAHB2LED                                                                                          ; AHB2LED             ; work         ;
;    |AHB2MEM:uAHB2MEM|                          ; 84 (0)              ; 52 (0)                    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHB2MEM:uAHB2MEM                                                                                          ; AHB2MEM             ; work         ;
;       |_4byt_RAM:u_asic_rom|                   ; 0 (0)               ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom                                                                     ; _4byt_RAM           ; work         ;
;          |altsyncram:_0_mem_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_0_mem_rtl_0                                             ; altsyncram          ; work         ;
;             |altsyncram_5hb1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_0_mem_rtl_0|altsyncram_5hb1:auto_generated              ; altsyncram_5hb1     ; work         ;
;          |altsyncram:_1_mem_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_1_mem_rtl_0                                             ; altsyncram          ; work         ;
;             |altsyncram_6hb1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_1_mem_rtl_0|altsyncram_6hb1:auto_generated              ; altsyncram_6hb1     ; work         ;
;          |altsyncram:_2_mem_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_2_mem_rtl_0                                             ; altsyncram          ; work         ;
;             |altsyncram_7hb1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_2_mem_rtl_0|altsyncram_7hb1:auto_generated              ; altsyncram_7hb1     ; work         ;
;          |altsyncram:_3_mem_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_3_mem_rtl_0                                             ; altsyncram          ; work         ;
;             |altsyncram_8hb1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_3_mem_rtl_0|altsyncram_8hb1:auto_generated              ; altsyncram_8hb1     ; work         ;
;       |cmsdk_ahb_to_sram:u_ahb_to_sram|        ; 84 (84)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHB2MEM:uAHB2MEM|cmsdk_ahb_to_sram:u_ahb_to_sram                                                          ; cmsdk_ahb_to_sram   ; work         ;
;    |AHBDCD:uAHBDCD|                            ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHBDCD:uAHBDCD                                                                                            ; AHBDCD              ; work         ;
;    |AHBMUX:uAHBMUX|                            ; 72 (72)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|AHBMUX:uAHBMUX                                                                                            ; AHBMUX              ; work         ;
;    |CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION| ; 5318 (0)            ; 1295 (0)                  ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |AHBLITE_SYS|CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION                                                                 ; CORTEXM0INTEGRATION ; work         ;
;       |cortexm0ds_logic:u_logic|               ; 5318 (5290)         ; 1295 (1295)               ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |AHBLITE_SYS|CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic                                        ; cortexm0ds_logic    ; work         ;
;          |lpm_mult:Mult0|                      ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |AHBLITE_SYS|CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|lpm_mult:Mult0                         ; lpm_mult            ; work         ;
;             |mult_7dt:auto_generated|          ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |AHBLITE_SYS|CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|lpm_mult:Mult0|mult_7dt:auto_generated ; mult_7dt            ; work         ;
;    |PLL:PLL_inst|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|PLL:PLL_inst                                                                                              ; PLL                 ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|PLL:PLL_inst|altpll:altpll_component                                                                      ; altpll              ; work         ;
;          |PLL_altpll:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AHBLITE_SYS|PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated                                            ; PLL_altpll          ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_0_mem_rtl_0|altsyncram_5hb1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 4096         ; 8            ; --           ; --           ; 32768 ; db/AHBLITE_SYS.ram0__4byt_RAM_2086fa04.hdl.mif ;
; AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_1_mem_rtl_0|altsyncram_6hb1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 4096         ; 8            ; --           ; --           ; 32768 ; db/AHBLITE_SYS.ram1__4byt_RAM_2086fa04.hdl.mif ;
; AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_2_mem_rtl_0|altsyncram_7hb1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 4096         ; 8            ; --           ; --           ; 32768 ; db/AHBLITE_SYS.ram2__4byt_RAM_2086fa04.hdl.mif ;
; AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_3_mem_rtl_0|altsyncram_8hb1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 4096         ; 8            ; --           ; --           ; 32768 ; db/AHBLITE_SYS.ram3__4byt_RAM_2086fa04.hdl.mif ;
+---------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |AHBLITE_SYS|PLL:PLL_inst ; PLL.v           ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                 ;
+---------------------------------------------------------------------------+----------------------------------------+
; Register name                                                             ; Reason for Removal                     ;
+---------------------------------------------------------------------------+----------------------------------------+
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Lp7ax6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|A3ipw6 ; Stuck at GND due to stuck port data_in ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|S11bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Ee3bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Y93bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Uo2bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Vyfbx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Ig2bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Cc2bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|S32bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Mz1bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Ar1bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Om3bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Jp9bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Ki3bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Eghbx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Kshbx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Sbyax6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|S53bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|M13bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Gx2bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Ok2bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|At2bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Woiax6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Um1bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Oi1bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|W51bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Ie1bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Ca1bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Pgjbx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Sq3bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|L3bbx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Y72bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Gv1bx6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Qaipw6 ; Lost fanout                            ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Hmbax6 ; Stuck at GND due to stuck port data_in ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Xbopw6 ; Stuck at VCC due to stuck port data_in ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|K7vpw6 ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 38                                    ;                                        ;
+---------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1367  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 359   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 980   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                        ;
+---------------------------------------------------------------------------+---------+
; Inverted Register                                                         ; Fan out ;
+---------------------------------------------------------------------------+---------+
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Ahlpw6 ; 25      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Sdlpw6 ; 26      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Kalpw6 ; 25      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Rilpw6 ; 22      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|P5vpw6 ; 124     ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Eliax6 ; 44      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Pcrpw6 ; 46      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Jckax6 ; 19      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|P14qw6 ; 57      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Ssjax6 ; 61      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Skjax6 ; 58      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Irmpw6 ; 14      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|P0kax6 ; 57      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|U9ypw6 ; 64      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Dxvpw6 ; 67      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|W4jax6 ; 36      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|N4kax6 ; 44      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Rwjax6 ; 54      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Hgrpw6 ; 24      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Sojax6 ; 60      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Wkipw6 ; 28      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Rwhax6 ; 9       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Fnnpw6 ; 4       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|S7mpw6 ; 16      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Jgxpw6 ; 17      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Wfspw6 ; 17      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Pzkpw6 ; 19      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Lqjpw6 ; 8       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Awupw6 ; 8       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|D12qw6 ; 8       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|A32qw6 ; 8       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Lerpw6 ; 14      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|L6lax6 ; 8       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|J0iax6 ; 6       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Jxgax6 ; 3       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|U0hax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|R2hax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|O4hax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|L6hax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|C37ax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Nxabx6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|I8hax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Fahax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Cchax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Zdhax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Wfhax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Thhax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Cq7bx6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Qjhax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Nlhax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Knhax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Mw5bx6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|P7bbx6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|J06bx6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Hphax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Equpw6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Drhax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Zshax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Vuhax6 ; 7       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Nyhax6 ; 11      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|F26bx6 ; 3       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Arnpw6 ; 3       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Bfjpw6 ; 3       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Sz3qw6 ; 17      ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Tajax6 ; 1       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|L4lax6 ; 1       ;
; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Nj2qw6 ; 2       ;
; Total number of inverted registers = 67                                   ;         ;
+---------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                     ;
+------------------------------------------------------+----------------------------------------------------+------+
; Register Name                                        ; Megafunction                                       ; Type ;
+------------------------------------------------------+----------------------------------------------------+------+
; AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|_r_addr[0..11] ; AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|_3_mem_rtl_0 ; RAM  ;
+------------------------------------------------------+----------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |AHBLITE_SYS|AHBMUX:uAHBMUX|Mux17 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |AHBLITE_SYS|AHBMUX:uAHBMUX|Mux14 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |AHBLITE_SYS|AHBMUX:uAHBMUX|Mux7  ;
; 18:1               ; 6 bits    ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; No         ; |AHBLITE_SYS|AHBMUX:uAHBMUX|Mux21 ;
; 18:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; No         ; |AHBLITE_SYS|AHBMUX:uAHBMUX|Mux30 ;
; 18:1               ; 5 bits    ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; No         ; |AHBLITE_SYS|AHBMUX:uAHBMUX|Mux13 ;
; 18:1               ; 6 bits    ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; No         ; |AHBLITE_SYS|AHBMUX:uAHBMUX|Mux3  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_1_mem_rtl_0|altsyncram_6hb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_0_mem_rtl_0|altsyncram_5hb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_2_mem_rtl_0|altsyncram_7hb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_3_mem_rtl_0|altsyncram_8hb1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB2MEM:uAHB2MEM ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; AW             ; 14       ; Signed Integer                    ;
; filename       ; code.hex ; String                            ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB2MEM:uAHB2MEM|cmsdk_ahb_to_sram:u_ahb_to_sram ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; AW             ; 14    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom ;
+----------------+----------+--------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                   ;
+----------------+----------+--------------------------------------------------------+
; AW             ; 12       ; Signed Integer                                         ;
; filename       ; code.hex ; String                                                 ;
+----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_1_mem_rtl_0 ;
+------------------------------------+------------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                          ; Type                     ;
+------------------------------------+------------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                    ; Untyped                  ;
; WIDTH_A                            ; 8                                              ; Untyped                  ;
; WIDTHAD_A                          ; 12                                             ; Untyped                  ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                  ;
; WIDTH_B                            ; 1                                              ; Untyped                  ;
; WIDTHAD_B                          ; 1                                              ; Untyped                  ;
; NUMWORDS_B                         ; 1                                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; M9K                                            ; Untyped                  ;
; BYTE_SIZE                          ; 8                                              ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                  ;
; INIT_FILE                          ; db/AHBLITE_SYS.ram1__4byt_RAM_2086fa04.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_6hb1                                ; Untyped                  ;
+------------------------------------+------------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_0_mem_rtl_0 ;
+------------------------------------+------------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                          ; Type                     ;
+------------------------------------+------------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                    ; Untyped                  ;
; WIDTH_A                            ; 8                                              ; Untyped                  ;
; WIDTHAD_A                          ; 12                                             ; Untyped                  ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                  ;
; WIDTH_B                            ; 1                                              ; Untyped                  ;
; WIDTHAD_B                          ; 1                                              ; Untyped                  ;
; NUMWORDS_B                         ; 1                                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; M9K                                            ; Untyped                  ;
; BYTE_SIZE                          ; 8                                              ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                  ;
; INIT_FILE                          ; db/AHBLITE_SYS.ram0__4byt_RAM_2086fa04.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_5hb1                                ; Untyped                  ;
+------------------------------------+------------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_2_mem_rtl_0 ;
+------------------------------------+------------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                          ; Type                     ;
+------------------------------------+------------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                    ; Untyped                  ;
; WIDTH_A                            ; 8                                              ; Untyped                  ;
; WIDTHAD_A                          ; 12                                             ; Untyped                  ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                  ;
; WIDTH_B                            ; 1                                              ; Untyped                  ;
; WIDTHAD_B                          ; 1                                              ; Untyped                  ;
; NUMWORDS_B                         ; 1                                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; M9K                                            ; Untyped                  ;
; BYTE_SIZE                          ; 8                                              ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                  ;
; INIT_FILE                          ; db/AHBLITE_SYS.ram2__4byt_RAM_2086fa04.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_7hb1                                ; Untyped                  ;
+------------------------------------+------------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_3_mem_rtl_0 ;
+------------------------------------+------------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                          ; Type                     ;
+------------------------------------+------------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                    ; Untyped                  ;
; WIDTH_A                            ; 8                                              ; Untyped                  ;
; WIDTHAD_A                          ; 12                                             ; Untyped                  ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                  ;
; WIDTH_B                            ; 1                                              ; Untyped                  ;
; WIDTHAD_B                          ; 1                                              ; Untyped                  ;
; NUMWORDS_B                         ; 1                                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; M9K                                            ; Untyped                  ;
; BYTE_SIZE                          ; 8                                              ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                  ;
; INIT_FILE                          ; db/AHBLITE_SYS.ram3__4byt_RAM_2086fa04.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_8hb1                                ; Untyped                  ;
+------------------------------------+------------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                               ;
+------------------------------------------------+--------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                     ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                            ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                            ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                                            ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                            ;
; LATENCY                                        ; 0            ; Untyped                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                            ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                            ;
+------------------------------------------------+--------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 4                                                             ;
; Entity Instance                           ; AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_1_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_0_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_2_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_3_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                            ;
+---------------------------------------+-----------------------------------------------------------------------------------+
; Name                                  ; Value                                                                             ;
+---------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                 ;
; Entity Instance                       ; CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                ;
;     -- LPM_WIDTHB                     ; 32                                                                                ;
;     -- LPM_WIDTHP                     ; 64                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
+---------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "AHB2MEM:uAHB2MEM|cmsdk_ahb_to_sram:u_ahb_to_sram" ;
+-------+--------+----------+--------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                          ;
+-------+--------+----------+--------------------------------------------------+
; HRESP ; Output ; Info     ; Explicitly unconnected                           ;
+-------+--------+----------+--------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "AHBMUX:uAHBMUX"             ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; HRDATA_S2            ; Input ; Info     ; Stuck at GND ;
; HRDATA_S3            ; Input ; Info     ; Stuck at GND ;
; HRDATA_S4            ; Input ; Info     ; Stuck at GND ;
; HRDATA_S5            ; Input ; Info     ; Stuck at GND ;
; HRDATA_S6            ; Input ; Info     ; Stuck at GND ;
; HRDATA_S7            ; Input ; Info     ; Stuck at GND ;
; HRDATA_S8            ; Input ; Info     ; Stuck at GND ;
; HRDATA_S9            ; Input ; Info     ; Stuck at GND ;
; HRDATA_NOMAP[31..30] ; Input ; Info     ; Stuck at VCC ;
; HRDATA_NOMAP[28..25] ; Input ; Info     ; Stuck at VCC ;
; HRDATA_NOMAP[19..18] ; Input ; Info     ; Stuck at VCC ;
; HRDATA_NOMAP[16..15] ; Input ; Info     ; Stuck at VCC ;
; HRDATA_NOMAP[13..9]  ; Input ; Info     ; Stuck at VCC ;
; HRDATA_NOMAP[7..5]   ; Input ; Info     ; Stuck at VCC ;
; HRDATA_NOMAP[3..0]   ; Input ; Info     ; Stuck at VCC ;
; HRDATA_NOMAP[29]     ; Input ; Info     ; Stuck at GND ;
; HRDATA_NOMAP[24]     ; Input ; Info     ; Stuck at GND ;
; HRDATA_NOMAP[23]     ; Input ; Info     ; Stuck at VCC ;
; HRDATA_NOMAP[22]     ; Input ; Info     ; Stuck at GND ;
; HRDATA_NOMAP[21]     ; Input ; Info     ; Stuck at VCC ;
; HRDATA_NOMAP[20]     ; Input ; Info     ; Stuck at GND ;
; HRDATA_NOMAP[17]     ; Input ; Info     ; Stuck at GND ;
; HRDATA_NOMAP[14]     ; Input ; Info     ; Stuck at GND ;
; HRDATA_NOMAP[8]      ; Input ; Info     ; Stuck at GND ;
; HRDATA_NOMAP[4]      ; Input ; Info     ; Stuck at GND ;
; HREADYOUT_S2         ; Input ; Info     ; Stuck at VCC ;
; HREADYOUT_S3         ; Input ; Info     ; Stuck at VCC ;
; HREADYOUT_S4         ; Input ; Info     ; Stuck at VCC ;
; HREADYOUT_S5         ; Input ; Info     ; Stuck at VCC ;
; HREADYOUT_S6         ; Input ; Info     ; Stuck at VCC ;
; HREADYOUT_S7         ; Input ; Info     ; Stuck at VCC ;
; HREADYOUT_S8         ; Input ; Info     ; Stuck at VCC ;
; HREADYOUT_S9         ; Input ; Info     ; Stuck at VCC ;
; HREADYOUT_NOMAP      ; Input ; Info     ; Stuck at VCC ;
+----------------------+-------+----------+--------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "AHBDCD:uAHBDCD"              ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; HSEL_S2    ; Output ; Info     ; Explicitly unconnected ;
; HSEL_S3    ; Output ; Info     ; Explicitly unconnected ;
; HSEL_S4    ; Output ; Info     ; Explicitly unconnected ;
; HSEL_S5    ; Output ; Info     ; Explicitly unconnected ;
; HSEL_S6    ; Output ; Info     ; Explicitly unconnected ;
; HSEL_S7    ; Output ; Info     ; Explicitly unconnected ;
; HSEL_S8    ; Output ; Info     ; Explicitly unconnected ;
; HSEL_S9    ; Output ; Info     ; Explicitly unconnected ;
; HSEL_NOMAP ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic"                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; vis_r0_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r1_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r2_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r3_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r4_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r5_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r6_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r7_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r8_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r9_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r10_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r11_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r12_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_msp_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_psp_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r14_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_pc_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_apsr_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_tbit_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_ipsr_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_control_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_primask_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION"                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; nTRST           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; HBURST          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCK       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HPROT           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HRESP           ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTER         ; Output ; Info     ; Explicitly unconnected                                                              ;
; CODENSEQ        ; Output ; Info     ; Explicitly unconnected                                                              ;
; CODEHINTDE      ; Output ; Info     ; Explicitly unconnected                                                              ;
; SPECHTRANS      ; Output ; Info     ; Explicitly unconnected                                                              ;
; nTDOEN          ; Output ; Info     ; Explicitly unconnected                                                              ;
; DBGRESTART      ; Input  ; Info     ; Stuck at GND                                                                        ;
; DBGRESTARTED    ; Output ; Info     ; Explicitly unconnected                                                              ;
; EDBGRQ          ; Input  ; Info     ; Stuck at GND                                                                        ;
; HALTED          ; Output ; Info     ; Explicitly unconnected                                                              ;
; NMI             ; Input  ; Info     ; Stuck at GND                                                                        ;
; IRQ             ; Input  ; Info     ; Stuck at GND                                                                        ;
; TXEV            ; Output ; Info     ; Explicitly unconnected                                                              ;
; RXEV            ; Input  ; Info     ; Stuck at GND                                                                        ;
; LOCKUP          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; STCALIB[18..15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[4..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[24..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[12..9]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[7..5]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[13]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[8]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCLKEN         ; Input  ; Info     ; Stuck at GND                                                                        ;
; IRQLATENCY      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ECOREVNUM       ; Input  ; Info     ; Stuck at GND                                                                        ;
; GATEHCLK        ; Output ; Info     ; Explicitly unconnected                                                              ;
; SLEEPING        ; Output ; Info     ; Explicitly unconnected                                                              ;
; SLEEPDEEP       ; Output ; Info     ; Explicitly unconnected                                                              ;
; WAKEUP          ; Output ; Info     ; Explicitly unconnected                                                              ;
; WICSENSE        ; Output ; Info     ; Explicitly unconnected                                                              ;
; SLEEPHOLDREQn   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; SLEEPHOLDACKn   ; Output ; Info     ; Explicitly unconnected                                                              ;
; WICENREQ        ; Input  ; Info     ; Stuck at GND                                                                        ;
; WICENACK        ; Output ; Info     ; Explicitly unconnected                                                              ;
; SE              ; Input  ; Info     ; Stuck at GND                                                                        ;
; RSTBYPASS       ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_ff         ; 1367                        ;
;     CLR               ; 229                         ;
;     ENA               ; 850                         ;
;     ENA CLR           ; 130                         ;
;     SLD               ; 10                          ;
;     plain             ; 148                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 5492                        ;
;     arith             ; 156                         ;
;         2 data inputs ; 84                          ;
;         3 data inputs ; 72                          ;
;     normal            ; 5336                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 364                         ;
;         3 data inputs ; 922                         ;
;         4 data inputs ; 4043                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 31.00                       ;
; Average LUT depth     ; 13.43                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sun May 26 15:09:08 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AHBLITE_SYS -c AHBLITE_SYS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/ziads/downloads/new folder (4)/test/quartus/ahblite_system_restored/bufg.v
    Info (12023): Found entity 1: BUFG File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/BUFG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ziads/downloads/new folder (4)/test/quartus/ahblite_system_restored/ahblite_sys.v
    Info (12023): Found entity 1: AHBLITE_SYS File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHBLITE_SYS.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /users/ziads/downloads/new folder (4)/test/quartus/ahblite_system_restored/cortexm0-ds/cortexm0integration.v
    Info (12023): Found entity 1: CORTEXM0INTEGRATION File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/CORTEXM0INTEGRATION.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/ziads/downloads/new folder (4)/test/quartus/ahblite_system_restored/cortexm0-ds/cortexm0ds_logic.v
    Info (12023): Found entity 1: cortexm0ds_logic File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /users/ziads/downloads/new folder (4)/test/quartus/ahblite_system_restored/ahb_led/ahb2led.v
    Info (12023): Found entity 1: AHB2LED File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_LED/AHB2LED.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/ziads/downloads/new folder (4)/test/quartus/ahblite_system_restored/ahb_bus/ahbmux.v
    Info (12023): Found entity 1: AHBMUX File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BUS/AHBMUX.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /users/ziads/downloads/new folder (4)/test/quartus/ahblite_system_restored/ahb_bus/ahbdcd.v
    Info (12023): Found entity 1: AHBDCD File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BUS/AHBDCD.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /users/ziads/downloads/new folder (4)/test/quartus/ahblite_system_restored/ahb_bram/cmsdk_ahb_to_sram.v
    Info (12023): Found entity 1: cmsdk_ahb_to_sram File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BRAM/cmsdk_ahb_to_sram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/ziads/downloads/new folder (4)/test/quartus/ahblite_system_restored/ahb_bram/ahb2mem.v
    Info (12023): Found entity 1: AHB2MEM File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BRAM/AHB2MEM.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/ziads/downloads/new folder (4)/test/quartus/ahblite_system_restored/ahb_bram/_4byt_ram.v
    Info (12023): Found entity 1: _4byt_RAM File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BRAM/_4byt_RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/PLL.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at AHBLITE_SYS.v(183): created implicit net for "TDI_NS" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHBLITE_SYS.v Line: 183
Info (12127): Elaborating entity "AHBLITE_SYS" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHBLITE_SYS.v Line: 119
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/PLL.v Line: 90
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|altpll:altpll_component" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/PLL.v Line: 90
Info (12133): Instantiated megafunction "PLL:PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/PLL.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated" File: d:/qualite/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "CORTEXM0INTEGRATION" for hierarchy "CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHBLITE_SYS.v Line: 223
Warning (10036): Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(117): object "cm0_msp" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/CORTEXM0INTEGRATION.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(118): object "cm0_psp" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/CORTEXM0INTEGRATION.v Line: 118
Warning (10036): Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(120): object "cm0_pc" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/CORTEXM0INTEGRATION.v Line: 120
Warning (10036): Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(121): object "cm0_xpsr" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/CORTEXM0INTEGRATION.v Line: 121
Warning (10036): Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(122): object "cm0_control" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/CORTEXM0INTEGRATION.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at CORTEXM0INTEGRATION.v(123): object "cm0_primask" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/CORTEXM0INTEGRATION.v Line: 123
Info (12128): Elaborating entity "cortexm0ds_logic" for hierarchy "CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/CORTEXM0INTEGRATION.v Line: 241
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object "K5epw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1517
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object "H6epw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1517
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object "E7epw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1517
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object "B8epw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1517
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object "Y8epw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1517
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object "V9epw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1517
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Saepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Pbepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Mcepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Jdepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Heepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Ffepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Dgepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Bhepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Zhepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object "Xiepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1518
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Vjepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Tkepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Rlepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Pmepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Nnepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Loepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Jpepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Hqepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Frepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object "Dsepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1519
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Btepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Ztepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Xuepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Vvepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Twepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Rxepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Pyepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "Nzepw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "L0fpw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1520
Warning (10036): Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object "J1fpw6" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 1520
Warning (10230): Verilog HDL assignment warning at cortexm0ds_logic.v(3109): truncated value with size 33 to match size of target (10) File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 3109
Info (12128): Elaborating entity "AHBDCD" for hierarchy "AHBDCD:uAHBDCD" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHBLITE_SYS.v Line: 243
Info (12128): Elaborating entity "AHBMUX" for hierarchy "AHBMUX:uAHBMUX" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHBLITE_SYS.v Line: 278
Info (12128): Elaborating entity "AHB2MEM" for hierarchy "AHB2MEM:uAHB2MEM" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHBLITE_SYS.v Line: 298
Info (12128): Elaborating entity "cmsdk_ahb_to_sram" for hierarchy "AHB2MEM:uAHB2MEM|cmsdk_ahb_to_sram:u_ahb_to_sram" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BRAM/AHB2MEM.v Line: 68
Info (12128): Elaborating entity "_4byt_RAM" for hierarchy "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BRAM/AHB2MEM.v Line: 81
Warning (10850): Verilog HDL warning at _4byt_RAM.v(30): number of words (43) in memory file does not match the number of elements in the address range [0:4095] File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BRAM/_4byt_RAM.v Line: 30
Info (12128): Elaborating entity "AHB2LED" for hierarchy "AHB2LED:uAHB2LED" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHBLITE_SYS.v Line: 317
Warning (10036): Verilog HDL or VHDL warning at AHB2LED.v(25): object "rHADDR" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_LED/AHB2LED.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at AHB2LED.v(28): object "rHSIZE" assigned a value but never read File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_LED/AHB2LED.v Line: 28
Warning (276021): Created node "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|_1_mem" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BRAM/_4byt_RAM.v Line: 14
Warning (276021): Created node "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|_0_mem" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHB_BRAM/_4byt_RAM.v Line: 13
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|_1_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter INIT_FILE set to db/AHBLITE_SYS.ram1__4byt_RAM_2086fa04.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|_0_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter INIT_FILE set to db/AHBLITE_SYS.ram0__4byt_RAM_2086fa04.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|_2_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter INIT_FILE set to db/AHBLITE_SYS.ram2__4byt_RAM_2086fa04.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|_3_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M9K
        Info (286033): Parameter INIT_FILE set to db/AHBLITE_SYS.ram3__4byt_RAM_2086fa04.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|Mult0" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 3158
Info (12130): Elaborated megafunction instantiation "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_1_mem_rtl_0"
Info (12133): Instantiated megafunction "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_1_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info (12134): Parameter "INIT_FILE" = "db/AHBLITE_SYS.ram1__4byt_RAM_2086fa04.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6hb1.tdf
    Info (12023): Found entity 1: altsyncram_6hb1 File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/altsyncram_6hb1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_0_mem_rtl_0"
Info (12133): Instantiated megafunction "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_0_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info (12134): Parameter "INIT_FILE" = "db/AHBLITE_SYS.ram0__4byt_RAM_2086fa04.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5hb1.tdf
    Info (12023): Found entity 1: altsyncram_5hb1 File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/altsyncram_5hb1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_2_mem_rtl_0"
Info (12133): Instantiated megafunction "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_2_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info (12134): Parameter "INIT_FILE" = "db/AHBLITE_SYS.ram2__4byt_RAM_2086fa04.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7hb1.tdf
    Info (12023): Found entity 1: altsyncram_7hb1 File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/altsyncram_7hb1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_3_mem_rtl_0"
Info (12133): Instantiated megafunction "AHB2MEM:uAHB2MEM|_4byt_RAM:u_asic_rom|altsyncram:_3_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M9K"
    Info (12134): Parameter "INIT_FILE" = "db/AHBLITE_SYS.ram3__4byt_RAM_2086fa04.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8hb1.tdf
    Info (12023): Found entity 1: altsyncram_8hb1 File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/altsyncram_8hb1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|lpm_mult:Mult0" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 3158
Info (12133): Instantiated megafunction "CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|lpm_mult:Mult0" with the following parameter: File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 3158
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/mult_7dt.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "CORTEXM0INTEGRATION:u_CORTEXM0INTEGRATION|cortexm0ds_logic:u_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/db/mult_7dt.tdf Line: 91
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/CortexM0-DS/cortexm0ds_logic.v Line: 18060
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TDO_SWO" is stuck at GND File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHBLITE_SYS.v Line: 51
Info (286030): Timing-Driven Synthesis is running
Info (17049): 34 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/output_files/AHBLITE_SYS.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "TDI_NC" File: C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/AHBLITE_SYS.v Line: 48
Info (21057): Implemented 6535 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 6482 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Sun May 26 15:10:03 2024
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:01:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/output_files/AHBLITE_SYS.map.smsg.


