<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8" />
    <title>MIPS Architecture</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
    <link rel="stylesheet" href="{{ url_for('static', filename='/mips.css') }}">
</head>

<body>
    <h1 class="header">üü£ MIPS Architecture Overview</h1>

    <p class="subtext">
        MIPS (Microprocessor without Interlocked Pipeline Stages) is a RISC (Reduced Instruction Set Computer)
        architecture known for its simplicity and efficiency. Designed in the 1980s, it emphasizes a clean, load-store
        architecture with fixed-length instructions that execute in a highly pipelined fashion. MIPS processors are
        widely used in embedded systems, networking equipment, and early computing education.
    </p>

    <p class="subtext">
        The architecture features 32 general-purpose registers (<code>$0</code> to <code>$31</code>), each serving
        specific purposes. Register <code>$0</code> (<code>$zero</code>) is hardwired to zero, while others like
        <code>$ra</code> (return address) and <code>$sp</code> (stack pointer) have dedicated functions. MIPS
        instructions are uniformly 32 bits wide, making decoding straightforward and efficient.
    </p>

    <p class="subtext">
        MIPS instructions fall into three main types: <strong>R-type</strong> (register operations),
        <strong>I-type</strong> (immediate values and memory access), and <strong>J-type</strong> (jumps). The
        architecture follows a load-store paradigm where arithmetic operations only work on registers, and separate
        <code>lw</code>/<code>sw</code> instructions handle memory access.
    </p>

    <p class="subtext">
        Below are the key MIPS registers and their purposes:
    </p>

    <table>
        <thead>
            <tr>
                <th>Register</th>
                <th>Name</th>
                <th>Purpose</th>
            </tr>
        </thead>
        <tbody>
            <tr>
                <td><code>$0</code></td>
                <td>$zero</td>
                <td>Always contains 0 (writes are ignored)</td>
            </tr>
            <tr>
                <td><code>$1</code></td>
                <td>$at</td>
                <td>Reserved for assembler temporary use</td>
            </tr>
            <tr>
                <td><code>$2-$3</code></td>
                <td>$v0-$v1</td>
                <td>Function return values</td>
            </tr>
            <tr>
                <td><code>$4-$7</code></td>
                <td>$a0-$a3</td>
                <td>Function arguments</td>
            </tr>
            <tr>
                <td><code>$8-$15</code></td>
                <td>$t0-$t7</td>
                <td>Temporary registers (not preserved across calls)</td>
            </tr>
            <tr>
                <td><code>$16-$23</code></td>
                <td>$s0-$s7</td>
                <td>Saved registers (preserved across function calls)</td>
            </tr>
            <tr>
                <td><code>$24-$25</code></td>
                <td>$t8-$t9</td>
                <td>More temporary registers</td>
            </tr>
            <tr>
                <td><code>$26-$27</code></td>
                <td>$k0-$k1</td>
                <td>Reserved for OS kernel (exception handling)</td>
            </tr>
            <tr>
                <td><code>$28</code></td>
                <td>$gp</td>
                <td>Global pointer (access to static data)</td>
            </tr>
            <tr>
                <td><code>$29</code></td>
                <td>$sp</td>
                <td>Stack pointer</td>
            </tr>
            <tr>
                <td><code>$30</code></td>
                <td>$fp</td>
                <td>Frame pointer</td>
            </tr>
            <tr>
                <td><code>$31</code></td>
                <td>$ra</td>
                <td>Return address</td>
            </tr>
        </tbody>
    </table>

    <p class="subtext">
        MIPS also includes special registers like the <code>PC</code> (Program Counter), <code>HI</code>/<code>LO</code>
        (for multiplication/division results), and <code>Status</code> (control register). The architecture's simplicity
        makes it ideal for learning fundamental computer organization concepts.
    </p>

    <div class="back-link-container">
        <a href="{{ url_for('architectures') }}" class="back-link">‚Üê Back to Architectures</a>
    </div>
</body>

</html>