INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/updown/UpDown-Example/UpDown-Example.srcs/sources_1/imports/updown/bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/updown/UpDown-Example/UpDown-Example.srcs/sources_1/imports/updown/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/updown/UpDown-Example/UpDown-Example.srcs/sources_1/imports/updown/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/updown/UpDown-Example/UpDown-Example.srcs/sources_1/imports/updown/updown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/updown/UpDown-Example/UpDown-Example.srcs/sim_1/imports/updown/tb_updown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_updown
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab6/updown/UpDown-Example/UpDown-Example.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
