
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
¯
Running: %s
333*	simulator2ƒ
îC:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot tb_debounce_behav --prj T:/Rodrigo/fpga/debounce/debounce.sim/sim_1/behav/tb_debounce.prj xil_defaultlib.tb_debounce 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
62default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
²
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2"
xil_defaultlib2default:defaultZ10-165
K
analyzing module %s311*xsimverific2
glbl2default:defaultZ10-311
Ó
(Analyzing VHDL file "%s" into library %s163*xsimverific2g
ST:/Rodrigo/fpga/debounce/debounce.srcs/sources_1/imports/8-9 problemas/debounce.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
Ò
(Analyzing VHDL file "%s" into library %s163*xsimverific2f
RT:/Rodrigo/fpga/debounce/debounce.srcs/sim_1/imports/8-9 problemas/debounce_tb.vhd2default:default2"
xil_defaultlib2default:defaultZ10-163
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
T
Compiling %s
389*	simulator2(
package std.standard2default:defaultZ43-3505
[
Compiling %s
389*	simulator2/
package ieee.std_logic_11642default:defaultZ43-3505
X
Compiling %s
389*	simulator2,
package ieee.numeric_std2default:defaultZ43-3505
‰
Compiling %s
389*	simulator2]
Iarchitecture rtl of entity xil_defaultlib.debounce [\debounce(10000,10)\]2default:defaultZ43-3505
|
Compiling %s
389*	simulator2P
<architecture behavioral of entity xil_defaultlib.tb_debounce2default:defaultZ43-3505
a
Built simulation snapshot %s
278*	simulator2%
tb_debounce_behav2default:defaultZ43-3394


End Record