
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002815                       # Number of seconds simulated
sim_ticks                                  2814568000                       # Number of ticks simulated
final_tick                                 2814568000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165182                       # Simulator instruction rate (inst/s)
host_op_rate                                   331835                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37833359                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449068                       # Number of bytes of host memory used
host_seconds                                    74.39                       # Real time elapsed on the host
sim_insts                                    12288481                       # Number of instructions simulated
sim_ops                                      24686447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2814568000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         438144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             534016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       137920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          137920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2155                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2155                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          34062776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         155670071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             189732847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     34062776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34062776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49002191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49002191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49002191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         34062776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        155670071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            238735039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001427800750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          185                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          185                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19192                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2889                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8345                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3140                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8345                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 521600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  195136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  534080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               200960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    62                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              139                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2814566000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8345                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3140                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    387.997827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   245.062561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.181021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          465     25.26%     25.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          415     22.54%     47.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          190     10.32%     58.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          164      8.91%     67.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          123      6.68%     73.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           90      4.89%     78.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          118      6.41%     85.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      1.74%     86.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          244     13.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1841                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.978378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.526813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     76.342332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            136     73.51%     73.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            23     12.43%     85.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            11      5.95%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      2.16%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      1.62%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      1.62%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      1.08%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.54%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           185                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.481081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.454996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.961723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              144     77.84%     77.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.62%     79.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31     16.76%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      2.70%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.54%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           185                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        93696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       427904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       195136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 33289655.819294471294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 152031857.109154939651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 69330710.787588015199                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3140                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57510250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    257899000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  68679473250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38365.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37671.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21872443.71                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    162596750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               315409250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   40750000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19950.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38700.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       185.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        69.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    189.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     71.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6860                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2486                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     245064.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9146340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4838625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37056600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               11859840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         138294000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            127541490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5146080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       514621080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       130057440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        264058800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1242679725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            441.517037                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2521190750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      6847000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      58500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1054095750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    338704750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     227881000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1128539500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4084080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2147970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21127260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4055940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         87278880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             72417360                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6575040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       250058430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       153402240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        427323960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1028471160                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            365.409953                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2638623750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     13366500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      36920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1690779500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    399493750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     125657750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    548350500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2814568000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  560555                       # Number of BP lookups
system.cpu.branchPred.condPredicted            560555                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17849                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               318175                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91486                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                364                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          318175                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             297104                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            21071                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1787                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2814568000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5189671                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      498619                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           648                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           140                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2814568000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2814568000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1126595                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           342                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2814568000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5629137                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1178173                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12668029                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      560555                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             388590                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4351485                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36124                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  254                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1535                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           80                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1126363                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3157                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5549702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.591976                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.651696                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1815376     32.71%     32.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    37911      0.68%     33.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   349360      6.30%     39.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    86420      1.56%     41.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   287316      5.18%     46.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    94706      1.71%     48.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    35141      0.63%     48.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    93208      1.68%     50.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2750264     49.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5549702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.099581                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.250439                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1273192                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                567872                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3666701                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 23875                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18062                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25333541                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18062                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1286810                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  163021                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5557                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3675118                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                401134                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25297161                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3252                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  20040                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 189255                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 191143                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27956455                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              53204957                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19217416                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24903720                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263973                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   692482                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                156                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            114                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    129836                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5160890                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              503522                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            150462                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            61422                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25124812                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 264                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24962043                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             52071                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          438628                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       864671                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            200                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5549702                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.497907                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.609065                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              615857     11.10%     11.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              266027      4.79%     15.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              587233     10.58%     26.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              456085      8.22%     34.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              770846     13.89%     48.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              574134     10.35%     58.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              656438     11.83%     70.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              724043     13.05%     83.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              899039     16.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5549702                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29653      2.20%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 69552      5.17%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     39      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     16      0.00%      7.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 11057      0.82%      8.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    5      0.00%      8.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            607190     45.10%     53.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           368035     27.33%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1244      0.09%     80.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   776      0.06%     80.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            258851     19.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               49      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15026      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7544025     30.22%     30.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40081      0.16%     30.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1867      0.01%     30.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282471     17.16%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  686      0.00%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81557      0.33%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1695      0.01%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960966     11.86%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                717      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310008      9.25%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30024      0.12%     69.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080002      8.33%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               849138      3.40%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              349039      1.40%     82.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4264007     17.08%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150670      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24962043                       # Type of FU issued
system.cpu.iq.rate                           4.434435                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1346467                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.053941                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17931222                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6537165                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6151954                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            38941104                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           19026638                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18690544                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6185576                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                20107908                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           427626                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       167771                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8948                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10013                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1226                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18062                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  103657                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8942                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25125076                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               387                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5160890                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               503522                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                159                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    823                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7378                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            106                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12721                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6915                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                19636                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24904927                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5069570                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57116                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5568178                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   521443                       # Number of branches executed
system.cpu.iew.exec_stores                     498608                       # Number of stores executed
system.cpu.iew.exec_rate                     4.424289                       # Inst execution rate
system.cpu.iew.wb_sent                       24846208                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24842498                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14509778                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22409656                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.413198                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.647479                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          438653                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17985                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5487179                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.498932                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.939487                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       771183     14.05%     14.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       591286     10.78%     24.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       299606      5.46%     30.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       339812      6.19%     36.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       650417     11.85%     48.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       481441      8.77%     57.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       481038      8.77%     65.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       397756      7.25%     73.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1474640     26.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5487179                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288481                       # Number of instructions committed
system.cpu.commit.committedOps               24686447                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487693                       # Number of memory references committed
system.cpu.commit.loads                       4993119                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510551                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311137                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401573     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821881      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686447                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1474640                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     29137639                       # The number of ROB reads
system.cpu.rob.rob_writes                    50313183                       # The number of ROB writes
system.cpu.timesIdled                             763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288481                       # Number of Instructions Simulated
system.cpu.committedOps                      24686447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.458082                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.458082                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.183013                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.183013                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18672909                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5316361                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24713992                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18539318                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2161462                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3591107                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6596000                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2814568000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1942.743901                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1744405                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            363.569195                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1942.743901                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.948605                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.948605                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1870                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10496606                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10496606                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2814568000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4728999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4728999                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492106                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5221105                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5221105                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5221105                       # number of overall hits
system.cpu.dcache.overall_hits::total         5221105                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21303                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2472                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2472                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        23775                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23775                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        23775                       # number of overall misses
system.cpu.dcache.overall_misses::total         23775                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1397278500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1397278500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    157961998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    157961998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1555240498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1555240498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1555240498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1555240498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4750302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4750302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5244880                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5244880                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5244880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5244880                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004485                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004998                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004533                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004533                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004533                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004533                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65590.691452                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65590.691452                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63900.484628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63900.484628                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65414.952597                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65414.952597                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65414.952597                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65414.952597                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17855                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          425                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               249                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.706827                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.125000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2155                       # number of writebacks
system.cpu.dcache.writebacks::total              2155                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        16923                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16923                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        16929                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16929                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16929                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16929                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4380                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2466                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2466                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6846                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6846                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    318137500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    318137500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    155200998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    155200998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    473338498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    473338498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    473338498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    473338498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000922                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000922                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001305                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001305                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001305                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001305                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72634.132420                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72634.132420                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62936.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62936.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69140.884896                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69140.884896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69140.884896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69140.884896                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4798                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2814568000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.200718                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              204745                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               986                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            207.652130                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.200718                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2254220                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2254220                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2814568000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1124270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1124270                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1124270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1124270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1124270                       # number of overall hits
system.cpu.icache.overall_hits::total         1124270                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2091                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2091                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2091                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2091                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2091                       # number of overall misses
system.cpu.icache.overall_misses::total          2091                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135064499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135064499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    135064499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135064499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135064499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135064499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1126361                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1126361                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1126361                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1126361                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1126361                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1126361                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001856                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001856                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001856                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001856                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001856                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64593.256337                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64593.256337                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64593.256337                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64593.256337                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64593.256337                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64593.256337                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2042                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.928571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          986                       # number of writebacks
system.cpu.icache.writebacks::total               986                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          592                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          592                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          592                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          592                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          592                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          592                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1499                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1499                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1499                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1499                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1499                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1499                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    105685999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105685999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    105685999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105685999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    105685999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105685999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001331                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001331                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001331                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001331                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70504.335557                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70504.335557                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70504.335557                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70504.335557                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70504.335557                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70504.335557                       # average overall mshr miss latency
system.cpu.icache.replacements                    986                       # number of replacements
system.membus.snoop_filter.tot_requests         14129                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         5785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2814568000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5878                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2155                       # Transaction distribution
system.membus.trans_dist::WritebackClean          986                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2643                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2466                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2466                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1499                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4380                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        18490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       158976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       158976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       576064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       576064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  735040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8345                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000599                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024472                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8340     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                       5      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8345                       # Request fanout histogram
system.membus.reqLayer2.occupancy            28283500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7937746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           35988750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
