Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Oct 25 22:39:40 2017
| Host         : weikang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1932 register/latch pins with no clock driven by root clock pin: MIC_delay/slw_clk_20k/SLW_CLK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hello_sample/slw_clk_18k/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: melody_music/slw_clk/SLW_CLK_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: note_music/slw_clk/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: slw_clk_20k/SLW_CLK_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slw_clk_50M/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3997 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.044        0.000                      0                  466        0.083        0.000                      0                  466        4.500        0.000                       0                   239  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.044        0.000                      0                  466        0.083        0.000                      0                  466        4.500        0.000                       0                   239  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.368ns (29.830%)  route 3.218ns (70.170%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.624     5.145    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.258     6.859    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.983 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.808     7.791    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.915 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.915    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.465 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.466    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.151     9.731    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.508    14.849    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[0]/C
                         clock pessimism              0.296    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.335    14.775    melody_music/note_sound/slw_clk_note/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.368ns (29.830%)  route 3.218ns (70.170%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.624     5.145    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.258     6.859    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.983 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.808     7.791    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.915 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.915    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.465 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.466    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.151     9.731    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.508    14.849    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[1]/C
                         clock pessimism              0.296    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.335    14.775    melody_music/note_sound/slw_clk_note/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.368ns (29.830%)  route 3.218ns (70.170%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.624     5.145    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.258     6.859    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.983 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.808     7.791    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.915 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.915    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.465 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.466    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.151     9.731    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.508    14.849    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[2]/C
                         clock pessimism              0.296    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.335    14.775    melody_music/note_sound/slw_clk_note/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.368ns (29.830%)  route 3.218ns (70.170%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.624     5.145    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.258     6.859    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.983 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.808     7.791    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.915 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.915    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.465 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.466    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.151     9.731    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.508    14.849    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                         clock pessimism              0.296    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.335    14.775    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.368ns (30.042%)  route 3.186ns (69.958%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.624     5.145    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.258     6.859    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.983 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.808     7.791    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.915 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.915    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.465 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.466    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.119     9.699    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X4Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.683    15.024    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[16]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.335    14.841    melody_music/note_sound/slw_clk_note/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.368ns (30.042%)  route 3.186ns (69.958%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.624     5.145    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.258     6.859    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.983 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.808     7.791    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.915 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.915    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.465 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.466    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.119     9.699    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X4Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.683    15.024    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[17]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.335    14.841    melody_music/note_sound/slw_clk_note/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.368ns (30.042%)  route 3.186ns (69.958%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.624     5.145    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.258     6.859    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.983 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.808     7.791    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.915 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.915    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.465 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.466    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.119     9.699    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X4Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.683    15.024    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[18]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.335    14.841    melody_music/note_sound/slw_clk_note/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.368ns (30.042%)  route 3.186ns (69.958%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.624     5.145    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.258     6.859    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.983 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.808     7.791    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.915 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.915    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.465 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.466    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.119     9.699    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X4Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.683    15.024    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[19]/C
                         clock pessimism              0.187    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.335    14.841    melody_music/note_sound/slw_clk_note/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.368ns (30.776%)  route 3.077ns (69.224%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.624     5.145    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.258     6.859    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.983 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.808     7.791    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.915 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.915    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.465 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.466    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.010     9.590    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X4Y98          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.508    14.849    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[4]/C
                         clock pessimism              0.271    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.335    14.750    melody_music/note_sound/slw_clk_note/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.160    

Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.368ns (30.776%)  route 3.077ns (69.224%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.624     5.145    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.258     6.859    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.983 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.808     7.791    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I5_O)        0.124     7.915 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.915    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.465 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.001     8.466    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.580 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.010     9.590    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X4Y98          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         1.508    14.849    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[5]/C
                         clock pessimism              0.271    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.335    14.750    melody_music/note_sound/slw_clk_note/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.394ns (72.906%)  route 0.146ns (27.094%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.592     1.475    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  melody_music/note_sound/slw_clk_note/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.146     1.762    melody_music/note_sound/slw_clk_note/COUNT_reg[6]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  melody_music/note_sound/slw_clk_note/COUNT_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.922    melody_music/note_sound/slw_clk_note/COUNT_reg[4]_i_1__4_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  melody_music/note_sound/slw_clk_note/COUNT_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.962    melody_music/note_sound/slw_clk_note/COUNT_reg[8]_i_1__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  melody_music/note_sound/slw_clk_note/COUNT_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.016    melody_music/note_sound/slw_clk_note/COUNT_reg[12]_i_1__4_n_7
    SLICE_X4Y100         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.949     2.077    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[12]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    melody_music/note_sound/slw_clk_note/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.405ns (73.447%)  route 0.146ns (26.553%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.592     1.475    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  melody_music/note_sound/slw_clk_note/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.146     1.762    melody_music/note_sound/slw_clk_note/COUNT_reg[6]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  melody_music/note_sound/slw_clk_note/COUNT_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.922    melody_music/note_sound/slw_clk_note/COUNT_reg[4]_i_1__4_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  melody_music/note_sound/slw_clk_note/COUNT_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.962    melody_music/note_sound/slw_clk_note/COUNT_reg[8]_i_1__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  melody_music/note_sound/slw_clk_note/COUNT_reg[12]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.027    melody_music/note_sound/slw_clk_note/COUNT_reg[12]_i_1__4_n_5
    SLICE_X4Y100         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.949     2.077    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[14]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    melody_music/note_sound/slw_clk_note/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_20k/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_20k/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.563     1.446    MIC_delay/slw_clk_20k/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  MIC_delay/slw_clk_20k/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MIC_delay/slw_clk_20k/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    MIC_delay/slw_clk_20k/COUNT_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  MIC_delay/slw_clk_20k/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.865    MIC_delay/slw_clk_20k/COUNT_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.919 r  MIC_delay/slw_clk_20k/COUNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    MIC_delay/slw_clk_20k/COUNT_reg[16]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  MIC_delay/slw_clk_20k/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.829     1.957    MIC_delay/slw_clk_20k/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  MIC_delay/slw_clk_20k/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    MIC_delay/slw_clk_20k/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_20k/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_20k/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.563     1.446    MIC_delay/slw_clk_20k/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  MIC_delay/slw_clk_20k/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MIC_delay/slw_clk_20k/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    MIC_delay/slw_clk_20k/COUNT_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  MIC_delay/slw_clk_20k/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.865    MIC_delay/slw_clk_20k/COUNT_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.930 r  MIC_delay/slw_clk_20k/COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.930    MIC_delay/slw_clk_20k/COUNT_reg[16]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  MIC_delay/slw_clk_20k/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.829     1.957    MIC_delay/slw_clk_20k/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  MIC_delay/slw_clk_20k/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    MIC_delay/slw_clk_20k/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.430ns (74.598%)  route 0.146ns (25.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.592     1.475    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  melody_music/note_sound/slw_clk_note/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.146     1.762    melody_music/note_sound/slw_clk_note/COUNT_reg[6]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  melody_music/note_sound/slw_clk_note/COUNT_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.922    melody_music/note_sound/slw_clk_note/COUNT_reg[4]_i_1__4_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  melody_music/note_sound/slw_clk_note/COUNT_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.962    melody_music/note_sound/slw_clk_note/COUNT_reg[8]_i_1__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  melody_music/note_sound/slw_clk_note/COUNT_reg[12]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.052    melody_music/note_sound/slw_clk_note/COUNT_reg[12]_i_1__4_n_6
    SLICE_X4Y100         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.949     2.077    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[13]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    melody_music/note_sound/slw_clk_note/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.430ns (74.598%)  route 0.146ns (25.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.592     1.475    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  melody_music/note_sound/slw_clk_note/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.146     1.762    melody_music/note_sound/slw_clk_note/COUNT_reg[6]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  melody_music/note_sound/slw_clk_note/COUNT_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.922    melody_music/note_sound/slw_clk_note/COUNT_reg[4]_i_1__4_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  melody_music/note_sound/slw_clk_note/COUNT_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.962    melody_music/note_sound/slw_clk_note/COUNT_reg[8]_i_1__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.052 r  melody_music/note_sound/slw_clk_note/COUNT_reg[12]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     2.052    melody_music/note_sound/slw_clk_note/COUNT_reg[12]_i_1__4_n_4
    SLICE_X4Y100         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.949     2.077    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[15]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    melody_music/note_sound/slw_clk_note/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.433ns (74.730%)  route 0.146ns (25.270%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.592     1.475    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  melody_music/note_sound/slw_clk_note/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.146     1.762    melody_music/note_sound/slw_clk_note/COUNT_reg[6]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  melody_music/note_sound/slw_clk_note/COUNT_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.922    melody_music/note_sound/slw_clk_note/COUNT_reg[4]_i_1__4_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  melody_music/note_sound/slw_clk_note/COUNT_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.962    melody_music/note_sound/slw_clk_note/COUNT_reg[8]_i_1__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  melody_music/note_sound/slw_clk_note/COUNT_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     2.001    melody_music/note_sound/slw_clk_note/COUNT_reg[12]_i_1__4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.055 r  melody_music/note_sound/slw_clk_note/COUNT_reg[16]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.055    melody_music/note_sound/slw_clk_note/COUNT_reg[16]_i_1__4_n_7
    SLICE_X4Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.949     2.077    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[16]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.933    melody_music/note_sound/slw_clk_note/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/SLW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.276ns (48.710%)  route 0.291ns (51.290%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.592     1.475    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  melody_music/note_sound/slw_clk_note/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.157     1.774    melody_music/note_sound/slw_clk_note/COUNT_reg[11]
    SLICE_X5Y101         LUT4 (Prop_lut4_I2_O)        0.045     1.819 r  melody_music/note_sound/slw_clk_note/SLW_CLK_i_6__0/O
                         net (fo=1, routed)           0.082     1.901    melody_music/note_sound/slw_clk_note/SLW_CLK_i_6__0_n_0
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.045     1.946 r  melody_music/note_sound/slw_clk_note/SLW_CLK_i_3__3/O
                         net (fo=1, routed)           0.051     1.997    melody_music/note_sound/slw_clk_note/SLW_CLK_i_3__3_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.045     2.042 r  melody_music/note_sound/slw_clk_note/SLW_CLK_i_1__0/O
                         net (fo=1, routed)           0.000     2.042    melody_music/note_sound/slw_clk_note/SLW_CLK_i_1__0_n_0
    SLICE_X5Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/SLW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.949     2.077    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/SLW_CLK_reg/C
                         clock pessimism             -0.249     1.828    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.091     1.919    melody_music/note_sound/slw_clk_note/SLW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.444ns (75.201%)  route 0.146ns (24.799%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.592     1.475    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  melody_music/note_sound/slw_clk_note/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.146     1.762    melody_music/note_sound/slw_clk_note/COUNT_reg[6]
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.922 r  melody_music/note_sound/slw_clk_note/COUNT_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.922    melody_music/note_sound/slw_clk_note/COUNT_reg[4]_i_1__4_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  melody_music/note_sound/slw_clk_note/COUNT_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.962    melody_music/note_sound/slw_clk_note/COUNT_reg[8]_i_1__4_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  melody_music/note_sound/slw_clk_note/COUNT_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     2.001    melody_music/note_sound/slw_clk_note/COUNT_reg[12]_i_1__4_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.066 r  melody_music/note_sound/slw_clk_note/COUNT_reg[16]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.066    melody_music/note_sound/slw_clk_note/COUNT_reg[16]_i_1__4_n_5
    SLICE_X4Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.949     2.077    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[18]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.933    melody_music/note_sound/slw_clk_note/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_20k/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_20k/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.563     1.446    MIC_delay/slw_clk_20k/CLK_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  MIC_delay/slw_clk_20k/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  MIC_delay/slw_clk_20k/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.117     1.704    MIC_delay/slw_clk_20k/COUNT_reg[15]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.864 r  MIC_delay/slw_clk_20k/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.865    MIC_delay/slw_clk_20k/COUNT_reg[12]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.955 r  MIC_delay/slw_clk_20k/COUNT_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.955    MIC_delay/slw_clk_20k/COUNT_reg[16]_i_1_n_6
    SLICE_X35Y50         FDRE                                         r  MIC_delay/slw_clk_20k/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=238, routed)         0.829     1.957    MIC_delay/slw_clk_20k/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  MIC_delay/slw_clk_20k/COUNT_reg[17]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    MIC_delay/slw_clk_20k/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y50   MIC_delay/slw_clk_20k/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y50   MIC_delay/slw_clk_20k/COUNT_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y50   MIC_delay/slw_clk_20k/COUNT_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   MIC_delay/slw_clk_20k/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y51   MIC_delay/slw_clk_20k/COUNT_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y51   MIC_delay/slw_clk_20k/COUNT_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y51   MIC_delay/slw_clk_20k/COUNT_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y51   MIC_delay/slw_clk_20k/COUNT_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   MIC_delay/slw_clk_20k/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92    note_sound/slw_clk_note/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92    note_sound/slw_clk_note/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92    note_sound/slw_clk_note/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y101  slw_clk_50M/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y103  slw_clk_50M/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y103  slw_clk_50M/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104  slw_clk_50M/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104  slw_clk_50M/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104  slw_clk_50M/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104  slw_clk_50M/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98    melody_music/note_sound/slw_clk_note/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98    melody_music/note_sound/slw_clk_note/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98    melody_music/note_sound/slw_clk_note/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99    melody_music/note_sound/slw_clk_note/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99    melody_music/note_sound/slw_clk_note/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97    note_sound/slw_clk_note/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97    note_sound/slw_clk_note/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97    note_sound/slw_clk_note/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97    note_sound/slw_clk_note/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y94    melody_music/slw_clk/COUNT_reg[0]/C



