Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Oct  4 01:23:33 2023
| Host         : kanish-G3-3500 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           8           
DFX-1      Warning           Multiple Reconfigurable Modules Share Driver          1           
TIMING-18  Warning           Missing input or output delay                         1           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: count_down/div_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_up/div_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.910        0.000                      0                   54        0.246        0.000                      0                   54        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.910        0.000                      0                   54        0.246        0.000                      0                   54        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 count_down/delay_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 2.203ns (54.319%)  route 1.853ns (45.681%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.613     5.134    boundary                            count_down/clk
    SLICE_X61Y69         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  reconfigurable pblock_count_down    count_down/delay_count_reg[1]/Q
                         net (fo=3, routed)           0.978     6.568    reconfigurable                      count_down/delay_count_reg_n_0_[1]
    SLICE_X62Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.224 r  reconfigurable pblock_count_down    count_down/delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.224    reconfigurable                      count_down/delay_count_reg[4]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  reconfigurable pblock_count_down    count_down/delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.338    reconfigurable                      count_down/delay_count_reg[8]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  reconfigurable pblock_count_down    count_down/delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    reconfigurable                      count_down/delay_count_reg[12]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  reconfigurable pblock_count_down    count_down/delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.566    reconfigurable                      count_down/delay_count_reg[16]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  reconfigurable pblock_count_down    count_down/delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.680    reconfigurable                      count_down/delay_count_reg[20]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.803    reconfigurable                      count_down/delay_count_reg[24]_i_2_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.025 r  reconfigurable pblock_count_down    count_down/delay_count_reg[25]_i_2/O[0]
                         net (fo=1, routed)           0.865     8.891    reconfigurable                      count_down/data0[25]
    SLICE_X61Y74         LUT6 (Prop_lut6_I0_O)        0.299     9.190 r  reconfigurable pblock_count_down    count_down/delay_count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.190    reconfigurable                      count_down/delay_count[25]
    SLICE_X61Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[25]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.491    14.832    boundary                            count_down/clk
    SLICE_X61Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[25]/C
                         clock pessimism              0.272    15.104                                            
                         clock uncertainty           -0.035    15.069                                            
    SLICE_X61Y74         FDCE (Setup_fdce_C_D)        0.031    15.100    reconfigurable   pblock_count_down      count_down/delay_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.100                                            
                         arrival time                          -9.190                                            
  -------------------------------------------------------------------
                         slack                                  5.910                                            

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 count_down/delay_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 2.205ns (54.639%)  route 1.831ns (45.361%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.613     5.134    boundary                            count_down/clk
    SLICE_X61Y69         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  reconfigurable pblock_count_down    count_down/delay_count_reg[1]/Q
                         net (fo=3, routed)           0.978     6.568    reconfigurable                      count_down/delay_count_reg_n_0_[1]
    SLICE_X62Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.224 r  reconfigurable pblock_count_down    count_down/delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.224    reconfigurable                      count_down/delay_count_reg[4]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  reconfigurable pblock_count_down    count_down/delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.338    reconfigurable                      count_down/delay_count_reg[8]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  reconfigurable pblock_count_down    count_down/delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    reconfigurable                      count_down/delay_count_reg[12]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  reconfigurable pblock_count_down    count_down/delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.566    reconfigurable                      count_down/delay_count_reg[16]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  reconfigurable pblock_count_down    count_down/delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.680    reconfigurable                      count_down/delay_count_reg[20]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.014 r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.852     8.866    reconfigurable                      count_down/data0[22]
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.303     9.169 r  reconfigurable pblock_count_down    count_down/delay_count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.169    reconfigurable                      count_down/delay_count[22]
    SLICE_X63Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[22]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.492    14.833    boundary                            count_down/clk
    SLICE_X63Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[22]/C
                         clock pessimism              0.258    15.091                                            
                         clock uncertainty           -0.035    15.056                                            
    SLICE_X63Y74         FDCE (Setup_fdce_C_D)        0.031    15.087    reconfigurable   pblock_count_down      count_down/delay_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.087                                            
                         arrival time                          -9.169                                            
  -------------------------------------------------------------------
                         slack                                  5.917                                            

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 count_up/delay_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 2.203ns (55.279%)  route 1.782ns (44.721%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.554     5.075    boundary                            count_up/clk
    SLICE_X39Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  reconfigurable pblock_count_up      count_up/delay_count_reg[2]/Q
                         net (fo=3, routed)           0.766     6.297    reconfigurable                      count_up/delay_count_reg_n_0_[2]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.954 r  reconfigurable pblock_count_up      count_up/delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.954    reconfigurable                      count_up/delay_count_reg[4]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  reconfigurable pblock_count_up      count_up/delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.071    reconfigurable                      count_up/delay_count_reg[8]_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  reconfigurable pblock_count_up      count_up/delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.188    reconfigurable                      count_up/delay_count_reg[12]_i_2_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  reconfigurable pblock_count_up      count_up/delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.305    reconfigurable                      count_up/delay_count_reg[16]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  reconfigurable pblock_count_up      count_up/delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    reconfigurable                      count_up/delay_count_reg[20]_i_2_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.737 r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]_i_2/O[3]
                         net (fo=1, routed)           1.016     8.753    reconfigurable                      count_up/data0[24]
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.307     9.060 r  reconfigurable pblock_count_up      count_up/delay_count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.060    reconfigurable                      count_up/delay_count[24]
    SLICE_X40Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.437    14.778    boundary                            count_up/clk
    SLICE_X40Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/C
                         clock pessimism              0.258    15.036                                            
                         clock uncertainty           -0.035    15.001                                            
    SLICE_X40Y55         FDCE (Setup_fdce_C_D)        0.029    15.030    reconfigurable   pblock_count_up        count_up/delay_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.030                                            
                         arrival time                          -9.060                                            
  -------------------------------------------------------------------
                         slack                                  5.969                                            

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 count_up/delay_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 2.210ns (57.794%)  route 1.614ns (42.206%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.554     5.075    boundary                            count_up/clk
    SLICE_X39Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  reconfigurable pblock_count_up      count_up/delay_count_reg[2]/Q
                         net (fo=3, routed)           0.766     6.297    reconfigurable                      count_up/delay_count_reg_n_0_[2]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.954 r  reconfigurable pblock_count_up      count_up/delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.954    reconfigurable                      count_up/delay_count_reg[4]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  reconfigurable pblock_count_up      count_up/delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.071    reconfigurable                      count_up/delay_count_reg[8]_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  reconfigurable pblock_count_up      count_up/delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.188    reconfigurable                      count_up/delay_count_reg[12]_i_2_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  reconfigurable pblock_count_up      count_up/delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.305    reconfigurable                      count_up/delay_count_reg[16]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  reconfigurable pblock_count_up      count_up/delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    reconfigurable                      count_up/delay_count_reg[20]_i_2_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.745 r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.848     8.593    reconfigurable                      count_up/data0[22]
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.306     8.899 r  reconfigurable pblock_count_up      count_up/delay_count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.899    reconfigurable                      count_up/delay_count[22]
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[22]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435    14.776    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[22]/C
                         clock pessimism              0.273    15.049                                            
                         clock uncertainty           -0.035    15.014                                            
    SLICE_X39Y55         FDCE (Setup_fdce_C_D)        0.031    15.045    reconfigurable   pblock_count_up        count_up/delay_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.045                                            
                         arrival time                          -8.899                                            
  -------------------------------------------------------------------
                         slack                                  6.146                                            

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 count_down/delay_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 2.089ns (55.663%)  route 1.664ns (44.337%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.613     5.134    boundary                            count_down/clk
    SLICE_X61Y69         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  reconfigurable pblock_count_down    count_down/delay_count_reg[1]/Q
                         net (fo=3, routed)           0.978     6.568    reconfigurable                      count_down/delay_count_reg_n_0_[1]
    SLICE_X62Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.224 r  reconfigurable pblock_count_down    count_down/delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.224    reconfigurable                      count_down/delay_count_reg[4]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  reconfigurable pblock_count_down    count_down/delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.338    reconfigurable                      count_down/delay_count_reg[8]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  reconfigurable pblock_count_down    count_down/delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    reconfigurable                      count_down/delay_count_reg[12]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  reconfigurable pblock_count_down    count_down/delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.566    reconfigurable                      count_down/delay_count_reg[16]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  reconfigurable pblock_count_down    count_down/delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.680    reconfigurable                      count_down/delay_count_reg[20]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.902 r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.686     8.588    reconfigurable                      count_down/data0[21]
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.299     8.887 r  reconfigurable pblock_count_down    count_down/delay_count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.887    reconfigurable                      count_down/delay_count[21]
    SLICE_X63Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[21]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.492    14.833    boundary                            count_down/clk
    SLICE_X63Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[21]/C
                         clock pessimism              0.258    15.091                                            
                         clock uncertainty           -0.035    15.056                                            
    SLICE_X63Y74         FDCE (Setup_fdce_C_D)        0.029    15.085    reconfigurable   pblock_count_down      count_down/delay_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.085                                            
                         arrival time                          -8.887                                            
  -------------------------------------------------------------------
                         slack                                  6.198                                            

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 count_down/delay_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/div_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.783%)  route 2.973ns (78.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.612     5.133    boundary                            count_down/clk
    SLICE_X61Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[8]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y70         FDCE (Prop_fdce_C_Q)         0.456     5.589 r  reconfigurable pblock_count_down    count_down/delay_count_reg[8]/Q
                         net (fo=2, routed)           0.750     6.339    reconfigurable                      count_down/delay_count_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.463 r  reconfigurable pblock_count_down    count_down/delay_count[25]_i_6/O
                         net (fo=1, routed)           0.403     6.866    reconfigurable                      count_down/delay_count[25]_i_6_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     6.990 r  reconfigurable pblock_count_down    count_down/delay_count[25]_i_3/O
                         net (fo=27, routed)          1.820     8.810    reconfigurable                      count_down/delay_count[25]_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.934 r  reconfigurable pblock_count_down    count_down/div_clk_i_1/O
                         net (fo=1, routed)           0.000     8.934    reconfigurable                      count_down/div_clk_i_1_n_0
    SLICE_X64Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/div_clk_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.498    14.839    boundary                            count_down/clk
    SLICE_X64Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/div_clk_reg/C
                         clock pessimism              0.258    15.097                                            
                         clock uncertainty           -0.035    15.062                                            
    SLICE_X64Y70         FDCE (Setup_fdce_C_D)        0.077    15.139    reconfigurable   pblock_count_down      count_down/div_clk_reg
  -------------------------------------------------------------------
                         required time                         15.139                                            
                         arrival time                          -8.934                                            
  -------------------------------------------------------------------
                         slack                                  6.204                                            

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 count_up/delay_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 2.095ns (56.341%)  route 1.623ns (43.659%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.554     5.075    boundary                            count_up/clk
    SLICE_X39Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  reconfigurable pblock_count_up      count_up/delay_count_reg[2]/Q
                         net (fo=3, routed)           0.766     6.297    reconfigurable                      count_up/delay_count_reg_n_0_[2]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.954 r  reconfigurable pblock_count_up      count_up/delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.954    reconfigurable                      count_up/delay_count_reg[4]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  reconfigurable pblock_count_up      count_up/delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.071    reconfigurable                      count_up/delay_count_reg[8]_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  reconfigurable pblock_count_up      count_up/delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.188    reconfigurable                      count_up/delay_count_reg[12]_i_2_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  reconfigurable pblock_count_up      count_up/delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.305    reconfigurable                      count_up/delay_count_reg[16]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.422 r  reconfigurable pblock_count_up      count_up/delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    reconfigurable                      count_up/delay_count_reg[20]_i_2_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.641 r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.857     8.498    reconfigurable                      count_up/data0[21]
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.295     8.793 r  reconfigurable pblock_count_up      count_up/delay_count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.793    reconfigurable                      count_up/delay_count[21]
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[21]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435    14.776    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[21]/C
                         clock pessimism              0.273    15.049                                            
                         clock uncertainty           -0.035    15.014                                            
    SLICE_X39Y55         FDCE (Setup_fdce_C_D)        0.029    15.043    reconfigurable   pblock_count_up        count_up/delay_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.043                                            
                         arrival time                          -8.793                                            
  -------------------------------------------------------------------
                         slack                                  6.249                                            

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 count_up/delay_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.978ns (53.211%)  route 1.739ns (46.789%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.554     5.075    boundary                            count_up/clk
    SLICE_X39Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  reconfigurable pblock_count_up      count_up/delay_count_reg[2]/Q
                         net (fo=3, routed)           0.766     6.297    reconfigurable                      count_up/delay_count_reg_n_0_[2]
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.954 r  reconfigurable pblock_count_up      count_up/delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.954    reconfigurable                      count_up/delay_count_reg[4]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  reconfigurable pblock_count_up      count_up/delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.071    reconfigurable                      count_up/delay_count_reg[8]_i_2_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  reconfigurable pblock_count_up      count_up/delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.188    reconfigurable                      count_up/delay_count_reg[12]_i_2_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.305 r  reconfigurable pblock_count_up      count_up/delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.305    reconfigurable                      count_up/delay_count_reg[16]_i_2_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.524 r  reconfigurable pblock_count_up      count_up/delay_count_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.973     8.497    reconfigurable                      count_up/data0[17]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.295     8.792 r  reconfigurable pblock_count_up      count_up/delay_count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.792    reconfigurable                      count_up/delay_count[17]
    SLICE_X39Y53         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[17]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435    14.776    boundary                            count_up/clk
    SLICE_X39Y53         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[17]/C
                         clock pessimism              0.273    15.049                                            
                         clock uncertainty           -0.035    15.014                                            
    SLICE_X39Y53         FDCE (Setup_fdce_C_D)        0.031    15.045    reconfigurable   pblock_count_up        count_up/delay_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.045                                            
                         arrival time                          -8.792                                            
  -------------------------------------------------------------------
                         slack                                  6.252                                            

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 count_down/delay_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 2.109ns (57.594%)  route 1.553ns (42.406%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.613     5.134    boundary                            count_down/clk
    SLICE_X61Y69         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  reconfigurable pblock_count_down    count_down/delay_count_reg[1]/Q
                         net (fo=3, routed)           0.978     6.568    reconfigurable                      count_down/delay_count_reg_n_0_[1]
    SLICE_X62Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.224 r  reconfigurable pblock_count_down    count_down/delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.224    reconfigurable                      count_down/delay_count_reg[4]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  reconfigurable pblock_count_down    count_down/delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.338    reconfigurable                      count_down/delay_count_reg[8]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  reconfigurable pblock_count_down    count_down/delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    reconfigurable                      count_down/delay_count_reg[12]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  reconfigurable pblock_count_down    count_down/delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.566    reconfigurable                      count_down/delay_count_reg[16]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  reconfigurable pblock_count_down    count_down/delay_count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.680    reconfigurable                      count_down/delay_count_reg[20]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.919 r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.575     8.494    reconfigurable                      count_down/data0[23]
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.302     8.796 r  reconfigurable pblock_count_down    count_down/delay_count[23]_i_1/O
                         net (fo=1, routed)           0.000     8.796    reconfigurable                      count_down/delay_count[23]
    SLICE_X63Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[23]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.492    14.833    boundary                            count_down/clk
    SLICE_X63Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[23]/C
                         clock pessimism              0.258    15.091                                            
                         clock uncertainty           -0.035    15.056                                            
    SLICE_X63Y74         FDCE (Setup_fdce_C_D)        0.031    15.087    reconfigurable   pblock_count_down      count_down/delay_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.087                                            
                         arrival time                          -8.796                                            
  -------------------------------------------------------------------
                         slack                                  6.291                                            

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 count_down/delay_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 1.975ns (54.274%)  route 1.664ns (45.726%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.613     5.134    boundary                            count_down/clk
    SLICE_X61Y69         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.456     5.590 r  reconfigurable pblock_count_down    count_down/delay_count_reg[1]/Q
                         net (fo=3, routed)           0.978     6.568    reconfigurable                      count_down/delay_count_reg_n_0_[1]
    SLICE_X62Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.224 r  reconfigurable pblock_count_down    count_down/delay_count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.224    reconfigurable                      count_down/delay_count_reg[4]_i_2_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  reconfigurable pblock_count_down    count_down/delay_count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.338    reconfigurable                      count_down/delay_count_reg[8]_i_2_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  reconfigurable pblock_count_down    count_down/delay_count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    reconfigurable                      count_down/delay_count_reg[12]_i_2_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  reconfigurable pblock_count_down    count_down/delay_count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.566    reconfigurable                      count_down/delay_count_reg[16]_i_2_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.788 r  reconfigurable pblock_count_down    count_down/delay_count_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.686     8.474    reconfigurable                      count_down/data0[17]
    SLICE_X63Y73         LUT6 (Prop_lut6_I0_O)        0.299     8.773 r  reconfigurable pblock_count_down    count_down/delay_count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.773    reconfigurable                      count_down/delay_count[17]
    SLICE_X63Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[17]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)       10.000    10.000 r                                      
    W5                                                0.000    10.000 r  static                              clk (IN)
                         net (fo=0)                   0.000    10.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.494    14.835    boundary                            count_down/clk
    SLICE_X63Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[17]/C
                         clock pessimism              0.258    15.093                                            
                         clock uncertainty           -0.035    15.058                                            
    SLICE_X63Y73         FDCE (Setup_fdce_C_D)        0.029    15.087    reconfigurable   pblock_count_down      count_down/delay_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.087                                            
                         arrival time                          -8.773                                            
  -------------------------------------------------------------------
                         slack                                  6.314                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 count_down/delay_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.905%)  route 0.187ns (50.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.579     1.462    boundary                            count_down/clk
    SLICE_X61Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     1.603 f  reconfigurable pblock_count_down    count_down/delay_count_reg[25]/Q
                         net (fo=28, routed)          0.187     1.790    reconfigurable                      count_down/delay_count_reg_n_0_[25]
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  reconfigurable pblock_count_down    count_down/delay_count[22]_i_1/O
                         net (fo=1, routed)           0.000     1.835    reconfigurable                      count_down/delay_count[22]
    SLICE_X63Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[22]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.847     1.975    boundary                            count_down/clk
    SLICE_X63Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[22]/C
                         clock pessimism             -0.478     1.497                                            
    SLICE_X63Y74         FDCE (Hold_fdce_C_D)         0.092     1.589    reconfigurable   pblock_count_down      count_down/delay_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.589                                            
                         arrival time                           1.835                                            
  -------------------------------------------------------------------
                         slack                                  0.246                                            

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 count_down/delay_count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.771%)  route 0.188ns (50.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.579     1.462    boundary                            count_down/clk
    SLICE_X61Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[25]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     1.603 f  reconfigurable pblock_count_down    count_down/delay_count_reg[25]/Q
                         net (fo=28, routed)          0.188     1.791    reconfigurable                      count_down/delay_count_reg_n_0_[25]
    SLICE_X63Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  reconfigurable pblock_count_down    count_down/delay_count[21]_i_1/O
                         net (fo=1, routed)           0.000     1.836    reconfigurable                      count_down/delay_count[21]
    SLICE_X63Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[21]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.847     1.975    boundary                            count_down/clk
    SLICE_X63Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[21]/C
                         clock pessimism             -0.478     1.497                                            
    SLICE_X63Y74         FDCE (Hold_fdce_C_D)         0.091     1.588    reconfigurable   pblock_count_down      count_down/delay_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.588                                            
                         arrival time                           1.836                                            
  -------------------------------------------------------------------
                         slack                                  0.248                                            

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_down/div_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/div_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.584     1.467    boundary                            count_down/clk
    SLICE_X64Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/div_clk_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  reconfigurable pblock_count_down    count_down/div_clk_reg/Q
                         net (fo=5, routed)           0.177     1.809    reconfigurable                      count_down/div_clk_reg_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  reconfigurable pblock_count_down    count_down/div_clk_i_1/O
                         net (fo=1, routed)           0.000     1.854    reconfigurable                      count_down/div_clk_i_1_n_0
    SLICE_X64Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/div_clk_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.852     1.980    boundary                            count_down/clk
    SLICE_X64Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/div_clk_reg/C
                         clock pessimism             -0.513     1.467                                            
    SLICE_X64Y70         FDCE (Hold_fdce_C_D)         0.120     1.587    reconfigurable   pblock_count_down      count_down/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.587                                            
                         arrival time                           1.854                                            
  -------------------------------------------------------------------
                         slack                                  0.266                                            

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_up/div_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/div_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.445    boundary                            count_up/clk
    SLICE_X40Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/div_clk_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  reconfigurable pblock_count_up      count_up/div_clk_reg/Q
                         net (fo=5, routed)           0.185     1.771    reconfigurable                      count_up/div_clk_reg_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  reconfigurable pblock_count_up      count_up/div_clk_i_1/O
                         net (fo=1, routed)           0.000     1.816    reconfigurable                      count_up/div_clk_i_1_n_0
    SLICE_X40Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/div_clk_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.832     1.959    boundary                            count_up/clk
    SLICE_X40Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/div_clk_reg/C
                         clock pessimism             -0.514     1.445                                            
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.091     1.536    reconfigurable   pblock_count_up        count_up/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.536                                            
                         arrival time                           1.816                                            
  -------------------------------------------------------------------
                         slack                                  0.280                                            

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 count_up/delay_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.224%)  route 0.225ns (54.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.561     1.444    boundary                            count_up/clk
    SLICE_X40Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/Q
                         net (fo=28, routed)          0.225     1.811    reconfigurable                      count_up/delay_count_reg_n_0_[24]
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.856 r  reconfigurable pblock_count_up      count_up/delay_count[25]_i_1/O
                         net (fo=1, routed)           0.000     1.856    reconfigurable                      count_up/delay_count[25]
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[25]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.957    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[25]/C
                         clock pessimism             -0.478     1.479                                            
    SLICE_X39Y55         FDCE (Hold_fdce_C_D)         0.092     1.571    reconfigurable   pblock_count_up        count_up/delay_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.571                                            
                         arrival time                           1.856                                            
  -------------------------------------------------------------------
                         slack                                  0.284                                            

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 count_down/delay_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.928%)  route 0.228ns (55.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.579     1.462    boundary                            count_down/clk
    SLICE_X61Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/Q
                         net (fo=28, routed)          0.228     1.831    reconfigurable                      count_down/delay_count_reg_n_0_[24]
    SLICE_X63Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.876 r  reconfigurable pblock_count_down    count_down/delay_count[17]_i_1/O
                         net (fo=1, routed)           0.000     1.876    reconfigurable                      count_down/delay_count[17]
    SLICE_X63Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[17]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.976    boundary                            count_down/clk
    SLICE_X63Y73         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[17]/C
                         clock pessimism             -0.478     1.498                                            
    SLICE_X63Y73         FDCE (Hold_fdce_C_D)         0.091     1.589    reconfigurable   pblock_count_down      count_down/delay_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.589                                            
                         arrival time                           1.876                                            
  -------------------------------------------------------------------
                         slack                                  0.287                                            

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 count_up/delay_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.561     1.444    boundary                            count_up/clk
    SLICE_X40Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/Q
                         net (fo=28, routed)          0.197     1.782    reconfigurable                      count_up/delay_count_reg_n_0_[24]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  reconfigurable pblock_count_up      count_up/delay_count[24]_i_1/O
                         net (fo=1, routed)           0.000     1.827    reconfigurable                      count_up/delay_count[24]
    SLICE_X40Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.831     1.958    boundary                            count_up/clk
    SLICE_X40Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/C
                         clock pessimism             -0.514     1.444                                            
    SLICE_X40Y55         FDCE (Hold_fdce_C_D)         0.091     1.535    reconfigurable   pblock_count_up        count_up/delay_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.535                                            
                         arrival time                           1.827                                            
  -------------------------------------------------------------------
                         slack                                  0.292                                            

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 count_up/delay_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_up/delay_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.445    boundary                            count_up/clk
    SLICE_X40Y51         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X40Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  reconfigurable pblock_count_up      count_up/delay_count_reg[0]/Q
                         net (fo=4, routed)           0.197     1.783    reconfigurable                      count_up/delay_count_reg_n_0_[0]
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  reconfigurable pblock_count_up      count_up/delay_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    reconfigurable                      count_up/delay_count[0]_i_1_n_0
    SLICE_X40Y51         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.832     1.959    boundary                            count_up/clk
    SLICE_X40Y51         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[0]/C
                         clock pessimism             -0.514     1.445                                            
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.091     1.536    reconfigurable   pblock_count_up        count_up/delay_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536                                            
                         arrival time                           1.828                                            
  -------------------------------------------------------------------
                         slack                                  0.292                                            

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 count_down/delay_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.579     1.462    boundary                            count_down/clk
    SLICE_X61Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/Q
                         net (fo=28, routed)          0.204     1.807    reconfigurable                      count_down/delay_count_reg_n_0_[24]
    SLICE_X61Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.852 r  reconfigurable pblock_count_down    count_down/delay_count[24]_i_1/O
                         net (fo=1, routed)           0.000     1.852    reconfigurable                      count_down/delay_count[24]
    SLICE_X61Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.845     1.973    boundary                            count_down/clk
    SLICE_X61Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/C
                         clock pessimism             -0.511     1.462                                            
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.091     1.553    reconfigurable   pblock_count_down      count_down/delay_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.553                                            
                         arrival time                           1.852                                            
  -------------------------------------------------------------------
                         slack                                  0.299                                            

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 count_down/delay_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_down/delay_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.488%)  route 0.206ns (52.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.579     1.462    boundary                            count_down/clk
    SLICE_X61Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  reconfigurable pblock_count_down    count_down/delay_count_reg[24]/Q
                         net (fo=28, routed)          0.206     1.809    reconfigurable                      count_down/delay_count_reg_n_0_[24]
    SLICE_X61Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  reconfigurable pblock_count_down    count_down/delay_count[25]_i_1/O
                         net (fo=1, routed)           0.000     1.854    reconfigurable                      count_down/delay_count[25]
    SLICE_X61Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[25]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.845     1.973    boundary                            count_down/clk
    SLICE_X61Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[25]/C
                         clock pessimism             -0.511     1.462                                            
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.092     1.554    reconfigurable   pblock_count_down      count_down/delay_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.554                                            
                         arrival time                           1.854                                            
  -------------------------------------------------------------------
                         slack                                  0.300                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70   count_down/delay_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   count_down/delay_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   count_down/delay_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y71   count_down/delay_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y72   count_down/delay_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y72   count_down/delay_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y72   count_down/delay_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y72   count_down/delay_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y73   count_down/delay_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   count_down/delay_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   count_down/delay_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   count_down/delay_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   count_down/delay_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   count_down/delay_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   count_down/delay_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   count_down/delay_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   count_down/delay_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y71   count_down/delay_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   count_down/delay_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   count_down/delay_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   count_down/delay_count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   count_down/delay_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_up/counter_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_out_up[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.870ns  (logic 4.022ns (45.344%)  route 4.848ns (54.656%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X46Y50         FDCE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/C
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/Q
                         net (fo=5, routed)           4.848     5.366    boundary                            counter_out_up_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.870 r  static                              counter_out_up[0]_OBUF_inst/O
                         net (fo=0)                   0.000     8.870    static                              counter_out_up[0]
    V13                                                               r  static                              counter_out_up[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_out_up[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.648ns  (logic 4.157ns (54.357%)  route 3.491ns (45.643%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X46Y50         FDCE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[1]/C
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  reconfigurable pblock_count_up      count_up/counter_out_reg[1]/Q
                         net (fo=4, routed)           3.491     3.969    boundary                            counter_out_up_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.679     7.648 r  static                              counter_out_up[1]_OBUF_inst/O
                         net (fo=0)                   0.000     7.648    static                              counter_out_up[1]
    V3                                                                r  static                              counter_out_up[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_out_up[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.567ns  (logic 4.043ns (53.435%)  route 3.524ns (46.565%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X46Y50         FDCE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[2]/C
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  reconfigurable pblock_count_up      count_up/counter_out_reg[2]/Q
                         net (fo=3, routed)           3.524     4.042    boundary                            counter_out_up_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.567 r  static                              counter_out_up[2]_OBUF_inst/O
                         net (fo=0)                   0.000     7.567    static                              counter_out_up[2]
    W3                                                                r  static                              counter_out_up[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_out_up[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 4.159ns (59.300%)  route 2.854ns (40.700%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X46Y50         FDCE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[3]/C
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  reconfigurable pblock_count_up      count_up/counter_out_reg[3]/Q
                         net (fo=2, routed)           2.854     3.332    boundary                            counter_out_up_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.681     7.013 r  static                              counter_out_up[3]_OBUF_inst/O
                         net (fo=0)                   0.000     7.013    static                              counter_out_up[3]
    U3                                                                r  static                              counter_out_up[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_out_down[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 4.176ns (59.788%)  route 2.809ns (40.212%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[3]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  reconfigurable pblock_count_down    count_down/counter_out_reg[3]/Q
                         net (fo=2, routed)           2.809     3.287    boundary                            counter_out_down_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         3.698     6.985 r  static                              counter_out_down[3]_OBUF_inst/O
                         net (fo=0)                   0.000     6.985    static                              counter_out_down[3]
    L1                                                                r  static                              counter_out_down[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_out_down[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 4.033ns (60.831%)  route 2.597ns (39.169%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[2]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  reconfigurable pblock_count_down    count_down/counter_out_reg[2]/Q
                         net (fo=3, routed)           2.597     3.115    boundary                            counter_out_down_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         3.515     6.631 r  static                              counter_out_down[2]_OBUF_inst/O
                         net (fo=0)                   0.000     6.631    static                              counter_out_down[2]
    P1                                                                r  static                              counter_out_down[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_out_down[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 4.156ns (64.517%)  route 2.286ns (35.483%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[1]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  reconfigurable pblock_count_down    count_down/counter_out_reg[1]/Q
                         net (fo=4, routed)           2.286     2.764    boundary                            counter_out_down_OBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         3.678     6.442 r  static                              counter_out_down[1]_OBUF_inst/O
                         net (fo=0)                   0.000     6.442    static                              counter_out_down[1]
    N3                                                                r  static                              counter_out_down[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_out_down[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 4.036ns (63.433%)  route 2.327ns (36.567%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/Q
                         net (fo=5, routed)           2.327     2.845    boundary                            counter_out_down_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518     6.363 r  static                              counter_out_down[0]_OBUF_inst/O
                         net (fo=0)                   0.000     6.363    static                              counter_out_down[0]
    P3                                                                r  static                              counter_out_down[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/counter_out_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.773ns  (logic 1.456ns (30.509%)  route 3.317ns (69.491%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          3.317     4.773    boundary                            count_down/rst
    SLICE_X64Y74         FDCE                                         f  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/counter_out_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.773ns  (logic 1.456ns (30.509%)  route 3.317ns (69.491%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          3.317     4.773    boundary                            count_down/rst
    SLICE_X64Y74         FDCE                                         f  reconfigurable pblock_count_down    count_down/counter_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_down/counter_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_down/counter_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    reconfigurable                      count_down/counter_out[0]
    SLICE_X64Y74         LUT2 (Prop_lut2_I0_O)        0.043     0.393 r  reconfigurable pblock_count_down    count_down/counter_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    reconfigurable                      count_down/p_0_in[1]
    SLICE_X64Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/counter_out_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_down/counter_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    reconfigurable                      count_down/counter_out[0]
    SLICE_X64Y74         LUT4 (Prop_lut4_I1_O)        0.043     0.393 r  reconfigurable pblock_count_down    count_down/counter_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.393    reconfigurable                      count_down/p_0_in[3]
    SLICE_X64Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_up/counter_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X46Y50         FDCE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/C
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    reconfigurable                      count_up/counter_out[0]
    SLICE_X46Y50         LUT2 (Prop_lut2_I0_O)        0.043     0.393 r  reconfigurable pblock_count_up      count_up/counter_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    reconfigurable                      count_up/p_0_in[1]
    SLICE_X46Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/counter_out_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_up/counter_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X46Y50         FDCE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/C
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    reconfigurable                      count_up/counter_out[0]
    SLICE_X46Y50         LUT4 (Prop_lut4_I1_O)        0.043     0.393 r  reconfigurable pblock_count_up      count_up/counter_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.393    reconfigurable                      count_up/p_0_in[3]
    SLICE_X46Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_down/counter_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    reconfigurable                      count_down/counter_out[0]
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  reconfigurable pblock_count_down    count_down/counter_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    reconfigurable                      count_down/p_0_in[0]
    SLICE_X64Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_down/counter_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_down/counter_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reconfigurable pblock_count_down    count_down/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    reconfigurable                      count_down/counter_out[0]
    SLICE_X64Y74         LUT3 (Prop_lut3_I0_O)        0.045     0.395 r  reconfigurable pblock_count_down    count_down/counter_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    reconfigurable                      count_down/p_0_in[2]
    SLICE_X64Y74         FDCE                                         r  reconfigurable pblock_count_down    count_down/counter_out_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_up/counter_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X46Y50         FDCE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/C
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    reconfigurable                      count_up/counter_out[0]
    SLICE_X46Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  reconfigurable pblock_count_up      count_up/counter_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    reconfigurable                      count_up/p_0_in[0]
    SLICE_X46Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 count_up/counter_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_up/counter_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X46Y50         FDCE                         0.000     0.000 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/C
    SLICE_X46Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    reconfigurable                      count_up/counter_out[0]
    SLICE_X46Y50         LUT3 (Prop_lut3_I0_O)        0.045     0.395 r  reconfigurable pblock_count_up      count_up/counter_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    reconfigurable                      count_up/p_0_in[2]
    SLICE_X46Y50         FDCE                                         r  reconfigurable pblock_count_up      count_up/counter_out_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/counter_out_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.577ns  (logic 0.224ns (14.220%)  route 1.353ns (85.780%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          1.353     1.577    boundary                            count_up/rst
    SLICE_X46Y50         FDCE                                         f  reconfigurable pblock_count_up      count_up/counter_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/counter_out_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.577ns  (logic 0.224ns (14.220%)  route 1.353ns (85.780%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          1.353     1.577    boundary                            count_up/rst
    SLICE_X46Y50         FDCE                                         f  reconfigurable pblock_count_up      count_up/counter_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[21]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.456ns (26.392%)  route 4.061ns (73.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          4.061     5.517    boundary                            count_up/rst
    SLICE_X39Y55         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435     4.776    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[22]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.456ns (26.392%)  route 4.061ns (73.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          4.061     5.517    boundary                            count_up/rst
    SLICE_X39Y55         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435     4.776    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.456ns (26.392%)  route 4.061ns (73.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          4.061     5.517    boundary                            count_up/rst
    SLICE_X39Y55         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435     4.776    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[25]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.456ns (26.392%)  route 4.061ns (73.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          4.061     5.517    boundary                            count_up/rst
    SLICE_X39Y55         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435     4.776    boundary                            count_up/clk
    SLICE_X39Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 1.456ns (27.089%)  route 3.919ns (72.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          3.919     5.376    boundary                            count_up/rst
    SLICE_X39Y54         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435     4.776    boundary                            count_up/clk
    SLICE_X39Y54         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.376ns  (logic 1.456ns (27.089%)  route 3.919ns (72.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          3.919     5.376    boundary                            count_up/rst
    SLICE_X39Y54         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435     4.776    boundary                            count_up/clk
    SLICE_X39Y54         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.375ns  (logic 1.456ns (27.093%)  route 3.919ns (72.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          3.919     5.375    boundary                            count_up/rst
    SLICE_X39Y53         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435     4.776    boundary                            count_up/clk
    SLICE_X39Y53         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.375ns  (logic 1.456ns (27.093%)  route 3.919ns (72.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          3.919     5.375    boundary                            count_up/rst
    SLICE_X39Y53         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.435     4.776    boundary                            count_up/clk
    SLICE_X39Y53         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.237ns  (logic 1.456ns (27.804%)  route 3.781ns (72.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          3.781     5.237    boundary                            count_up/rst
    SLICE_X40Y55         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.437     4.778    boundary                            count_up/clk
    SLICE_X40Y55         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_up/delay_count_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.236ns  (logic 1.456ns (27.809%)  route 3.780ns (72.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          3.780     5.236    boundary                            count_up/rst
    SLICE_X39Y52         FDCE                                         f  reconfigurable pblock_count_up      count_up/delay_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.436     4.777    boundary                            count_up/clk
    SLICE_X39Y52         FDCE                                         r  reconfigurable pblock_count_up      count_up/delay_count_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/div_clk_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.224ns (20.067%)  route 0.893ns (79.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.893     1.118    boundary                            count_down/rst
    SLICE_X64Y70         FDCE                                         f  reconfigurable pblock_count_down    count_down/div_clk_reg/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.852     1.980    boundary                            count_down/clk
    SLICE_X64Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/div_clk_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.224ns (19.438%)  route 0.929ns (80.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.929     1.154    boundary                            count_down/rst
    SLICE_X63Y69         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     1.981    boundary                            count_down/clk
    SLICE_X63Y69         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.224ns (19.438%)  route 0.929ns (80.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.929     1.154    boundary                            count_down/rst
    SLICE_X63Y69         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     1.981    boundary                            count_down/clk
    SLICE_X63Y69         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.224ns (19.325%)  route 0.936ns (80.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.936     1.160    boundary                            count_down/rst
    SLICE_X63Y70         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.852     1.980    boundary                            count_down/clk
    SLICE_X63Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.224ns (19.325%)  route 0.936ns (80.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.936     1.160    boundary                            count_down/rst
    SLICE_X63Y70         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.852     1.980    boundary                            count_down/clk
    SLICE_X63Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.224ns (19.325%)  route 0.936ns (80.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          0.936     1.160    boundary                            count_down/rst
    SLICE_X63Y70         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.852     1.980    boundary                            count_down/clk
    SLICE_X63Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.224ns (18.034%)  route 1.019ns (81.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          1.019     1.244    boundary                            count_down/rst
    SLICE_X63Y71         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.851     1.979    boundary                            count_down/clk
    SLICE_X63Y71         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.224ns (18.034%)  route 1.019ns (81.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          1.019     1.244    boundary                            count_down/rst
    SLICE_X63Y71         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.851     1.979    boundary                            count_down/clk
    SLICE_X63Y71         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.224ns (18.034%)  route 1.019ns (81.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          1.019     1.244    boundary                            count_down/rst
    SLICE_X63Y71         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.851     1.979    boundary                            count_down/clk
    SLICE_X63Y71         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_down/delay_count_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.224ns (17.578%)  route 1.052ns (82.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    R2                                                0.000     0.000 f  static                              rst (IN)
                         net (fo=0)                   0.000     0.000    static                              rst
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  static                              rst_IBUF_inst/O
                         net (fo=62, routed)          1.052     1.276    boundary                            count_down/rst
    SLICE_X61Y70         FDCE                                         f  reconfigurable pblock_count_down    count_down/delay_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk rise edge)        0.000     0.000 r                                      
    W5                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    static                              clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.850     1.978    boundary                            count_down/clk
    SLICE_X61Y70         FDCE                                         r  reconfigurable pblock_count_down    count_down/delay_count_reg[0]/C





