
../repos/coreutils/src/cat:     file format elf32-littlearm


Disassembly of section .init:

00010e3c <.init>:
   10e3c:	push	{r3, lr}
   10e40:	bl	1112c <close@plt+0x48>
   10e44:	pop	{r3, pc}

Disassembly of section .plt:

00010e48 <calloc@plt-0x14>:
   10e48:	push	{lr}		; (str lr, [sp, #-4]!)
   10e4c:	ldr	lr, [pc, #4]	; 10e58 <calloc@plt-0x4>
   10e50:	add	lr, pc, lr
   10e54:	ldr	pc, [lr, #8]!
   10e58:	andeq	sp, r1, r8, lsr #3

00010e5c <calloc@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #118784	; 0x1d000
   10e64:	ldr	pc, [ip, #424]!	; 0x1a8

00010e68 <fputs_unlocked@plt>:
   10e68:	add	ip, pc, #0, 12
   10e6c:	add	ip, ip, #118784	; 0x1d000
   10e70:	ldr	pc, [ip, #416]!	; 0x1a0

00010e74 <raise@plt>:
   10e74:	add	ip, pc, #0, 12
   10e78:	add	ip, ip, #118784	; 0x1d000
   10e7c:	ldr	pc, [ip, #408]!	; 0x198

00010e80 <strcmp@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #118784	; 0x1d000
   10e88:	ldr	pc, [ip, #400]!	; 0x190

00010e8c <posix_fadvise64@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #118784	; 0x1d000
   10e94:	ldr	pc, [ip, #392]!	; 0x188

00010e98 <printf@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #118784	; 0x1d000
   10ea0:	ldr	pc, [ip, #384]!	; 0x180

00010ea4 <read@plt>:
   10ea4:	add	ip, pc, #0, 12
   10ea8:	add	ip, ip, #118784	; 0x1d000
   10eac:	ldr	pc, [ip, #376]!	; 0x178

00010eb0 <fflush@plt>:
   10eb0:	add	ip, pc, #0, 12
   10eb4:	add	ip, ip, #118784	; 0x1d000
   10eb8:	ldr	pc, [ip, #368]!	; 0x170

00010ebc <memmove@plt>:
   10ebc:	add	ip, pc, #0, 12
   10ec0:	add	ip, ip, #118784	; 0x1d000
   10ec4:	ldr	pc, [ip, #360]!	; 0x168

00010ec8 <free@plt>:
   10ec8:	add	ip, pc, #0, 12
   10ecc:	add	ip, ip, #118784	; 0x1d000
   10ed0:	ldr	pc, [ip, #352]!	; 0x160

00010ed4 <_exit@plt>:
   10ed4:	add	ip, pc, #0, 12
   10ed8:	add	ip, ip, #118784	; 0x1d000
   10edc:	ldr	pc, [ip, #344]!	; 0x158

00010ee0 <memcpy@plt>:
   10ee0:	add	ip, pc, #0, 12
   10ee4:	add	ip, ip, #118784	; 0x1d000
   10ee8:	ldr	pc, [ip, #336]!	; 0x150

00010eec <mbsinit@plt>:
   10eec:	add	ip, pc, #0, 12
   10ef0:	add	ip, ip, #118784	; 0x1d000
   10ef4:	ldr	pc, [ip, #328]!	; 0x148

00010ef8 <memcmp@plt>:
   10ef8:	add	ip, pc, #0, 12
   10efc:	add	ip, ip, #118784	; 0x1d000
   10f00:	ldr	pc, [ip, #320]!	; 0x140

00010f04 <stpcpy@plt>:
   10f04:	add	ip, pc, #0, 12
   10f08:	add	ip, ip, #118784	; 0x1d000
   10f0c:	ldr	pc, [ip, #312]!	; 0x138

00010f10 <realloc@plt>:
   10f10:	add	ip, pc, #0, 12
   10f14:	add	ip, ip, #118784	; 0x1d000
   10f18:	ldr	pc, [ip, #304]!	; 0x130

00010f1c <textdomain@plt>:
   10f1c:	add	ip, pc, #0, 12
   10f20:	add	ip, ip, #118784	; 0x1d000
   10f24:	ldr	pc, [ip, #296]!	; 0x128

00010f28 <iswprint@plt>:
   10f28:	add	ip, pc, #0, 12
   10f2c:	add	ip, ip, #118784	; 0x1d000
   10f30:	ldr	pc, [ip, #288]!	; 0x120

00010f34 <__fxstat64@plt>:
   10f34:	add	ip, pc, #0, 12
   10f38:	add	ip, ip, #118784	; 0x1d000
   10f3c:	ldr	pc, [ip, #280]!	; 0x118

00010f40 <copy_file_range@plt>:
   10f40:	add	ip, pc, #0, 12
   10f44:	add	ip, ip, #118784	; 0x1d000
   10f48:	ldr	pc, [ip, #272]!	; 0x110

00010f4c <ioctl@plt>:
   10f4c:	add	ip, pc, #0, 12
   10f50:	add	ip, ip, #118784	; 0x1d000
   10f54:	ldr	pc, [ip, #264]!	; 0x108

00010f58 <lseek64@plt>:
   10f58:	add	ip, pc, #0, 12
   10f5c:	add	ip, ip, #118784	; 0x1d000
   10f60:	ldr	pc, [ip, #256]!	; 0x100

00010f64 <__ctype_get_mb_cur_max@plt>:
   10f64:	add	ip, pc, #0, 12
   10f68:	add	ip, ip, #118784	; 0x1d000
   10f6c:	ldr	pc, [ip, #248]!	; 0xf8

00010f70 <__fpending@plt>:
   10f70:	add	ip, pc, #0, 12
   10f74:	add	ip, ip, #118784	; 0x1d000
   10f78:	ldr	pc, [ip, #240]!	; 0xf0

00010f7c <ferror_unlocked@plt>:
   10f7c:	add	ip, pc, #0, 12
   10f80:	add	ip, ip, #118784	; 0x1d000
   10f84:	ldr	pc, [ip, #232]!	; 0xe8

00010f88 <mbrtowc@plt>:
   10f88:	add	ip, pc, #0, 12
   10f8c:	add	ip, ip, #118784	; 0x1d000
   10f90:	ldr	pc, [ip, #224]!	; 0xe0

00010f94 <error@plt>:
   10f94:	add	ip, pc, #0, 12
   10f98:	add	ip, ip, #118784	; 0x1d000
   10f9c:	ldr	pc, [ip, #216]!	; 0xd8

00010fa0 <open64@plt>:
   10fa0:	add	ip, pc, #0, 12
   10fa4:	add	ip, ip, #118784	; 0x1d000
   10fa8:	ldr	pc, [ip, #208]!	; 0xd0

00010fac <malloc@plt>:
   10fac:	add	ip, pc, #0, 12
   10fb0:	add	ip, ip, #118784	; 0x1d000
   10fb4:	ldr	pc, [ip, #200]!	; 0xc8

00010fb8 <__libc_start_main@plt>:
   10fb8:	add	ip, pc, #0, 12
   10fbc:	add	ip, ip, #118784	; 0x1d000
   10fc0:	ldr	pc, [ip, #192]!	; 0xc0

00010fc4 <__freading@plt>:
   10fc4:	add	ip, pc, #0, 12
   10fc8:	add	ip, ip, #118784	; 0x1d000
   10fcc:	ldr	pc, [ip, #184]!	; 0xb8

00010fd0 <__gmon_start__@plt>:
   10fd0:	add	ip, pc, #0, 12
   10fd4:	add	ip, ip, #118784	; 0x1d000
   10fd8:	ldr	pc, [ip, #176]!	; 0xb0

00010fdc <getopt_long@plt>:
   10fdc:	add	ip, pc, #0, 12
   10fe0:	add	ip, ip, #118784	; 0x1d000
   10fe4:	ldr	pc, [ip, #168]!	; 0xa8

00010fe8 <__ctype_b_loc@plt>:
   10fe8:	add	ip, pc, #0, 12
   10fec:	add	ip, ip, #118784	; 0x1d000
   10ff0:	ldr	pc, [ip, #160]!	; 0xa0

00010ff4 <exit@plt>:
   10ff4:	add	ip, pc, #0, 12
   10ff8:	add	ip, ip, #118784	; 0x1d000
   10ffc:	ldr	pc, [ip, #152]!	; 0x98

00011000 <gettext@plt>:
   11000:	add	ip, pc, #0, 12
   11004:	add	ip, ip, #118784	; 0x1d000
   11008:	ldr	pc, [ip, #144]!	; 0x90

0001100c <strlen@plt>:
   1100c:	add	ip, pc, #0, 12
   11010:	add	ip, ip, #118784	; 0x1d000
   11014:	ldr	pc, [ip, #136]!	; 0x88

00011018 <fprintf@plt>:
   11018:	add	ip, pc, #0, 12
   1101c:	add	ip, ip, #118784	; 0x1d000
   11020:	ldr	pc, [ip, #128]!	; 0x80

00011024 <getpagesize@plt>:
   11024:	add	ip, pc, #0, 12
   11028:	add	ip, ip, #118784	; 0x1d000
   1102c:	ldr	pc, [ip, #120]!	; 0x78

00011030 <__errno_location@plt>:
   11030:	add	ip, pc, #0, 12
   11034:	add	ip, ip, #118784	; 0x1d000
   11038:	ldr	pc, [ip, #112]!	; 0x70

0001103c <__cxa_atexit@plt>:
   1103c:	add	ip, pc, #0, 12
   11040:	add	ip, ip, #118784	; 0x1d000
   11044:	ldr	pc, [ip, #104]!	; 0x68

00011048 <memset@plt>:
   11048:	add	ip, pc, #0, 12
   1104c:	add	ip, ip, #118784	; 0x1d000
   11050:	ldr	pc, [ip, #96]!	; 0x60

00011054 <write@plt>:
   11054:	add	ip, pc, #0, 12
   11058:	add	ip, ip, #118784	; 0x1d000
   1105c:	ldr	pc, [ip, #88]!	; 0x58

00011060 <fileno@plt>:
   11060:	add	ip, pc, #0, 12
   11064:	add	ip, ip, #118784	; 0x1d000
   11068:	ldr	pc, [ip, #80]!	; 0x50

0001106c <fclose@plt>:
   1106c:	add	ip, pc, #0, 12
   11070:	add	ip, ip, #118784	; 0x1d000
   11074:	ldr	pc, [ip, #72]!	; 0x48

00011078 <fseeko64@plt>:
   11078:	add	ip, pc, #0, 12
   1107c:	add	ip, ip, #118784	; 0x1d000
   11080:	ldr	pc, [ip, #64]!	; 0x40

00011084 <setlocale@plt>:
   11084:	add	ip, pc, #0, 12
   11088:	add	ip, ip, #118784	; 0x1d000
   1108c:	ldr	pc, [ip, #56]!	; 0x38

00011090 <strrchr@plt>:
   11090:	add	ip, pc, #0, 12
   11094:	add	ip, ip, #118784	; 0x1d000
   11098:	ldr	pc, [ip, #48]!	; 0x30

0001109c <nl_langinfo@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #118784	; 0x1d000
   110a4:	ldr	pc, [ip, #40]!	; 0x28

000110a8 <bindtextdomain@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #118784	; 0x1d000
   110b0:	ldr	pc, [ip, #32]!

000110b4 <aligned_alloc@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #118784	; 0x1d000
   110bc:	ldr	pc, [ip, #24]!

000110c0 <fputs@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #118784	; 0x1d000
   110c8:	ldr	pc, [ip, #16]!

000110cc <strncmp@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #118784	; 0x1d000
   110d4:	ldr	pc, [ip, #8]!

000110d8 <abort@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #118784	; 0x1d000
   110e0:	ldr	pc, [ip, #0]!

000110e4 <close@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #28, 20	; 0x1c000
   110ec:	ldr	pc, [ip, #4088]!	; 0xff8

Disassembly of section .text:

000110f0 <.text>:
   110f0:	mov	fp, #0
   110f4:	mov	lr, #0
   110f8:	pop	{r1}		; (ldr r1, [sp], #4)
   110fc:	mov	r2, sp
   11100:	push	{r2}		; (str r2, [sp, #-4]!)
   11104:	push	{r0}		; (str r0, [sp, #-4]!)
   11108:	ldr	ip, [pc, #16]	; 11120 <close@plt+0x3c>
   1110c:	push	{ip}		; (str ip, [sp, #-4]!)
   11110:	ldr	r0, [pc, #12]	; 11124 <close@plt+0x40>
   11114:	ldr	r3, [pc, #12]	; 11128 <close@plt+0x44>
   11118:	bl	10fb8 <__libc_start_main@plt>
   1111c:	bl	110d8 <abort@plt>
   11120:	andeq	ip, r1, r0, asr #11
   11124:	andeq	r1, r1, r8, asr #10
   11128:	andeq	ip, r1, r0, ror #10
   1112c:	ldr	r3, [pc, #20]	; 11148 <close@plt+0x64>
   11130:	ldr	r2, [pc, #20]	; 1114c <close@plt+0x68>
   11134:	add	r3, pc, r3
   11138:	ldr	r2, [r3, r2]
   1113c:	cmp	r2, #0
   11140:	bxeq	lr
   11144:	b	10fd0 <__gmon_start__@plt>
   11148:	andeq	ip, r1, r4, asr #29
   1114c:	andeq	r0, r0, r8, ror #1
   11150:	ldr	r0, [pc, #24]	; 11170 <close@plt+0x8c>
   11154:	ldr	r3, [pc, #24]	; 11174 <close@plt+0x90>
   11158:	cmp	r3, r0
   1115c:	bxeq	lr
   11160:	ldr	r3, [pc, #16]	; 11178 <close@plt+0x94>
   11164:	cmp	r3, #0
   11168:	bxeq	lr
   1116c:	bx	r3
   11170:	andeq	lr, r2, ip, asr r1
   11174:	andeq	lr, r2, ip, asr r1
   11178:	andeq	r0, r0, r0
   1117c:	ldr	r0, [pc, #36]	; 111a8 <close@plt+0xc4>
   11180:	ldr	r1, [pc, #36]	; 111ac <close@plt+0xc8>
   11184:	sub	r1, r1, r0
   11188:	asr	r1, r1, #2
   1118c:	add	r1, r1, r1, lsr #31
   11190:	asrs	r1, r1, #1
   11194:	bxeq	lr
   11198:	ldr	r3, [pc, #16]	; 111b0 <close@plt+0xcc>
   1119c:	cmp	r3, #0
   111a0:	bxeq	lr
   111a4:	bx	r3
   111a8:	andeq	lr, r2, ip, asr r1
   111ac:	andeq	lr, r2, ip, asr r1
   111b0:	andeq	r0, r0, r0
   111b4:	push	{r4, lr}
   111b8:	ldr	r4, [pc, #24]	; 111d8 <close@plt+0xf4>
   111bc:	ldrb	r3, [r4]
   111c0:	cmp	r3, #0
   111c4:	popne	{r4, pc}
   111c8:	bl	11150 <close@plt+0x6c>
   111cc:	mov	r3, #1
   111d0:	strb	r3, [r4]
   111d4:	pop	{r4, pc}
   111d8:	andeq	lr, r2, r8, ror r1
   111dc:	b	1117c <close@plt+0x98>
   111e0:	push	{fp, lr}
   111e4:	mov	fp, sp
   111e8:	sub	sp, sp, #48	; 0x30
   111ec:	str	r0, [fp, #-4]
   111f0:	ldr	r0, [fp, #-4]
   111f4:	cmp	r0, #0
   111f8:	beq	11248 <close@plt+0x164>
   111fc:	b	11200 <close@plt+0x11c>
   11200:	movw	r0, #57712	; 0xe170
   11204:	movt	r0, #2
   11208:	ldr	r0, [r0]
   1120c:	movw	r1, #50680	; 0xc5f8
   11210:	movt	r1, #1
   11214:	str	r0, [fp, #-8]
   11218:	mov	r0, r1
   1121c:	bl	11000 <gettext@plt>
   11220:	movw	r1, #57748	; 0xe194
   11224:	movt	r1, #2
   11228:	ldr	r2, [r1]
   1122c:	ldr	r1, [fp, #-8]
   11230:	str	r0, [fp, #-12]
   11234:	mov	r0, r1
   11238:	ldr	r1, [fp, #-12]
   1123c:	bl	11018 <fprintf@plt>
   11240:	str	r0, [fp, #-16]
   11244:	b	11358 <close@plt+0x274>
   11248:	movw	r0, #50719	; 0xc61f
   1124c:	movt	r0, #1
   11250:	bl	11000 <gettext@plt>
   11254:	movw	lr, #57748	; 0xe194
   11258:	movt	lr, #2
   1125c:	ldr	r1, [lr]
   11260:	bl	10e98 <printf@plt>
   11264:	movw	r1, #50752	; 0xc640
   11268:	movt	r1, #1
   1126c:	str	r0, [fp, #-20]	; 0xffffffec
   11270:	mov	r0, r1
   11274:	bl	11000 <gettext@plt>
   11278:	movw	r1, #57716	; 0xe174
   1127c:	movt	r1, #2
   11280:	ldr	r1, [r1]
   11284:	bl	10e68 <fputs_unlocked@plt>
   11288:	str	r0, [sp, #24]
   1128c:	bl	11360 <close@plt+0x27c>
   11290:	movw	r0, #50793	; 0xc669
   11294:	movt	r0, #1
   11298:	bl	11000 <gettext@plt>
   1129c:	movw	r1, #57716	; 0xe174
   112a0:	movt	r1, #2
   112a4:	ldr	r1, [r1]
   112a8:	bl	10e68 <fputs_unlocked@plt>
   112ac:	movw	r1, #51128	; 0xc7b8
   112b0:	movt	r1, #1
   112b4:	str	r0, [sp, #20]
   112b8:	mov	r0, r1
   112bc:	bl	11000 <gettext@plt>
   112c0:	movw	r1, #57716	; 0xe174
   112c4:	movt	r1, #2
   112c8:	ldr	r1, [r1]
   112cc:	bl	10e68 <fputs_unlocked@plt>
   112d0:	movw	r1, #51340	; 0xc88c
   112d4:	movt	r1, #1
   112d8:	str	r0, [sp, #16]
   112dc:	mov	r0, r1
   112e0:	bl	11000 <gettext@plt>
   112e4:	movw	r1, #57716	; 0xe174
   112e8:	movt	r1, #2
   112ec:	ldr	r1, [r1]
   112f0:	bl	10e68 <fputs_unlocked@plt>
   112f4:	movw	r1, #51385	; 0xc8b9
   112f8:	movt	r1, #1
   112fc:	str	r0, [sp, #12]
   11300:	mov	r0, r1
   11304:	bl	11000 <gettext@plt>
   11308:	movw	r1, #57716	; 0xe174
   1130c:	movt	r1, #2
   11310:	ldr	r1, [r1]
   11314:	bl	10e68 <fputs_unlocked@plt>
   11318:	movw	r1, #51439	; 0xc8ef
   1131c:	movt	r1, #1
   11320:	str	r0, [sp, #8]
   11324:	mov	r0, r1
   11328:	bl	11000 <gettext@plt>
   1132c:	movw	r1, #57748	; 0xe194
   11330:	movt	r1, #2
   11334:	ldr	lr, [r1]
   11338:	ldr	r2, [r1]
   1133c:	mov	r1, lr
   11340:	bl	10e98 <printf@plt>
   11344:	movw	r1, #51576	; 0xc978
   11348:	movt	r1, #1
   1134c:	str	r0, [sp, #4]
   11350:	mov	r0, r1
   11354:	bl	11394 <close@plt+0x2b0>
   11358:	ldr	r0, [fp, #-4]
   1135c:	bl	10ff4 <exit@plt>
   11360:	push	{fp, lr}
   11364:	mov	fp, sp
   11368:	sub	sp, sp, #8
   1136c:	movw	r0, #51846	; 0xca86
   11370:	movt	r0, #1
   11374:	bl	11000 <gettext@plt>
   11378:	movw	lr, #57716	; 0xe174
   1137c:	movt	lr, #2
   11380:	ldr	r1, [lr]
   11384:	bl	10e68 <fputs_unlocked@plt>
   11388:	str	r0, [sp, #4]
   1138c:	mov	sp, fp
   11390:	pop	{fp, pc}
   11394:	push	{fp, lr}
   11398:	mov	fp, sp
   1139c:	sub	sp, sp, #96	; 0x60
   113a0:	add	r1, sp, #36	; 0x24
   113a4:	movw	r2, #52396	; 0xccac
   113a8:	movt	r2, #1
   113ac:	str	r0, [fp, #-4]
   113b0:	mov	r0, r1
   113b4:	str	r1, [sp, #20]
   113b8:	mov	r1, r2
   113bc:	movw	r2, #56	; 0x38
   113c0:	bl	10ee0 <memcpy@plt>
   113c4:	ldr	r0, [fp, #-4]
   113c8:	str	r0, [sp, #32]
   113cc:	ldr	r0, [sp, #20]
   113d0:	str	r0, [sp, #28]
   113d4:	ldr	r0, [sp, #28]
   113d8:	ldr	r0, [r0]
   113dc:	movw	r1, #0
   113e0:	cmp	r0, r1
   113e4:	movw	r0, #0
   113e8:	str	r0, [sp, #16]
   113ec:	beq	11418 <close@plt+0x334>
   113f0:	ldr	r0, [fp, #-4]
   113f4:	ldr	r1, [sp, #28]
   113f8:	ldr	r1, [r1]
   113fc:	bl	10e80 <strcmp@plt>
   11400:	cmp	r0, #0
   11404:	movw	r0, #0
   11408:	moveq	r0, #1
   1140c:	mvn	r1, #0
   11410:	eor	r0, r0, r1
   11414:	str	r0, [sp, #16]
   11418:	ldr	r0, [sp, #16]
   1141c:	tst	r0, #1
   11420:	beq	11434 <close@plt+0x350>
   11424:	ldr	r0, [sp, #28]
   11428:	add	r0, r0, #8
   1142c:	str	r0, [sp, #28]
   11430:	b	113d4 <close@plt+0x2f0>
   11434:	ldr	r0, [sp, #28]
   11438:	ldr	r0, [r0, #4]
   1143c:	movw	r1, #0
   11440:	cmp	r0, r1
   11444:	beq	11454 <close@plt+0x370>
   11448:	ldr	r0, [sp, #28]
   1144c:	ldr	r0, [r0, #4]
   11450:	str	r0, [sp, #32]
   11454:	movw	r0, #51997	; 0xcb1d
   11458:	movt	r0, #1
   1145c:	bl	11000 <gettext@plt>
   11460:	movw	r1, #51711	; 0xc9ff
   11464:	movt	r1, #1
   11468:	movw	r2, #52020	; 0xcb34
   1146c:	movt	r2, #1
   11470:	bl	10e98 <printf@plt>
   11474:	movw	r1, #5
   11478:	str	r0, [sp, #12]
   1147c:	mov	r0, r1
   11480:	movw	r1, #0
   11484:	bl	11084 <setlocale@plt>
   11488:	str	r0, [sp, #24]
   1148c:	ldr	r0, [sp, #24]
   11490:	movw	r1, #0
   11494:	cmp	r0, r1
   11498:	beq	114d8 <close@plt+0x3f4>
   1149c:	ldr	r0, [sp, #24]
   114a0:	movw	r1, #52060	; 0xcb5c
   114a4:	movt	r1, #1
   114a8:	movw	r2, #3
   114ac:	bl	110cc <strncmp@plt>
   114b0:	cmp	r0, #0
   114b4:	beq	114d8 <close@plt+0x3f4>
   114b8:	movw	r0, #52064	; 0xcb60
   114bc:	movt	r0, #1
   114c0:	bl	11000 <gettext@plt>
   114c4:	movw	lr, #57716	; 0xe174
   114c8:	movt	lr, #2
   114cc:	ldr	r1, [lr]
   114d0:	bl	10e68 <fputs_unlocked@plt>
   114d4:	str	r0, [sp, #8]
   114d8:	movw	r0, #52135	; 0xcba7
   114dc:	movt	r0, #1
   114e0:	bl	11000 <gettext@plt>
   114e4:	ldr	r2, [fp, #-4]
   114e8:	movw	r1, #52020	; 0xcb34
   114ec:	movt	r1, #1
   114f0:	bl	10e98 <printf@plt>
   114f4:	movw	r1, #52162	; 0xcbc2
   114f8:	movt	r1, #1
   114fc:	str	r0, [sp, #4]
   11500:	mov	r0, r1
   11504:	bl	11000 <gettext@plt>
   11508:	ldr	r1, [sp, #32]
   1150c:	ldr	r2, [sp, #32]
   11510:	ldr	lr, [fp, #-4]
   11514:	cmp	r2, lr
   11518:	movw	r2, #0
   1151c:	moveq	r2, #1
   11520:	tst	r2, #1
   11524:	movw	r2, #52212	; 0xcbf4
   11528:	movt	r2, #1
   1152c:	movw	lr, #51930	; 0xcada
   11530:	movt	lr, #1
   11534:	movne	r2, lr
   11538:	bl	10e98 <printf@plt>
   1153c:	str	r0, [sp]
   11540:	mov	sp, fp
   11544:	pop	{fp, pc}
   11548:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1154c:	add	fp, sp, #24
   11550:	sub	sp, sp, #472	; 0x1d8
   11554:	movw	r2, #0
   11558:	str	r2, [fp, #-28]	; 0xffffffe4
   1155c:	str	r0, [fp, #-32]	; 0xffffffe0
   11560:	str	r1, [fp, #-36]	; 0xffffffdc
   11564:	movw	r0, #0
   11568:	strb	r0, [fp, #-37]	; 0xffffffdb
   1156c:	strb	r0, [fp, #-145]	; 0xffffff6f
   11570:	strb	r0, [fp, #-146]	; 0xffffff6e
   11574:	strb	r0, [fp, #-147]	; 0xffffff6d
   11578:	strb	r0, [fp, #-148]	; 0xffffff6c
   1157c:	strb	r0, [fp, #-149]	; 0xffffff6b
   11580:	strb	r0, [fp, #-150]	; 0xffffff6a
   11584:	str	r2, [fp, #-156]	; 0xffffff64
   11588:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1158c:	ldr	r0, [r0]
   11590:	bl	13da0 <close@plt+0x2cbc>
   11594:	movw	r0, #6
   11598:	movw	r1, #52212	; 0xcbf4
   1159c:	movt	r1, #1
   115a0:	bl	11084 <setlocale@plt>
   115a4:	movw	r1, #51715	; 0xca03
   115a8:	movt	r1, #1
   115ac:	str	r0, [fp, #-228]	; 0xffffff1c
   115b0:	mov	r0, r1
   115b4:	movw	r1, #51676	; 0xc9dc
   115b8:	movt	r1, #1
   115bc:	bl	110a8 <bindtextdomain@plt>
   115c0:	movw	r1, #51715	; 0xca03
   115c4:	movt	r1, #1
   115c8:	str	r0, [fp, #-232]	; 0xffffff18
   115cc:	mov	r0, r1
   115d0:	bl	10f1c <textdomain@plt>
   115d4:	movw	r1, #15052	; 0x3acc
   115d8:	movt	r1, #1
   115dc:	str	r0, [fp, #-236]	; 0xffffff14
   115e0:	mov	r0, r1
   115e4:	bl	1c5c4 <close@plt+0xb4e0>
   115e8:	str	r0, [fp, #-240]	; 0xffffff10
   115ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   115f0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   115f4:	movw	r2, #51700	; 0xc9f4
   115f8:	movt	r2, #1
   115fc:	movw	r3, #52236	; 0xcc0c
   11600:	movt	r3, #1
   11604:	movw	ip, #0
   11608:	str	ip, [sp]
   1160c:	bl	10fdc <getopt_long@plt>
   11610:	str	r0, [fp, #-160]	; 0xffffff60
   11614:	cmn	r0, #1
   11618:	beq	117cc <close@plt+0x6e8>
   1161c:	ldr	r0, [fp, #-160]	; 0xffffff60
   11620:	cmn	r0, #3
   11624:	str	r0, [fp, #-244]	; 0xffffff0c
   11628:	beq	1176c <close@plt+0x688>
   1162c:	b	11630 <close@plt+0x54c>
   11630:	ldr	r0, [fp, #-244]	; 0xffffff0c
   11634:	cmn	r0, #2
   11638:	beq	11764 <close@plt+0x680>
   1163c:	b	11640 <close@plt+0x55c>
   11640:	ldr	r0, [fp, #-244]	; 0xffffff0c
   11644:	cmp	r0, #65	; 0x41
   11648:	beq	11738 <close@plt+0x654>
   1164c:	b	11650 <close@plt+0x56c>
   11650:	ldr	r0, [fp, #-244]	; 0xffffff0c
   11654:	cmp	r0, #69	; 0x45
   11658:	beq	1174c <close@plt+0x668>
   1165c:	b	11660 <close@plt+0x57c>
   11660:	ldr	r0, [fp, #-244]	; 0xffffff0c
   11664:	cmp	r0, #84	; 0x54
   11668:	beq	11758 <close@plt+0x674>
   1166c:	b	11670 <close@plt+0x58c>
   11670:	ldr	r0, [fp, #-244]	; 0xffffff0c
   11674:	cmp	r0, #98	; 0x62
   11678:	beq	116e0 <close@plt+0x5fc>
   1167c:	b	11680 <close@plt+0x59c>
   11680:	ldr	r0, [fp, #-244]	; 0xffffff0c
   11684:	cmp	r0, #101	; 0x65
   11688:	beq	116f0 <close@plt+0x60c>
   1168c:	b	11690 <close@plt+0x5ac>
   11690:	ldr	r0, [fp, #-244]	; 0xffffff0c
   11694:	cmp	r0, #110	; 0x6e
   11698:	beq	11700 <close@plt+0x61c>
   1169c:	b	116a0 <close@plt+0x5bc>
   116a0:	ldr	r0, [fp, #-244]	; 0xffffff0c
   116a4:	cmp	r0, #115	; 0x73
   116a8:	beq	1170c <close@plt+0x628>
   116ac:	b	116b0 <close@plt+0x5cc>
   116b0:	ldr	r0, [fp, #-244]	; 0xffffff0c
   116b4:	cmp	r0, #116	; 0x74
   116b8:	beq	11718 <close@plt+0x634>
   116bc:	b	116c0 <close@plt+0x5dc>
   116c0:	ldr	r0, [fp, #-244]	; 0xffffff0c
   116c4:	cmp	r0, #117	; 0x75
   116c8:	beq	11728 <close@plt+0x644>
   116cc:	b	116d0 <close@plt+0x5ec>
   116d0:	ldr	r0, [fp, #-244]	; 0xffffff0c
   116d4:	cmp	r0, #118	; 0x76
   116d8:	beq	1172c <close@plt+0x648>
   116dc:	b	117c0 <close@plt+0x6dc>
   116e0:	movw	r0, #1
   116e4:	strb	r0, [fp, #-145]	; 0xffffff6f
   116e8:	strb	r0, [fp, #-146]	; 0xffffff6e
   116ec:	b	117c8 <close@plt+0x6e4>
   116f0:	movw	r0, #1
   116f4:	strb	r0, [fp, #-148]	; 0xffffff6c
   116f8:	strb	r0, [fp, #-149]	; 0xffffff6b
   116fc:	b	117c8 <close@plt+0x6e4>
   11700:	movw	r0, #1
   11704:	strb	r0, [fp, #-145]	; 0xffffff6f
   11708:	b	117c8 <close@plt+0x6e4>
   1170c:	movw	r0, #1
   11710:	strb	r0, [fp, #-147]	; 0xffffff6d
   11714:	b	117c8 <close@plt+0x6e4>
   11718:	movw	r0, #1
   1171c:	strb	r0, [fp, #-150]	; 0xffffff6a
   11720:	strb	r0, [fp, #-149]	; 0xffffff6b
   11724:	b	117c8 <close@plt+0x6e4>
   11728:	b	117c8 <close@plt+0x6e4>
   1172c:	movw	r0, #1
   11730:	strb	r0, [fp, #-149]	; 0xffffff6b
   11734:	b	117c8 <close@plt+0x6e4>
   11738:	movw	r0, #1
   1173c:	strb	r0, [fp, #-149]	; 0xffffff6b
   11740:	strb	r0, [fp, #-148]	; 0xffffff6c
   11744:	strb	r0, [fp, #-150]	; 0xffffff6a
   11748:	b	117c8 <close@plt+0x6e4>
   1174c:	movw	r0, #1
   11750:	strb	r0, [fp, #-148]	; 0xffffff6c
   11754:	b	117c8 <close@plt+0x6e4>
   11758:	movw	r0, #1
   1175c:	strb	r0, [fp, #-150]	; 0xffffff6a
   11760:	b	117c8 <close@plt+0x6e4>
   11764:	movw	r0, #0
   11768:	bl	111e0 <close@plt+0xfc>
   1176c:	movw	r0, #57716	; 0xe174
   11770:	movt	r0, #2
   11774:	ldr	r0, [r0]
   11778:	movw	r1, #57620	; 0xe114
   1177c:	movt	r1, #2
   11780:	ldr	r3, [r1]
   11784:	movw	r1, #51576	; 0xc978
   11788:	movt	r1, #1
   1178c:	movw	r2, #51711	; 0xc9ff
   11790:	movt	r2, #1
   11794:	movw	ip, #51725	; 0xca0d
   11798:	movt	ip, #1
   1179c:	str	ip, [sp]
   117a0:	movw	ip, #51743	; 0xca1f
   117a4:	movt	ip, #1
   117a8:	str	ip, [sp, #4]
   117ac:	movw	ip, #0
   117b0:	str	ip, [sp, #8]
   117b4:	bl	16e18 <close@plt+0x5d34>
   117b8:	movw	r0, #0
   117bc:	bl	10ff4 <exit@plt>
   117c0:	movw	r0, #1
   117c4:	bl	111e0 <close@plt+0xfc>
   117c8:	b	115ec <close@plt+0x508>
   117cc:	movw	r0, #1
   117d0:	sub	r1, fp, #144	; 0x90
   117d4:	bl	1c5dc <close@plt+0xb4f8>
   117d8:	cmp	r0, #0
   117dc:	bge	11810 <close@plt+0x72c>
   117e0:	bl	11030 <__errno_location@plt>
   117e4:	ldr	r1, [r0]
   117e8:	movw	r0, #51763	; 0xca33
   117ec:	movt	r0, #1
   117f0:	str	r1, [sp, #248]	; 0xf8
   117f4:	bl	11000 <gettext@plt>
   117f8:	movw	r1, #1
   117fc:	str	r0, [sp, #244]	; 0xf4
   11800:	mov	r0, r1
   11804:	ldr	r1, [sp, #248]	; 0xf8
   11808:	ldr	r2, [sp, #244]	; 0xf4
   1180c:	bl	10f94 <error@plt>
   11810:	sub	r0, fp, #144	; 0x90
   11814:	add	r0, r0, #16
   11818:	mov	r1, sp
   1181c:	movw	r2, #88	; 0x58
   11820:	str	r2, [sp, #240]	; 0xf0
   11824:	str	r0, [sp, #236]	; 0xec
   11828:	str	r1, [sp, #232]	; 0xe8
   1182c:	ldr	r0, [sp, #232]	; 0xe8
   11830:	ldr	r1, [sp, #236]	; 0xec
   11834:	ldr	r2, [sp, #240]	; 0xf0
   11838:	vld1.32	{d16}, [r1]!
   1183c:	vst1.32	{d16}, [r0]!
   11840:	subs	r2, r2, #8
   11844:	str	r1, [sp, #236]	; 0xec
   11848:	str	r2, [sp, #240]	; 0xf0
   1184c:	str	r0, [sp, #232]	; 0xe8
   11850:	bne	1182c <close@plt+0x748>
   11854:	ldr	r0, [fp, #-144]	; 0xffffff70
   11858:	ldr	r1, [fp, #-140]	; 0xffffff74
   1185c:	ldr	r2, [fp, #-136]	; 0xffffff78
   11860:	ldr	r3, [fp, #-132]	; 0xffffff7c
   11864:	bl	12bf4 <close@plt+0x1b10>
   11868:	str	r0, [fp, #-164]	; 0xffffff5c
   1186c:	ldr	r0, [fp, #-144]	; 0xffffff70
   11870:	ldr	r1, [fp, #-140]	; 0xffffff74
   11874:	str	r1, [fp, #-172]	; 0xffffff54
   11878:	str	r0, [fp, #-176]	; 0xffffff50
   1187c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   11880:	ldr	r1, [fp, #-44]	; 0xffffffd4
   11884:	str	r1, [fp, #-180]	; 0xffffff4c
   11888:	str	r0, [fp, #-184]	; 0xffffff48
   1188c:	ldr	r0, [fp, #-128]	; 0xffffff80
   11890:	and	r0, r0, #61440	; 0xf000
   11894:	cmp	r0, #32768	; 0x8000
   11898:	movw	r0, #0
   1189c:	moveq	r0, #1
   118a0:	and	r0, r0, #1
   118a4:	cmp	r0, #0
   118a8:	movw	r0, #0
   118ac:	movne	r0, #1
   118b0:	and	r0, r0, #1
   118b4:	strb	r0, [fp, #-185]	; 0xffffff47
   118b8:	ldrb	r0, [fp, #-145]	; 0xffffff6f
   118bc:	tst	r0, #1
   118c0:	bne	118f0 <close@plt+0x80c>
   118c4:	ldrb	r0, [fp, #-148]	; 0xffffff6c
   118c8:	tst	r0, #1
   118cc:	bne	118f0 <close@plt+0x80c>
   118d0:	ldrb	r0, [fp, #-147]	; 0xffffff6d
   118d4:	tst	r0, #1
   118d8:	bne	118f0 <close@plt+0x80c>
   118dc:	ldr	r0, [fp, #-156]	; 0xffffff64
   118e0:	str	r0, [fp, #-156]	; 0xffffff64
   118e4:	movw	r0, #1
   118e8:	movw	r1, #0
   118ec:	bl	19e1c <close@plt+0x8d38>
   118f0:	movw	r0, #57724	; 0xe17c
   118f4:	movt	r0, #2
   118f8:	movw	r1, #52540	; 0xcd3c
   118fc:	movt	r1, #1
   11900:	str	r1, [r0]
   11904:	movw	r0, #57704	; 0xe168
   11908:	movt	r0, #2
   1190c:	ldr	r0, [r0]
   11910:	str	r0, [fp, #-192]	; 0xffffff40
   11914:	movw	r0, #1
   11918:	strb	r0, [fp, #-193]	; 0xffffff3f
   1191c:	bl	11024 <getpagesize@plt>
   11920:	str	r0, [fp, #-200]	; 0xffffff38
   11924:	ldr	r0, [fp, #-192]	; 0xffffff40
   11928:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1192c:	cmp	r0, r1
   11930:	bge	11950 <close@plt+0x86c>
   11934:	ldr	r0, [fp, #-36]	; 0xffffffdc
   11938:	ldr	r1, [fp, #-192]	; 0xffffff40
   1193c:	add	r0, r0, r1, lsl #2
   11940:	ldr	r0, [r0]
   11944:	movw	r1, #57724	; 0xe17c
   11948:	movt	r1, #2
   1194c:	str	r0, [r1]
   11950:	movw	r0, #57724	; 0xe17c
   11954:	movt	r0, #2
   11958:	ldr	r0, [r0]
   1195c:	movw	r1, #52540	; 0xcd3c
   11960:	movt	r1, #1
   11964:	bl	10e80 <strcmp@plt>
   11968:	cmp	r0, #0
   1196c:	movw	r0, #0
   11970:	moveq	r0, #1
   11974:	and	r0, r0, #1
   11978:	strb	r0, [fp, #-201]	; 0xffffff37
   1197c:	ldrb	r0, [fp, #-201]	; 0xffffff37
   11980:	tst	r0, #1
   11984:	beq	119c4 <close@plt+0x8e0>
   11988:	movw	r0, #1
   1198c:	strb	r0, [fp, #-37]	; 0xffffffdb
   11990:	movw	r0, #57728	; 0xe180
   11994:	movt	r0, #2
   11998:	movw	r1, #0
   1199c:	str	r1, [r0]
   119a0:	ldr	r0, [fp, #-156]	; 0xffffff64
   119a4:	and	r0, r0, #0
   119a8:	cmp	r0, #0
   119ac:	beq	119c0 <close@plt+0x8dc>
   119b0:	movw	r0, #0
   119b4:	str	r0, [sp, #228]	; 0xe4
   119b8:	ldr	r1, [sp, #228]	; 0xe4
   119bc:	bl	19e1c <close@plt+0x8d38>
   119c0:	b	11a48 <close@plt+0x964>
   119c4:	movw	r0, #57724	; 0xe17c
   119c8:	movt	r0, #2
   119cc:	ldr	r0, [r0]
   119d0:	ldr	r1, [fp, #-156]	; 0xffffff64
   119d4:	bl	10fa0 <open64@plt>
   119d8:	movw	r1, #57728	; 0xe180
   119dc:	movt	r1, #2
   119e0:	str	r0, [r1]
   119e4:	ldr	r0, [r1]
   119e8:	cmp	r0, #0
   119ec:	bge	11a44 <close@plt+0x960>
   119f0:	bl	11030 <__errno_location@plt>
   119f4:	ldr	r1, [r0]
   119f8:	movw	r0, #57724	; 0xe17c
   119fc:	movt	r0, #2
   11a00:	ldr	r2, [r0]
   11a04:	movw	r0, #0
   11a08:	movw	lr, #3
   11a0c:	str	r1, [sp, #224]	; 0xe0
   11a10:	mov	r1, lr
   11a14:	bl	161b8 <close@plt+0x50d4>
   11a18:	movw	r1, #0
   11a1c:	str	r0, [sp, #220]	; 0xdc
   11a20:	mov	r0, r1
   11a24:	ldr	r1, [sp, #224]	; 0xe0
   11a28:	movw	r2, #52471	; 0xccf7
   11a2c:	movt	r2, #1
   11a30:	ldr	r3, [sp, #220]	; 0xdc
   11a34:	bl	10f94 <error@plt>
   11a38:	movw	r0, #0
   11a3c:	strb	r0, [fp, #-193]	; 0xffffff3f
   11a40:	b	12ae8 <close@plt+0x1a04>
   11a44:	b	11a48 <close@plt+0x964>
   11a48:	movw	r0, #57728	; 0xe180
   11a4c:	movt	r0, #2
   11a50:	ldr	r0, [r0]
   11a54:	sub	r1, fp, #144	; 0x90
   11a58:	bl	1c5dc <close@plt+0xb4f8>
   11a5c:	cmp	r0, #0
   11a60:	bge	11ab8 <close@plt+0x9d4>
   11a64:	bl	11030 <__errno_location@plt>
   11a68:	ldr	r1, [r0]
   11a6c:	movw	r0, #57724	; 0xe17c
   11a70:	movt	r0, #2
   11a74:	ldr	r2, [r0]
   11a78:	movw	r0, #0
   11a7c:	movw	lr, #3
   11a80:	str	r1, [sp, #216]	; 0xd8
   11a84:	mov	r1, lr
   11a88:	bl	161b8 <close@plt+0x50d4>
   11a8c:	movw	r1, #0
   11a90:	str	r0, [sp, #212]	; 0xd4
   11a94:	mov	r0, r1
   11a98:	ldr	r1, [sp, #216]	; 0xd8
   11a9c:	movw	r2, #52471	; 0xccf7
   11aa0:	movt	r2, #1
   11aa4:	ldr	r3, [sp, #212]	; 0xd4
   11aa8:	bl	10f94 <error@plt>
   11aac:	movw	r0, #0
   11ab0:	strb	r0, [fp, #-193]	; 0xffffff3f
   11ab4:	b	12a70 <close@plt+0x198c>
   11ab8:	sub	r0, fp, #144	; 0x90
   11abc:	add	r0, r0, #16
   11ac0:	mov	r1, sp
   11ac4:	movw	r2, #88	; 0x58
   11ac8:	str	r2, [sp, #208]	; 0xd0
   11acc:	str	r0, [sp, #204]	; 0xcc
   11ad0:	str	r1, [sp, #200]	; 0xc8
   11ad4:	ldr	r0, [sp, #200]	; 0xc8
   11ad8:	ldr	r1, [sp, #204]	; 0xcc
   11adc:	ldr	r2, [sp, #208]	; 0xd0
   11ae0:	vld1.32	{d16}, [r1]!
   11ae4:	vst1.32	{d16}, [r0]!
   11ae8:	subs	r2, r2, #8
   11aec:	str	r1, [sp, #204]	; 0xcc
   11af0:	str	r2, [sp, #208]	; 0xd0
   11af4:	str	r0, [sp, #200]	; 0xc8
   11af8:	bne	11ad4 <close@plt+0x9f0>
   11afc:	ldr	r0, [fp, #-144]	; 0xffffff70
   11b00:	ldr	r1, [fp, #-140]	; 0xffffff74
   11b04:	ldr	r2, [fp, #-136]	; 0xffffff78
   11b08:	ldr	r3, [fp, #-132]	; 0xffffff7c
   11b0c:	bl	12bf4 <close@plt+0x1b10>
   11b10:	str	r0, [fp, #-208]	; 0xffffff30
   11b14:	movw	r0, #57728	; 0xe180
   11b18:	movt	r0, #2
   11b1c:	ldr	r0, [r0]
   11b20:	mov	r1, sp
   11b24:	mov	r2, #2
   11b28:	str	r2, [r1, #8]
   11b2c:	mov	r2, #0
   11b30:	str	r2, [r1, #4]
   11b34:	str	r2, [r1]
   11b38:	str	r2, [sp, #196]	; 0xc4
   11b3c:	ldr	r3, [sp, #196]	; 0xc4
   11b40:	bl	13bec <close@plt+0x2b08>
   11b44:	ldrb	r0, [fp, #-185]	; 0xffffff47
   11b48:	tst	r0, #1
   11b4c:	beq	11c38 <close@plt+0xb54>
   11b50:	ldr	r0, [fp, #-144]	; 0xffffff70
   11b54:	ldr	r1, [fp, #-140]	; 0xffffff74
   11b58:	ldr	r2, [fp, #-176]	; 0xffffff50
   11b5c:	ldr	r3, [fp, #-172]	; 0xffffff54
   11b60:	eor	r1, r1, r3
   11b64:	eor	r0, r0, r2
   11b68:	orr	r0, r0, r1
   11b6c:	cmp	r0, #0
   11b70:	bne	11c38 <close@plt+0xb54>
   11b74:	b	11b78 <close@plt+0xa94>
   11b78:	ldr	r0, [fp, #-48]	; 0xffffffd0
   11b7c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   11b80:	ldr	r2, [fp, #-184]	; 0xffffff48
   11b84:	ldr	r3, [fp, #-180]	; 0xffffff4c
   11b88:	eor	r1, r1, r3
   11b8c:	eor	r0, r0, r2
   11b90:	orr	r0, r0, r1
   11b94:	cmp	r0, #0
   11b98:	bne	11c38 <close@plt+0xb54>
   11b9c:	b	11ba0 <close@plt+0xabc>
   11ba0:	movw	r0, #57728	; 0xe180
   11ba4:	movt	r0, #2
   11ba8:	ldr	r0, [r0]
   11bac:	mov	r1, sp
   11bb0:	mov	r2, #1
   11bb4:	str	r2, [r1]
   11bb8:	mov	r1, #0
   11bbc:	mov	r2, r1
   11bc0:	mov	r3, r1
   11bc4:	bl	10f58 <lseek64@plt>
   11bc8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   11bcc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   11bd0:	subs	r0, r0, r2
   11bd4:	sbcs	r1, r1, r3
   11bd8:	str	r0, [sp, #192]	; 0xc0
   11bdc:	str	r1, [sp, #188]	; 0xbc
   11be0:	bge	11c38 <close@plt+0xb54>
   11be4:	b	11be8 <close@plt+0xb04>
   11be8:	movw	r0, #51779	; 0xca43
   11bec:	movt	r0, #1
   11bf0:	bl	11000 <gettext@plt>
   11bf4:	movw	lr, #57724	; 0xe17c
   11bf8:	movt	lr, #2
   11bfc:	ldr	r2, [lr]
   11c00:	movw	lr, #0
   11c04:	str	r0, [sp, #184]	; 0xb8
   11c08:	mov	r0, lr
   11c0c:	movw	r1, #3
   11c10:	bl	161b8 <close@plt+0x50d4>
   11c14:	movw	r1, #0
   11c18:	str	r0, [sp, #180]	; 0xb4
   11c1c:	mov	r0, r1
   11c20:	ldr	r2, [sp, #184]	; 0xb8
   11c24:	ldr	r3, [sp, #180]	; 0xb4
   11c28:	bl	10f94 <error@plt>
   11c2c:	movw	r0, #0
   11c30:	strb	r0, [fp, #-193]	; 0xffffff3f
   11c34:	b	12a70 <close@plt+0x198c>
   11c38:	ldrb	r0, [fp, #-145]	; 0xffffff6f
   11c3c:	tst	r0, #1
   11c40:	bne	11d6c <close@plt+0xc88>
   11c44:	ldrb	r0, [fp, #-148]	; 0xffffff6c
   11c48:	tst	r0, #1
   11c4c:	bne	11d6c <close@plt+0xc88>
   11c50:	ldrb	r0, [fp, #-149]	; 0xffffff6b
   11c54:	tst	r0, #1
   11c58:	bne	11d6c <close@plt+0xc88>
   11c5c:	ldrb	r0, [fp, #-150]	; 0xffffff6a
   11c60:	tst	r0, #1
   11c64:	bne	11d6c <close@plt+0xc88>
   11c68:	ldrb	r0, [fp, #-147]	; 0xffffff6d
   11c6c:	tst	r0, #1
   11c70:	bne	11d6c <close@plt+0xc88>
   11c74:	ldrb	r0, [fp, #-185]	; 0xffffff47
   11c78:	tst	r0, #1
   11c7c:	beq	11c9c <close@plt+0xbb8>
   11c80:	ldr	r0, [fp, #-128]	; 0xffffff80
   11c84:	and	r0, r0, #61440	; 0xf000
   11c88:	cmp	r0, #32768	; 0x8000
   11c8c:	bne	11c9c <close@plt+0xbb8>
   11c90:	bl	12d94 <close@plt+0x1cb0>
   11c94:	str	r0, [sp, #176]	; 0xb0
   11c98:	b	11ca8 <close@plt+0xbc4>
   11c9c:	movw	r0, #0
   11ca0:	str	r0, [sp, #176]	; 0xb0
   11ca4:	b	11ca8 <close@plt+0xbc4>
   11ca8:	ldr	r0, [sp, #176]	; 0xb0
   11cac:	str	r0, [fp, #-216]	; 0xffffff28
   11cb0:	ldr	r0, [fp, #-216]	; 0xffffff28
   11cb4:	cmp	r0, #0
   11cb8:	beq	11cfc <close@plt+0xc18>
   11cbc:	movw	r0, #0
   11cc0:	str	r0, [fp, #-212]	; 0xffffff2c
   11cc4:	ldr	r1, [fp, #-216]	; 0xffffff28
   11cc8:	cmp	r0, r1
   11ccc:	movw	r0, #0
   11cd0:	movlt	r0, #1
   11cd4:	and	r0, r0, #1
   11cd8:	ldrb	r1, [fp, #-193]	; 0xffffff3f
   11cdc:	and	r1, r1, #1
   11ce0:	and	r0, r1, r0
   11ce4:	cmp	r0, #0
   11ce8:	movw	r0, #0
   11cec:	movne	r0, #1
   11cf0:	and	r0, r0, #1
   11cf4:	strb	r0, [fp, #-193]	; 0xffffff3f
   11cf8:	b	11d68 <close@plt+0xc84>
   11cfc:	ldr	r0, [fp, #-208]	; 0xffffff30
   11d00:	ldr	r1, [fp, #-164]	; 0xffffff5c
   11d04:	cmp	r0, r1
   11d08:	ble	11d18 <close@plt+0xc34>
   11d0c:	ldr	r0, [fp, #-208]	; 0xffffff30
   11d10:	str	r0, [sp, #172]	; 0xac
   11d14:	b	11d20 <close@plt+0xc3c>
   11d18:	ldr	r0, [fp, #-164]	; 0xffffff5c
   11d1c:	str	r0, [sp, #172]	; 0xac
   11d20:	ldr	r0, [sp, #172]	; 0xac
   11d24:	str	r0, [fp, #-208]	; 0xffffff30
   11d28:	ldr	r0, [fp, #-200]	; 0xffffff38
   11d2c:	ldr	r1, [fp, #-208]	; 0xffffff30
   11d30:	bl	16f04 <close@plt+0x5e20>
   11d34:	str	r0, [fp, #-212]	; 0xffffff2c
   11d38:	ldr	r0, [fp, #-212]	; 0xffffff2c
   11d3c:	ldr	r1, [fp, #-208]	; 0xffffff30
   11d40:	bl	12f04 <close@plt+0x1e20>
   11d44:	and	r0, r0, #1
   11d48:	ldrb	r1, [fp, #-193]	; 0xffffff3f
   11d4c:	and	r1, r1, #1
   11d50:	and	r0, r1, r0
   11d54:	cmp	r0, #0
   11d58:	movw	r0, #0
   11d5c:	movne	r0, #1
   11d60:	and	r0, r0, #1
   11d64:	strb	r0, [fp, #-193]	; 0xffffff3f
   11d68:	b	12a68 <close@plt+0x1984>
   11d6c:	ldr	r0, [fp, #-200]	; 0xffffff38
   11d70:	ldr	r1, [fp, #-208]	; 0xffffff30
   11d74:	add	r1, r1, #1
   11d78:	bl	16f04 <close@plt+0x5e20>
   11d7c:	str	r0, [fp, #-212]	; 0xffffff2c
   11d80:	b	11fec <close@plt+0xf08>
   11d84:	b	11d88 <close@plt+0xca4>
   11d88:	b	11e34 <close@plt+0xd50>
   11d8c:	ldr	r0, [fp, #-208]	; 0xffffff30
   11d90:	cmp	r0, #0
   11d94:	bge	11dc8 <close@plt+0xce4>
   11d98:	b	11d9c <close@plt+0xcb8>
   11d9c:	ldr	r0, [fp, #-208]	; 0xffffff30
   11da0:	cmp	r0, #31
   11da4:	blt	11e94 <close@plt+0xdb0>
   11da8:	b	11ea8 <close@plt+0xdc4>
   11dac:	ldr	r0, [fp, #-208]	; 0xffffff30
   11db0:	mvn	r1, #0
   11db4:	sub	r0, r1, r0
   11db8:	mvn	r1, #30
   11dbc:	cmp	r1, r0
   11dc0:	ble	11e94 <close@plt+0xdb0>
   11dc4:	b	11ea8 <close@plt+0xdc4>
   11dc8:	b	11dcc <close@plt+0xce8>
   11dcc:	b	11e20 <close@plt+0xd3c>
   11dd0:	b	11e20 <close@plt+0xd3c>
   11dd4:	b	11e20 <close@plt+0xd3c>
   11dd8:	b	11ddc <close@plt+0xcf8>
   11ddc:	ldr	r0, [fp, #-208]	; 0xffffff30
   11de0:	mvn	r1, #127	; 0x7f
   11de4:	add	r0, r0, r1
   11de8:	movw	r1, #0
   11dec:	cmp	r1, r0
   11df0:	blt	11e94 <close@plt+0xdb0>
   11df4:	b	11ea8 <close@plt+0xdc4>
   11df8:	ldr	r0, [fp, #-208]	; 0xffffff30
   11dfc:	movw	r1, #0
   11e00:	cmp	r1, r0
   11e04:	bge	11ea8 <close@plt+0xdc4>
   11e08:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e0c:	sub	r0, r0, #1
   11e10:	movw	r1, #127	; 0x7f
   11e14:	cmp	r1, r0
   11e18:	blt	11e94 <close@plt+0xdb0>
   11e1c:	b	11ea8 <close@plt+0xdc4>
   11e20:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e24:	mvn	r1, #31
   11e28:	cmp	r1, r0
   11e2c:	blt	11e94 <close@plt+0xdb0>
   11e30:	b	11ea8 <close@plt+0xdc4>
   11e34:	b	11e3c <close@plt+0xd58>
   11e38:	b	11ea8 <close@plt+0xdc4>
   11e3c:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e40:	cmp	r0, #0
   11e44:	bge	11e84 <close@plt+0xda0>
   11e48:	b	11e4c <close@plt+0xd68>
   11e4c:	b	11e6c <close@plt+0xd88>
   11e50:	b	11e6c <close@plt+0xd88>
   11e54:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e58:	cmn	r0, #1
   11e5c:	bne	11e6c <close@plt+0xd88>
   11e60:	b	11e64 <close@plt+0xd80>
   11e64:	b	11ea8 <close@plt+0xdc4>
   11e68:	b	11ea8 <close@plt+0xdc4>
   11e6c:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e70:	mvn	r1, #127	; 0x7f
   11e74:	sdiv	r0, r1, r0
   11e78:	cmp	r0, #4
   11e7c:	blt	11e94 <close@plt+0xdb0>
   11e80:	b	11ea8 <close@plt+0xdc4>
   11e84:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e88:	movw	r1, #31
   11e8c:	cmp	r1, r0
   11e90:	bge	11ea8 <close@plt+0xdc4>
   11e94:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e98:	lsl	r0, r0, #2
   11e9c:	sxtb	r0, r0
   11ea0:	str	r0, [fp, #-220]	; 0xffffff24
   11ea4:	b	129cc <close@plt+0x18e8>
   11ea8:	ldr	r0, [fp, #-208]	; 0xffffff30
   11eac:	lsl	r0, r0, #2
   11eb0:	sxtb	r0, r0
   11eb4:	str	r0, [fp, #-220]	; 0xffffff24
   11eb8:	b	12988 <close@plt+0x18a4>
   11ebc:	b	11f64 <close@plt+0xe80>
   11ec0:	ldr	r0, [fp, #-208]	; 0xffffff30
   11ec4:	cmp	r0, #0
   11ec8:	bge	11efc <close@plt+0xe18>
   11ecc:	b	11ed0 <close@plt+0xdec>
   11ed0:	ldr	r0, [fp, #-208]	; 0xffffff30
   11ed4:	cmp	r0, #63	; 0x3f
   11ed8:	blt	11fc4 <close@plt+0xee0>
   11edc:	b	11fd8 <close@plt+0xef4>
   11ee0:	ldr	r0, [fp, #-208]	; 0xffffff30
   11ee4:	mvn	r1, #0
   11ee8:	sub	r0, r1, r0
   11eec:	mvn	r1, #62	; 0x3e
   11ef0:	cmp	r1, r0
   11ef4:	ble	11fc4 <close@plt+0xee0>
   11ef8:	b	11fd8 <close@plt+0xef4>
   11efc:	b	11f00 <close@plt+0xe1c>
   11f00:	b	11f50 <close@plt+0xe6c>
   11f04:	b	11f50 <close@plt+0xe6c>
   11f08:	b	11f50 <close@plt+0xe6c>
   11f0c:	b	11f10 <close@plt+0xe2c>
   11f10:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f14:	add	r0, r0, #0
   11f18:	movw	r1, #0
   11f1c:	cmp	r1, r0
   11f20:	blt	11fc4 <close@plt+0xee0>
   11f24:	b	11fd8 <close@plt+0xef4>
   11f28:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f2c:	movw	r1, #0
   11f30:	cmp	r1, r0
   11f34:	bge	11fd8 <close@plt+0xef4>
   11f38:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f3c:	sub	r0, r0, #1
   11f40:	mvn	r1, #0
   11f44:	cmp	r1, r0
   11f48:	blt	11fc4 <close@plt+0xee0>
   11f4c:	b	11fd8 <close@plt+0xef4>
   11f50:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f54:	movw	r1, #0
   11f58:	cmp	r1, r0
   11f5c:	blt	11fc4 <close@plt+0xee0>
   11f60:	b	11fd8 <close@plt+0xef4>
   11f64:	b	11f6c <close@plt+0xe88>
   11f68:	b	11fd8 <close@plt+0xef4>
   11f6c:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f70:	cmp	r0, #0
   11f74:	bge	11fb4 <close@plt+0xed0>
   11f78:	b	11f7c <close@plt+0xe98>
   11f7c:	b	11f9c <close@plt+0xeb8>
   11f80:	b	11f9c <close@plt+0xeb8>
   11f84:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f88:	cmn	r0, #1
   11f8c:	bne	11f9c <close@plt+0xeb8>
   11f90:	b	11f94 <close@plt+0xeb0>
   11f94:	b	11fc4 <close@plt+0xee0>
   11f98:	b	11fc4 <close@plt+0xee0>
   11f9c:	ldr	r0, [fp, #-208]	; 0xffffff30
   11fa0:	movw	r1, #0
   11fa4:	sdiv	r0, r1, r0
   11fa8:	cmp	r0, #4
   11fac:	blt	11fc4 <close@plt+0xee0>
   11fb0:	b	11fd8 <close@plt+0xef4>
   11fb4:	ldr	r0, [fp, #-208]	; 0xffffff30
   11fb8:	movw	r1, #63	; 0x3f
   11fbc:	cmp	r1, r0
   11fc0:	bge	11fd8 <close@plt+0xef4>
   11fc4:	ldr	r0, [fp, #-208]	; 0xffffff30
   11fc8:	lsl	r0, r0, #2
   11fcc:	and	r0, r0, #255	; 0xff
   11fd0:	str	r0, [fp, #-220]	; 0xffffff24
   11fd4:	b	129cc <close@plt+0x18e8>
   11fd8:	ldr	r0, [fp, #-208]	; 0xffffff30
   11fdc:	lsl	r0, r0, #2
   11fe0:	and	r0, r0, #255	; 0xff
   11fe4:	str	r0, [fp, #-220]	; 0xffffff24
   11fe8:	b	12988 <close@plt+0x18a4>
   11fec:	b	12260 <close@plt+0x117c>
   11ff0:	b	11ff4 <close@plt+0xf10>
   11ff4:	b	120a4 <close@plt+0xfc0>
   11ff8:	ldr	r0, [fp, #-208]	; 0xffffff30
   11ffc:	cmp	r0, #0
   12000:	bge	12038 <close@plt+0xf54>
   12004:	b	12008 <close@plt+0xf24>
   12008:	ldr	r0, [fp, #-208]	; 0xffffff30
   1200c:	movw	r1, #8191	; 0x1fff
   12010:	cmp	r0, r1
   12014:	blt	12104 <close@plt+0x1020>
   12018:	b	12118 <close@plt+0x1034>
   1201c:	ldr	r0, [pc, #3016]	; 12bec <close@plt+0x1b08>
   12020:	ldr	r1, [fp, #-208]	; 0xffffff30
   12024:	mvn	r2, #0
   12028:	sub	r1, r2, r1
   1202c:	cmp	r0, r1
   12030:	ble	12104 <close@plt+0x1020>
   12034:	b	12118 <close@plt+0x1034>
   12038:	b	1203c <close@plt+0xf58>
   1203c:	b	12090 <close@plt+0xfac>
   12040:	b	12090 <close@plt+0xfac>
   12044:	b	12090 <close@plt+0xfac>
   12048:	b	1204c <close@plt+0xf68>
   1204c:	ldr	r0, [pc, #2960]	; 12be4 <close@plt+0x1b00>
   12050:	ldr	r1, [fp, #-208]	; 0xffffff30
   12054:	add	r0, r1, r0
   12058:	movw	r1, #0
   1205c:	cmp	r1, r0
   12060:	blt	12104 <close@plt+0x1020>
   12064:	b	12118 <close@plt+0x1034>
   12068:	ldr	r0, [fp, #-208]	; 0xffffff30
   1206c:	movw	r1, #0
   12070:	cmp	r1, r0
   12074:	bge	12118 <close@plt+0x1034>
   12078:	ldr	r0, [fp, #-208]	; 0xffffff30
   1207c:	sub	r0, r0, #1
   12080:	movw	r1, #32767	; 0x7fff
   12084:	cmp	r1, r0
   12088:	blt	12104 <close@plt+0x1020>
   1208c:	b	12118 <close@plt+0x1034>
   12090:	ldr	r0, [pc, #2896]	; 12be8 <close@plt+0x1b04>
   12094:	ldr	r1, [fp, #-208]	; 0xffffff30
   12098:	cmp	r0, r1
   1209c:	blt	12104 <close@plt+0x1020>
   120a0:	b	12118 <close@plt+0x1034>
   120a4:	b	120ac <close@plt+0xfc8>
   120a8:	b	12118 <close@plt+0x1034>
   120ac:	ldr	r0, [fp, #-208]	; 0xffffff30
   120b0:	cmp	r0, #0
   120b4:	bge	120f4 <close@plt+0x1010>
   120b8:	b	120bc <close@plt+0xfd8>
   120bc:	b	120dc <close@plt+0xff8>
   120c0:	b	120dc <close@plt+0xff8>
   120c4:	ldr	r0, [fp, #-208]	; 0xffffff30
   120c8:	cmn	r0, #1
   120cc:	bne	120dc <close@plt+0xff8>
   120d0:	b	120d4 <close@plt+0xff0>
   120d4:	b	12118 <close@plt+0x1034>
   120d8:	b	12118 <close@plt+0x1034>
   120dc:	ldr	r0, [pc, #2816]	; 12be4 <close@plt+0x1b00>
   120e0:	ldr	r1, [fp, #-208]	; 0xffffff30
   120e4:	sdiv	r0, r0, r1
   120e8:	cmp	r0, #4
   120ec:	blt	12104 <close@plt+0x1020>
   120f0:	b	12118 <close@plt+0x1034>
   120f4:	ldr	r0, [fp, #-208]	; 0xffffff30
   120f8:	movw	r1, #8191	; 0x1fff
   120fc:	cmp	r1, r0
   12100:	bge	12118 <close@plt+0x1034>
   12104:	ldr	r0, [fp, #-208]	; 0xffffff30
   12108:	lsl	r0, r0, #2
   1210c:	sxth	r0, r0
   12110:	str	r0, [fp, #-220]	; 0xffffff24
   12114:	b	129cc <close@plt+0x18e8>
   12118:	ldr	r0, [fp, #-208]	; 0xffffff30
   1211c:	lsl	r0, r0, #2
   12120:	sxth	r0, r0
   12124:	str	r0, [fp, #-220]	; 0xffffff24
   12128:	b	12988 <close@plt+0x18a4>
   1212c:	b	121d8 <close@plt+0x10f4>
   12130:	ldr	r0, [fp, #-208]	; 0xffffff30
   12134:	cmp	r0, #0
   12138:	bge	12170 <close@plt+0x108c>
   1213c:	b	12140 <close@plt+0x105c>
   12140:	ldr	r0, [fp, #-208]	; 0xffffff30
   12144:	movw	r1, #16383	; 0x3fff
   12148:	cmp	r0, r1
   1214c:	blt	12238 <close@plt+0x1154>
   12150:	b	1224c <close@plt+0x1168>
   12154:	ldr	r0, [pc, #2708]	; 12bf0 <close@plt+0x1b0c>
   12158:	ldr	r1, [fp, #-208]	; 0xffffff30
   1215c:	mvn	r2, #0
   12160:	sub	r1, r2, r1
   12164:	cmp	r0, r1
   12168:	ble	12238 <close@plt+0x1154>
   1216c:	b	1224c <close@plt+0x1168>
   12170:	b	12174 <close@plt+0x1090>
   12174:	b	121c4 <close@plt+0x10e0>
   12178:	b	121c4 <close@plt+0x10e0>
   1217c:	b	121c4 <close@plt+0x10e0>
   12180:	b	12184 <close@plt+0x10a0>
   12184:	ldr	r0, [fp, #-208]	; 0xffffff30
   12188:	add	r0, r0, #0
   1218c:	movw	r1, #0
   12190:	cmp	r1, r0
   12194:	blt	12238 <close@plt+0x1154>
   12198:	b	1224c <close@plt+0x1168>
   1219c:	ldr	r0, [fp, #-208]	; 0xffffff30
   121a0:	movw	r1, #0
   121a4:	cmp	r1, r0
   121a8:	bge	1224c <close@plt+0x1168>
   121ac:	ldr	r0, [fp, #-208]	; 0xffffff30
   121b0:	sub	r0, r0, #1
   121b4:	mvn	r1, #0
   121b8:	cmp	r1, r0
   121bc:	blt	12238 <close@plt+0x1154>
   121c0:	b	1224c <close@plt+0x1168>
   121c4:	ldr	r0, [fp, #-208]	; 0xffffff30
   121c8:	movw	r1, #0
   121cc:	cmp	r1, r0
   121d0:	blt	12238 <close@plt+0x1154>
   121d4:	b	1224c <close@plt+0x1168>
   121d8:	b	121e0 <close@plt+0x10fc>
   121dc:	b	1224c <close@plt+0x1168>
   121e0:	ldr	r0, [fp, #-208]	; 0xffffff30
   121e4:	cmp	r0, #0
   121e8:	bge	12228 <close@plt+0x1144>
   121ec:	b	121f0 <close@plt+0x110c>
   121f0:	b	12210 <close@plt+0x112c>
   121f4:	b	12210 <close@plt+0x112c>
   121f8:	ldr	r0, [fp, #-208]	; 0xffffff30
   121fc:	cmn	r0, #1
   12200:	bne	12210 <close@plt+0x112c>
   12204:	b	12208 <close@plt+0x1124>
   12208:	b	12238 <close@plt+0x1154>
   1220c:	b	12238 <close@plt+0x1154>
   12210:	ldr	r0, [fp, #-208]	; 0xffffff30
   12214:	movw	r1, #0
   12218:	sdiv	r0, r1, r0
   1221c:	cmp	r0, #4
   12220:	blt	12238 <close@plt+0x1154>
   12224:	b	1224c <close@plt+0x1168>
   12228:	ldr	r0, [fp, #-208]	; 0xffffff30
   1222c:	movw	r1, #16383	; 0x3fff
   12230:	cmp	r1, r0
   12234:	bge	1224c <close@plt+0x1168>
   12238:	ldr	r0, [fp, #-208]	; 0xffffff30
   1223c:	lsl	r0, r0, #2
   12240:	uxth	r0, r0
   12244:	str	r0, [fp, #-220]	; 0xffffff24
   12248:	b	129cc <close@plt+0x18e8>
   1224c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12250:	lsl	r0, r0, #2
   12254:	uxth	r0, r0
   12258:	str	r0, [fp, #-220]	; 0xffffff24
   1225c:	b	12988 <close@plt+0x18a4>
   12260:	b	12264 <close@plt+0x1180>
   12264:	b	12268 <close@plt+0x1184>
   12268:	b	12308 <close@plt+0x1224>
   1226c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12270:	cmp	r0, #0
   12274:	bge	122ac <close@plt+0x11c8>
   12278:	b	1227c <close@plt+0x1198>
   1227c:	ldr	r0, [pc, #2380]	; 12bd0 <close@plt+0x1aec>
   12280:	ldr	r1, [fp, #-208]	; 0xffffff30
   12284:	cmp	r1, r0
   12288:	blt	1235c <close@plt+0x1278>
   1228c:	b	1236c <close@plt+0x1288>
   12290:	ldr	r0, [pc, #2376]	; 12be0 <close@plt+0x1afc>
   12294:	ldr	r1, [fp, #-208]	; 0xffffff30
   12298:	mvn	r2, #0
   1229c:	sub	r1, r2, r1
   122a0:	cmp	r0, r1
   122a4:	ble	1235c <close@plt+0x1278>
   122a8:	b	1236c <close@plt+0x1288>
   122ac:	b	122f4 <close@plt+0x1210>
   122b0:	b	122b4 <close@plt+0x11d0>
   122b4:	ldr	r0, [fp, #-208]	; 0xffffff30
   122b8:	add	r0, r0, #-2147483648	; 0x80000000
   122bc:	movw	r1, #0
   122c0:	cmp	r1, r0
   122c4:	blt	1235c <close@plt+0x1278>
   122c8:	b	1236c <close@plt+0x1288>
   122cc:	ldr	r0, [fp, #-208]	; 0xffffff30
   122d0:	movw	r1, #0
   122d4:	cmp	r1, r0
   122d8:	bge	1236c <close@plt+0x1288>
   122dc:	ldr	r0, [pc, #2296]	; 12bdc <close@plt+0x1af8>
   122e0:	ldr	r1, [fp, #-208]	; 0xffffff30
   122e4:	sub	r1, r1, #1
   122e8:	cmp	r0, r1
   122ec:	blt	1235c <close@plt+0x1278>
   122f0:	b	1236c <close@plt+0x1288>
   122f4:	ldr	r0, [pc, #2268]	; 12bd8 <close@plt+0x1af4>
   122f8:	ldr	r1, [fp, #-208]	; 0xffffff30
   122fc:	cmp	r0, r1
   12300:	blt	1235c <close@plt+0x1278>
   12304:	b	1236c <close@plt+0x1288>
   12308:	b	12310 <close@plt+0x122c>
   1230c:	b	1236c <close@plt+0x1288>
   12310:	ldr	r0, [fp, #-208]	; 0xffffff30
   12314:	cmp	r0, #0
   12318:	bge	1234c <close@plt+0x1268>
   1231c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12320:	cmn	r0, #1
   12324:	bne	12334 <close@plt+0x1250>
   12328:	b	1232c <close@plt+0x1248>
   1232c:	b	1236c <close@plt+0x1288>
   12330:	b	1236c <close@plt+0x1288>
   12334:	ldr	r0, [pc, #2200]	; 12bd4 <close@plt+0x1af0>
   12338:	ldr	r1, [fp, #-208]	; 0xffffff30
   1233c:	sdiv	r0, r0, r1
   12340:	cmp	r0, #4
   12344:	blt	1235c <close@plt+0x1278>
   12348:	b	1236c <close@plt+0x1288>
   1234c:	ldr	r0, [pc, #2172]	; 12bd0 <close@plt+0x1aec>
   12350:	ldr	r1, [fp, #-208]	; 0xffffff30
   12354:	cmp	r0, r1
   12358:	bge	1236c <close@plt+0x1288>
   1235c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12360:	lsl	r0, r0, #2
   12364:	str	r0, [fp, #-220]	; 0xffffff24
   12368:	b	129cc <close@plt+0x18e8>
   1236c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12370:	lsl	r0, r0, #2
   12374:	str	r0, [fp, #-220]	; 0xffffff24
   12378:	b	12988 <close@plt+0x18a4>
   1237c:	b	12428 <close@plt+0x1344>
   12380:	ldr	r0, [fp, #-208]	; 0xffffff30
   12384:	cmp	r0, #0
   12388:	bge	123c0 <close@plt+0x12dc>
   1238c:	b	123a4 <close@plt+0x12c0>
   12390:	ldr	r0, [pc, #2100]	; 12bcc <close@plt+0x1ae8>
   12394:	ldr	r1, [fp, #-208]	; 0xffffff30
   12398:	cmp	r1, r0
   1239c:	bcc	12488 <close@plt+0x13a4>
   123a0:	b	12498 <close@plt+0x13b4>
   123a4:	ldr	r0, [fp, #-208]	; 0xffffff30
   123a8:	mvn	r1, #0
   123ac:	sub	r0, r1, r0
   123b0:	movw	r1, #1
   123b4:	cmp	r1, r0
   123b8:	bls	12488 <close@plt+0x13a4>
   123bc:	b	12498 <close@plt+0x13b4>
   123c0:	b	123c4 <close@plt+0x12e0>
   123c4:	b	12414 <close@plt+0x1330>
   123c8:	b	12414 <close@plt+0x1330>
   123cc:	b	12414 <close@plt+0x1330>
   123d0:	b	123d4 <close@plt+0x12f0>
   123d4:	ldr	r0, [fp, #-208]	; 0xffffff30
   123d8:	add	r0, r0, #0
   123dc:	movw	r1, #0
   123e0:	cmp	r1, r0
   123e4:	blt	12488 <close@plt+0x13a4>
   123e8:	b	12498 <close@plt+0x13b4>
   123ec:	ldr	r0, [fp, #-208]	; 0xffffff30
   123f0:	movw	r1, #0
   123f4:	cmp	r1, r0
   123f8:	bge	12498 <close@plt+0x13b4>
   123fc:	ldr	r0, [fp, #-208]	; 0xffffff30
   12400:	sub	r0, r0, #1
   12404:	mvn	r1, #0
   12408:	cmp	r1, r0
   1240c:	blt	12488 <close@plt+0x13a4>
   12410:	b	12498 <close@plt+0x13b4>
   12414:	ldr	r0, [fp, #-208]	; 0xffffff30
   12418:	movw	r1, #0
   1241c:	cmp	r1, r0
   12420:	blt	12488 <close@plt+0x13a4>
   12424:	b	12498 <close@plt+0x13b4>
   12428:	b	12430 <close@plt+0x134c>
   1242c:	b	12498 <close@plt+0x13b4>
   12430:	ldr	r0, [fp, #-208]	; 0xffffff30
   12434:	cmp	r0, #0
   12438:	bge	12478 <close@plt+0x1394>
   1243c:	b	12440 <close@plt+0x135c>
   12440:	b	12460 <close@plt+0x137c>
   12444:	b	12460 <close@plt+0x137c>
   12448:	ldr	r0, [fp, #-208]	; 0xffffff30
   1244c:	cmn	r0, #1
   12450:	bne	12460 <close@plt+0x137c>
   12454:	b	12458 <close@plt+0x1374>
   12458:	b	12488 <close@plt+0x13a4>
   1245c:	b	12488 <close@plt+0x13a4>
   12460:	ldr	r0, [fp, #-208]	; 0xffffff30
   12464:	movw	r1, #0
   12468:	sdiv	r0, r1, r0
   1246c:	cmp	r0, #4
   12470:	blt	12488 <close@plt+0x13a4>
   12474:	b	12498 <close@plt+0x13b4>
   12478:	ldr	r0, [pc, #1868]	; 12bcc <close@plt+0x1ae8>
   1247c:	ldr	r1, [fp, #-208]	; 0xffffff30
   12480:	cmp	r0, r1
   12484:	bcs	12498 <close@plt+0x13b4>
   12488:	ldr	r0, [fp, #-208]	; 0xffffff30
   1248c:	lsl	r0, r0, #2
   12490:	str	r0, [fp, #-220]	; 0xffffff24
   12494:	b	129cc <close@plt+0x18e8>
   12498:	ldr	r0, [fp, #-208]	; 0xffffff30
   1249c:	lsl	r0, r0, #2
   124a0:	str	r0, [fp, #-220]	; 0xffffff24
   124a4:	b	12988 <close@plt+0x18a4>
   124a8:	b	124ac <close@plt+0x13c8>
   124ac:	b	124b0 <close@plt+0x13cc>
   124b0:	b	12550 <close@plt+0x146c>
   124b4:	ldr	r0, [fp, #-208]	; 0xffffff30
   124b8:	cmp	r0, #0
   124bc:	bge	124f4 <close@plt+0x1410>
   124c0:	b	124c4 <close@plt+0x13e0>
   124c4:	ldr	r0, [pc, #1796]	; 12bd0 <close@plt+0x1aec>
   124c8:	ldr	r1, [fp, #-208]	; 0xffffff30
   124cc:	cmp	r1, r0
   124d0:	blt	125a4 <close@plt+0x14c0>
   124d4:	b	125b4 <close@plt+0x14d0>
   124d8:	ldr	r0, [pc, #1792]	; 12be0 <close@plt+0x1afc>
   124dc:	ldr	r1, [fp, #-208]	; 0xffffff30
   124e0:	mvn	r2, #0
   124e4:	sub	r1, r2, r1
   124e8:	cmp	r0, r1
   124ec:	ble	125a4 <close@plt+0x14c0>
   124f0:	b	125b4 <close@plt+0x14d0>
   124f4:	b	1253c <close@plt+0x1458>
   124f8:	b	124fc <close@plt+0x1418>
   124fc:	ldr	r0, [fp, #-208]	; 0xffffff30
   12500:	add	r0, r0, #-2147483648	; 0x80000000
   12504:	movw	r1, #0
   12508:	cmp	r1, r0
   1250c:	blt	125a4 <close@plt+0x14c0>
   12510:	b	125b4 <close@plt+0x14d0>
   12514:	ldr	r0, [fp, #-208]	; 0xffffff30
   12518:	movw	r1, #0
   1251c:	cmp	r1, r0
   12520:	bge	125b4 <close@plt+0x14d0>
   12524:	ldr	r0, [pc, #1712]	; 12bdc <close@plt+0x1af8>
   12528:	ldr	r1, [fp, #-208]	; 0xffffff30
   1252c:	sub	r1, r1, #1
   12530:	cmp	r0, r1
   12534:	blt	125a4 <close@plt+0x14c0>
   12538:	b	125b4 <close@plt+0x14d0>
   1253c:	ldr	r0, [pc, #1684]	; 12bd8 <close@plt+0x1af4>
   12540:	ldr	r1, [fp, #-208]	; 0xffffff30
   12544:	cmp	r0, r1
   12548:	blt	125a4 <close@plt+0x14c0>
   1254c:	b	125b4 <close@plt+0x14d0>
   12550:	b	12558 <close@plt+0x1474>
   12554:	b	125b4 <close@plt+0x14d0>
   12558:	ldr	r0, [fp, #-208]	; 0xffffff30
   1255c:	cmp	r0, #0
   12560:	bge	12594 <close@plt+0x14b0>
   12564:	ldr	r0, [fp, #-208]	; 0xffffff30
   12568:	cmn	r0, #1
   1256c:	bne	1257c <close@plt+0x1498>
   12570:	b	12574 <close@plt+0x1490>
   12574:	b	125b4 <close@plt+0x14d0>
   12578:	b	125b4 <close@plt+0x14d0>
   1257c:	ldr	r0, [pc, #1616]	; 12bd4 <close@plt+0x1af0>
   12580:	ldr	r1, [fp, #-208]	; 0xffffff30
   12584:	sdiv	r0, r0, r1
   12588:	cmp	r0, #4
   1258c:	blt	125a4 <close@plt+0x14c0>
   12590:	b	125b4 <close@plt+0x14d0>
   12594:	ldr	r0, [pc, #1588]	; 12bd0 <close@plt+0x1aec>
   12598:	ldr	r1, [fp, #-208]	; 0xffffff30
   1259c:	cmp	r0, r1
   125a0:	bge	125b4 <close@plt+0x14d0>
   125a4:	ldr	r0, [fp, #-208]	; 0xffffff30
   125a8:	lsl	r0, r0, #2
   125ac:	str	r0, [fp, #-220]	; 0xffffff24
   125b0:	b	129cc <close@plt+0x18e8>
   125b4:	ldr	r0, [fp, #-208]	; 0xffffff30
   125b8:	lsl	r0, r0, #2
   125bc:	str	r0, [fp, #-220]	; 0xffffff24
   125c0:	b	12988 <close@plt+0x18a4>
   125c4:	b	12670 <close@plt+0x158c>
   125c8:	ldr	r0, [fp, #-208]	; 0xffffff30
   125cc:	cmp	r0, #0
   125d0:	bge	12608 <close@plt+0x1524>
   125d4:	b	125ec <close@plt+0x1508>
   125d8:	ldr	r0, [pc, #1516]	; 12bcc <close@plt+0x1ae8>
   125dc:	ldr	r1, [fp, #-208]	; 0xffffff30
   125e0:	cmp	r1, r0
   125e4:	bcc	126d0 <close@plt+0x15ec>
   125e8:	b	126e0 <close@plt+0x15fc>
   125ec:	ldr	r0, [fp, #-208]	; 0xffffff30
   125f0:	mvn	r1, #0
   125f4:	sub	r0, r1, r0
   125f8:	movw	r1, #1
   125fc:	cmp	r1, r0
   12600:	bls	126d0 <close@plt+0x15ec>
   12604:	b	126e0 <close@plt+0x15fc>
   12608:	b	1260c <close@plt+0x1528>
   1260c:	b	1265c <close@plt+0x1578>
   12610:	b	1265c <close@plt+0x1578>
   12614:	b	1265c <close@plt+0x1578>
   12618:	b	1261c <close@plt+0x1538>
   1261c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12620:	add	r0, r0, #0
   12624:	movw	r1, #0
   12628:	cmp	r1, r0
   1262c:	blt	126d0 <close@plt+0x15ec>
   12630:	b	126e0 <close@plt+0x15fc>
   12634:	ldr	r0, [fp, #-208]	; 0xffffff30
   12638:	movw	r1, #0
   1263c:	cmp	r1, r0
   12640:	bge	126e0 <close@plt+0x15fc>
   12644:	ldr	r0, [fp, #-208]	; 0xffffff30
   12648:	sub	r0, r0, #1
   1264c:	mvn	r1, #0
   12650:	cmp	r1, r0
   12654:	blt	126d0 <close@plt+0x15ec>
   12658:	b	126e0 <close@plt+0x15fc>
   1265c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12660:	movw	r1, #0
   12664:	cmp	r1, r0
   12668:	blt	126d0 <close@plt+0x15ec>
   1266c:	b	126e0 <close@plt+0x15fc>
   12670:	b	12678 <close@plt+0x1594>
   12674:	b	126e0 <close@plt+0x15fc>
   12678:	ldr	r0, [fp, #-208]	; 0xffffff30
   1267c:	cmp	r0, #0
   12680:	bge	126c0 <close@plt+0x15dc>
   12684:	b	12688 <close@plt+0x15a4>
   12688:	b	126a8 <close@plt+0x15c4>
   1268c:	b	126a8 <close@plt+0x15c4>
   12690:	ldr	r0, [fp, #-208]	; 0xffffff30
   12694:	cmn	r0, #1
   12698:	bne	126a8 <close@plt+0x15c4>
   1269c:	b	126a0 <close@plt+0x15bc>
   126a0:	b	126d0 <close@plt+0x15ec>
   126a4:	b	126d0 <close@plt+0x15ec>
   126a8:	ldr	r0, [fp, #-208]	; 0xffffff30
   126ac:	movw	r1, #0
   126b0:	sdiv	r0, r1, r0
   126b4:	cmp	r0, #4
   126b8:	blt	126d0 <close@plt+0x15ec>
   126bc:	b	126e0 <close@plt+0x15fc>
   126c0:	ldr	r0, [pc, #1284]	; 12bcc <close@plt+0x1ae8>
   126c4:	ldr	r1, [fp, #-208]	; 0xffffff30
   126c8:	cmp	r0, r1
   126cc:	bcs	126e0 <close@plt+0x15fc>
   126d0:	ldr	r0, [fp, #-208]	; 0xffffff30
   126d4:	lsl	r0, r0, #2
   126d8:	str	r0, [fp, #-220]	; 0xffffff24
   126dc:	b	129cc <close@plt+0x18e8>
   126e0:	ldr	r0, [fp, #-208]	; 0xffffff30
   126e4:	lsl	r0, r0, #2
   126e8:	str	r0, [fp, #-220]	; 0xffffff24
   126ec:	b	12988 <close@plt+0x18a4>
   126f0:	b	126f4 <close@plt+0x1610>
   126f4:	b	127bc <close@plt+0x16d8>
   126f8:	ldr	r0, [fp, #-208]	; 0xffffff30
   126fc:	cmp	r0, #0
   12700:	bge	12750 <close@plt+0x166c>
   12704:	b	12708 <close@plt+0x1624>
   12708:	ldr	r0, [fp, #-208]	; 0xffffff30
   1270c:	mvn	r1, #0
   12710:	subs	r1, r0, r1
   12714:	mvn	r2, #-536870912	; 0xe0000000
   12718:	rscs	r0, r2, r0, asr #31
   1271c:	str	r1, [sp, #168]	; 0xa8
   12720:	str	r0, [sp, #164]	; 0xa4
   12724:	blt	12838 <close@plt+0x1754>
   12728:	b	12848 <close@plt+0x1764>
   1272c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12730:	mvn	r0, r0
   12734:	rsbs	r1, r0, #0
   12738:	mov	r2, #-536870912	; 0xe0000000
   1273c:	sbcs	r0, r2, r0, asr #31
   12740:	str	r1, [sp, #160]	; 0xa0
   12744:	str	r0, [sp, #156]	; 0x9c
   12748:	blt	12838 <close@plt+0x1754>
   1274c:	b	12848 <close@plt+0x1764>
   12750:	b	1279c <close@plt+0x16b8>
   12754:	b	12758 <close@plt+0x1674>
   12758:	ldr	r0, [fp, #-208]	; 0xffffff30
   1275c:	mov	r1, #-2147483648	; 0x80000000
   12760:	add	r1, r1, r0, asr #31
   12764:	rsbs	r0, r0, #0
   12768:	rscs	r1, r1, #0
   1276c:	str	r0, [sp, #152]	; 0x98
   12770:	str	r1, [sp, #148]	; 0x94
   12774:	blt	12838 <close@plt+0x1754>
   12778:	b	12848 <close@plt+0x1764>
   1277c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12780:	movw	r1, #0
   12784:	cmp	r1, r0
   12788:	bge	12848 <close@plt+0x1764>
   1278c:	mov	r0, #0
   12790:	cmp	r0, #0
   12794:	bne	12838 <close@plt+0x1754>
   12798:	b	12848 <close@plt+0x1764>
   1279c:	ldr	r0, [fp, #-208]	; 0xffffff30
   127a0:	rsbs	r1, r0, #0
   127a4:	mov	r2, #-536870912	; 0xe0000000
   127a8:	sbcs	r0, r2, r0, asr #31
   127ac:	str	r1, [sp, #144]	; 0x90
   127b0:	str	r0, [sp, #140]	; 0x8c
   127b4:	blt	12838 <close@plt+0x1754>
   127b8:	b	12848 <close@plt+0x1764>
   127bc:	b	127c4 <close@plt+0x16e0>
   127c0:	b	12848 <close@plt+0x1764>
   127c4:	ldr	r0, [fp, #-208]	; 0xffffff30
   127c8:	cmp	r0, #0
   127cc:	bge	12824 <close@plt+0x1740>
   127d0:	ldr	r0, [fp, #-208]	; 0xffffff30
   127d4:	cmn	r0, #1
   127d8:	bne	127e8 <close@plt+0x1704>
   127dc:	b	127e0 <close@plt+0x16fc>
   127e0:	b	12848 <close@plt+0x1764>
   127e4:	b	12848 <close@plt+0x1764>
   127e8:	ldr	r0, [fp, #-208]	; 0xffffff30
   127ec:	asr	r3, r0, #31
   127f0:	mov	r1, #0
   127f4:	mov	r2, #-2147483648	; 0x80000000
   127f8:	str	r0, [sp, #136]	; 0x88
   127fc:	mov	r0, r1
   12800:	mov	r1, r2
   12804:	ldr	r2, [sp, #136]	; 0x88
   12808:	bl	1c318 <close@plt+0xb234>
   1280c:	subs	r0, r0, #4
   12810:	sbcs	r1, r1, #0
   12814:	str	r0, [sp, #132]	; 0x84
   12818:	str	r1, [sp, #128]	; 0x80
   1281c:	blt	12838 <close@plt+0x1754>
   12820:	b	12848 <close@plt+0x1764>
   12824:	ldr	r0, [fp, #-208]	; 0xffffff30
   12828:	asr	r0, r0, #31
   1282c:	cmp	r0, #536870912	; 0x20000000
   12830:	blt	12848 <close@plt+0x1764>
   12834:	b	12838 <close@plt+0x1754>
   12838:	ldr	r0, [fp, #-208]	; 0xffffff30
   1283c:	lsl	r0, r0, #2
   12840:	str	r0, [fp, #-220]	; 0xffffff24
   12844:	b	129cc <close@plt+0x18e8>
   12848:	ldr	r0, [fp, #-208]	; 0xffffff30
   1284c:	lsl	r0, r0, #2
   12850:	str	r0, [fp, #-220]	; 0xffffff24
   12854:	b	12988 <close@plt+0x18a4>
   12858:	b	12908 <close@plt+0x1824>
   1285c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12860:	cmp	r0, #0
   12864:	bge	128a0 <close@plt+0x17bc>
   12868:	b	12890 <close@plt+0x17ac>
   1286c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12870:	mvn	r1, #0
   12874:	subs	r1, r0, r1
   12878:	mvn	r2, #-1073741824	; 0xc0000000
   1287c:	rscs	r0, r2, r0, asr #31
   12880:	str	r1, [sp, #124]	; 0x7c
   12884:	str	r0, [sp, #120]	; 0x78
   12888:	bcc	1296c <close@plt+0x1888>
   1288c:	b	1297c <close@plt+0x1898>
   12890:	ldr	r0, [fp, #-208]	; 0xffffff30
   12894:	cmn	r0, #1
   12898:	bne	1296c <close@plt+0x1888>
   1289c:	b	1297c <close@plt+0x1898>
   128a0:	b	128a4 <close@plt+0x17c0>
   128a4:	b	128f4 <close@plt+0x1810>
   128a8:	b	128f4 <close@plt+0x1810>
   128ac:	b	128f4 <close@plt+0x1810>
   128b0:	b	128b4 <close@plt+0x17d0>
   128b4:	ldr	r0, [fp, #-208]	; 0xffffff30
   128b8:	add	r0, r0, #0
   128bc:	movw	r1, #0
   128c0:	cmp	r1, r0
   128c4:	blt	1296c <close@plt+0x1888>
   128c8:	b	1297c <close@plt+0x1898>
   128cc:	ldr	r0, [fp, #-208]	; 0xffffff30
   128d0:	movw	r1, #0
   128d4:	cmp	r1, r0
   128d8:	bge	1297c <close@plt+0x1898>
   128dc:	ldr	r0, [fp, #-208]	; 0xffffff30
   128e0:	sub	r0, r0, #1
   128e4:	mvn	r1, #0
   128e8:	cmp	r1, r0
   128ec:	blt	1296c <close@plt+0x1888>
   128f0:	b	1297c <close@plt+0x1898>
   128f4:	ldr	r0, [fp, #-208]	; 0xffffff30
   128f8:	movw	r1, #0
   128fc:	cmp	r1, r0
   12900:	blt	1296c <close@plt+0x1888>
   12904:	b	1297c <close@plt+0x1898>
   12908:	b	12910 <close@plt+0x182c>
   1290c:	b	1297c <close@plt+0x1898>
   12910:	ldr	r0, [fp, #-208]	; 0xffffff30
   12914:	cmp	r0, #0
   12918:	bge	12958 <close@plt+0x1874>
   1291c:	b	12920 <close@plt+0x183c>
   12920:	b	12940 <close@plt+0x185c>
   12924:	b	12940 <close@plt+0x185c>
   12928:	ldr	r0, [fp, #-208]	; 0xffffff30
   1292c:	cmn	r0, #1
   12930:	bne	12940 <close@plt+0x185c>
   12934:	b	12938 <close@plt+0x1854>
   12938:	b	1296c <close@plt+0x1888>
   1293c:	b	1296c <close@plt+0x1888>
   12940:	ldr	r0, [fp, #-208]	; 0xffffff30
   12944:	movw	r1, #0
   12948:	sdiv	r0, r1, r0
   1294c:	cmp	r0, #4
   12950:	blt	1296c <close@plt+0x1888>
   12954:	b	1297c <close@plt+0x1898>
   12958:	ldr	r0, [fp, #-208]	; 0xffffff30
   1295c:	asr	r0, r0, #31
   12960:	cmp	r0, #1073741824	; 0x40000000
   12964:	bcc	1297c <close@plt+0x1898>
   12968:	b	1296c <close@plt+0x1888>
   1296c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12970:	lsl	r0, r0, #2
   12974:	str	r0, [fp, #-220]	; 0xffffff24
   12978:	b	129cc <close@plt+0x18e8>
   1297c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12980:	lsl	r0, r0, #2
   12984:	str	r0, [fp, #-220]	; 0xffffff24
   12988:	ldr	r0, [fp, #-220]	; 0xffffff24
   1298c:	ldr	r1, [fp, #-164]	; 0xffffff5c
   12990:	add	r1, r0, r1
   12994:	mov	r2, #1
   12998:	cmp	r1, r0
   1299c:	movwvc	r2, #0
   129a0:	str	r1, [fp, #-220]	; 0xffffff24
   129a4:	tst	r2, #1
   129a8:	bne	129cc <close@plt+0x18e8>
   129ac:	ldr	r0, [fp, #-220]	; 0xffffff24
   129b0:	add	r1, r0, #19
   129b4:	mov	r2, #1
   129b8:	cmp	r1, r0
   129bc:	movwvc	r2, #0
   129c0:	str	r1, [fp, #-220]	; 0xffffff24
   129c4:	tst	r2, #1
   129c8:	beq	129d0 <close@plt+0x18ec>
   129cc:	bl	19dc8 <close@plt+0x8ce4>
   129d0:	ldr	r0, [fp, #-200]	; 0xffffff38
   129d4:	ldr	r1, [fp, #-220]	; 0xffffff24
   129d8:	bl	16f04 <close@plt+0x5e20>
   129dc:	str	r0, [fp, #-224]	; 0xffffff20
   129e0:	ldr	r0, [fp, #-212]	; 0xffffff2c
   129e4:	ldr	r1, [fp, #-208]	; 0xffffff30
   129e8:	ldr	r2, [fp, #-224]	; 0xffffff20
   129ec:	ldr	r3, [fp, #-164]	; 0xffffff5c
   129f0:	ldrb	lr, [fp, #-149]	; 0xffffff6b
   129f4:	ldrb	ip, [fp, #-150]	; 0xffffff6a
   129f8:	ldrb	r4, [fp, #-145]	; 0xffffff6f
   129fc:	ldrb	r5, [fp, #-146]	; 0xffffff6e
   12a00:	ldrb	r6, [fp, #-148]	; 0xffffff6c
   12a04:	ldrb	r7, [fp, #-147]	; 0xffffff6d
   12a08:	and	lr, lr, #1
   12a0c:	str	lr, [sp]
   12a10:	and	ip, ip, #1
   12a14:	str	ip, [sp, #4]
   12a18:	and	ip, r4, #1
   12a1c:	str	ip, [sp, #8]
   12a20:	and	ip, r5, #1
   12a24:	str	ip, [sp, #12]
   12a28:	and	ip, r6, #1
   12a2c:	str	ip, [sp, #16]
   12a30:	and	ip, r7, #1
   12a34:	str	ip, [sp, #20]
   12a38:	bl	13014 <close@plt+0x1f30>
   12a3c:	and	r0, r0, #1
   12a40:	ldrb	r1, [fp, #-193]	; 0xffffff3f
   12a44:	and	r1, r1, #1
   12a48:	and	r0, r1, r0
   12a4c:	cmp	r0, #0
   12a50:	movw	r0, #0
   12a54:	movne	r0, #1
   12a58:	and	r0, r0, #1
   12a5c:	strb	r0, [fp, #-193]	; 0xffffff3f
   12a60:	ldr	r0, [fp, #-224]	; 0xffffff20
   12a64:	bl	13a0c <close@plt+0x2928>
   12a68:	ldr	r0, [fp, #-212]	; 0xffffff2c
   12a6c:	bl	13a0c <close@plt+0x2928>
   12a70:	ldrb	r0, [fp, #-201]	; 0xffffff37
   12a74:	tst	r0, #1
   12a78:	bne	12ae4 <close@plt+0x1a00>
   12a7c:	movw	r0, #57728	; 0xe180
   12a80:	movt	r0, #2
   12a84:	ldr	r0, [r0]
   12a88:	bl	110e4 <close@plt>
   12a8c:	cmp	r0, #0
   12a90:	bge	12ae4 <close@plt+0x1a00>
   12a94:	bl	11030 <__errno_location@plt>
   12a98:	ldr	r1, [r0]
   12a9c:	movw	r0, #57724	; 0xe17c
   12aa0:	movt	r0, #2
   12aa4:	ldr	r2, [r0]
   12aa8:	movw	r0, #0
   12aac:	movw	lr, #3
   12ab0:	str	r1, [sp, #116]	; 0x74
   12ab4:	mov	r1, lr
   12ab8:	bl	161b8 <close@plt+0x50d4>
   12abc:	movw	r1, #0
   12ac0:	str	r0, [sp, #112]	; 0x70
   12ac4:	mov	r0, r1
   12ac8:	ldr	r1, [sp, #116]	; 0x74
   12acc:	movw	r2, #52471	; 0xccf7
   12ad0:	movt	r2, #1
   12ad4:	ldr	r3, [sp, #112]	; 0x70
   12ad8:	bl	10f94 <error@plt>
   12adc:	movw	r0, #0
   12ae0:	strb	r0, [fp, #-193]	; 0xffffff3f
   12ae4:	b	12ae8 <close@plt+0x1a04>
   12ae8:	ldr	r0, [fp, #-192]	; 0xffffff40
   12aec:	add	r0, r0, #1
   12af0:	str	r0, [fp, #-192]	; 0xffffff40
   12af4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12af8:	cmp	r0, r1
   12afc:	blt	11924 <close@plt+0x840>
   12b00:	movw	r0, #57732	; 0xe184
   12b04:	movt	r0, #2
   12b08:	ldrb	r0, [r0]
   12b0c:	tst	r0, #1
   12b10:	beq	12b68 <close@plt+0x1a84>
   12b14:	movw	r0, #1
   12b18:	str	r0, [sp, #108]	; 0x6c
   12b1c:	movw	r1, #51809	; 0xca61
   12b20:	movt	r1, #1
   12b24:	ldr	r2, [sp, #108]	; 0x6c
   12b28:	bl	13cec <close@plt+0x2c08>
   12b2c:	cmp	r0, #1
   12b30:	beq	12b64 <close@plt+0x1a80>
   12b34:	bl	11030 <__errno_location@plt>
   12b38:	ldr	r1, [r0]
   12b3c:	movw	r0, #51811	; 0xca63
   12b40:	movt	r0, #1
   12b44:	str	r1, [sp, #104]	; 0x68
   12b48:	bl	11000 <gettext@plt>
   12b4c:	movw	r1, #1
   12b50:	str	r0, [sp, #100]	; 0x64
   12b54:	mov	r0, r1
   12b58:	ldr	r1, [sp, #104]	; 0x68
   12b5c:	ldr	r2, [sp, #100]	; 0x64
   12b60:	bl	10f94 <error@plt>
   12b64:	b	12b68 <close@plt+0x1a84>
   12b68:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   12b6c:	tst	r0, #1
   12b70:	beq	12bb4 <close@plt+0x1ad0>
   12b74:	movw	r0, #0
   12b78:	bl	110e4 <close@plt>
   12b7c:	cmp	r0, #0
   12b80:	bge	12bb4 <close@plt+0x1ad0>
   12b84:	bl	11030 <__errno_location@plt>
   12b88:	ldr	r1, [r0]
   12b8c:	movw	r0, #51823	; 0xca6f
   12b90:	movt	r0, #1
   12b94:	str	r1, [sp, #96]	; 0x60
   12b98:	bl	11000 <gettext@plt>
   12b9c:	movw	r1, #1
   12ba0:	str	r0, [sp, #92]	; 0x5c
   12ba4:	mov	r0, r1
   12ba8:	ldr	r1, [sp, #96]	; 0x60
   12bac:	ldr	r2, [sp, #92]	; 0x5c
   12bb0:	bl	10f94 <error@plt>
   12bb4:	ldrb	r0, [fp, #-193]	; 0xffffff3f
   12bb8:	tst	r0, #1
   12bbc:	movw	r0, #0
   12bc0:	moveq	r0, #1
   12bc4:	sub	sp, fp, #24
   12bc8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12bcc:	svccc	0x00ffffff
   12bd0:	svcne	0x00ffffff
   12bd4:	andhi	r0, r0, r0
   12bd8:	and	r0, r0, r0
   12bdc:	svcvc	0x00ffffff
   12be0:	and	r0, r0, r1
   12be4:			; <UNDEFINED> instruction: 0xffff8000
   12be8:			; <UNDEFINED> instruction: 0xffffe000
   12bec:			; <UNDEFINED> instruction: 0xffffe001
   12bf0:			; <UNDEFINED> instruction: 0xffffc001
   12bf4:	sub	sp, sp, #16
   12bf8:	sub	sp, sp, #32
   12bfc:	str	r3, [sp, #44]	; 0x2c
   12c00:	str	r2, [sp, #40]	; 0x28
   12c04:	str	r1, [sp, #36]	; 0x24
   12c08:	str	r0, [sp, #32]
   12c0c:	add	r0, sp, #32
   12c10:	ldr	r1, [r0, #56]	; 0x38
   12c14:	movw	r2, #0
   12c18:	cmp	r2, r1
   12c1c:	str	r0, [sp, #28]
   12c20:	bge	12c44 <close@plt+0x1b60>
   12c24:	ldr	r0, [sp, #28]
   12c28:	ldr	r1, [r0, #56]	; 0x38
   12c2c:	cmp	r1, #536870912	; 0x20000000
   12c30:	bhi	12c44 <close@plt+0x1b60>
   12c34:	ldr	r0, [sp, #28]
   12c38:	ldr	r1, [r0, #56]	; 0x38
   12c3c:	str	r1, [sp, #24]
   12c40:	b	12c50 <close@plt+0x1b6c>
   12c44:	movw	r0, #512	; 0x200
   12c48:	str	r0, [sp, #24]
   12c4c:	b	12c50 <close@plt+0x1b6c>
   12c50:	ldr	r0, [sp, #24]
   12c54:	ldr	r1, [pc, #304]	; 12d8c <close@plt+0x1ca8>
   12c58:	cmp	r1, r0
   12c5c:	ble	12c6c <close@plt+0x1b88>
   12c60:	ldr	r0, [pc, #292]	; 12d8c <close@plt+0x1ca8>
   12c64:	str	r0, [sp, #20]
   12c68:	b	12cb4 <close@plt+0x1bd0>
   12c6c:	ldr	r0, [sp, #28]
   12c70:	ldr	r1, [r0, #56]	; 0x38
   12c74:	movw	r2, #0
   12c78:	cmp	r2, r1
   12c7c:	bge	12ca0 <close@plt+0x1bbc>
   12c80:	ldr	r0, [sp, #28]
   12c84:	ldr	r1, [r0, #56]	; 0x38
   12c88:	cmp	r1, #536870912	; 0x20000000
   12c8c:	bhi	12ca0 <close@plt+0x1bbc>
   12c90:	ldr	r0, [sp, #28]
   12c94:	ldr	r1, [r0, #56]	; 0x38
   12c98:	str	r1, [sp, #16]
   12c9c:	b	12cac <close@plt+0x1bc8>
   12ca0:	movw	r0, #512	; 0x200
   12ca4:	str	r0, [sp, #16]
   12ca8:	b	12cac <close@plt+0x1bc8>
   12cac:	ldr	r0, [sp, #16]
   12cb0:	str	r0, [sp, #20]
   12cb4:	ldr	r0, [sp, #20]
   12cb8:	ldr	r1, [pc, #208]	; 12d90 <close@plt+0x1cac>
   12cbc:	cmp	r1, r0
   12cc0:	bcs	12cd0 <close@plt+0x1bec>
   12cc4:	ldr	r0, [pc, #196]	; 12d90 <close@plt+0x1cac>
   12cc8:	str	r0, [sp, #12]
   12ccc:	b	12d7c <close@plt+0x1c98>
   12cd0:	ldr	r0, [sp, #28]
   12cd4:	ldr	r1, [r0, #56]	; 0x38
   12cd8:	movw	r2, #0
   12cdc:	cmp	r2, r1
   12ce0:	bge	12d04 <close@plt+0x1c20>
   12ce4:	ldr	r0, [sp, #28]
   12ce8:	ldr	r1, [r0, #56]	; 0x38
   12cec:	cmp	r1, #536870912	; 0x20000000
   12cf0:	bhi	12d04 <close@plt+0x1c20>
   12cf4:	ldr	r0, [sp, #28]
   12cf8:	ldr	r1, [r0, #56]	; 0x38
   12cfc:	str	r1, [sp, #8]
   12d00:	b	12d10 <close@plt+0x1c2c>
   12d04:	movw	r0, #512	; 0x200
   12d08:	str	r0, [sp, #8]
   12d0c:	b	12d10 <close@plt+0x1c2c>
   12d10:	ldr	r0, [sp, #8]
   12d14:	ldr	r1, [pc, #112]	; 12d8c <close@plt+0x1ca8>
   12d18:	cmp	r1, r0
   12d1c:	ble	12d2c <close@plt+0x1c48>
   12d20:	ldr	r0, [pc, #100]	; 12d8c <close@plt+0x1ca8>
   12d24:	str	r0, [sp, #4]
   12d28:	b	12d74 <close@plt+0x1c90>
   12d2c:	ldr	r0, [sp, #28]
   12d30:	ldr	r1, [r0, #56]	; 0x38
   12d34:	movw	r2, #0
   12d38:	cmp	r2, r1
   12d3c:	bge	12d60 <close@plt+0x1c7c>
   12d40:	ldr	r0, [sp, #28]
   12d44:	ldr	r1, [r0, #56]	; 0x38
   12d48:	cmp	r1, #536870912	; 0x20000000
   12d4c:	bhi	12d60 <close@plt+0x1c7c>
   12d50:	ldr	r0, [sp, #28]
   12d54:	ldr	r1, [r0, #56]	; 0x38
   12d58:	str	r1, [sp]
   12d5c:	b	12d6c <close@plt+0x1c88>
   12d60:	movw	r0, #512	; 0x200
   12d64:	str	r0, [sp]
   12d68:	b	12d6c <close@plt+0x1c88>
   12d6c:	ldr	r0, [sp]
   12d70:	str	r0, [sp, #4]
   12d74:	ldr	r0, [sp, #4]
   12d78:	str	r0, [sp, #12]
   12d7c:	ldr	r0, [sp, #12]
   12d80:	add	sp, sp, #32
   12d84:	add	sp, sp, #16
   12d88:	bx	lr
   12d8c:	andeq	r0, r2, r0
   12d90:	andmi	r0, r0, r0
   12d94:	push	{fp, lr}
   12d98:	mov	fp, sp
   12d9c:	sub	sp, sp, #32
   12da0:	ldr	r0, [pc, #344]	; 12f00 <close@plt+0x1e1c>
   12da4:	str	r0, [fp, #-8]
   12da8:	movw	r0, #0
   12dac:	strb	r0, [fp, #-9]
   12db0:	movw	r0, #57728	; 0xe180
   12db4:	movt	r0, #2
   12db8:	ldr	r0, [r0]
   12dbc:	ldr	r1, [fp, #-8]
   12dc0:	mov	r2, sp
   12dc4:	mov	r3, #0
   12dc8:	str	r3, [r2, #4]
   12dcc:	str	r1, [r2]
   12dd0:	mov	r2, #1
   12dd4:	mov	r1, r3
   12dd8:	bl	10f40 <copy_file_range@plt>
   12ddc:	mov	r1, r0
   12de0:	cmn	r0, #1
   12de4:	str	r1, [sp, #16]
   12de8:	beq	12e10 <close@plt+0x1d2c>
   12dec:	b	12df0 <close@plt+0x1d0c>
   12df0:	ldr	r0, [sp, #16]
   12df4:	cmp	r0, #0
   12df8:	bne	12ee4 <close@plt+0x1e00>
   12dfc:	b	12e00 <close@plt+0x1d1c>
   12e00:	ldrb	r0, [fp, #-9]
   12e04:	and	r0, r0, #1
   12e08:	str	r0, [fp, #-4]
   12e0c:	b	12ef4 <close@plt+0x1e10>
   12e10:	bl	11030 <__errno_location@plt>
   12e14:	ldr	r0, [r0]
   12e18:	cmp	r0, #38	; 0x26
   12e1c:	beq	12e84 <close@plt+0x1da0>
   12e20:	bl	11030 <__errno_location@plt>
   12e24:	ldr	r0, [r0]
   12e28:	bl	13840 <close@plt+0x275c>
   12e2c:	tst	r0, #1
   12e30:	bne	12e84 <close@plt+0x1da0>
   12e34:	bl	11030 <__errno_location@plt>
   12e38:	ldr	r0, [r0]
   12e3c:	cmp	r0, #22
   12e40:	beq	12e84 <close@plt+0x1da0>
   12e44:	bl	11030 <__errno_location@plt>
   12e48:	ldr	r0, [r0]
   12e4c:	cmp	r0, #9
   12e50:	beq	12e84 <close@plt+0x1da0>
   12e54:	bl	11030 <__errno_location@plt>
   12e58:	ldr	r0, [r0]
   12e5c:	cmp	r0, #18
   12e60:	beq	12e84 <close@plt+0x1da0>
   12e64:	bl	11030 <__errno_location@plt>
   12e68:	ldr	r0, [r0]
   12e6c:	cmp	r0, #26
   12e70:	beq	12e84 <close@plt+0x1da0>
   12e74:	bl	11030 <__errno_location@plt>
   12e78:	ldr	r0, [r0]
   12e7c:	cmp	r0, #1
   12e80:	bne	12e90 <close@plt+0x1dac>
   12e84:	movw	r0, #0
   12e88:	str	r0, [fp, #-4]
   12e8c:	b	12ef4 <close@plt+0x1e10>
   12e90:	bl	11030 <__errno_location@plt>
   12e94:	ldr	r1, [r0]
   12e98:	movw	r0, #57724	; 0xe17c
   12e9c:	movt	r0, #2
   12ea0:	ldr	r2, [r0]
   12ea4:	movw	r0, #0
   12ea8:	movw	lr, #3
   12eac:	str	r1, [sp, #12]
   12eb0:	mov	r1, lr
   12eb4:	bl	161b8 <close@plt+0x50d4>
   12eb8:	movw	r1, #0
   12ebc:	str	r0, [sp, #8]
   12ec0:	mov	r0, r1
   12ec4:	ldr	r1, [sp, #12]
   12ec8:	movw	r2, #52471	; 0xccf7
   12ecc:	movt	r2, #1
   12ed0:	ldr	r3, [sp, #8]
   12ed4:	bl	10f94 <error@plt>
   12ed8:	mvn	r0, #0
   12edc:	str	r0, [fp, #-4]
   12ee0:	b	12ef4 <close@plt+0x1e10>
   12ee4:	b	12ee8 <close@plt+0x1e04>
   12ee8:	movw	r0, #1
   12eec:	strb	r0, [fp, #-9]
   12ef0:	b	12db0 <close@plt+0x1ccc>
   12ef4:	ldr	r0, [fp, #-4]
   12ef8:	mov	sp, fp
   12efc:	pop	{fp, pc}
   12f00:	andmi	r0, r0, r0
   12f04:	push	{fp, lr}
   12f08:	mov	fp, sp
   12f0c:	sub	sp, sp, #32
   12f10:	str	r0, [fp, #-8]
   12f14:	str	r1, [fp, #-12]
   12f18:	movw	r0, #57728	; 0xe180
   12f1c:	movt	r0, #2
   12f20:	ldr	r0, [r0]
   12f24:	ldr	r1, [fp, #-8]
   12f28:	ldr	r2, [fp, #-12]
   12f2c:	bl	16534 <close@plt+0x5450>
   12f30:	str	r0, [sp, #16]
   12f34:	ldr	r0, [sp, #16]
   12f38:	cmn	r0, #1
   12f3c:	bne	12f98 <close@plt+0x1eb4>
   12f40:	bl	11030 <__errno_location@plt>
   12f44:	ldr	r1, [r0]
   12f48:	movw	r0, #57724	; 0xe17c
   12f4c:	movt	r0, #2
   12f50:	ldr	r2, [r0]
   12f54:	movw	r0, #0
   12f58:	movw	lr, #3
   12f5c:	str	r1, [sp, #12]
   12f60:	mov	r1, lr
   12f64:	bl	161b8 <close@plt+0x50d4>
   12f68:	movw	r1, #0
   12f6c:	str	r0, [sp, #8]
   12f70:	mov	r0, r1
   12f74:	ldr	r1, [sp, #12]
   12f78:	movw	r2, #52471	; 0xccf7
   12f7c:	movt	r2, #1
   12f80:	ldr	r3, [sp, #8]
   12f84:	bl	10f94 <error@plt>
   12f88:	movw	r0, #0
   12f8c:	and	r0, r0, #1
   12f90:	strb	r0, [fp, #-1]
   12f94:	b	13004 <close@plt+0x1f20>
   12f98:	ldr	r0, [sp, #16]
   12f9c:	cmp	r0, #0
   12fa0:	bne	12fb4 <close@plt+0x1ed0>
   12fa4:	movw	r0, #1
   12fa8:	and	r0, r0, #1
   12fac:	strb	r0, [fp, #-1]
   12fb0:	b	13004 <close@plt+0x1f20>
   12fb4:	ldr	r1, [fp, #-8]
   12fb8:	ldr	r2, [sp, #16]
   12fbc:	movw	r0, #1
   12fc0:	bl	13cec <close@plt+0x2c08>
   12fc4:	ldr	r1, [sp, #16]
   12fc8:	cmp	r0, r1
   12fcc:	beq	13000 <close@plt+0x1f1c>
   12fd0:	bl	11030 <__errno_location@plt>
   12fd4:	ldr	r1, [r0]
   12fd8:	movw	r0, #51811	; 0xca63
   12fdc:	movt	r0, #1
   12fe0:	str	r1, [sp, #4]
   12fe4:	bl	11000 <gettext@plt>
   12fe8:	movw	r1, #1
   12fec:	str	r0, [sp]
   12ff0:	mov	r0, r1
   12ff4:	ldr	r1, [sp, #4]
   12ff8:	ldr	r2, [sp]
   12ffc:	bl	10f94 <error@plt>
   13000:	b	12f18 <close@plt+0x1e34>
   13004:	ldrb	r0, [fp, #-1]
   13008:	and	r0, r0, #1
   1300c:	mov	sp, fp
   13010:	pop	{fp, pc}
   13014:	push	{r4, r5, r6, r7, fp, lr}
   13018:	add	fp, sp, #16
   1301c:	sub	sp, sp, #96	; 0x60
   13020:	ldr	ip, [fp, #28]
   13024:	ldr	lr, [fp, #24]
   13028:	ldr	r4, [fp, #20]
   1302c:	ldr	r5, [fp, #16]
   13030:	ldr	r6, [fp, #12]
   13034:	ldr	r7, [fp, #8]
   13038:	str	r0, [fp, #-24]	; 0xffffffe8
   1303c:	str	r1, [fp, #-28]	; 0xffffffe4
   13040:	str	r2, [fp, #-32]	; 0xffffffe0
   13044:	str	r3, [fp, #-36]	; 0xffffffdc
   13048:	and	r0, r7, #1
   1304c:	strb	r0, [fp, #-37]	; 0xffffffdb
   13050:	and	r0, r6, #1
   13054:	strb	r0, [fp, #-38]	; 0xffffffda
   13058:	and	r0, r5, #1
   1305c:	strb	r0, [fp, #-39]	; 0xffffffd9
   13060:	and	r0, r4, #1
   13064:	strb	r0, [fp, #-40]	; 0xffffffd8
   13068:	and	r0, lr, #1
   1306c:	strb	r0, [fp, #-41]	; 0xffffffd7
   13070:	and	r0, ip, #1
   13074:	strb	r0, [fp, #-42]	; 0xffffffd6
   13078:	movw	r0, #57736	; 0xe188
   1307c:	movt	r0, #2
   13080:	ldr	r0, [r0]
   13084:	str	r0, [fp, #-48]	; 0xffffffd0
   13088:	movw	r0, #1
   1308c:	strb	r0, [fp, #-49]	; 0xffffffcf
   13090:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13094:	str	r0, [sp, #56]	; 0x38
   13098:	ldr	r0, [sp, #56]	; 0x38
   1309c:	add	r0, r0, #1
   130a0:	str	r0, [sp, #52]	; 0x34
   130a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   130a8:	str	r0, [sp, #48]	; 0x30
   130ac:	b	130b0 <close@plt+0x1fcc>
   130b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   130b4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   130b8:	add	r0, r0, r1
   130bc:	ldr	r1, [sp, #48]	; 0x30
   130c0:	cmp	r0, r1
   130c4:	bhi	1316c <close@plt+0x2088>
   130c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   130cc:	str	r0, [sp, #44]	; 0x2c
   130d0:	ldr	r1, [sp, #44]	; 0x2c
   130d4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   130d8:	movw	r0, #1
   130dc:	bl	13cec <close@plt+0x2c08>
   130e0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   130e4:	cmp	r0, r1
   130e8:	beq	1311c <close@plt+0x2038>
   130ec:	bl	11030 <__errno_location@plt>
   130f0:	ldr	r1, [r0]
   130f4:	movw	r0, #51811	; 0xca63
   130f8:	movt	r0, #1
   130fc:	str	r1, [sp, #24]
   13100:	bl	11000 <gettext@plt>
   13104:	movw	r1, #1
   13108:	str	r0, [sp, #20]
   1310c:	mov	r0, r1
   13110:	ldr	r1, [sp, #24]
   13114:	ldr	r2, [sp, #20]
   13118:	bl	10f94 <error@plt>
   1311c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   13120:	ldr	r1, [sp, #44]	; 0x2c
   13124:	add	r0, r1, r0
   13128:	str	r0, [sp, #44]	; 0x2c
   1312c:	ldr	r0, [sp, #48]	; 0x30
   13130:	ldr	r1, [sp, #44]	; 0x2c
   13134:	sub	r0, r0, r1
   13138:	str	r0, [sp, #40]	; 0x28
   1313c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   13140:	ldr	r1, [sp, #40]	; 0x28
   13144:	cmp	r0, r1
   13148:	ble	130d0 <close@plt+0x1fec>
   1314c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13150:	ldr	r1, [sp, #44]	; 0x2c
   13154:	ldr	r2, [sp, #40]	; 0x28
   13158:	bl	10ebc <memmove@plt>
   1315c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13160:	ldr	r1, [sp, #40]	; 0x28
   13164:	add	r0, r0, r1
   13168:	str	r0, [sp, #48]	; 0x30
   1316c:	ldr	r0, [sp, #52]	; 0x34
   13170:	ldr	r1, [sp, #56]	; 0x38
   13174:	cmp	r0, r1
   13178:	bls	133b0 <close@plt+0x22cc>
   1317c:	movw	r0, #0
   13180:	strb	r0, [sp, #39]	; 0x27
   13184:	movw	r0, #0
   13188:	str	r0, [sp, #32]
   1318c:	ldrb	r0, [fp, #-49]	; 0xffffffcf
   13190:	tst	r0, #1
   13194:	beq	13288 <close@plt+0x21a4>
   13198:	movw	r0, #57728	; 0xe180
   1319c:	movt	r0, #2
   131a0:	ldr	r0, [r0]
   131a4:	movw	r1, #21531	; 0x541b
   131a8:	add	r2, sp, #32
   131ac:	bl	10f4c <ioctl@plt>
   131b0:	cmp	r0, #0
   131b4:	bge	13288 <close@plt+0x21a4>
   131b8:	bl	11030 <__errno_location@plt>
   131bc:	ldr	r0, [r0]
   131c0:	cmp	r0, #95	; 0x5f
   131c4:	beq	13208 <close@plt+0x2124>
   131c8:	bl	11030 <__errno_location@plt>
   131cc:	ldr	r0, [r0]
   131d0:	cmp	r0, #25
   131d4:	beq	13208 <close@plt+0x2124>
   131d8:	bl	11030 <__errno_location@plt>
   131dc:	ldr	r0, [r0]
   131e0:	cmp	r0, #22
   131e4:	beq	13208 <close@plt+0x2124>
   131e8:	bl	11030 <__errno_location@plt>
   131ec:	ldr	r0, [r0]
   131f0:	cmp	r0, #19
   131f4:	beq	13208 <close@plt+0x2124>
   131f8:	bl	11030 <__errno_location@plt>
   131fc:	ldr	r0, [r0]
   13200:	cmp	r0, #38	; 0x26
   13204:	bne	13214 <close@plt+0x2130>
   13208:	movw	r0, #0
   1320c:	strb	r0, [fp, #-49]	; 0xffffffcf
   13210:	b	13284 <close@plt+0x21a0>
   13214:	bl	11030 <__errno_location@plt>
   13218:	ldr	r1, [r0]
   1321c:	movw	r0, #52213	; 0xcbf5
   13220:	movt	r0, #1
   13224:	str	r1, [sp, #16]
   13228:	bl	11000 <gettext@plt>
   1322c:	movw	r1, #57724	; 0xe17c
   13230:	movt	r1, #2
   13234:	ldr	r1, [r1]
   13238:	movw	lr, #4
   1323c:	str	r0, [sp, #12]
   13240:	mov	r0, lr
   13244:	bl	16064 <close@plt+0x4f80>
   13248:	movw	r1, #0
   1324c:	str	r0, [sp, #8]
   13250:	mov	r0, r1
   13254:	ldr	r1, [sp, #16]
   13258:	ldr	r2, [sp, #12]
   1325c:	ldr	r3, [sp, #8]
   13260:	bl	10f94 <error@plt>
   13264:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13268:	movw	r1, #57736	; 0xe188
   1326c:	movt	r1, #2
   13270:	str	r0, [r1]
   13274:	movw	r0, #0
   13278:	and	r0, r0, #1
   1327c:	strb	r0, [fp, #-17]	; 0xffffffef
   13280:	b	13830 <close@plt+0x274c>
   13284:	b	13288 <close@plt+0x21a4>
   13288:	ldr	r0, [sp, #32]
   1328c:	cmp	r0, #0
   13290:	beq	1329c <close@plt+0x21b8>
   13294:	movw	r0, #1
   13298:	strb	r0, [sp, #39]	; 0x27
   1329c:	ldrb	r0, [sp, #39]	; 0x27
   132a0:	tst	r0, #1
   132a4:	bne	132b4 <close@plt+0x21d0>
   132a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   132ac:	add	r1, sp, #48	; 0x30
   132b0:	bl	13878 <close@plt+0x2794>
   132b4:	movw	r0, #57728	; 0xe180
   132b8:	movt	r0, #2
   132bc:	ldr	r0, [r0]
   132c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   132c4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   132c8:	bl	16534 <close@plt+0x5450>
   132cc:	str	r0, [sp, #28]
   132d0:	ldr	r0, [sp, #28]
   132d4:	cmn	r0, #1
   132d8:	bne	13350 <close@plt+0x226c>
   132dc:	bl	11030 <__errno_location@plt>
   132e0:	ldr	r1, [r0]
   132e4:	movw	r0, #57724	; 0xe17c
   132e8:	movt	r0, #2
   132ec:	ldr	r2, [r0]
   132f0:	movw	r0, #0
   132f4:	movw	lr, #3
   132f8:	str	r1, [sp, #4]
   132fc:	mov	r1, lr
   13300:	bl	161b8 <close@plt+0x50d4>
   13304:	movw	r1, #0
   13308:	str	r0, [sp]
   1330c:	mov	r0, r1
   13310:	ldr	r1, [sp, #4]
   13314:	movw	r2, #52471	; 0xccf7
   13318:	movt	r2, #1
   1331c:	ldr	r3, [sp]
   13320:	bl	10f94 <error@plt>
   13324:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13328:	add	r1, sp, #48	; 0x30
   1332c:	bl	13878 <close@plt+0x2794>
   13330:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13334:	movw	r1, #57736	; 0xe188
   13338:	movt	r1, #2
   1333c:	str	r0, [r1]
   13340:	movw	r0, #0
   13344:	and	r0, r0, #1
   13348:	strb	r0, [fp, #-17]	; 0xffffffef
   1334c:	b	13830 <close@plt+0x274c>
   13350:	ldr	r0, [sp, #28]
   13354:	cmp	r0, #0
   13358:	bne	13388 <close@plt+0x22a4>
   1335c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13360:	add	r1, sp, #48	; 0x30
   13364:	bl	13878 <close@plt+0x2794>
   13368:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1336c:	movw	r1, #57736	; 0xe188
   13370:	movt	r1, #2
   13374:	str	r0, [r1]
   13378:	movw	r0, #1
   1337c:	and	r0, r0, #1
   13380:	strb	r0, [fp, #-17]	; 0xffffffef
   13384:	b	13830 <close@plt+0x274c>
   13388:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1338c:	str	r0, [sp, #52]	; 0x34
   13390:	ldr	r0, [sp, #52]	; 0x34
   13394:	ldr	r1, [sp, #28]
   13398:	add	r0, r0, r1
   1339c:	str	r0, [sp, #56]	; 0x38
   133a0:	ldr	r0, [sp, #56]	; 0x38
   133a4:	movw	r1, #10
   133a8:	strb	r1, [r0]
   133ac:	b	134b8 <close@plt+0x23d4>
   133b0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   133b4:	add	r0, r0, #1
   133b8:	str	r0, [fp, #-48]	; 0xffffffd0
   133bc:	cmp	r0, #0
   133c0:	ble	13438 <close@plt+0x2354>
   133c4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   133c8:	cmp	r0, #2
   133cc:	blt	13400 <close@plt+0x231c>
   133d0:	movw	r0, #2
   133d4:	str	r0, [fp, #-48]	; 0xffffffd0
   133d8:	ldrb	r0, [fp, #-42]	; 0xffffffd6
   133dc:	tst	r0, #1
   133e0:	beq	133fc <close@plt+0x2318>
   133e4:	ldr	r0, [sp, #52]	; 0x34
   133e8:	add	r1, r0, #1
   133ec:	str	r1, [sp, #52]	; 0x34
   133f0:	ldrb	r0, [r0]
   133f4:	strb	r0, [fp, #-43]	; 0xffffffd5
   133f8:	b	134cc <close@plt+0x23e8>
   133fc:	b	13400 <close@plt+0x231c>
   13400:	ldrb	r0, [fp, #-39]	; 0xffffffd9
   13404:	tst	r0, #1
   13408:	beq	13434 <close@plt+0x2350>
   1340c:	ldrb	r0, [fp, #-40]	; 0xffffffd8
   13410:	tst	r0, #1
   13414:	bne	13434 <close@plt+0x2350>
   13418:	bl	13910 <close@plt+0x282c>
   1341c:	ldr	r0, [sp, #48]	; 0x30
   13420:	movw	lr, #57588	; 0xe0f4
   13424:	movt	lr, #2
   13428:	ldr	r1, [lr]
   1342c:	bl	10f04 <stpcpy@plt>
   13430:	str	r0, [sp, #48]	; 0x30
   13434:	b	13438 <close@plt+0x2354>
   13438:	ldrb	r0, [fp, #-41]	; 0xffffffd7
   1343c:	tst	r0, #1
   13440:	beq	134a4 <close@plt+0x23c0>
   13444:	movw	r0, #57732	; 0xe184
   13448:	movt	r0, #2
   1344c:	ldrb	r0, [r0]
   13450:	tst	r0, #1
   13454:	beq	13490 <close@plt+0x23ac>
   13458:	ldr	r0, [sp, #48]	; 0x30
   1345c:	add	r1, r0, #1
   13460:	str	r1, [sp, #48]	; 0x30
   13464:	movw	r1, #94	; 0x5e
   13468:	strb	r1, [r0]
   1346c:	ldr	r0, [sp, #48]	; 0x30
   13470:	add	r1, r0, #1
   13474:	str	r1, [sp, #48]	; 0x30
   13478:	movw	r1, #77	; 0x4d
   1347c:	strb	r1, [r0]
   13480:	movw	r0, #57732	; 0xe184
   13484:	movt	r0, #2
   13488:	movw	r1, #0
   1348c:	strb	r1, [r0]
   13490:	ldr	r0, [sp, #48]	; 0x30
   13494:	add	r1, r0, #1
   13498:	str	r1, [sp, #48]	; 0x30
   1349c:	movw	r1, #36	; 0x24
   134a0:	strb	r1, [r0]
   134a4:	ldr	r0, [sp, #48]	; 0x30
   134a8:	add	r1, r0, #1
   134ac:	str	r1, [sp, #48]	; 0x30
   134b0:	movw	r1, #10
   134b4:	strb	r1, [r0]
   134b8:	ldr	r0, [sp, #52]	; 0x34
   134bc:	add	r1, r0, #1
   134c0:	str	r1, [sp, #52]	; 0x34
   134c4:	ldrb	r0, [r0]
   134c8:	strb	r0, [fp, #-43]	; 0xffffffd5
   134cc:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   134d0:	cmp	r0, #10
   134d4:	beq	130b0 <close@plt+0x1fcc>
   134d8:	movw	r0, #57732	; 0xe184
   134dc:	movt	r0, #2
   134e0:	ldrb	r0, [r0]
   134e4:	tst	r0, #1
   134e8:	beq	13510 <close@plt+0x242c>
   134ec:	ldr	r0, [sp, #48]	; 0x30
   134f0:	add	r1, r0, #1
   134f4:	str	r1, [sp, #48]	; 0x30
   134f8:	movw	r1, #13
   134fc:	strb	r1, [r0]
   13500:	movw	r0, #57732	; 0xe184
   13504:	movt	r0, #2
   13508:	movw	r1, #0
   1350c:	strb	r1, [r0]
   13510:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13514:	cmp	r0, #0
   13518:	blt	13544 <close@plt+0x2460>
   1351c:	ldrb	r0, [fp, #-39]	; 0xffffffd9
   13520:	tst	r0, #1
   13524:	beq	13544 <close@plt+0x2460>
   13528:	bl	13910 <close@plt+0x282c>
   1352c:	ldr	r0, [sp, #48]	; 0x30
   13530:	movw	lr, #57588	; 0xe0f4
   13534:	movt	lr, #2
   13538:	ldr	r1, [lr]
   1353c:	bl	10f04 <stpcpy@plt>
   13540:	str	r0, [sp, #48]	; 0x30
   13544:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   13548:	tst	r0, #1
   1354c:	beq	13718 <close@plt+0x2634>
   13550:	b	13554 <close@plt+0x2470>
   13554:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13558:	cmp	r0, #32
   1355c:	blt	13680 <close@plt+0x259c>
   13560:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13564:	cmp	r0, #127	; 0x7f
   13568:	bge	13584 <close@plt+0x24a0>
   1356c:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13570:	ldr	r1, [sp, #48]	; 0x30
   13574:	add	r2, r1, #1
   13578:	str	r2, [sp, #48]	; 0x30
   1357c:	strb	r0, [r1]
   13580:	b	1367c <close@plt+0x2598>
   13584:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13588:	cmp	r0, #127	; 0x7f
   1358c:	bne	135bc <close@plt+0x24d8>
   13590:	ldr	r0, [sp, #48]	; 0x30
   13594:	add	r1, r0, #1
   13598:	str	r1, [sp, #48]	; 0x30
   1359c:	movw	r1, #94	; 0x5e
   135a0:	strb	r1, [r0]
   135a4:	ldr	r0, [sp, #48]	; 0x30
   135a8:	add	r1, r0, #1
   135ac:	str	r1, [sp, #48]	; 0x30
   135b0:	movw	r1, #63	; 0x3f
   135b4:	strb	r1, [r0]
   135b8:	b	13678 <close@plt+0x2594>
   135bc:	ldr	r0, [sp, #48]	; 0x30
   135c0:	add	r1, r0, #1
   135c4:	str	r1, [sp, #48]	; 0x30
   135c8:	movw	r1, #77	; 0x4d
   135cc:	strb	r1, [r0]
   135d0:	ldr	r0, [sp, #48]	; 0x30
   135d4:	add	r1, r0, #1
   135d8:	str	r1, [sp, #48]	; 0x30
   135dc:	movw	r1, #45	; 0x2d
   135e0:	strb	r1, [r0]
   135e4:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   135e8:	cmp	r0, #160	; 0xa0
   135ec:	blt	13644 <close@plt+0x2560>
   135f0:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   135f4:	cmp	r0, #255	; 0xff
   135f8:	bge	13618 <close@plt+0x2534>
   135fc:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13600:	sub	r0, r0, #128	; 0x80
   13604:	ldr	r1, [sp, #48]	; 0x30
   13608:	add	r2, r1, #1
   1360c:	str	r2, [sp, #48]	; 0x30
   13610:	strb	r0, [r1]
   13614:	b	13640 <close@plt+0x255c>
   13618:	ldr	r0, [sp, #48]	; 0x30
   1361c:	add	r1, r0, #1
   13620:	str	r1, [sp, #48]	; 0x30
   13624:	movw	r1, #94	; 0x5e
   13628:	strb	r1, [r0]
   1362c:	ldr	r0, [sp, #48]	; 0x30
   13630:	add	r1, r0, #1
   13634:	str	r1, [sp, #48]	; 0x30
   13638:	movw	r1, #63	; 0x3f
   1363c:	strb	r1, [r0]
   13640:	b	13674 <close@plt+0x2590>
   13644:	ldr	r0, [sp, #48]	; 0x30
   13648:	add	r1, r0, #1
   1364c:	str	r1, [sp, #48]	; 0x30
   13650:	movw	r1, #94	; 0x5e
   13654:	strb	r1, [r0]
   13658:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   1365c:	sub	r0, r0, #128	; 0x80
   13660:	add	r0, r0, #64	; 0x40
   13664:	ldr	r1, [sp, #48]	; 0x30
   13668:	add	r2, r1, #1
   1366c:	str	r2, [sp, #48]	; 0x30
   13670:	strb	r0, [r1]
   13674:	b	13678 <close@plt+0x2594>
   13678:	b	1367c <close@plt+0x2598>
   1367c:	b	136fc <close@plt+0x2618>
   13680:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13684:	cmp	r0, #9
   13688:	bne	136b0 <close@plt+0x25cc>
   1368c:	ldrb	r0, [fp, #-38]	; 0xffffffda
   13690:	tst	r0, #1
   13694:	bne	136b0 <close@plt+0x25cc>
   13698:	ldr	r0, [sp, #48]	; 0x30
   1369c:	add	r1, r0, #1
   136a0:	str	r1, [sp, #48]	; 0x30
   136a4:	movw	r1, #9
   136a8:	strb	r1, [r0]
   136ac:	b	136f8 <close@plt+0x2614>
   136b0:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   136b4:	cmp	r0, #10
   136b8:	bne	136c8 <close@plt+0x25e4>
   136bc:	mvn	r0, #0
   136c0:	str	r0, [fp, #-48]	; 0xffffffd0
   136c4:	b	13714 <close@plt+0x2630>
   136c8:	ldr	r0, [sp, #48]	; 0x30
   136cc:	add	r1, r0, #1
   136d0:	str	r1, [sp, #48]	; 0x30
   136d4:	movw	r1, #94	; 0x5e
   136d8:	strb	r1, [r0]
   136dc:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   136e0:	add	r0, r0, #64	; 0x40
   136e4:	ldr	r1, [sp, #48]	; 0x30
   136e8:	add	r2, r1, #1
   136ec:	str	r2, [sp, #48]	; 0x30
   136f0:	strb	r0, [r1]
   136f4:	b	136f8 <close@plt+0x2614>
   136f8:	b	136fc <close@plt+0x2618>
   136fc:	ldr	r0, [sp, #52]	; 0x34
   13700:	add	r1, r0, #1
   13704:	str	r1, [sp, #52]	; 0x34
   13708:	ldrb	r0, [r0]
   1370c:	strb	r0, [fp, #-43]	; 0xffffffd5
   13710:	b	13554 <close@plt+0x2470>
   13714:	b	1382c <close@plt+0x2748>
   13718:	b	1371c <close@plt+0x2638>
   1371c:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13720:	cmp	r0, #9
   13724:	bne	13764 <close@plt+0x2680>
   13728:	ldrb	r0, [fp, #-38]	; 0xffffffda
   1372c:	tst	r0, #1
   13730:	beq	13764 <close@plt+0x2680>
   13734:	ldr	r0, [sp, #48]	; 0x30
   13738:	add	r1, r0, #1
   1373c:	str	r1, [sp, #48]	; 0x30
   13740:	movw	r1, #94	; 0x5e
   13744:	strb	r1, [r0]
   13748:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   1374c:	add	r0, r0, #64	; 0x40
   13750:	ldr	r1, [sp, #48]	; 0x30
   13754:	add	r2, r1, #1
   13758:	str	r2, [sp, #48]	; 0x30
   1375c:	strb	r0, [r1]
   13760:	b	13810 <close@plt+0x272c>
   13764:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13768:	cmp	r0, #10
   1376c:	beq	13800 <close@plt+0x271c>
   13770:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13774:	cmp	r0, #13
   13778:	bne	137e8 <close@plt+0x2704>
   1377c:	ldr	r0, [sp, #52]	; 0x34
   13780:	ldrb	r0, [r0]
   13784:	cmp	r0, #10
   13788:	bne	137e8 <close@plt+0x2704>
   1378c:	ldrb	r0, [fp, #-41]	; 0xffffffd7
   13790:	tst	r0, #1
   13794:	beq	137e8 <close@plt+0x2704>
   13798:	ldr	r0, [sp, #52]	; 0x34
   1379c:	ldr	r1, [sp, #56]	; 0x38
   137a0:	cmp	r0, r1
   137a4:	bne	137bc <close@plt+0x26d8>
   137a8:	movw	r0, #57732	; 0xe184
   137ac:	movt	r0, #2
   137b0:	movw	r1, #1
   137b4:	strb	r1, [r0]
   137b8:	b	137e4 <close@plt+0x2700>
   137bc:	ldr	r0, [sp, #48]	; 0x30
   137c0:	add	r1, r0, #1
   137c4:	str	r1, [sp, #48]	; 0x30
   137c8:	movw	r1, #94	; 0x5e
   137cc:	strb	r1, [r0]
   137d0:	ldr	r0, [sp, #48]	; 0x30
   137d4:	add	r1, r0, #1
   137d8:	str	r1, [sp, #48]	; 0x30
   137dc:	movw	r1, #77	; 0x4d
   137e0:	strb	r1, [r0]
   137e4:	b	137fc <close@plt+0x2718>
   137e8:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   137ec:	ldr	r1, [sp, #48]	; 0x30
   137f0:	add	r2, r1, #1
   137f4:	str	r2, [sp, #48]	; 0x30
   137f8:	strb	r0, [r1]
   137fc:	b	1380c <close@plt+0x2728>
   13800:	mvn	r0, #0
   13804:	str	r0, [fp, #-48]	; 0xffffffd0
   13808:	b	13828 <close@plt+0x2744>
   1380c:	b	13810 <close@plt+0x272c>
   13810:	ldr	r0, [sp, #52]	; 0x34
   13814:	add	r1, r0, #1
   13818:	str	r1, [sp, #52]	; 0x34
   1381c:	ldrb	r0, [r0]
   13820:	strb	r0, [fp, #-43]	; 0xffffffd5
   13824:	b	1371c <close@plt+0x2638>
   13828:	b	1382c <close@plt+0x2748>
   1382c:	b	130ac <close@plt+0x1fc8>
   13830:	ldrb	r0, [fp, #-17]	; 0xffffffef
   13834:	and	r0, r0, #1
   13838:	sub	sp, fp, #16
   1383c:	pop	{r4, r5, r6, r7, fp, pc}
   13840:	sub	sp, sp, #8
   13844:	str	r0, [sp, #4]
   13848:	ldr	r0, [sp, #4]
   1384c:	cmp	r0, #95	; 0x5f
   13850:	movw	r0, #1
   13854:	str	r0, [sp]
   13858:	beq	13868 <close@plt+0x2784>
   1385c:	movw	r0, #0
   13860:	str	r0, [sp]
   13864:	b	13868 <close@plt+0x2784>
   13868:	ldr	r0, [sp]
   1386c:	and	r0, r0, #1
   13870:	add	sp, sp, #8
   13874:	bx	lr
   13878:	push	{fp, lr}
   1387c:	mov	fp, sp
   13880:	sub	sp, sp, #24
   13884:	str	r0, [fp, #-4]
   13888:	str	r1, [fp, #-8]
   1388c:	ldr	r0, [fp, #-8]
   13890:	ldr	r0, [r0]
   13894:	ldr	r1, [fp, #-4]
   13898:	sub	r0, r0, r1
   1389c:	str	r0, [sp, #12]
   138a0:	ldr	r0, [sp, #12]
   138a4:	movw	r1, #0
   138a8:	cmp	r1, r0
   138ac:	bge	13908 <close@plt+0x2824>
   138b0:	ldr	r1, [fp, #-4]
   138b4:	ldr	r2, [sp, #12]
   138b8:	movw	r0, #1
   138bc:	bl	13cec <close@plt+0x2c08>
   138c0:	ldr	r1, [sp, #12]
   138c4:	cmp	r0, r1
   138c8:	beq	138fc <close@plt+0x2818>
   138cc:	bl	11030 <__errno_location@plt>
   138d0:	ldr	r1, [r0]
   138d4:	movw	r0, #51811	; 0xca63
   138d8:	movt	r0, #1
   138dc:	str	r1, [sp, #8]
   138e0:	bl	11000 <gettext@plt>
   138e4:	movw	r1, #1
   138e8:	str	r0, [sp, #4]
   138ec:	mov	r0, r1
   138f0:	ldr	r1, [sp, #8]
   138f4:	ldr	r2, [sp, #4]
   138f8:	bl	10f94 <error@plt>
   138fc:	ldr	r0, [fp, #-4]
   13900:	ldr	r1, [fp, #-8]
   13904:	str	r0, [r1]
   13908:	mov	sp, fp
   1390c:	pop	{fp, pc}
   13910:	sub	sp, sp, #4
   13914:	movw	r0, #57592	; 0xe0f8
   13918:	movt	r0, #2
   1391c:	ldr	r0, [r0]
   13920:	str	r0, [sp]
   13924:	ldr	r0, [sp]
   13928:	ldrb	r1, [r0]
   1392c:	movw	r2, #1
   13930:	add	r2, r1, r2
   13934:	strb	r2, [r0]
   13938:	and	r0, r1, #255	; 0xff
   1393c:	cmp	r0, #57	; 0x39
   13940:	bge	13948 <close@plt+0x2864>
   13944:	b	13a04 <close@plt+0x2920>
   13948:	ldr	r0, [sp]
   1394c:	mvn	r1, #0
   13950:	add	r1, r0, r1
   13954:	str	r1, [sp]
   13958:	movw	r1, #48	; 0x30
   1395c:	strb	r1, [r0]
   13960:	ldr	r0, [sp]
   13964:	movw	r1, #57596	; 0xe0fc
   13968:	movt	r1, #2
   1396c:	ldr	r1, [r1]
   13970:	cmp	r0, r1
   13974:	bcs	13924 <close@plt+0x2840>
   13978:	movw	r0, #57596	; 0xe0fc
   1397c:	movt	r0, #2
   13980:	ldr	r0, [r0]
   13984:	movw	r1, #57600	; 0xe100
   13988:	movt	r1, #2
   1398c:	cmp	r0, r1
   13990:	bls	139bc <close@plt+0x28d8>
   13994:	movw	r0, #57596	; 0xe0fc
   13998:	movt	r0, #2
   1399c:	ldr	r1, [r0]
   139a0:	mvn	r2, #0
   139a4:	add	r3, r1, r2
   139a8:	str	r3, [r0]
   139ac:	add	r0, r1, r2
   139b0:	movw	r1, #49	; 0x31
   139b4:	strb	r1, [r0]
   139b8:	b	139cc <close@plt+0x28e8>
   139bc:	movw	r0, #57600	; 0xe100
   139c0:	movt	r0, #2
   139c4:	movw	r1, #62	; 0x3e
   139c8:	strb	r1, [r0]
   139cc:	movw	r0, #57596	; 0xe0fc
   139d0:	movt	r0, #2
   139d4:	ldr	r0, [r0]
   139d8:	movw	r1, #57588	; 0xe0f4
   139dc:	movt	r1, #2
   139e0:	ldr	r1, [r1]
   139e4:	cmp	r0, r1
   139e8:	bcs	13a04 <close@plt+0x2920>
   139ec:	movw	r0, #57588	; 0xe0f4
   139f0:	movt	r0, #2
   139f4:	ldr	r1, [r0]
   139f8:	mvn	r2, #0
   139fc:	add	r1, r1, r2
   13a00:	str	r1, [r0]
   13a04:	add	sp, sp, #4
   13a08:	bx	lr
   13a0c:	push	{fp, lr}
   13a10:	mov	fp, sp
   13a14:	sub	sp, sp, #8
   13a18:	str	r0, [sp, #4]
   13a1c:	ldr	r0, [sp, #4]
   13a20:	bl	13cac <close@plt+0x2bc8>
   13a24:	mov	sp, fp
   13a28:	pop	{fp, pc}
   13a2c:	push	{fp, lr}
   13a30:	mov	fp, sp
   13a34:	sub	sp, sp, #8
   13a38:	str	r0, [sp, #4]
   13a3c:	str	r1, [sp]
   13a40:	ldr	r0, [sp, #4]
   13a44:	mvn	r1, #0
   13a48:	cmp	r1, r0
   13a4c:	bcs	13a58 <close@plt+0x2974>
   13a50:	mvn	r0, #0
   13a54:	str	r0, [sp, #4]
   13a58:	ldr	r0, [sp]
   13a5c:	mvn	r1, #0
   13a60:	cmp	r1, r0
   13a64:	bcs	13a70 <close@plt+0x298c>
   13a68:	mvn	r0, #0
   13a6c:	str	r0, [sp]
   13a70:	ldr	r0, [sp, #4]
   13a74:	ldr	r1, [sp]
   13a78:	bl	110b4 <aligned_alloc@plt>
   13a7c:	mov	sp, fp
   13a80:	pop	{fp, pc}
   13a84:	sub	sp, sp, #4
   13a88:	str	r0, [sp]
   13a8c:	ldr	r0, [sp]
   13a90:	movw	r1, #57740	; 0xe18c
   13a94:	movt	r1, #2
   13a98:	str	r0, [r1]
   13a9c:	add	sp, sp, #4
   13aa0:	bx	lr
   13aa4:	sub	sp, sp, #4
   13aa8:	and	r0, r0, #1
   13aac:	strb	r0, [sp, #3]
   13ab0:	ldrb	r0, [sp, #3]
   13ab4:	and	r0, r0, #1
   13ab8:	movw	r1, #57744	; 0xe190
   13abc:	movt	r1, #2
   13ac0:	strb	r0, [r1]
   13ac4:	add	sp, sp, #4
   13ac8:	bx	lr
   13acc:	push	{fp, lr}
   13ad0:	mov	fp, sp
   13ad4:	sub	sp, sp, #24
   13ad8:	movw	r0, #57716	; 0xe174
   13adc:	movt	r0, #2
   13ae0:	ldr	r0, [r0]
   13ae4:	bl	1a0f8 <close@plt+0x9014>
   13ae8:	cmp	r0, #0
   13aec:	beq	13bbc <close@plt+0x2ad8>
   13af0:	movw	r0, #57744	; 0xe190
   13af4:	movt	r0, #2
   13af8:	ldrb	r0, [r0]
   13afc:	tst	r0, #1
   13b00:	beq	13b14 <close@plt+0x2a30>
   13b04:	bl	11030 <__errno_location@plt>
   13b08:	ldr	r0, [r0]
   13b0c:	cmp	r0, #32
   13b10:	beq	13bbc <close@plt+0x2ad8>
   13b14:	movw	r0, #51811	; 0xca63
   13b18:	movt	r0, #1
   13b1c:	bl	11000 <gettext@plt>
   13b20:	str	r0, [fp, #-4]
   13b24:	movw	r0, #57740	; 0xe18c
   13b28:	movt	r0, #2
   13b2c:	ldr	r0, [r0]
   13b30:	movw	lr, #0
   13b34:	cmp	r0, lr
   13b38:	beq	13b90 <close@plt+0x2aac>
   13b3c:	bl	11030 <__errno_location@plt>
   13b40:	ldr	r1, [r0]
   13b44:	movw	r0, #57740	; 0xe18c
   13b48:	movt	r0, #2
   13b4c:	ldr	r0, [r0]
   13b50:	str	r1, [fp, #-8]
   13b54:	bl	16160 <close@plt+0x507c>
   13b58:	ldr	r1, [fp, #-4]
   13b5c:	movw	lr, #0
   13b60:	str	r0, [sp, #12]
   13b64:	mov	r0, lr
   13b68:	ldr	lr, [fp, #-8]
   13b6c:	str	r1, [sp, #8]
   13b70:	mov	r1, lr
   13b74:	movw	r2, #52467	; 0xccf3
   13b78:	movt	r2, #1
   13b7c:	ldr	r3, [sp, #12]
   13b80:	ldr	ip, [sp, #8]
   13b84:	str	ip, [sp]
   13b88:	bl	10f94 <error@plt>
   13b8c:	b	13bac <close@plt+0x2ac8>
   13b90:	bl	11030 <__errno_location@plt>
   13b94:	ldr	r1, [r0]
   13b98:	ldr	r3, [fp, #-4]
   13b9c:	movw	r0, #0
   13ba0:	movw	r2, #52471	; 0xccf7
   13ba4:	movt	r2, #1
   13ba8:	bl	10f94 <error@plt>
   13bac:	movw	r0, #57624	; 0xe118
   13bb0:	movt	r0, #2
   13bb4:	ldr	r0, [r0]
   13bb8:	bl	10ed4 <_exit@plt>
   13bbc:	movw	r0, #57712	; 0xe170
   13bc0:	movt	r0, #2
   13bc4:	ldr	r0, [r0]
   13bc8:	bl	1a0f8 <close@plt+0x9014>
   13bcc:	cmp	r0, #0
   13bd0:	beq	13be4 <close@plt+0x2b00>
   13bd4:	movw	r0, #57624	; 0xe118
   13bd8:	movt	r0, #2
   13bdc:	ldr	r0, [r0]
   13be0:	bl	10ed4 <_exit@plt>
   13be4:	mov	sp, fp
   13be8:	pop	{fp, pc}
   13bec:	push	{r4, r5, fp, lr}
   13bf0:	add	fp, sp, #8
   13bf4:	sub	sp, sp, #48	; 0x30
   13bf8:	ldr	r1, [fp, #12]
   13bfc:	ldr	ip, [fp, #8]
   13c00:	ldr	lr, [fp, #16]
   13c04:	str	r0, [fp, #-12]
   13c08:	str	r3, [fp, #-20]	; 0xffffffec
   13c0c:	str	r2, [fp, #-24]	; 0xffffffe8
   13c10:	str	r1, [sp, #28]
   13c14:	str	ip, [sp, #24]
   13c18:	ldr	r0, [fp, #-12]
   13c1c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13c20:	ldr	r3, [fp, #-20]	; 0xffffffec
   13c24:	ldr	r1, [sp, #24]
   13c28:	ldr	ip, [sp, #28]
   13c2c:	ldr	r4, [fp, #16]
   13c30:	mov	r5, sp
   13c34:	str	r4, [r5, #8]
   13c38:	str	ip, [r5, #4]
   13c3c:	str	r1, [r5]
   13c40:	str	lr, [sp, #20]
   13c44:	bl	10e8c <posix_fadvise64@plt>
   13c48:	str	r0, [sp, #16]
   13c4c:	sub	sp, fp, #8
   13c50:	pop	{r4, r5, fp, pc}
   13c54:	push	{fp, lr}
   13c58:	mov	fp, sp
   13c5c:	sub	sp, sp, #24
   13c60:	str	r0, [fp, #-4]
   13c64:	str	r1, [fp, #-8]
   13c68:	ldr	r0, [fp, #-4]
   13c6c:	movw	r1, #0
   13c70:	cmp	r0, r1
   13c74:	beq	13ca4 <close@plt+0x2bc0>
   13c78:	ldr	r0, [fp, #-4]
   13c7c:	bl	11060 <fileno@plt>
   13c80:	ldr	lr, [fp, #-8]
   13c84:	mov	r1, sp
   13c88:	str	lr, [r1, #8]
   13c8c:	mov	lr, #0
   13c90:	str	lr, [r1, #4]
   13c94:	str	lr, [r1]
   13c98:	mov	r2, lr
   13c9c:	mov	r3, lr
   13ca0:	bl	13bec <close@plt+0x2b08>
   13ca4:	mov	sp, fp
   13ca8:	pop	{fp, pc}
   13cac:	push	{fp, lr}
   13cb0:	mov	fp, sp
   13cb4:	sub	sp, sp, #16
   13cb8:	str	r0, [fp, #-4]
   13cbc:	bl	11030 <__errno_location@plt>
   13cc0:	ldr	r0, [r0]
   13cc4:	str	r0, [sp, #8]
   13cc8:	ldr	r0, [fp, #-4]
   13ccc:	bl	10ec8 <free@plt>
   13cd0:	ldr	r0, [sp, #8]
   13cd4:	str	r0, [sp, #4]
   13cd8:	bl	11030 <__errno_location@plt>
   13cdc:	ldr	lr, [sp, #4]
   13ce0:	str	lr, [r0]
   13ce4:	mov	sp, fp
   13ce8:	pop	{fp, pc}
   13cec:	push	{fp, lr}
   13cf0:	mov	fp, sp
   13cf4:	sub	sp, sp, #24
   13cf8:	str	r0, [fp, #-4]
   13cfc:	str	r1, [fp, #-8]
   13d00:	str	r2, [sp, #12]
   13d04:	movw	r0, #0
   13d08:	str	r0, [sp, #8]
   13d0c:	ldr	r0, [fp, #-8]
   13d10:	str	r0, [sp, #4]
   13d14:	ldr	r0, [sp, #12]
   13d18:	cmp	r0, #0
   13d1c:	bls	13d94 <close@plt+0x2cb0>
   13d20:	ldr	r0, [fp, #-4]
   13d24:	ldr	r1, [sp, #4]
   13d28:	ldr	r2, [sp, #12]
   13d2c:	bl	165e4 <close@plt+0x5500>
   13d30:	str	r0, [sp]
   13d34:	ldr	r0, [sp]
   13d38:	cmn	r0, #1
   13d3c:	bne	13d44 <close@plt+0x2c60>
   13d40:	b	13d94 <close@plt+0x2cb0>
   13d44:	ldr	r0, [sp]
   13d48:	cmp	r0, #0
   13d4c:	bne	13d60 <close@plt+0x2c7c>
   13d50:	bl	11030 <__errno_location@plt>
   13d54:	movw	lr, #28
   13d58:	str	lr, [r0]
   13d5c:	b	13d94 <close@plt+0x2cb0>
   13d60:	ldr	r0, [sp]
   13d64:	ldr	r1, [sp, #8]
   13d68:	add	r0, r1, r0
   13d6c:	str	r0, [sp, #8]
   13d70:	ldr	r0, [sp]
   13d74:	ldr	r1, [sp, #4]
   13d78:	add	r0, r1, r0
   13d7c:	str	r0, [sp, #4]
   13d80:	ldr	r0, [sp]
   13d84:	ldr	r1, [sp, #12]
   13d88:	sub	r0, r1, r0
   13d8c:	str	r0, [sp, #12]
   13d90:	b	13d14 <close@plt+0x2c30>
   13d94:	ldr	r0, [sp, #8]
   13d98:	mov	sp, fp
   13d9c:	pop	{fp, pc}
   13da0:	push	{fp, lr}
   13da4:	mov	fp, sp
   13da8:	sub	sp, sp, #24
   13dac:	str	r0, [fp, #-4]
   13db0:	ldr	r0, [fp, #-4]
   13db4:	movw	r1, #0
   13db8:	cmp	r0, r1
   13dbc:	bne	13de0 <close@plt+0x2cfc>
   13dc0:	movw	r0, #57712	; 0xe170
   13dc4:	movt	r0, #2
   13dc8:	ldr	r1, [r0]
   13dcc:	movw	r0, #52474	; 0xccfa
   13dd0:	movt	r0, #1
   13dd4:	bl	110c0 <fputs@plt>
   13dd8:	str	r0, [sp, #8]
   13ddc:	bl	110d8 <abort@plt>
   13de0:	ldr	r0, [fp, #-4]
   13de4:	movw	r1, #47	; 0x2f
   13de8:	bl	11090 <strrchr@plt>
   13dec:	str	r0, [fp, #-8]
   13df0:	ldr	r0, [fp, #-8]
   13df4:	movw	r1, #0
   13df8:	cmp	r0, r1
   13dfc:	beq	13e10 <close@plt+0x2d2c>
   13e00:	ldr	r0, [fp, #-8]
   13e04:	add	r0, r0, #1
   13e08:	str	r0, [sp, #4]
   13e0c:	b	13e18 <close@plt+0x2d34>
   13e10:	ldr	r0, [fp, #-4]
   13e14:	str	r0, [sp, #4]
   13e18:	ldr	r0, [sp, #4]
   13e1c:	str	r0, [sp, #12]
   13e20:	ldr	r0, [sp, #12]
   13e24:	ldr	r1, [fp, #-4]
   13e28:	sub	r0, r0, r1
   13e2c:	cmp	r0, #7
   13e30:	blt	13e9c <close@plt+0x2db8>
   13e34:	ldr	r0, [sp, #12]
   13e38:	mvn	r1, #6
   13e3c:	add	r0, r0, r1
   13e40:	movw	r1, #52530	; 0xcd32
   13e44:	movt	r1, #1
   13e48:	movw	r2, #7
   13e4c:	bl	110cc <strncmp@plt>
   13e50:	cmp	r0, #0
   13e54:	bne	13e9c <close@plt+0x2db8>
   13e58:	ldr	r0, [sp, #12]
   13e5c:	str	r0, [fp, #-4]
   13e60:	ldr	r0, [sp, #12]
   13e64:	movw	r1, #52538	; 0xcd3a
   13e68:	movt	r1, #1
   13e6c:	movw	r2, #3
   13e70:	bl	110cc <strncmp@plt>
   13e74:	cmp	r0, #0
   13e78:	bne	13e98 <close@plt+0x2db4>
   13e7c:	ldr	r0, [sp, #12]
   13e80:	add	r0, r0, #3
   13e84:	str	r0, [fp, #-4]
   13e88:	ldr	r0, [fp, #-4]
   13e8c:	movw	r1, #57696	; 0xe160
   13e90:	movt	r1, #2
   13e94:	str	r0, [r1]
   13e98:	b	13e9c <close@plt+0x2db8>
   13e9c:	ldr	r0, [fp, #-4]
   13ea0:	movw	r1, #57748	; 0xe194
   13ea4:	movt	r1, #2
   13ea8:	str	r0, [r1]
   13eac:	ldr	r0, [fp, #-4]
   13eb0:	movw	r1, #57700	; 0xe164
   13eb4:	movt	r1, #2
   13eb8:	str	r0, [r1]
   13ebc:	mov	sp, fp
   13ec0:	pop	{fp, pc}
   13ec4:	push	{fp, lr}
   13ec8:	mov	fp, sp
   13ecc:	sub	sp, sp, #24
   13ed0:	str	r0, [fp, #-4]
   13ed4:	bl	11030 <__errno_location@plt>
   13ed8:	ldr	r0, [r0]
   13edc:	str	r0, [fp, #-8]
   13ee0:	ldr	r0, [fp, #-4]
   13ee4:	movw	lr, #0
   13ee8:	cmp	r0, lr
   13eec:	beq	13efc <close@plt+0x2e18>
   13ef0:	ldr	r0, [fp, #-4]
   13ef4:	str	r0, [sp, #8]
   13ef8:	b	13f0c <close@plt+0x2e28>
   13efc:	movw	r0, #57752	; 0xe198
   13f00:	movt	r0, #2
   13f04:	str	r0, [sp, #8]
   13f08:	b	13f0c <close@plt+0x2e28>
   13f0c:	ldr	r0, [sp, #8]
   13f10:	movw	r1, #48	; 0x30
   13f14:	bl	19cc8 <close@plt+0x8be4>
   13f18:	str	r0, [sp, #12]
   13f1c:	ldr	r0, [fp, #-8]
   13f20:	str	r0, [sp, #4]
   13f24:	bl	11030 <__errno_location@plt>
   13f28:	ldr	r1, [sp, #4]
   13f2c:	str	r1, [r0]
   13f30:	ldr	r0, [sp, #12]
   13f34:	mov	sp, fp
   13f38:	pop	{fp, pc}
   13f3c:	sub	sp, sp, #8
   13f40:	str	r0, [sp, #4]
   13f44:	ldr	r0, [sp, #4]
   13f48:	movw	r1, #0
   13f4c:	cmp	r0, r1
   13f50:	beq	13f60 <close@plt+0x2e7c>
   13f54:	ldr	r0, [sp, #4]
   13f58:	str	r0, [sp]
   13f5c:	b	13f70 <close@plt+0x2e8c>
   13f60:	movw	r0, #57752	; 0xe198
   13f64:	movt	r0, #2
   13f68:	str	r0, [sp]
   13f6c:	b	13f70 <close@plt+0x2e8c>
   13f70:	ldr	r0, [sp]
   13f74:	ldr	r0, [r0]
   13f78:	add	sp, sp, #8
   13f7c:	bx	lr
   13f80:	sub	sp, sp, #16
   13f84:	str	r0, [sp, #12]
   13f88:	str	r1, [sp, #8]
   13f8c:	ldr	r0, [sp, #8]
   13f90:	ldr	r1, [sp, #12]
   13f94:	movw	r2, #0
   13f98:	cmp	r1, r2
   13f9c:	str	r0, [sp, #4]
   13fa0:	beq	13fb0 <close@plt+0x2ecc>
   13fa4:	ldr	r0, [sp, #12]
   13fa8:	str	r0, [sp]
   13fac:	b	13fc0 <close@plt+0x2edc>
   13fb0:	movw	r0, #57752	; 0xe198
   13fb4:	movt	r0, #2
   13fb8:	str	r0, [sp]
   13fbc:	b	13fc0 <close@plt+0x2edc>
   13fc0:	ldr	r0, [sp]
   13fc4:	ldr	r1, [sp, #4]
   13fc8:	str	r1, [r0]
   13fcc:	add	sp, sp, #16
   13fd0:	bx	lr
   13fd4:	sub	sp, sp, #32
   13fd8:	str	r0, [sp, #28]
   13fdc:	strb	r1, [sp, #27]
   13fe0:	str	r2, [sp, #20]
   13fe4:	ldrb	r0, [sp, #27]
   13fe8:	strb	r0, [sp, #19]
   13fec:	ldr	r0, [sp, #28]
   13ff0:	movw	r1, #0
   13ff4:	cmp	r0, r1
   13ff8:	beq	14008 <close@plt+0x2f24>
   13ffc:	ldr	r0, [sp, #28]
   14000:	str	r0, [sp]
   14004:	b	14018 <close@plt+0x2f34>
   14008:	movw	r0, #57752	; 0xe198
   1400c:	movt	r0, #2
   14010:	str	r0, [sp]
   14014:	b	14018 <close@plt+0x2f34>
   14018:	ldr	r0, [sp]
   1401c:	add	r0, r0, #8
   14020:	ldrb	r1, [sp, #19]
   14024:	lsr	r1, r1, #5
   14028:	add	r0, r0, r1, lsl #2
   1402c:	str	r0, [sp, #12]
   14030:	ldrb	r0, [sp, #19]
   14034:	and	r0, r0, #31
   14038:	str	r0, [sp, #8]
   1403c:	ldr	r0, [sp, #12]
   14040:	ldr	r0, [r0]
   14044:	ldr	r1, [sp, #8]
   14048:	lsr	r0, r0, r1
   1404c:	and	r0, r0, #1
   14050:	str	r0, [sp, #4]
   14054:	ldr	r0, [sp, #20]
   14058:	and	r0, r0, #1
   1405c:	ldr	r1, [sp, #4]
   14060:	eor	r0, r0, r1
   14064:	ldr	r1, [sp, #8]
   14068:	lsl	r0, r0, r1
   1406c:	ldr	r1, [sp, #12]
   14070:	ldr	r2, [r1]
   14074:	eor	r0, r2, r0
   14078:	str	r0, [r1]
   1407c:	ldr	r0, [sp, #4]
   14080:	add	sp, sp, #32
   14084:	bx	lr
   14088:	sub	sp, sp, #12
   1408c:	str	r0, [sp, #8]
   14090:	str	r1, [sp, #4]
   14094:	ldr	r0, [sp, #8]
   14098:	movw	r1, #0
   1409c:	cmp	r0, r1
   140a0:	bne	140b0 <close@plt+0x2fcc>
   140a4:	movw	r0, #57752	; 0xe198
   140a8:	movt	r0, #2
   140ac:	str	r0, [sp, #8]
   140b0:	ldr	r0, [sp, #8]
   140b4:	ldr	r0, [r0, #4]
   140b8:	str	r0, [sp]
   140bc:	ldr	r0, [sp, #4]
   140c0:	ldr	r1, [sp, #8]
   140c4:	str	r0, [r1, #4]
   140c8:	ldr	r0, [sp]
   140cc:	add	sp, sp, #12
   140d0:	bx	lr
   140d4:	push	{fp, lr}
   140d8:	mov	fp, sp
   140dc:	sub	sp, sp, #16
   140e0:	str	r0, [fp, #-4]
   140e4:	str	r1, [sp, #8]
   140e8:	str	r2, [sp, #4]
   140ec:	ldr	r0, [fp, #-4]
   140f0:	movw	r1, #0
   140f4:	cmp	r0, r1
   140f8:	bne	14108 <close@plt+0x3024>
   140fc:	movw	r0, #57752	; 0xe198
   14100:	movt	r0, #2
   14104:	str	r0, [fp, #-4]
   14108:	ldr	r0, [fp, #-4]
   1410c:	movw	r1, #10
   14110:	str	r1, [r0]
   14114:	ldr	r0, [sp, #8]
   14118:	movw	r1, #0
   1411c:	cmp	r0, r1
   14120:	beq	14134 <close@plt+0x3050>
   14124:	ldr	r0, [sp, #4]
   14128:	movw	r1, #0
   1412c:	cmp	r0, r1
   14130:	bne	14138 <close@plt+0x3054>
   14134:	bl	110d8 <abort@plt>
   14138:	ldr	r0, [sp, #8]
   1413c:	ldr	r1, [fp, #-4]
   14140:	str	r0, [r1, #40]	; 0x28
   14144:	ldr	r0, [sp, #4]
   14148:	ldr	r1, [fp, #-4]
   1414c:	str	r0, [r1, #44]	; 0x2c
   14150:	mov	sp, fp
   14154:	pop	{fp, pc}
   14158:	push	{r4, r5, r6, sl, fp, lr}
   1415c:	add	fp, sp, #16
   14160:	sub	sp, sp, #64	; 0x40
   14164:	ldr	ip, [fp, #8]
   14168:	str	r0, [fp, #-20]	; 0xffffffec
   1416c:	str	r1, [fp, #-24]	; 0xffffffe8
   14170:	str	r2, [fp, #-28]	; 0xffffffe4
   14174:	str	r3, [fp, #-32]	; 0xffffffe0
   14178:	ldr	r0, [fp, #8]
   1417c:	movw	r1, #0
   14180:	cmp	r0, r1
   14184:	str	ip, [sp, #32]
   14188:	beq	14198 <close@plt+0x30b4>
   1418c:	ldr	r0, [fp, #8]
   14190:	str	r0, [sp, #28]
   14194:	b	141a8 <close@plt+0x30c4>
   14198:	movw	r0, #57752	; 0xe198
   1419c:	movt	r0, #2
   141a0:	str	r0, [sp, #28]
   141a4:	b	141a8 <close@plt+0x30c4>
   141a8:	ldr	r0, [sp, #28]
   141ac:	str	r0, [fp, #-36]	; 0xffffffdc
   141b0:	bl	11030 <__errno_location@plt>
   141b4:	ldr	r0, [r0]
   141b8:	str	r0, [sp, #40]	; 0x28
   141bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   141c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   141c4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   141c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   141cc:	ldr	lr, [fp, #-36]	; 0xffffffdc
   141d0:	ldr	lr, [lr]
   141d4:	ldr	ip, [fp, #-36]	; 0xffffffdc
   141d8:	ldr	ip, [ip, #4]
   141dc:	ldr	r4, [fp, #-36]	; 0xffffffdc
   141e0:	add	r4, r4, #8
   141e4:	ldr	r5, [fp, #-36]	; 0xffffffdc
   141e8:	ldr	r5, [r5, #40]	; 0x28
   141ec:	ldr	r6, [fp, #-36]	; 0xffffffdc
   141f0:	ldr	r6, [r6, #44]	; 0x2c
   141f4:	str	lr, [sp]
   141f8:	str	ip, [sp, #4]
   141fc:	str	r4, [sp, #8]
   14200:	str	r5, [sp, #12]
   14204:	str	r6, [sp, #16]
   14208:	bl	14230 <close@plt+0x314c>
   1420c:	str	r0, [sp, #36]	; 0x24
   14210:	ldr	r0, [sp, #40]	; 0x28
   14214:	str	r0, [sp, #24]
   14218:	bl	11030 <__errno_location@plt>
   1421c:	ldr	r1, [sp, #24]
   14220:	str	r1, [r0]
   14224:	ldr	r0, [sp, #36]	; 0x24
   14228:	sub	sp, fp, #16
   1422c:	pop	{r4, r5, r6, sl, fp, pc}
   14230:	push	{r4, r5, r6, sl, fp, lr}
   14234:	add	fp, sp, #16
   14238:	sub	sp, sp, #168	; 0xa8
   1423c:	ldr	ip, [fp, #24]
   14240:	ldr	lr, [fp, #20]
   14244:	ldr	r4, [fp, #16]
   14248:	ldr	r5, [fp, #12]
   1424c:	ldr	r6, [fp, #8]
   14250:	str	r0, [fp, #-24]	; 0xffffffe8
   14254:	str	r1, [fp, #-28]	; 0xffffffe4
   14258:	str	r2, [fp, #-32]	; 0xffffffe0
   1425c:	str	r3, [fp, #-36]	; 0xffffffdc
   14260:	movw	r0, #0
   14264:	str	r0, [fp, #-44]	; 0xffffffd4
   14268:	str	r0, [fp, #-48]	; 0xffffffd0
   1426c:	str	r0, [fp, #-52]	; 0xffffffcc
   14270:	str	r0, [fp, #-56]	; 0xffffffc8
   14274:	movw	r0, #0
   14278:	strb	r0, [fp, #-57]	; 0xffffffc7
   1427c:	str	r6, [sp, #80]	; 0x50
   14280:	str	lr, [sp, #76]	; 0x4c
   14284:	str	r4, [sp, #72]	; 0x48
   14288:	str	r5, [sp, #68]	; 0x44
   1428c:	str	ip, [sp, #64]	; 0x40
   14290:	bl	10f64 <__ctype_get_mb_cur_max@plt>
   14294:	cmp	r0, #1
   14298:	movw	r0, #0
   1429c:	moveq	r0, #1
   142a0:	and	r0, r0, #1
   142a4:	strb	r0, [fp, #-58]	; 0xffffffc6
   142a8:	ldr	r0, [fp, #12]
   142ac:	and	r0, r0, #2
   142b0:	cmp	r0, #0
   142b4:	movw	r0, #0
   142b8:	movne	r0, #1
   142bc:	and	r0, r0, #1
   142c0:	strb	r0, [fp, #-59]	; 0xffffffc5
   142c4:	movw	r0, #0
   142c8:	strb	r0, [fp, #-60]	; 0xffffffc4
   142cc:	strb	r0, [fp, #-61]	; 0xffffffc3
   142d0:	movw	r0, #1
   142d4:	strb	r0, [fp, #-62]	; 0xffffffc2
   142d8:	ldr	r0, [fp, #8]
   142dc:	cmp	r0, #10
   142e0:	str	r0, [sp, #60]	; 0x3c
   142e4:	bhi	1450c <close@plt+0x3428>
   142e8:	add	r0, pc, #8
   142ec:	ldr	r1, [sp, #60]	; 0x3c
   142f0:	ldr	r0, [r0, r1, lsl #2]
   142f4:	mov	pc, r0
   142f8:	andeq	r4, r1, r0, lsl #10
   142fc:	andeq	r4, r1, ip, ror r4
   14300:	muleq	r1, ip, r4
   14304:	andeq	r4, r1, r4, ror r4
   14308:	andeq	r4, r1, r4, lsl #9
   1430c:	andeq	r4, r1, r4, lsr r3
   14310:	andeq	r4, r1, r4, lsr #6
   14314:	muleq	r1, r8, r3
   14318:	andeq	r4, r1, ip, lsr #7
   1431c:	andeq	r4, r1, ip, lsr #7
   14320:	andeq	r4, r1, ip, lsr #7
   14324:	movw	r0, #5
   14328:	str	r0, [fp, #8]
   1432c:	movw	r0, #1
   14330:	strb	r0, [fp, #-59]	; 0xffffffc5
   14334:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14338:	tst	r0, #1
   1433c:	bne	14378 <close@plt+0x3294>
   14340:	b	14344 <close@plt+0x3260>
   14344:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14348:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1434c:	cmp	r0, r1
   14350:	bcs	14368 <close@plt+0x3284>
   14354:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14358:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1435c:	add	r0, r0, r1
   14360:	movw	r1, #34	; 0x22
   14364:	strb	r1, [r0]
   14368:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1436c:	add	r0, r0, #1
   14370:	str	r0, [fp, #-44]	; 0xffffffd4
   14374:	b	14378 <close@plt+0x3294>
   14378:	movw	r0, #1
   1437c:	strb	r0, [fp, #-57]	; 0xffffffc7
   14380:	movw	r0, #52620	; 0xcd8c
   14384:	movt	r0, #1
   14388:	str	r0, [fp, #-52]	; 0xffffffcc
   1438c:	movw	r0, #1
   14390:	str	r0, [fp, #-56]	; 0xffffffc8
   14394:	b	14510 <close@plt+0x342c>
   14398:	movw	r0, #1
   1439c:	strb	r0, [fp, #-57]	; 0xffffffc7
   143a0:	movw	r0, #0
   143a4:	strb	r0, [fp, #-59]	; 0xffffffc5
   143a8:	b	14510 <close@plt+0x342c>
   143ac:	ldr	r0, [fp, #8]
   143b0:	cmp	r0, #10
   143b4:	beq	143e0 <close@plt+0x32fc>
   143b8:	ldr	r1, [fp, #8]
   143bc:	movw	r0, #52622	; 0xcd8e
   143c0:	movt	r0, #1
   143c4:	bl	16420 <close@plt+0x533c>
   143c8:	str	r0, [fp, #20]
   143cc:	ldr	r1, [fp, #8]
   143d0:	movw	r0, #52624	; 0xcd90
   143d4:	movt	r0, #1
   143d8:	bl	16420 <close@plt+0x533c>
   143dc:	str	r0, [fp, #24]
   143e0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   143e4:	tst	r0, #1
   143e8:	bne	14454 <close@plt+0x3370>
   143ec:	ldr	r0, [fp, #20]
   143f0:	str	r0, [fp, #-52]	; 0xffffffcc
   143f4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   143f8:	ldrsb	r0, [r0]
   143fc:	cmp	r0, #0
   14400:	beq	14450 <close@plt+0x336c>
   14404:	b	14408 <close@plt+0x3324>
   14408:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1440c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14410:	cmp	r0, r1
   14414:	bcs	14430 <close@plt+0x334c>
   14418:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1441c:	ldrb	r0, [r0]
   14420:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14424:	ldr	r2, [fp, #-44]	; 0xffffffd4
   14428:	add	r1, r1, r2
   1442c:	strb	r0, [r1]
   14430:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14434:	add	r0, r0, #1
   14438:	str	r0, [fp, #-44]	; 0xffffffd4
   1443c:	b	14440 <close@plt+0x335c>
   14440:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14444:	add	r0, r0, #1
   14448:	str	r0, [fp, #-52]	; 0xffffffcc
   1444c:	b	143f4 <close@plt+0x3310>
   14450:	b	14454 <close@plt+0x3370>
   14454:	movw	r0, #1
   14458:	strb	r0, [fp, #-57]	; 0xffffffc7
   1445c:	ldr	r0, [fp, #24]
   14460:	str	r0, [fp, #-52]	; 0xffffffcc
   14464:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14468:	bl	1100c <strlen@plt>
   1446c:	str	r0, [fp, #-56]	; 0xffffffc8
   14470:	b	14510 <close@plt+0x342c>
   14474:	movw	r0, #1
   14478:	strb	r0, [fp, #-57]	; 0xffffffc7
   1447c:	movw	r0, #1
   14480:	strb	r0, [fp, #-59]	; 0xffffffc5
   14484:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14488:	tst	r0, #1
   1448c:	bne	14498 <close@plt+0x33b4>
   14490:	movw	r0, #1
   14494:	strb	r0, [fp, #-57]	; 0xffffffc7
   14498:	b	1449c <close@plt+0x33b8>
   1449c:	movw	r0, #2
   144a0:	str	r0, [fp, #8]
   144a4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   144a8:	tst	r0, #1
   144ac:	bne	144e8 <close@plt+0x3404>
   144b0:	b	144b4 <close@plt+0x33d0>
   144b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   144b8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   144bc:	cmp	r0, r1
   144c0:	bcs	144d8 <close@plt+0x33f4>
   144c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   144c8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   144cc:	add	r0, r0, r1
   144d0:	movw	r1, #39	; 0x27
   144d4:	strb	r1, [r0]
   144d8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   144dc:	add	r0, r0, #1
   144e0:	str	r0, [fp, #-44]	; 0xffffffd4
   144e4:	b	144e8 <close@plt+0x3404>
   144e8:	movw	r0, #52624	; 0xcd90
   144ec:	movt	r0, #1
   144f0:	str	r0, [fp, #-52]	; 0xffffffcc
   144f4:	movw	r0, #1
   144f8:	str	r0, [fp, #-56]	; 0xffffffc8
   144fc:	b	14510 <close@plt+0x342c>
   14500:	movw	r0, #0
   14504:	strb	r0, [fp, #-59]	; 0xffffffc5
   14508:	b	14510 <close@plt+0x342c>
   1450c:	bl	110d8 <abort@plt>
   14510:	movw	r0, #0
   14514:	str	r0, [fp, #-40]	; 0xffffffd8
   14518:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1451c:	cmn	r0, #1
   14520:	bne	1454c <close@plt+0x3468>
   14524:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14528:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1452c:	add	r0, r0, r1
   14530:	ldrb	r0, [r0]
   14534:	cmp	r0, #0
   14538:	movw	r0, #0
   1453c:	moveq	r0, #1
   14540:	and	r0, r0, #1
   14544:	str	r0, [sp, #56]	; 0x38
   14548:	b	14568 <close@plt+0x3484>
   1454c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14550:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14554:	cmp	r0, r1
   14558:	movw	r0, #0
   1455c:	moveq	r0, #1
   14560:	and	r0, r0, #1
   14564:	str	r0, [sp, #56]	; 0x38
   14568:	ldr	r0, [sp, #56]	; 0x38
   1456c:	cmp	r0, #0
   14570:	movw	r0, #0
   14574:	movne	r0, #1
   14578:	mvn	r1, #0
   1457c:	eor	r0, r0, r1
   14580:	tst	r0, #1
   14584:	beq	15774 <close@plt+0x4690>
   14588:	movw	r0, #0
   1458c:	strb	r0, [fp, #-65]	; 0xffffffbf
   14590:	strb	r0, [fp, #-66]	; 0xffffffbe
   14594:	strb	r0, [fp, #-67]	; 0xffffffbd
   14598:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1459c:	tst	r0, #1
   145a0:	beq	1464c <close@plt+0x3568>
   145a4:	ldr	r0, [fp, #8]
   145a8:	cmp	r0, #2
   145ac:	beq	1464c <close@plt+0x3568>
   145b0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   145b4:	cmp	r0, #0
   145b8:	beq	1464c <close@plt+0x3568>
   145bc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   145c0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   145c4:	add	r0, r0, r1
   145c8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   145cc:	cmn	r1, #1
   145d0:	str	r0, [sp, #52]	; 0x34
   145d4:	bne	145fc <close@plt+0x3518>
   145d8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   145dc:	movw	r1, #1
   145e0:	cmp	r1, r0
   145e4:	bcs	145fc <close@plt+0x3518>
   145e8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   145ec:	bl	1100c <strlen@plt>
   145f0:	str	r0, [fp, #-36]	; 0xffffffdc
   145f4:	str	r0, [sp, #48]	; 0x30
   145f8:	b	14604 <close@plt+0x3520>
   145fc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14600:	str	r0, [sp, #48]	; 0x30
   14604:	ldr	r0, [sp, #48]	; 0x30
   14608:	ldr	r1, [sp, #52]	; 0x34
   1460c:	cmp	r1, r0
   14610:	bhi	1464c <close@plt+0x3568>
   14614:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14618:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1461c:	add	r0, r0, r1
   14620:	ldr	r1, [fp, #-52]	; 0xffffffcc
   14624:	ldr	r2, [fp, #-56]	; 0xffffffc8
   14628:	bl	10ef8 <memcmp@plt>
   1462c:	cmp	r0, #0
   14630:	bne	1464c <close@plt+0x3568>
   14634:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14638:	tst	r0, #1
   1463c:	beq	14644 <close@plt+0x3560>
   14640:	b	158f4 <close@plt+0x4810>
   14644:	movw	r0, #1
   14648:	strb	r0, [fp, #-65]	; 0xffffffbf
   1464c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14650:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14654:	ldrb	r0, [r0, r1]
   14658:	strb	r0, [fp, #-63]	; 0xffffffc1
   1465c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14660:	mov	r1, r0
   14664:	cmp	r0, #126	; 0x7e
   14668:	str	r1, [sp, #44]	; 0x2c
   1466c:	bhi	14edc <close@plt+0x3df8>
   14670:	add	r0, pc, #8
   14674:	ldr	r1, [sp, #44]	; 0x2c
   14678:	ldr	r0, [r0, r1, lsl #2]
   1467c:	mov	pc, r0
   14680:	andeq	r4, r1, ip, ror r8
   14684:	ldrdeq	r4, [r1], -ip
   14688:	ldrdeq	r4, [r1], -ip
   1468c:	ldrdeq	r4, [r1], -ip
   14690:	ldrdeq	r4, [r1], -ip
   14694:	ldrdeq	r4, [r1], -ip
   14698:	ldrdeq	r4, [r1], -ip
   1469c:	andeq	r4, r1, r4, lsl #25
   146a0:	muleq	r1, r0, ip
   146a4:	andeq	r4, r1, r0, asr #25
   146a8:	andeq	r4, r1, r8, lsr #25
   146ac:	andeq	r4, r1, ip, asr #25
   146b0:	muleq	r1, ip, ip
   146b4:			; <UNDEFINED> instruction: 0x00014cb4
   146b8:	ldrdeq	r4, [r1], -ip
   146bc:	ldrdeq	r4, [r1], -ip
   146c0:	ldrdeq	r4, [r1], -ip
   146c4:	ldrdeq	r4, [r1], -ip
   146c8:	ldrdeq	r4, [r1], -ip
   146cc:	ldrdeq	r4, [r1], -ip
   146d0:	ldrdeq	r4, [r1], -ip
   146d4:	ldrdeq	r4, [r1], -ip
   146d8:	ldrdeq	r4, [r1], -ip
   146dc:	ldrdeq	r4, [r1], -ip
   146e0:	ldrdeq	r4, [r1], -ip
   146e4:	ldrdeq	r4, [r1], -ip
   146e8:	ldrdeq	r4, [r1], -ip
   146ec:	ldrdeq	r4, [r1], -ip
   146f0:	ldrdeq	r4, [r1], -ip
   146f4:	ldrdeq	r4, [r1], -ip
   146f8:	ldrdeq	r4, [r1], -ip
   146fc:	ldrdeq	r4, [r1], -ip
   14700:			; <UNDEFINED> instruction: 0x00014db0
   14704:			; <UNDEFINED> instruction: 0x00014db8
   14708:			; <UNDEFINED> instruction: 0x00014db8
   1470c:	muleq	r1, ip, sp
   14710:			; <UNDEFINED> instruction: 0x00014db8
   14714:	ldrdeq	r4, [r1], -r0
   14718:			; <UNDEFINED> instruction: 0x00014db8
   1471c:	ldrdeq	r4, [r1], -r8
   14720:			; <UNDEFINED> instruction: 0x00014db8
   14724:			; <UNDEFINED> instruction: 0x00014db8
   14728:			; <UNDEFINED> instruction: 0x00014db8
   1472c:	ldrdeq	r4, [r1], -r0
   14730:	ldrdeq	r4, [r1], -r0
   14734:	ldrdeq	r4, [r1], -r0
   14738:	ldrdeq	r4, [r1], -r0
   1473c:	ldrdeq	r4, [r1], -r0
   14740:	ldrdeq	r4, [r1], -r0
   14744:	ldrdeq	r4, [r1], -r0
   14748:	ldrdeq	r4, [r1], -r0
   1474c:	ldrdeq	r4, [r1], -r0
   14750:	ldrdeq	r4, [r1], -r0
   14754:	ldrdeq	r4, [r1], -r0
   14758:	ldrdeq	r4, [r1], -r0
   1475c:	ldrdeq	r4, [r1], -r0
   14760:	ldrdeq	r4, [r1], -r0
   14764:	ldrdeq	r4, [r1], -r0
   14768:	ldrdeq	r4, [r1], -r0
   1476c:			; <UNDEFINED> instruction: 0x00014db8
   14770:			; <UNDEFINED> instruction: 0x00014db8
   14774:			; <UNDEFINED> instruction: 0x00014db8
   14778:			; <UNDEFINED> instruction: 0x00014db8
   1477c:	andeq	r4, r1, r8, lsl #21
   14780:	ldrdeq	r4, [r1], -ip
   14784:	ldrdeq	r4, [r1], -r0
   14788:	ldrdeq	r4, [r1], -r0
   1478c:	ldrdeq	r4, [r1], -r0
   14790:	ldrdeq	r4, [r1], -r0
   14794:	ldrdeq	r4, [r1], -r0
   14798:	ldrdeq	r4, [r1], -r0
   1479c:	ldrdeq	r4, [r1], -r0
   147a0:	ldrdeq	r4, [r1], -r0
   147a4:	ldrdeq	r4, [r1], -r0
   147a8:	ldrdeq	r4, [r1], -r0
   147ac:	ldrdeq	r4, [r1], -r0
   147b0:	ldrdeq	r4, [r1], -r0
   147b4:	ldrdeq	r4, [r1], -r0
   147b8:	ldrdeq	r4, [r1], -r0
   147bc:	ldrdeq	r4, [r1], -r0
   147c0:	ldrdeq	r4, [r1], -r0
   147c4:	ldrdeq	r4, [r1], -r0
   147c8:	ldrdeq	r4, [r1], -r0
   147cc:	ldrdeq	r4, [r1], -r0
   147d0:	ldrdeq	r4, [r1], -r0
   147d4:	ldrdeq	r4, [r1], -r0
   147d8:	ldrdeq	r4, [r1], -r0
   147dc:	ldrdeq	r4, [r1], -r0
   147e0:	ldrdeq	r4, [r1], -r0
   147e4:	ldrdeq	r4, [r1], -r0
   147e8:	ldrdeq	r4, [r1], -r0
   147ec:			; <UNDEFINED> instruction: 0x00014db8
   147f0:	ldrdeq	r4, [r1], -r8
   147f4:	ldrdeq	r4, [r1], -r0
   147f8:			; <UNDEFINED> instruction: 0x00014db8
   147fc:	ldrdeq	r4, [r1], -r0
   14800:			; <UNDEFINED> instruction: 0x00014db8
   14804:	ldrdeq	r4, [r1], -r0
   14808:	ldrdeq	r4, [r1], -r0
   1480c:	ldrdeq	r4, [r1], -r0
   14810:	ldrdeq	r4, [r1], -r0
   14814:	ldrdeq	r4, [r1], -r0
   14818:	ldrdeq	r4, [r1], -r0
   1481c:	ldrdeq	r4, [r1], -r0
   14820:	ldrdeq	r4, [r1], -r0
   14824:	ldrdeq	r4, [r1], -r0
   14828:	ldrdeq	r4, [r1], -r0
   1482c:	ldrdeq	r4, [r1], -r0
   14830:	ldrdeq	r4, [r1], -r0
   14834:	ldrdeq	r4, [r1], -r0
   14838:	ldrdeq	r4, [r1], -r0
   1483c:	ldrdeq	r4, [r1], -r0
   14840:	ldrdeq	r4, [r1], -r0
   14844:	ldrdeq	r4, [r1], -r0
   14848:	ldrdeq	r4, [r1], -r0
   1484c:	ldrdeq	r4, [r1], -r0
   14850:	ldrdeq	r4, [r1], -r0
   14854:	ldrdeq	r4, [r1], -r0
   14858:	ldrdeq	r4, [r1], -r0
   1485c:	ldrdeq	r4, [r1], -r0
   14860:	ldrdeq	r4, [r1], -r0
   14864:	ldrdeq	r4, [r1], -r0
   14868:	ldrdeq	r4, [r1], -r0
   1486c:	andeq	r4, r1, r8, ror #26
   14870:			; <UNDEFINED> instruction: 0x00014db8
   14874:	andeq	r4, r1, r8, ror #26
   14878:	muleq	r1, ip, sp
   1487c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14880:	tst	r0, #1
   14884:	beq	14a6c <close@plt+0x3988>
   14888:	b	1488c <close@plt+0x37a8>
   1488c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14890:	tst	r0, #1
   14894:	beq	1489c <close@plt+0x37b8>
   14898:	b	158f4 <close@plt+0x4810>
   1489c:	movw	r0, #1
   148a0:	strb	r0, [fp, #-66]	; 0xffffffbe
   148a4:	ldr	r0, [fp, #8]
   148a8:	cmp	r0, #2
   148ac:	bne	14960 <close@plt+0x387c>
   148b0:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   148b4:	tst	r0, #1
   148b8:	bne	14960 <close@plt+0x387c>
   148bc:	b	148c0 <close@plt+0x37dc>
   148c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   148c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   148c8:	cmp	r0, r1
   148cc:	bcs	148e4 <close@plt+0x3800>
   148d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   148d4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   148d8:	add	r0, r0, r1
   148dc:	movw	r1, #39	; 0x27
   148e0:	strb	r1, [r0]
   148e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   148e8:	add	r0, r0, #1
   148ec:	str	r0, [fp, #-44]	; 0xffffffd4
   148f0:	b	148f4 <close@plt+0x3810>
   148f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   148f8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   148fc:	cmp	r0, r1
   14900:	bcs	14918 <close@plt+0x3834>
   14904:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14908:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1490c:	add	r0, r0, r1
   14910:	movw	r1, #36	; 0x24
   14914:	strb	r1, [r0]
   14918:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1491c:	add	r0, r0, #1
   14920:	str	r0, [fp, #-44]	; 0xffffffd4
   14924:	b	14928 <close@plt+0x3844>
   14928:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1492c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14930:	cmp	r0, r1
   14934:	bcs	1494c <close@plt+0x3868>
   14938:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1493c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14940:	add	r0, r0, r1
   14944:	movw	r1, #39	; 0x27
   14948:	strb	r1, [r0]
   1494c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14950:	add	r0, r0, #1
   14954:	str	r0, [fp, #-44]	; 0xffffffd4
   14958:	movw	r0, #1
   1495c:	strb	r0, [fp, #-60]	; 0xffffffc4
   14960:	b	14964 <close@plt+0x3880>
   14964:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14968:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1496c:	cmp	r0, r1
   14970:	bcs	14988 <close@plt+0x38a4>
   14974:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14978:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1497c:	add	r0, r0, r1
   14980:	movw	r1, #92	; 0x5c
   14984:	strb	r1, [r0]
   14988:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1498c:	add	r0, r0, #1
   14990:	str	r0, [fp, #-44]	; 0xffffffd4
   14994:	b	14998 <close@plt+0x38b4>
   14998:	ldr	r0, [fp, #8]
   1499c:	cmp	r0, #2
   149a0:	beq	14a60 <close@plt+0x397c>
   149a4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   149a8:	add	r0, r0, #1
   149ac:	ldr	r1, [fp, #-36]	; 0xffffffdc
   149b0:	cmp	r0, r1
   149b4:	bcs	14a60 <close@plt+0x397c>
   149b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   149bc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   149c0:	add	r1, r1, #1
   149c4:	add	r0, r0, r1
   149c8:	ldrb	r0, [r0]
   149cc:	movw	r1, #48	; 0x30
   149d0:	cmp	r1, r0
   149d4:	bgt	14a60 <close@plt+0x397c>
   149d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   149dc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   149e0:	add	r1, r1, #1
   149e4:	add	r0, r0, r1
   149e8:	ldrb	r0, [r0]
   149ec:	cmp	r0, #57	; 0x39
   149f0:	bgt	14a60 <close@plt+0x397c>
   149f4:	b	149f8 <close@plt+0x3914>
   149f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   149fc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14a00:	cmp	r0, r1
   14a04:	bcs	14a1c <close@plt+0x3938>
   14a08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14a0c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14a10:	add	r0, r0, r1
   14a14:	movw	r1, #48	; 0x30
   14a18:	strb	r1, [r0]
   14a1c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a20:	add	r0, r0, #1
   14a24:	str	r0, [fp, #-44]	; 0xffffffd4
   14a28:	b	14a2c <close@plt+0x3948>
   14a2c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a30:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14a34:	cmp	r0, r1
   14a38:	bcs	14a50 <close@plt+0x396c>
   14a3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14a40:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14a44:	add	r0, r0, r1
   14a48:	movw	r1, #48	; 0x30
   14a4c:	strb	r1, [r0]
   14a50:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a54:	add	r0, r0, #1
   14a58:	str	r0, [fp, #-44]	; 0xffffffd4
   14a5c:	b	14a60 <close@plt+0x397c>
   14a60:	movw	r0, #48	; 0x30
   14a64:	strb	r0, [fp, #-63]	; 0xffffffc1
   14a68:	b	14a84 <close@plt+0x39a0>
   14a6c:	ldr	r0, [fp, #12]
   14a70:	and	r0, r0, #1
   14a74:	cmp	r0, #0
   14a78:	beq	14a80 <close@plt+0x399c>
   14a7c:	b	15764 <close@plt+0x4680>
   14a80:	b	14a84 <close@plt+0x39a0>
   14a84:	b	15500 <close@plt+0x441c>
   14a88:	ldr	r0, [fp, #8]
   14a8c:	cmp	r0, #2
   14a90:	str	r0, [sp, #40]	; 0x28
   14a94:	beq	14aac <close@plt+0x39c8>
   14a98:	b	14a9c <close@plt+0x39b8>
   14a9c:	ldr	r0, [sp, #40]	; 0x28
   14aa0:	cmp	r0, #5
   14aa4:	beq	14ac0 <close@plt+0x39dc>
   14aa8:	b	14c7c <close@plt+0x3b98>
   14aac:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14ab0:	tst	r0, #1
   14ab4:	beq	14abc <close@plt+0x39d8>
   14ab8:	b	158f4 <close@plt+0x4810>
   14abc:	b	14c80 <close@plt+0x3b9c>
   14ac0:	ldr	r0, [fp, #12]
   14ac4:	and	r0, r0, #4
   14ac8:	cmp	r0, #0
   14acc:	beq	14c78 <close@plt+0x3b94>
   14ad0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14ad4:	add	r0, r0, #2
   14ad8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14adc:	cmp	r0, r1
   14ae0:	bcs	14c78 <close@plt+0x3b94>
   14ae4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14ae8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14aec:	add	r1, r1, #1
   14af0:	add	r0, r0, r1
   14af4:	ldrb	r0, [r0]
   14af8:	cmp	r0, #63	; 0x3f
   14afc:	bne	14c78 <close@plt+0x3b94>
   14b00:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14b04:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14b08:	add	r0, r0, r1
   14b0c:	ldrb	r0, [r0, #2]
   14b10:	mov	r1, r0
   14b14:	cmp	r0, #33	; 0x21
   14b18:	str	r1, [sp, #36]	; 0x24
   14b1c:	beq	14b6c <close@plt+0x3a88>
   14b20:	b	14b24 <close@plt+0x3a40>
   14b24:	ldr	r0, [sp, #36]	; 0x24
   14b28:	sub	r1, r0, #39	; 0x27
   14b2c:	cmp	r1, #3
   14b30:	bcc	14b6c <close@plt+0x3a88>
   14b34:	b	14b38 <close@plt+0x3a54>
   14b38:	ldr	r0, [sp, #36]	; 0x24
   14b3c:	cmp	r0, #45	; 0x2d
   14b40:	beq	14b6c <close@plt+0x3a88>
   14b44:	b	14b48 <close@plt+0x3a64>
   14b48:	ldr	r0, [sp, #36]	; 0x24
   14b4c:	cmp	r0, #47	; 0x2f
   14b50:	beq	14b6c <close@plt+0x3a88>
   14b54:	b	14b58 <close@plt+0x3a74>
   14b58:	ldr	r0, [sp, #36]	; 0x24
   14b5c:	sub	r1, r0, #60	; 0x3c
   14b60:	cmp	r1, #2
   14b64:	bhi	14c70 <close@plt+0x3b8c>
   14b68:	b	14b6c <close@plt+0x3a88>
   14b6c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14b70:	tst	r0, #1
   14b74:	beq	14b7c <close@plt+0x3a98>
   14b78:	b	158f4 <close@plt+0x4810>
   14b7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14b80:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14b84:	add	r1, r1, #2
   14b88:	add	r0, r0, r1
   14b8c:	ldrb	r0, [r0]
   14b90:	strb	r0, [fp, #-63]	; 0xffffffc1
   14b94:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14b98:	add	r0, r0, #2
   14b9c:	str	r0, [fp, #-40]	; 0xffffffd8
   14ba0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14ba4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14ba8:	cmp	r0, r1
   14bac:	bcs	14bc4 <close@plt+0x3ae0>
   14bb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14bb4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14bb8:	add	r0, r0, r1
   14bbc:	movw	r1, #63	; 0x3f
   14bc0:	strb	r1, [r0]
   14bc4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14bc8:	add	r0, r0, #1
   14bcc:	str	r0, [fp, #-44]	; 0xffffffd4
   14bd0:	b	14bd4 <close@plt+0x3af0>
   14bd4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14bd8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14bdc:	cmp	r0, r1
   14be0:	bcs	14bf8 <close@plt+0x3b14>
   14be4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14be8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14bec:	add	r0, r0, r1
   14bf0:	movw	r1, #34	; 0x22
   14bf4:	strb	r1, [r0]
   14bf8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14bfc:	add	r0, r0, #1
   14c00:	str	r0, [fp, #-44]	; 0xffffffd4
   14c04:	b	14c08 <close@plt+0x3b24>
   14c08:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14c0c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14c10:	cmp	r0, r1
   14c14:	bcs	14c2c <close@plt+0x3b48>
   14c18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14c1c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14c20:	add	r0, r0, r1
   14c24:	movw	r1, #34	; 0x22
   14c28:	strb	r1, [r0]
   14c2c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14c30:	add	r0, r0, #1
   14c34:	str	r0, [fp, #-44]	; 0xffffffd4
   14c38:	b	14c3c <close@plt+0x3b58>
   14c3c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14c40:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14c44:	cmp	r0, r1
   14c48:	bcs	14c60 <close@plt+0x3b7c>
   14c4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14c50:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14c54:	add	r0, r0, r1
   14c58:	movw	r1, #63	; 0x3f
   14c5c:	strb	r1, [r0]
   14c60:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14c64:	add	r0, r0, #1
   14c68:	str	r0, [fp, #-44]	; 0xffffffd4
   14c6c:	b	14c74 <close@plt+0x3b90>
   14c70:	b	14c74 <close@plt+0x3b90>
   14c74:	b	14c78 <close@plt+0x3b94>
   14c78:	b	14c80 <close@plt+0x3b9c>
   14c7c:	b	14c80 <close@plt+0x3b9c>
   14c80:	b	15500 <close@plt+0x441c>
   14c84:	movw	r0, #97	; 0x61
   14c88:	strb	r0, [fp, #-64]	; 0xffffffc0
   14c8c:	b	14d4c <close@plt+0x3c68>
   14c90:	movw	r0, #98	; 0x62
   14c94:	strb	r0, [fp, #-64]	; 0xffffffc0
   14c98:	b	14d4c <close@plt+0x3c68>
   14c9c:	movw	r0, #102	; 0x66
   14ca0:	strb	r0, [fp, #-64]	; 0xffffffc0
   14ca4:	b	14d4c <close@plt+0x3c68>
   14ca8:	movw	r0, #110	; 0x6e
   14cac:	strb	r0, [fp, #-64]	; 0xffffffc0
   14cb0:	b	14d2c <close@plt+0x3c48>
   14cb4:	movw	r0, #114	; 0x72
   14cb8:	strb	r0, [fp, #-64]	; 0xffffffc0
   14cbc:	b	14d2c <close@plt+0x3c48>
   14cc0:	movw	r0, #116	; 0x74
   14cc4:	strb	r0, [fp, #-64]	; 0xffffffc0
   14cc8:	b	14d2c <close@plt+0x3c48>
   14ccc:	movw	r0, #118	; 0x76
   14cd0:	strb	r0, [fp, #-64]	; 0xffffffc0
   14cd4:	b	14d4c <close@plt+0x3c68>
   14cd8:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14cdc:	strb	r0, [fp, #-64]	; 0xffffffc0
   14ce0:	ldr	r0, [fp, #8]
   14ce4:	cmp	r0, #2
   14ce8:	bne	14d00 <close@plt+0x3c1c>
   14cec:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14cf0:	tst	r0, #1
   14cf4:	beq	14cfc <close@plt+0x3c18>
   14cf8:	b	158f4 <close@plt+0x4810>
   14cfc:	b	15688 <close@plt+0x45a4>
   14d00:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14d04:	tst	r0, #1
   14d08:	beq	14d28 <close@plt+0x3c44>
   14d0c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14d10:	tst	r0, #1
   14d14:	beq	14d28 <close@plt+0x3c44>
   14d18:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14d1c:	cmp	r0, #0
   14d20:	beq	14d28 <close@plt+0x3c44>
   14d24:	b	15688 <close@plt+0x45a4>
   14d28:	b	14d2c <close@plt+0x3c48>
   14d2c:	ldr	r0, [fp, #8]
   14d30:	cmp	r0, #2
   14d34:	bne	14d48 <close@plt+0x3c64>
   14d38:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14d3c:	tst	r0, #1
   14d40:	beq	14d48 <close@plt+0x3c64>
   14d44:	b	158f4 <close@plt+0x4810>
   14d48:	b	14d4c <close@plt+0x3c68>
   14d4c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14d50:	tst	r0, #1
   14d54:	beq	14d64 <close@plt+0x3c80>
   14d58:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   14d5c:	strb	r0, [fp, #-63]	; 0xffffffc1
   14d60:	b	15574 <close@plt+0x4490>
   14d64:	b	15500 <close@plt+0x441c>
   14d68:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14d6c:	cmn	r0, #1
   14d70:	bne	14d88 <close@plt+0x3ca4>
   14d74:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14d78:	ldrb	r0, [r0, #1]
   14d7c:	cmp	r0, #0
   14d80:	beq	14d98 <close@plt+0x3cb4>
   14d84:	b	14d94 <close@plt+0x3cb0>
   14d88:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14d8c:	cmp	r0, #1
   14d90:	beq	14d98 <close@plt+0x3cb4>
   14d94:	b	15500 <close@plt+0x441c>
   14d98:	b	14d9c <close@plt+0x3cb8>
   14d9c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14da0:	cmp	r0, #0
   14da4:	beq	14dac <close@plt+0x3cc8>
   14da8:	b	15500 <close@plt+0x441c>
   14dac:	b	14db0 <close@plt+0x3ccc>
   14db0:	movw	r0, #1
   14db4:	strb	r0, [fp, #-67]	; 0xffffffbd
   14db8:	ldr	r0, [fp, #8]
   14dbc:	cmp	r0, #2
   14dc0:	bne	14dd4 <close@plt+0x3cf0>
   14dc4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14dc8:	tst	r0, #1
   14dcc:	beq	14dd4 <close@plt+0x3cf0>
   14dd0:	b	158f4 <close@plt+0x4810>
   14dd4:	b	15500 <close@plt+0x441c>
   14dd8:	movw	r0, #1
   14ddc:	strb	r0, [fp, #-61]	; 0xffffffc3
   14de0:	strb	r0, [fp, #-67]	; 0xffffffbd
   14de4:	ldr	r0, [fp, #8]
   14de8:	cmp	r0, #2
   14dec:	bne	14ecc <close@plt+0x3de8>
   14df0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14df4:	tst	r0, #1
   14df8:	beq	14e00 <close@plt+0x3d1c>
   14dfc:	b	158f4 <close@plt+0x4810>
   14e00:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14e04:	cmp	r0, #0
   14e08:	beq	14e28 <close@plt+0x3d44>
   14e0c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   14e10:	cmp	r0, #0
   14e14:	bne	14e28 <close@plt+0x3d44>
   14e18:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14e1c:	str	r0, [fp, #-48]	; 0xffffffd0
   14e20:	movw	r0, #0
   14e24:	str	r0, [fp, #-28]	; 0xffffffe4
   14e28:	b	14e2c <close@plt+0x3d48>
   14e2c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14e30:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14e34:	cmp	r0, r1
   14e38:	bcs	14e50 <close@plt+0x3d6c>
   14e3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14e40:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14e44:	add	r0, r0, r1
   14e48:	movw	r1, #39	; 0x27
   14e4c:	strb	r1, [r0]
   14e50:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14e54:	add	r0, r0, #1
   14e58:	str	r0, [fp, #-44]	; 0xffffffd4
   14e5c:	b	14e60 <close@plt+0x3d7c>
   14e60:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14e64:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14e68:	cmp	r0, r1
   14e6c:	bcs	14e84 <close@plt+0x3da0>
   14e70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14e74:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14e78:	add	r0, r0, r1
   14e7c:	movw	r1, #92	; 0x5c
   14e80:	strb	r1, [r0]
   14e84:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14e88:	add	r0, r0, #1
   14e8c:	str	r0, [fp, #-44]	; 0xffffffd4
   14e90:	b	14e94 <close@plt+0x3db0>
   14e94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14e98:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14e9c:	cmp	r0, r1
   14ea0:	bcs	14eb8 <close@plt+0x3dd4>
   14ea4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14ea8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14eac:	add	r0, r0, r1
   14eb0:	movw	r1, #39	; 0x27
   14eb4:	strb	r1, [r0]
   14eb8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14ebc:	add	r0, r0, #1
   14ec0:	str	r0, [fp, #-44]	; 0xffffffd4
   14ec4:	movw	r0, #0
   14ec8:	strb	r0, [fp, #-60]	; 0xffffffc4
   14ecc:	b	15500 <close@plt+0x441c>
   14ed0:	movw	r0, #1
   14ed4:	strb	r0, [fp, #-67]	; 0xffffffbd
   14ed8:	b	15500 <close@plt+0x441c>
   14edc:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   14ee0:	tst	r0, #1
   14ee4:	beq	14f28 <close@plt+0x3e44>
   14ee8:	mov	r0, #1
   14eec:	str	r0, [fp, #-72]	; 0xffffffb8
   14ef0:	bl	10fe8 <__ctype_b_loc@plt>
   14ef4:	ldr	r0, [r0]
   14ef8:	ldrb	lr, [fp, #-63]	; 0xffffffc1
   14efc:	mov	r1, lr
   14f00:	add	r0, r0, lr, lsl #1
   14f04:	ldrh	r0, [r0]
   14f08:	and	r0, r0, #16384	; 0x4000
   14f0c:	cmp	r0, #0
   14f10:	movw	r0, #0
   14f14:	movne	r0, #1
   14f18:	and	r0, r0, #1
   14f1c:	strb	r0, [fp, #-73]	; 0xffffffb7
   14f20:	str	r1, [sp, #32]
   14f24:	b	151b4 <close@plt+0x40d0>
   14f28:	sub	r0, fp, #84	; 0x54
   14f2c:	movw	r1, #0
   14f30:	and	r1, r1, #255	; 0xff
   14f34:	movw	r2, #8
   14f38:	bl	11048 <memset@plt>
   14f3c:	movw	r0, #0
   14f40:	str	r0, [fp, #-72]	; 0xffffffb8
   14f44:	movw	r0, #1
   14f48:	strb	r0, [fp, #-73]	; 0xffffffb7
   14f4c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14f50:	cmn	r0, #1
   14f54:	bne	14f64 <close@plt+0x3e80>
   14f58:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14f5c:	bl	1100c <strlen@plt>
   14f60:	str	r0, [fp, #-36]	; 0xffffffdc
   14f64:	b	14f68 <close@plt+0x3e84>
   14f68:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14f6c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14f70:	ldr	r2, [fp, #-72]	; 0xffffffb8
   14f74:	add	r1, r1, r2
   14f78:	add	r1, r0, r1
   14f7c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14f80:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14f84:	ldr	r3, [fp, #-72]	; 0xffffffb8
   14f88:	add	r2, r2, r3
   14f8c:	sub	r2, r0, r2
   14f90:	sub	r0, fp, #88	; 0x58
   14f94:	sub	r3, fp, #84	; 0x54
   14f98:	bl	1a6a0 <close@plt+0x95bc>
   14f9c:	str	r0, [sp, #92]	; 0x5c
   14fa0:	ldr	r0, [sp, #92]	; 0x5c
   14fa4:	cmp	r0, #0
   14fa8:	bne	14fb0 <close@plt+0x3ecc>
   14fac:	b	151b0 <close@plt+0x40cc>
   14fb0:	ldr	r0, [sp, #92]	; 0x5c
   14fb4:	cmn	r0, #1
   14fb8:	bne	14fc8 <close@plt+0x3ee4>
   14fbc:	movw	r0, #0
   14fc0:	strb	r0, [fp, #-73]	; 0xffffffb7
   14fc4:	b	151b0 <close@plt+0x40cc>
   14fc8:	ldr	r0, [sp, #92]	; 0x5c
   14fcc:	cmn	r0, #2
   14fd0:	bne	15044 <close@plt+0x3f60>
   14fd4:	movw	r0, #0
   14fd8:	strb	r0, [fp, #-73]	; 0xffffffb7
   14fdc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14fe0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14fe4:	add	r0, r0, r1
   14fe8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14fec:	cmp	r0, r1
   14ff0:	movw	r0, #0
   14ff4:	str	r0, [sp, #28]
   14ff8:	bcs	15024 <close@plt+0x3f40>
   14ffc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15000:	ldr	r1, [fp, #-40]	; 0xffffffd8
   15004:	ldr	r2, [fp, #-72]	; 0xffffffb8
   15008:	add	r1, r1, r2
   1500c:	add	r0, r0, r1
   15010:	ldrb	r0, [r0]
   15014:	cmp	r0, #0
   15018:	movw	r0, #0
   1501c:	movne	r0, #1
   15020:	str	r0, [sp, #28]
   15024:	ldr	r0, [sp, #28]
   15028:	tst	r0, #1
   1502c:	beq	15040 <close@plt+0x3f5c>
   15030:	ldr	r0, [fp, #-72]	; 0xffffffb8
   15034:	add	r0, r0, #1
   15038:	str	r0, [fp, #-72]	; 0xffffffb8
   1503c:	b	14fdc <close@plt+0x3ef8>
   15040:	b	151b0 <close@plt+0x40cc>
   15044:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   15048:	tst	r0, #1
   1504c:	beq	15158 <close@plt+0x4074>
   15050:	ldr	r0, [fp, #8]
   15054:	cmp	r0, #2
   15058:	bne	15158 <close@plt+0x4074>
   1505c:	movw	r0, #1
   15060:	str	r0, [sp, #88]	; 0x58
   15064:	ldr	r0, [sp, #88]	; 0x58
   15068:	ldr	r1, [sp, #92]	; 0x5c
   1506c:	cmp	r0, r1
   15070:	bcs	15154 <close@plt+0x4070>
   15074:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15078:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1507c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   15080:	add	r1, r1, r2
   15084:	ldr	r2, [sp, #88]	; 0x58
   15088:	add	r1, r1, r2
   1508c:	ldrb	r0, [r0, r1]
   15090:	sub	r0, r0, #91	; 0x5b
   15094:	cmp	r0, #33	; 0x21
   15098:	str	r0, [sp, #24]
   1509c:	bhi	1513c <close@plt+0x4058>
   150a0:	add	r0, pc, #8
   150a4:	ldr	r1, [sp, #24]
   150a8:	ldr	r0, [r0, r1, lsl #2]
   150ac:	mov	pc, r0
   150b0:	andeq	r5, r1, r8, lsr r1
   150b4:	andeq	r5, r1, r8, lsr r1
   150b8:	andeq	r5, r1, ip, lsr r1
   150bc:	andeq	r5, r1, r8, lsr r1
   150c0:	andeq	r5, r1, ip, lsr r1
   150c4:	andeq	r5, r1, r8, lsr r1
   150c8:	andeq	r5, r1, ip, lsr r1
   150cc:	andeq	r5, r1, ip, lsr r1
   150d0:	andeq	r5, r1, ip, lsr r1
   150d4:	andeq	r5, r1, ip, lsr r1
   150d8:	andeq	r5, r1, ip, lsr r1
   150dc:	andeq	r5, r1, ip, lsr r1
   150e0:	andeq	r5, r1, ip, lsr r1
   150e4:	andeq	r5, r1, ip, lsr r1
   150e8:	andeq	r5, r1, ip, lsr r1
   150ec:	andeq	r5, r1, ip, lsr r1
   150f0:	andeq	r5, r1, ip, lsr r1
   150f4:	andeq	r5, r1, ip, lsr r1
   150f8:	andeq	r5, r1, ip, lsr r1
   150fc:	andeq	r5, r1, ip, lsr r1
   15100:	andeq	r5, r1, ip, lsr r1
   15104:	andeq	r5, r1, ip, lsr r1
   15108:	andeq	r5, r1, ip, lsr r1
   1510c:	andeq	r5, r1, ip, lsr r1
   15110:	andeq	r5, r1, ip, lsr r1
   15114:	andeq	r5, r1, ip, lsr r1
   15118:	andeq	r5, r1, ip, lsr r1
   1511c:	andeq	r5, r1, ip, lsr r1
   15120:	andeq	r5, r1, ip, lsr r1
   15124:	andeq	r5, r1, ip, lsr r1
   15128:	andeq	r5, r1, ip, lsr r1
   1512c:	andeq	r5, r1, ip, lsr r1
   15130:	andeq	r5, r1, ip, lsr r1
   15134:	andeq	r5, r1, r8, lsr r1
   15138:	b	158f4 <close@plt+0x4810>
   1513c:	b	15140 <close@plt+0x405c>
   15140:	b	15144 <close@plt+0x4060>
   15144:	ldr	r0, [sp, #88]	; 0x58
   15148:	add	r0, r0, #1
   1514c:	str	r0, [sp, #88]	; 0x58
   15150:	b	15064 <close@plt+0x3f80>
   15154:	b	15158 <close@plt+0x4074>
   15158:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1515c:	bl	10f28 <iswprint@plt>
   15160:	cmp	r0, #0
   15164:	bne	15170 <close@plt+0x408c>
   15168:	movw	r0, #0
   1516c:	strb	r0, [fp, #-73]	; 0xffffffb7
   15170:	ldr	r0, [sp, #92]	; 0x5c
   15174:	ldr	r1, [fp, #-72]	; 0xffffffb8
   15178:	add	r0, r1, r0
   1517c:	str	r0, [fp, #-72]	; 0xffffffb8
   15180:	b	15184 <close@plt+0x40a0>
   15184:	b	15188 <close@plt+0x40a4>
   15188:	b	1518c <close@plt+0x40a8>
   1518c:	sub	r0, fp, #84	; 0x54
   15190:	bl	10eec <mbsinit@plt>
   15194:	cmp	r0, #0
   15198:	movw	r0, #0
   1519c:	movne	r0, #1
   151a0:	mvn	lr, #0
   151a4:	eor	r0, r0, lr
   151a8:	tst	r0, #1
   151ac:	bne	14f68 <close@plt+0x3e84>
   151b0:	b	151b4 <close@plt+0x40d0>
   151b4:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   151b8:	and	r0, r0, #1
   151bc:	strb	r0, [fp, #-67]	; 0xffffffbd
   151c0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   151c4:	movw	r1, #1
   151c8:	cmp	r1, r0
   151cc:	bcc	151e8 <close@plt+0x4104>
   151d0:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   151d4:	tst	r0, #1
   151d8:	beq	154fc <close@plt+0x4418>
   151dc:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   151e0:	tst	r0, #1
   151e4:	bne	154fc <close@plt+0x4418>
   151e8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   151ec:	ldr	r1, [fp, #-72]	; 0xffffffb8
   151f0:	add	r0, r0, r1
   151f4:	str	r0, [sp, #84]	; 0x54
   151f8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   151fc:	tst	r0, #1
   15200:	beq	153b0 <close@plt+0x42cc>
   15204:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   15208:	tst	r0, #1
   1520c:	bne	153b0 <close@plt+0x42cc>
   15210:	b	15214 <close@plt+0x4130>
   15214:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   15218:	tst	r0, #1
   1521c:	beq	15224 <close@plt+0x4140>
   15220:	b	158f4 <close@plt+0x4810>
   15224:	movw	r0, #1
   15228:	strb	r0, [fp, #-66]	; 0xffffffbe
   1522c:	ldr	r0, [fp, #8]
   15230:	cmp	r0, #2
   15234:	bne	152e8 <close@plt+0x4204>
   15238:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   1523c:	tst	r0, #1
   15240:	bne	152e8 <close@plt+0x4204>
   15244:	b	15248 <close@plt+0x4164>
   15248:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1524c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15250:	cmp	r0, r1
   15254:	bcs	1526c <close@plt+0x4188>
   15258:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1525c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15260:	add	r0, r0, r1
   15264:	movw	r1, #39	; 0x27
   15268:	strb	r1, [r0]
   1526c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15270:	add	r0, r0, #1
   15274:	str	r0, [fp, #-44]	; 0xffffffd4
   15278:	b	1527c <close@plt+0x4198>
   1527c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15280:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15284:	cmp	r0, r1
   15288:	bcs	152a0 <close@plt+0x41bc>
   1528c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15290:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15294:	add	r0, r0, r1
   15298:	movw	r1, #36	; 0x24
   1529c:	strb	r1, [r0]
   152a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152a4:	add	r0, r0, #1
   152a8:	str	r0, [fp, #-44]	; 0xffffffd4
   152ac:	b	152b0 <close@plt+0x41cc>
   152b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152b4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   152b8:	cmp	r0, r1
   152bc:	bcs	152d4 <close@plt+0x41f0>
   152c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   152c4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   152c8:	add	r0, r0, r1
   152cc:	movw	r1, #39	; 0x27
   152d0:	strb	r1, [r0]
   152d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152d8:	add	r0, r0, #1
   152dc:	str	r0, [fp, #-44]	; 0xffffffd4
   152e0:	movw	r0, #1
   152e4:	strb	r0, [fp, #-60]	; 0xffffffc4
   152e8:	b	152ec <close@plt+0x4208>
   152ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   152f4:	cmp	r0, r1
   152f8:	bcs	15310 <close@plt+0x422c>
   152fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15300:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15304:	add	r0, r0, r1
   15308:	movw	r1, #92	; 0x5c
   1530c:	strb	r1, [r0]
   15310:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15314:	add	r0, r0, #1
   15318:	str	r0, [fp, #-44]	; 0xffffffd4
   1531c:	b	15320 <close@plt+0x423c>
   15320:	b	15324 <close@plt+0x4240>
   15324:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15328:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1532c:	cmp	r0, r1
   15330:	bcs	15350 <close@plt+0x426c>
   15334:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   15338:	asr	r0, r0, #6
   1533c:	add	r0, r0, #48	; 0x30
   15340:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15344:	ldr	r2, [fp, #-44]	; 0xffffffd4
   15348:	add	r1, r1, r2
   1534c:	strb	r0, [r1]
   15350:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15354:	add	r0, r0, #1
   15358:	str	r0, [fp, #-44]	; 0xffffffd4
   1535c:	b	15360 <close@plt+0x427c>
   15360:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15364:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15368:	cmp	r0, r1
   1536c:	bcs	15390 <close@plt+0x42ac>
   15370:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   15374:	asr	r0, r0, #3
   15378:	and	r0, r0, #7
   1537c:	add	r0, r0, #48	; 0x30
   15380:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15384:	ldr	r2, [fp, #-44]	; 0xffffffd4
   15388:	add	r1, r1, r2
   1538c:	strb	r0, [r1]
   15390:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15394:	add	r0, r0, #1
   15398:	str	r0, [fp, #-44]	; 0xffffffd4
   1539c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   153a0:	and	r0, r0, #7
   153a4:	add	r0, r0, #48	; 0x30
   153a8:	strb	r0, [fp, #-63]	; 0xffffffc1
   153ac:	b	153fc <close@plt+0x4318>
   153b0:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   153b4:	tst	r0, #1
   153b8:	beq	153f8 <close@plt+0x4314>
   153bc:	b	153c0 <close@plt+0x42dc>
   153c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   153c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   153c8:	cmp	r0, r1
   153cc:	bcs	153e4 <close@plt+0x4300>
   153d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   153d4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   153d8:	add	r0, r0, r1
   153dc:	movw	r1, #92	; 0x5c
   153e0:	strb	r1, [r0]
   153e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   153e8:	add	r0, r0, #1
   153ec:	str	r0, [fp, #-44]	; 0xffffffd4
   153f0:	movw	r0, #0
   153f4:	strb	r0, [fp, #-65]	; 0xffffffbf
   153f8:	b	153fc <close@plt+0x4318>
   153fc:	ldr	r0, [sp, #84]	; 0x54
   15400:	ldr	r1, [fp, #-40]	; 0xffffffd8
   15404:	add	r1, r1, #1
   15408:	cmp	r0, r1
   1540c:	bhi	15414 <close@plt+0x4330>
   15410:	b	154f8 <close@plt+0x4414>
   15414:	b	15418 <close@plt+0x4334>
   15418:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   1541c:	tst	r0, #1
   15420:	beq	154a0 <close@plt+0x43bc>
   15424:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   15428:	tst	r0, #1
   1542c:	bne	154a0 <close@plt+0x43bc>
   15430:	b	15434 <close@plt+0x4350>
   15434:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15438:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1543c:	cmp	r0, r1
   15440:	bcs	15458 <close@plt+0x4374>
   15444:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15448:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1544c:	add	r0, r0, r1
   15450:	movw	r1, #39	; 0x27
   15454:	strb	r1, [r0]
   15458:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1545c:	add	r0, r0, #1
   15460:	str	r0, [fp, #-44]	; 0xffffffd4
   15464:	b	15468 <close@plt+0x4384>
   15468:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1546c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15470:	cmp	r0, r1
   15474:	bcs	1548c <close@plt+0x43a8>
   15478:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1547c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15480:	add	r0, r0, r1
   15484:	movw	r1, #39	; 0x27
   15488:	strb	r1, [r0]
   1548c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15490:	add	r0, r0, #1
   15494:	str	r0, [fp, #-44]	; 0xffffffd4
   15498:	movw	r0, #0
   1549c:	strb	r0, [fp, #-60]	; 0xffffffc4
   154a0:	b	154a4 <close@plt+0x43c0>
   154a4:	b	154a8 <close@plt+0x43c4>
   154a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   154ac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   154b0:	cmp	r0, r1
   154b4:	bcs	154cc <close@plt+0x43e8>
   154b8:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   154bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   154c0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   154c4:	add	r1, r1, r2
   154c8:	strb	r0, [r1]
   154cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   154d0:	add	r0, r0, #1
   154d4:	str	r0, [fp, #-44]	; 0xffffffd4
   154d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   154dc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   154e0:	add	r1, r1, #1
   154e4:	str	r1, [fp, #-40]	; 0xffffffd8
   154e8:	add	r0, r0, r1
   154ec:	ldrb	r0, [r0]
   154f0:	strb	r0, [fp, #-63]	; 0xffffffc1
   154f4:	b	151f8 <close@plt+0x4114>
   154f8:	b	15688 <close@plt+0x45a4>
   154fc:	b	15500 <close@plt+0x441c>
   15500:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   15504:	tst	r0, #1
   15508:	beq	15518 <close@plt+0x4434>
   1550c:	ldr	r0, [fp, #8]
   15510:	cmp	r0, #2
   15514:	bne	15524 <close@plt+0x4440>
   15518:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1551c:	tst	r0, #1
   15520:	beq	15560 <close@plt+0x447c>
   15524:	ldr	r0, [fp, #16]
   15528:	movw	r1, #0
   1552c:	cmp	r0, r1
   15530:	beq	15560 <close@plt+0x447c>
   15534:	ldr	r0, [fp, #16]
   15538:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   1553c:	lsr	r1, r1, #5
   15540:	add	r0, r0, r1, lsl #2
   15544:	ldr	r0, [r0]
   15548:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   1554c:	and	r1, r1, #31
   15550:	lsr	r0, r0, r1
   15554:	and	r0, r0, #1
   15558:	cmp	r0, #0
   1555c:	bne	15570 <close@plt+0x448c>
   15560:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   15564:	tst	r0, #1
   15568:	bne	15570 <close@plt+0x448c>
   1556c:	b	15688 <close@plt+0x45a4>
   15570:	b	15574 <close@plt+0x4490>
   15574:	b	15578 <close@plt+0x4494>
   15578:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1557c:	tst	r0, #1
   15580:	beq	15588 <close@plt+0x44a4>
   15584:	b	158f4 <close@plt+0x4810>
   15588:	movw	r0, #1
   1558c:	strb	r0, [fp, #-66]	; 0xffffffbe
   15590:	ldr	r0, [fp, #8]
   15594:	cmp	r0, #2
   15598:	bne	1564c <close@plt+0x4568>
   1559c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   155a0:	tst	r0, #1
   155a4:	bne	1564c <close@plt+0x4568>
   155a8:	b	155ac <close@plt+0x44c8>
   155ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   155b0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   155b4:	cmp	r0, r1
   155b8:	bcs	155d0 <close@plt+0x44ec>
   155bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   155c0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   155c4:	add	r0, r0, r1
   155c8:	movw	r1, #39	; 0x27
   155cc:	strb	r1, [r0]
   155d0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   155d4:	add	r0, r0, #1
   155d8:	str	r0, [fp, #-44]	; 0xffffffd4
   155dc:	b	155e0 <close@plt+0x44fc>
   155e0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   155e4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   155e8:	cmp	r0, r1
   155ec:	bcs	15604 <close@plt+0x4520>
   155f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   155f4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   155f8:	add	r0, r0, r1
   155fc:	movw	r1, #36	; 0x24
   15600:	strb	r1, [r0]
   15604:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15608:	add	r0, r0, #1
   1560c:	str	r0, [fp, #-44]	; 0xffffffd4
   15610:	b	15614 <close@plt+0x4530>
   15614:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15618:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1561c:	cmp	r0, r1
   15620:	bcs	15638 <close@plt+0x4554>
   15624:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15628:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1562c:	add	r0, r0, r1
   15630:	movw	r1, #39	; 0x27
   15634:	strb	r1, [r0]
   15638:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1563c:	add	r0, r0, #1
   15640:	str	r0, [fp, #-44]	; 0xffffffd4
   15644:	movw	r0, #1
   15648:	strb	r0, [fp, #-60]	; 0xffffffc4
   1564c:	b	15650 <close@plt+0x456c>
   15650:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15654:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15658:	cmp	r0, r1
   1565c:	bcs	15674 <close@plt+0x4590>
   15660:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15664:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15668:	add	r0, r0, r1
   1566c:	movw	r1, #92	; 0x5c
   15670:	strb	r1, [r0]
   15674:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15678:	add	r0, r0, #1
   1567c:	str	r0, [fp, #-44]	; 0xffffffd4
   15680:	b	15684 <close@plt+0x45a0>
   15684:	b	15688 <close@plt+0x45a4>
   15688:	b	1568c <close@plt+0x45a8>
   1568c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   15690:	tst	r0, #1
   15694:	beq	15714 <close@plt+0x4630>
   15698:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   1569c:	tst	r0, #1
   156a0:	bne	15714 <close@plt+0x4630>
   156a4:	b	156a8 <close@plt+0x45c4>
   156a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   156ac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   156b0:	cmp	r0, r1
   156b4:	bcs	156cc <close@plt+0x45e8>
   156b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   156bc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   156c0:	add	r0, r0, r1
   156c4:	movw	r1, #39	; 0x27
   156c8:	strb	r1, [r0]
   156cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   156d0:	add	r0, r0, #1
   156d4:	str	r0, [fp, #-44]	; 0xffffffd4
   156d8:	b	156dc <close@plt+0x45f8>
   156dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   156e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   156e4:	cmp	r0, r1
   156e8:	bcs	15700 <close@plt+0x461c>
   156ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   156f0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   156f4:	add	r0, r0, r1
   156f8:	movw	r1, #39	; 0x27
   156fc:	strb	r1, [r0]
   15700:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15704:	add	r0, r0, #1
   15708:	str	r0, [fp, #-44]	; 0xffffffd4
   1570c:	movw	r0, #0
   15710:	strb	r0, [fp, #-60]	; 0xffffffc4
   15714:	b	15718 <close@plt+0x4634>
   15718:	b	1571c <close@plt+0x4638>
   1571c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15720:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15724:	cmp	r0, r1
   15728:	bcs	15740 <close@plt+0x465c>
   1572c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   15730:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15734:	ldr	r2, [fp, #-44]	; 0xffffffd4
   15738:	add	r1, r1, r2
   1573c:	strb	r0, [r1]
   15740:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15744:	add	r0, r0, #1
   15748:	str	r0, [fp, #-44]	; 0xffffffd4
   1574c:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   15750:	tst	r0, #1
   15754:	bne	15760 <close@plt+0x467c>
   15758:	movw	r0, #0
   1575c:	strb	r0, [fp, #-62]	; 0xffffffc2
   15760:	b	15764 <close@plt+0x4680>
   15764:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15768:	add	r0, r0, #1
   1576c:	str	r0, [fp, #-40]	; 0xffffffd8
   15770:	b	14518 <close@plt+0x3434>
   15774:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15778:	cmp	r0, #0
   1577c:	bne	1579c <close@plt+0x46b8>
   15780:	ldr	r0, [fp, #8]
   15784:	cmp	r0, #2
   15788:	bne	1579c <close@plt+0x46b8>
   1578c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   15790:	tst	r0, #1
   15794:	beq	1579c <close@plt+0x46b8>
   15798:	b	158f4 <close@plt+0x4810>
   1579c:	ldr	r0, [fp, #8]
   157a0:	cmp	r0, #2
   157a4:	bne	15844 <close@plt+0x4760>
   157a8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   157ac:	tst	r0, #1
   157b0:	bne	15844 <close@plt+0x4760>
   157b4:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   157b8:	tst	r0, #1
   157bc:	beq	15844 <close@plt+0x4760>
   157c0:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   157c4:	tst	r0, #1
   157c8:	beq	15810 <close@plt+0x472c>
   157cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   157d0:	ldr	r1, [fp, #-48]	; 0xffffffd0
   157d4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   157d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   157dc:	ldr	ip, [fp, #12]
   157e0:	ldr	lr, [fp, #16]
   157e4:	ldr	r4, [fp, #20]
   157e8:	ldr	r5, [fp, #24]
   157ec:	movw	r6, #5
   157f0:	str	r6, [sp]
   157f4:	str	ip, [sp, #4]
   157f8:	str	lr, [sp, #8]
   157fc:	str	r4, [sp, #12]
   15800:	str	r5, [sp, #16]
   15804:	bl	14230 <close@plt+0x314c>
   15808:	str	r0, [fp, #-20]	; 0xffffffec
   1580c:	b	1595c <close@plt+0x4878>
   15810:	ldr	r0, [fp, #-28]	; 0xffffffe4
   15814:	cmp	r0, #0
   15818:	bne	1583c <close@plt+0x4758>
   1581c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   15820:	cmp	r0, #0
   15824:	beq	1583c <close@plt+0x4758>
   15828:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1582c:	str	r0, [fp, #-28]	; 0xffffffe4
   15830:	movw	r0, #0
   15834:	str	r0, [fp, #-44]	; 0xffffffd4
   15838:	b	142d8 <close@plt+0x31f4>
   1583c:	b	15840 <close@plt+0x475c>
   15840:	b	15844 <close@plt+0x4760>
   15844:	ldr	r0, [fp, #-52]	; 0xffffffcc
   15848:	movw	r1, #0
   1584c:	cmp	r0, r1
   15850:	beq	158c4 <close@plt+0x47e0>
   15854:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   15858:	tst	r0, #1
   1585c:	bne	158c4 <close@plt+0x47e0>
   15860:	b	15864 <close@plt+0x4780>
   15864:	ldr	r0, [fp, #-52]	; 0xffffffcc
   15868:	ldrsb	r0, [r0]
   1586c:	cmp	r0, #0
   15870:	beq	158c0 <close@plt+0x47dc>
   15874:	b	15878 <close@plt+0x4794>
   15878:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1587c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15880:	cmp	r0, r1
   15884:	bcs	158a0 <close@plt+0x47bc>
   15888:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1588c:	ldrb	r0, [r0]
   15890:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15894:	ldr	r2, [fp, #-44]	; 0xffffffd4
   15898:	add	r1, r1, r2
   1589c:	strb	r0, [r1]
   158a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   158a4:	add	r0, r0, #1
   158a8:	str	r0, [fp, #-44]	; 0xffffffd4
   158ac:	b	158b0 <close@plt+0x47cc>
   158b0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   158b4:	add	r0, r0, #1
   158b8:	str	r0, [fp, #-52]	; 0xffffffcc
   158bc:	b	15864 <close@plt+0x4780>
   158c0:	b	158c4 <close@plt+0x47e0>
   158c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   158c8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   158cc:	cmp	r0, r1
   158d0:	bcs	158e8 <close@plt+0x4804>
   158d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   158d8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   158dc:	add	r0, r0, r1
   158e0:	movw	r1, #0
   158e4:	strb	r1, [r0]
   158e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   158ec:	str	r0, [fp, #-20]	; 0xffffffec
   158f0:	b	1595c <close@plt+0x4878>
   158f4:	ldr	r0, [fp, #8]
   158f8:	cmp	r0, #2
   158fc:	bne	15914 <close@plt+0x4830>
   15900:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   15904:	tst	r0, #1
   15908:	beq	15914 <close@plt+0x4830>
   1590c:	movw	r0, #4
   15910:	str	r0, [fp, #8]
   15914:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15918:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1591c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   15920:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15924:	ldr	ip, [fp, #8]
   15928:	ldr	lr, [fp, #12]
   1592c:	mvn	r4, #2
   15930:	and	lr, lr, r4
   15934:	ldr	r4, [fp, #20]
   15938:	ldr	r5, [fp, #24]
   1593c:	str	ip, [sp]
   15940:	str	lr, [sp, #4]
   15944:	movw	ip, #0
   15948:	str	ip, [sp, #8]
   1594c:	str	r4, [sp, #12]
   15950:	str	r5, [sp, #16]
   15954:	bl	14230 <close@plt+0x314c>
   15958:	str	r0, [fp, #-20]	; 0xffffffec
   1595c:	ldr	r0, [fp, #-20]	; 0xffffffec
   15960:	sub	sp, fp, #16
   15964:	pop	{r4, r5, r6, sl, fp, pc}
   15968:	push	{fp, lr}
   1596c:	mov	fp, sp
   15970:	sub	sp, sp, #16
   15974:	str	r0, [fp, #-4]
   15978:	str	r1, [sp, #8]
   1597c:	str	r2, [sp, #4]
   15980:	ldr	r0, [fp, #-4]
   15984:	ldr	r1, [sp, #8]
   15988:	ldr	r3, [sp, #4]
   1598c:	movw	r2, #0
   15990:	bl	1599c <close@plt+0x48b8>
   15994:	mov	sp, fp
   15998:	pop	{fp, pc}
   1599c:	push	{r4, r5, r6, sl, fp, lr}
   159a0:	add	fp, sp, #16
   159a4:	sub	sp, sp, #72	; 0x48
   159a8:	str	r0, [fp, #-20]	; 0xffffffec
   159ac:	str	r1, [fp, #-24]	; 0xffffffe8
   159b0:	str	r2, [fp, #-28]	; 0xffffffe4
   159b4:	str	r3, [fp, #-32]	; 0xffffffe0
   159b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   159bc:	movw	r1, #0
   159c0:	cmp	r0, r1
   159c4:	beq	159d4 <close@plt+0x48f0>
   159c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   159cc:	str	r0, [sp, #32]
   159d0:	b	159e4 <close@plt+0x4900>
   159d4:	movw	r0, #57752	; 0xe198
   159d8:	movt	r0, #2
   159dc:	str	r0, [sp, #32]
   159e0:	b	159e4 <close@plt+0x4900>
   159e4:	ldr	r0, [sp, #32]
   159e8:	str	r0, [fp, #-36]	; 0xffffffdc
   159ec:	bl	11030 <__errno_location@plt>
   159f0:	ldr	r0, [r0]
   159f4:	str	r0, [fp, #-40]	; 0xffffffd8
   159f8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   159fc:	ldr	r0, [r0, #4]
   15a00:	ldr	lr, [fp, #-28]	; 0xffffffe4
   15a04:	movw	r1, #0
   15a08:	cmp	lr, r1
   15a0c:	movw	lr, #0
   15a10:	movne	lr, #1
   15a14:	tst	lr, #1
   15a18:	mov	lr, r1
   15a1c:	moveq	lr, #1
   15a20:	orr	r0, r0, lr
   15a24:	str	r0, [sp, #44]	; 0x2c
   15a28:	ldr	r2, [fp, #-20]	; 0xffffffec
   15a2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15a30:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15a34:	ldr	r0, [r0]
   15a38:	ldr	lr, [sp, #44]	; 0x2c
   15a3c:	ldr	ip, [fp, #-36]	; 0xffffffdc
   15a40:	add	ip, ip, #8
   15a44:	ldr	r4, [fp, #-36]	; 0xffffffdc
   15a48:	ldr	r4, [r4, #40]	; 0x28
   15a4c:	ldr	r5, [fp, #-36]	; 0xffffffdc
   15a50:	ldr	r5, [r5, #44]	; 0x2c
   15a54:	str	r0, [sp, #28]
   15a58:	mov	r0, r1
   15a5c:	ldr	r6, [sp, #28]
   15a60:	str	r6, [sp]
   15a64:	str	lr, [sp, #4]
   15a68:	str	ip, [sp, #8]
   15a6c:	str	r4, [sp, #12]
   15a70:	str	r5, [sp, #16]
   15a74:	bl	14230 <close@plt+0x314c>
   15a78:	add	r0, r0, #1
   15a7c:	str	r0, [sp, #40]	; 0x28
   15a80:	ldr	r0, [sp, #40]	; 0x28
   15a84:	bl	17064 <close@plt+0x5f80>
   15a88:	str	r0, [sp, #36]	; 0x24
   15a8c:	ldr	r0, [sp, #36]	; 0x24
   15a90:	ldr	r1, [sp, #40]	; 0x28
   15a94:	ldr	r2, [fp, #-20]	; 0xffffffec
   15a98:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15a9c:	ldr	ip, [fp, #-36]	; 0xffffffdc
   15aa0:	ldr	ip, [ip]
   15aa4:	ldr	lr, [sp, #44]	; 0x2c
   15aa8:	ldr	r4, [fp, #-36]	; 0xffffffdc
   15aac:	add	r4, r4, #8
   15ab0:	ldr	r5, [fp, #-36]	; 0xffffffdc
   15ab4:	ldr	r5, [r5, #40]	; 0x28
   15ab8:	ldr	r6, [fp, #-36]	; 0xffffffdc
   15abc:	ldr	r6, [r6, #44]	; 0x2c
   15ac0:	str	ip, [sp]
   15ac4:	str	lr, [sp, #4]
   15ac8:	str	r4, [sp, #8]
   15acc:	str	r5, [sp, #12]
   15ad0:	str	r6, [sp, #16]
   15ad4:	bl	14230 <close@plt+0x314c>
   15ad8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   15adc:	str	r0, [sp, #24]
   15ae0:	str	r1, [sp, #20]
   15ae4:	bl	11030 <__errno_location@plt>
   15ae8:	ldr	r1, [sp, #20]
   15aec:	str	r1, [r0]
   15af0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   15af4:	movw	r2, #0
   15af8:	cmp	r0, r2
   15afc:	beq	15b10 <close@plt+0x4a2c>
   15b00:	ldr	r0, [sp, #40]	; 0x28
   15b04:	sub	r0, r0, #1
   15b08:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15b0c:	str	r0, [r1]
   15b10:	ldr	r0, [sp, #36]	; 0x24
   15b14:	sub	sp, fp, #16
   15b18:	pop	{r4, r5, r6, sl, fp, pc}
   15b1c:	push	{fp, lr}
   15b20:	mov	fp, sp
   15b24:	sub	sp, sp, #8
   15b28:	movw	r0, #57628	; 0xe11c
   15b2c:	movt	r0, #2
   15b30:	ldr	r0, [r0]
   15b34:	str	r0, [sp, #4]
   15b38:	movw	r0, #1
   15b3c:	str	r0, [sp]
   15b40:	ldr	r0, [sp]
   15b44:	movw	r1, #57632	; 0xe120
   15b48:	movt	r1, #2
   15b4c:	ldr	r1, [r1]
   15b50:	cmp	r0, r1
   15b54:	bge	15b7c <close@plt+0x4a98>
   15b58:	ldr	r0, [sp, #4]
   15b5c:	ldr	r1, [sp]
   15b60:	add	r0, r0, r1, lsl #3
   15b64:	ldr	r0, [r0, #4]
   15b68:	bl	13cac <close@plt+0x2bc8>
   15b6c:	ldr	r0, [sp]
   15b70:	add	r0, r0, #1
   15b74:	str	r0, [sp]
   15b78:	b	15b40 <close@plt+0x4a5c>
   15b7c:	ldr	r0, [sp, #4]
   15b80:	ldr	r0, [r0, #4]
   15b84:	movw	r1, #57800	; 0xe1c8
   15b88:	movt	r1, #2
   15b8c:	cmp	r0, r1
   15b90:	beq	15bbc <close@plt+0x4ad8>
   15b94:	ldr	r0, [sp, #4]
   15b98:	ldr	r0, [r0, #4]
   15b9c:	bl	13cac <close@plt+0x2bc8>
   15ba0:	movw	r0, #256	; 0x100
   15ba4:	movw	lr, #57636	; 0xe124
   15ba8:	movt	lr, #2
   15bac:	str	r0, [lr]
   15bb0:	movw	r0, #57800	; 0xe1c8
   15bb4:	movt	r0, #2
   15bb8:	str	r0, [lr, #4]
   15bbc:	ldr	r0, [sp, #4]
   15bc0:	movw	r1, #57636	; 0xe124
   15bc4:	movt	r1, #2
   15bc8:	cmp	r0, r1
   15bcc:	beq	15bec <close@plt+0x4b08>
   15bd0:	ldr	r0, [sp, #4]
   15bd4:	bl	13cac <close@plt+0x2bc8>
   15bd8:	movw	r0, #57628	; 0xe11c
   15bdc:	movt	r0, #2
   15be0:	movw	lr, #57636	; 0xe124
   15be4:	movt	lr, #2
   15be8:	str	lr, [r0]
   15bec:	movw	r0, #57632	; 0xe120
   15bf0:	movt	r0, #2
   15bf4:	movw	r1, #1
   15bf8:	str	r1, [r0]
   15bfc:	mov	sp, fp
   15c00:	pop	{fp, pc}
   15c04:	push	{fp, lr}
   15c08:	mov	fp, sp
   15c0c:	sub	sp, sp, #8
   15c10:	str	r0, [sp, #4]
   15c14:	str	r1, [sp]
   15c18:	ldr	r0, [sp, #4]
   15c1c:	ldr	r1, [sp]
   15c20:	mvn	r2, #0
   15c24:	movw	r3, #57752	; 0xe198
   15c28:	movt	r3, #2
   15c2c:	bl	15c38 <close@plt+0x4b54>
   15c30:	mov	sp, fp
   15c34:	pop	{fp, pc}
   15c38:	push	{r4, r5, r6, sl, fp, lr}
   15c3c:	add	fp, sp, #16
   15c40:	sub	sp, sp, #88	; 0x58
   15c44:	str	r0, [fp, #-20]	; 0xffffffec
   15c48:	str	r1, [fp, #-24]	; 0xffffffe8
   15c4c:	str	r2, [fp, #-28]	; 0xffffffe4
   15c50:	str	r3, [fp, #-32]	; 0xffffffe0
   15c54:	bl	11030 <__errno_location@plt>
   15c58:	ldr	r1, [pc, #676]	; 15f04 <close@plt+0x4e20>
   15c5c:	ldr	r0, [r0]
   15c60:	str	r0, [fp, #-36]	; 0xffffffdc
   15c64:	movw	r0, #57628	; 0xe11c
   15c68:	movt	r0, #2
   15c6c:	ldr	r0, [r0]
   15c70:	str	r0, [fp, #-40]	; 0xffffffd8
   15c74:	str	r1, [fp, #-44]	; 0xffffffd4
   15c78:	ldr	r0, [fp, #-20]	; 0xffffffec
   15c7c:	movw	r1, #0
   15c80:	cmp	r1, r0
   15c84:	bgt	15c98 <close@plt+0x4bb4>
   15c88:	ldr	r0, [fp, #-20]	; 0xffffffec
   15c8c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15c90:	cmp	r0, r1
   15c94:	blt	15c9c <close@plt+0x4bb8>
   15c98:	bl	110d8 <abort@plt>
   15c9c:	movw	r0, #57632	; 0xe120
   15ca0:	movt	r0, #2
   15ca4:	ldr	r0, [r0]
   15ca8:	ldr	r1, [fp, #-20]	; 0xffffffec
   15cac:	cmp	r0, r1
   15cb0:	bgt	15da8 <close@plt+0x4cc4>
   15cb4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15cb8:	movw	r1, #57636	; 0xe124
   15cbc:	movt	r1, #2
   15cc0:	cmp	r0, r1
   15cc4:	movw	r0, #0
   15cc8:	moveq	r0, #1
   15ccc:	and	r0, r0, #1
   15cd0:	strb	r0, [fp, #-45]	; 0xffffffd3
   15cd4:	movw	r0, #57632	; 0xe120
   15cd8:	movt	r0, #2
   15cdc:	ldr	r0, [r0]
   15ce0:	str	r0, [sp, #52]	; 0x34
   15ce4:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   15ce8:	tst	r0, #1
   15cec:	beq	15cfc <close@plt+0x4c18>
   15cf0:	movw	r0, #0
   15cf4:	str	r0, [sp, #32]
   15cf8:	b	15d04 <close@plt+0x4c20>
   15cfc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15d00:	str	r0, [sp, #32]
   15d04:	ldr	r0, [sp, #32]
   15d08:	ldr	r1, [fp, #-20]	; 0xffffffec
   15d0c:	movw	r2, #57632	; 0xe120
   15d10:	movt	r2, #2
   15d14:	ldr	r2, [r2]
   15d18:	sub	r1, r1, r2
   15d1c:	add	r2, r1, #1
   15d20:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15d24:	add	r1, sp, #52	; 0x34
   15d28:	movw	ip, #8
   15d2c:	str	ip, [sp]
   15d30:	bl	172a0 <close@plt+0x61bc>
   15d34:	str	r0, [fp, #-40]	; 0xffffffd8
   15d38:	movw	r1, #57628	; 0xe11c
   15d3c:	movt	r1, #2
   15d40:	str	r0, [r1]
   15d44:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   15d48:	tst	r0, #1
   15d4c:	beq	15d6c <close@plt+0x4c88>
   15d50:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15d54:	movw	r1, #57636	; 0xe124
   15d58:	movt	r1, #2
   15d5c:	ldr	r2, [r1]
   15d60:	str	r2, [r0]
   15d64:	ldr	r1, [r1, #4]
   15d68:	str	r1, [r0, #4]
   15d6c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15d70:	movw	r1, #57632	; 0xe120
   15d74:	movt	r1, #2
   15d78:	ldr	r1, [r1]
   15d7c:	add	r0, r0, r1, lsl #3
   15d80:	ldr	r2, [sp, #52]	; 0x34
   15d84:	sub	r1, r2, r1
   15d88:	lsl	r2, r1, #3
   15d8c:	movw	r1, #0
   15d90:	and	r1, r1, #255	; 0xff
   15d94:	bl	11048 <memset@plt>
   15d98:	ldr	r0, [sp, #52]	; 0x34
   15d9c:	movw	r1, #57632	; 0xe120
   15da0:	movt	r1, #2
   15da4:	str	r0, [r1]
   15da8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15dac:	ldr	r1, [fp, #-20]	; 0xffffffec
   15db0:	ldr	r0, [r0, r1, lsl #3]
   15db4:	str	r0, [sp, #48]	; 0x30
   15db8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15dbc:	ldr	r1, [fp, #-20]	; 0xffffffec
   15dc0:	add	r0, r0, r1, lsl #3
   15dc4:	ldr	r0, [r0, #4]
   15dc8:	str	r0, [sp, #44]	; 0x2c
   15dcc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15dd0:	ldr	r0, [r0, #4]
   15dd4:	orr	r0, r0, #1
   15dd8:	str	r0, [sp, #40]	; 0x28
   15ddc:	ldr	r0, [sp, #44]	; 0x2c
   15de0:	ldr	r1, [sp, #48]	; 0x30
   15de4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15de8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15dec:	ldr	ip, [fp, #-32]	; 0xffffffe0
   15df0:	ldr	ip, [ip]
   15df4:	ldr	lr, [sp, #40]	; 0x28
   15df8:	ldr	r4, [fp, #-32]	; 0xffffffe0
   15dfc:	add	r4, r4, #8
   15e00:	ldr	r5, [fp, #-32]	; 0xffffffe0
   15e04:	ldr	r5, [r5, #40]	; 0x28
   15e08:	ldr	r6, [fp, #-32]	; 0xffffffe0
   15e0c:	ldr	r6, [r6, #44]	; 0x2c
   15e10:	str	ip, [sp]
   15e14:	str	lr, [sp, #4]
   15e18:	str	r4, [sp, #8]
   15e1c:	str	r5, [sp, #12]
   15e20:	str	r6, [sp, #16]
   15e24:	bl	14230 <close@plt+0x314c>
   15e28:	str	r0, [sp, #36]	; 0x24
   15e2c:	ldr	r0, [sp, #48]	; 0x30
   15e30:	ldr	r1, [sp, #36]	; 0x24
   15e34:	cmp	r0, r1
   15e38:	bhi	15ee4 <close@plt+0x4e00>
   15e3c:	ldr	r0, [sp, #36]	; 0x24
   15e40:	add	r0, r0, #1
   15e44:	str	r0, [sp, #48]	; 0x30
   15e48:	ldr	r1, [fp, #-40]	; 0xffffffd8
   15e4c:	ldr	r2, [fp, #-20]	; 0xffffffec
   15e50:	add	r1, r1, r2, lsl #3
   15e54:	str	r0, [r1]
   15e58:	ldr	r0, [sp, #44]	; 0x2c
   15e5c:	movw	r1, #57800	; 0xe1c8
   15e60:	movt	r1, #2
   15e64:	cmp	r0, r1
   15e68:	beq	15e74 <close@plt+0x4d90>
   15e6c:	ldr	r0, [sp, #44]	; 0x2c
   15e70:	bl	13cac <close@plt+0x2bc8>
   15e74:	ldr	r0, [sp, #48]	; 0x30
   15e78:	bl	17064 <close@plt+0x5f80>
   15e7c:	mov	lr, r0
   15e80:	str	r0, [sp, #44]	; 0x2c
   15e84:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15e88:	ldr	r1, [fp, #-20]	; 0xffffffec
   15e8c:	add	r0, r0, r1, lsl #3
   15e90:	str	lr, [r0, #4]
   15e94:	ldr	r0, [sp, #44]	; 0x2c
   15e98:	ldr	r1, [sp, #48]	; 0x30
   15e9c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15ea0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15ea4:	ldr	lr, [fp, #-32]	; 0xffffffe0
   15ea8:	ldr	lr, [lr]
   15eac:	ldr	ip, [sp, #40]	; 0x28
   15eb0:	ldr	r4, [fp, #-32]	; 0xffffffe0
   15eb4:	add	r4, r4, #8
   15eb8:	ldr	r5, [fp, #-32]	; 0xffffffe0
   15ebc:	ldr	r5, [r5, #40]	; 0x28
   15ec0:	ldr	r6, [fp, #-32]	; 0xffffffe0
   15ec4:	ldr	r6, [r6, #44]	; 0x2c
   15ec8:	str	lr, [sp]
   15ecc:	str	ip, [sp, #4]
   15ed0:	str	r4, [sp, #8]
   15ed4:	str	r5, [sp, #12]
   15ed8:	str	r6, [sp, #16]
   15edc:	bl	14230 <close@plt+0x314c>
   15ee0:	str	r0, [sp, #28]
   15ee4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15ee8:	str	r0, [sp, #24]
   15eec:	bl	11030 <__errno_location@plt>
   15ef0:	ldr	lr, [sp, #24]
   15ef4:	str	lr, [r0]
   15ef8:	ldr	r0, [sp, #44]	; 0x2c
   15efc:	sub	sp, fp, #16
   15f00:	pop	{r4, r5, r6, sl, fp, pc}
   15f04:	svcvc	0x00ffffff
   15f08:	push	{fp, lr}
   15f0c:	mov	fp, sp
   15f10:	sub	sp, sp, #16
   15f14:	str	r0, [fp, #-4]
   15f18:	str	r1, [sp, #8]
   15f1c:	str	r2, [sp, #4]
   15f20:	ldr	r0, [fp, #-4]
   15f24:	ldr	r1, [sp, #8]
   15f28:	ldr	r2, [sp, #4]
   15f2c:	movw	r3, #57752	; 0xe198
   15f30:	movt	r3, #2
   15f34:	bl	15c38 <close@plt+0x4b54>
   15f38:	mov	sp, fp
   15f3c:	pop	{fp, pc}
   15f40:	push	{fp, lr}
   15f44:	mov	fp, sp
   15f48:	sub	sp, sp, #8
   15f4c:	str	r0, [sp, #4]
   15f50:	ldr	r1, [sp, #4]
   15f54:	movw	r0, #0
   15f58:	bl	15c04 <close@plt+0x4b20>
   15f5c:	mov	sp, fp
   15f60:	pop	{fp, pc}
   15f64:	push	{fp, lr}
   15f68:	mov	fp, sp
   15f6c:	sub	sp, sp, #8
   15f70:	str	r0, [sp, #4]
   15f74:	str	r1, [sp]
   15f78:	ldr	r1, [sp, #4]
   15f7c:	ldr	r2, [sp]
   15f80:	movw	r0, #0
   15f84:	bl	15f08 <close@plt+0x4e24>
   15f88:	mov	sp, fp
   15f8c:	pop	{fp, pc}
   15f90:	push	{fp, lr}
   15f94:	mov	fp, sp
   15f98:	sub	sp, sp, #64	; 0x40
   15f9c:	str	r0, [fp, #-4]
   15fa0:	str	r1, [fp, #-8]
   15fa4:	str	r2, [fp, #-12]
   15fa8:	ldr	r1, [fp, #-8]
   15fac:	add	r0, sp, #4
   15fb0:	bl	15fd0 <close@plt+0x4eec>
   15fb4:	ldr	r0, [fp, #-4]
   15fb8:	ldr	r1, [fp, #-12]
   15fbc:	mvn	r2, #0
   15fc0:	add	r3, sp, #4
   15fc4:	bl	15c38 <close@plt+0x4b54>
   15fc8:	mov	sp, fp
   15fcc:	pop	{fp, pc}
   15fd0:	push	{fp, lr}
   15fd4:	mov	fp, sp
   15fd8:	sub	sp, sp, #8
   15fdc:	str	r1, [sp, #4]
   15fe0:	mov	r1, r0
   15fe4:	str	r0, [sp]
   15fe8:	mov	r0, r1
   15fec:	movw	r1, #0
   15ff0:	and	r1, r1, #255	; 0xff
   15ff4:	movw	r2, #48	; 0x30
   15ff8:	bl	11048 <memset@plt>
   15ffc:	ldr	r0, [sp, #4]
   16000:	cmp	r0, #10
   16004:	bne	1600c <close@plt+0x4f28>
   16008:	bl	110d8 <abort@plt>
   1600c:	ldr	r0, [sp, #4]
   16010:	ldr	r1, [sp]
   16014:	str	r0, [r1]
   16018:	mov	sp, fp
   1601c:	pop	{fp, pc}
   16020:	push	{fp, lr}
   16024:	mov	fp, sp
   16028:	sub	sp, sp, #64	; 0x40
   1602c:	str	r0, [fp, #-4]
   16030:	str	r1, [fp, #-8]
   16034:	str	r2, [fp, #-12]
   16038:	str	r3, [fp, #-16]
   1603c:	ldr	r1, [fp, #-8]
   16040:	mov	r0, sp
   16044:	bl	15fd0 <close@plt+0x4eec>
   16048:	ldr	r0, [fp, #-4]
   1604c:	ldr	r1, [fp, #-12]
   16050:	ldr	r2, [fp, #-16]
   16054:	mov	r3, sp
   16058:	bl	15c38 <close@plt+0x4b54>
   1605c:	mov	sp, fp
   16060:	pop	{fp, pc}
   16064:	push	{fp, lr}
   16068:	mov	fp, sp
   1606c:	sub	sp, sp, #8
   16070:	str	r0, [sp, #4]
   16074:	str	r1, [sp]
   16078:	ldr	r1, [sp, #4]
   1607c:	ldr	r2, [sp]
   16080:	movw	r0, #0
   16084:	bl	15f90 <close@plt+0x4eac>
   16088:	mov	sp, fp
   1608c:	pop	{fp, pc}
   16090:	push	{fp, lr}
   16094:	mov	fp, sp
   16098:	sub	sp, sp, #16
   1609c:	str	r0, [fp, #-4]
   160a0:	str	r1, [sp, #8]
   160a4:	str	r2, [sp, #4]
   160a8:	ldr	r1, [fp, #-4]
   160ac:	ldr	r2, [sp, #8]
   160b0:	ldr	r3, [sp, #4]
   160b4:	movw	r0, #0
   160b8:	bl	16020 <close@plt+0x4f3c>
   160bc:	mov	sp, fp
   160c0:	pop	{fp, pc}
   160c4:	push	{fp, lr}
   160c8:	mov	fp, sp
   160cc:	sub	sp, sp, #72	; 0x48
   160d0:	movw	r3, #57752	; 0xe198
   160d4:	movt	r3, #2
   160d8:	str	r0, [fp, #-4]
   160dc:	str	r1, [fp, #-8]
   160e0:	strb	r2, [fp, #-9]
   160e4:	add	r0, sp, #12
   160e8:	mov	r1, r0
   160ec:	str	r0, [sp, #8]
   160f0:	mov	r0, r1
   160f4:	mov	r1, r3
   160f8:	movw	r2, #48	; 0x30
   160fc:	bl	10ee0 <memcpy@plt>
   16100:	ldr	r0, [sp, #8]
   16104:	ldrb	r1, [fp, #-9]
   16108:	movw	r2, #1
   1610c:	bl	13fd4 <close@plt+0x2ef0>
   16110:	ldr	r1, [fp, #-4]
   16114:	ldr	r2, [fp, #-8]
   16118:	movw	r3, #0
   1611c:	str	r0, [sp, #4]
   16120:	mov	r0, r3
   16124:	add	r3, sp, #12
   16128:	bl	15c38 <close@plt+0x4b54>
   1612c:	mov	sp, fp
   16130:	pop	{fp, pc}
   16134:	push	{fp, lr}
   16138:	mov	fp, sp
   1613c:	sub	sp, sp, #8
   16140:	str	r0, [sp, #4]
   16144:	strb	r1, [sp, #3]
   16148:	ldr	r0, [sp, #4]
   1614c:	mvn	r1, #0
   16150:	ldrb	r2, [sp, #3]
   16154:	bl	160c4 <close@plt+0x4fe0>
   16158:	mov	sp, fp
   1615c:	pop	{fp, pc}
   16160:	push	{fp, lr}
   16164:	mov	fp, sp
   16168:	sub	sp, sp, #8
   1616c:	str	r0, [sp, #4]
   16170:	ldr	r0, [sp, #4]
   16174:	movw	r1, #58	; 0x3a
   16178:	and	r1, r1, #255	; 0xff
   1617c:	bl	16134 <close@plt+0x5050>
   16180:	mov	sp, fp
   16184:	pop	{fp, pc}
   16188:	push	{fp, lr}
   1618c:	mov	fp, sp
   16190:	sub	sp, sp, #8
   16194:	str	r0, [sp, #4]
   16198:	str	r1, [sp]
   1619c:	ldr	r0, [sp, #4]
   161a0:	ldr	r1, [sp]
   161a4:	movw	r2, #58	; 0x3a
   161a8:	and	r2, r2, #255	; 0xff
   161ac:	bl	160c4 <close@plt+0x4fe0>
   161b0:	mov	sp, fp
   161b4:	pop	{fp, pc}
   161b8:	push	{fp, lr}
   161bc:	mov	fp, sp
   161c0:	sub	sp, sp, #120	; 0x78
   161c4:	str	r0, [fp, #-4]
   161c8:	str	r1, [fp, #-8]
   161cc:	str	r2, [fp, #-12]
   161d0:	ldr	r1, [fp, #-8]
   161d4:	add	r0, sp, #12
   161d8:	bl	15fd0 <close@plt+0x4eec>
   161dc:	add	r0, sp, #60	; 0x3c
   161e0:	mov	r1, r0
   161e4:	add	r2, sp, #12
   161e8:	str	r0, [sp, #8]
   161ec:	mov	r0, r1
   161f0:	mov	r1, r2
   161f4:	movw	r2, #48	; 0x30
   161f8:	bl	10ee0 <memcpy@plt>
   161fc:	ldr	r0, [sp, #8]
   16200:	movw	r1, #58	; 0x3a
   16204:	and	r1, r1, #255	; 0xff
   16208:	movw	r2, #1
   1620c:	bl	13fd4 <close@plt+0x2ef0>
   16210:	ldr	r1, [fp, #-4]
   16214:	ldr	r2, [fp, #-12]
   16218:	str	r0, [sp, #4]
   1621c:	mov	r0, r1
   16220:	mov	r1, r2
   16224:	mvn	r2, #0
   16228:	add	r3, sp, #60	; 0x3c
   1622c:	bl	15c38 <close@plt+0x4b54>
   16230:	mov	sp, fp
   16234:	pop	{fp, pc}
   16238:	push	{fp, lr}
   1623c:	mov	fp, sp
   16240:	sub	sp, sp, #24
   16244:	str	r0, [fp, #-4]
   16248:	str	r1, [fp, #-8]
   1624c:	str	r2, [sp, #12]
   16250:	str	r3, [sp, #8]
   16254:	ldr	r0, [fp, #-4]
   16258:	ldr	r1, [fp, #-8]
   1625c:	ldr	r2, [sp, #12]
   16260:	ldr	r3, [sp, #8]
   16264:	mvn	ip, #0
   16268:	str	ip, [sp]
   1626c:	bl	16278 <close@plt+0x5194>
   16270:	mov	sp, fp
   16274:	pop	{fp, pc}
   16278:	push	{fp, lr}
   1627c:	mov	fp, sp
   16280:	sub	sp, sp, #72	; 0x48
   16284:	ldr	ip, [fp, #8]
   16288:	movw	lr, #57752	; 0xe198
   1628c:	movt	lr, #2
   16290:	str	r0, [fp, #-4]
   16294:	str	r1, [fp, #-8]
   16298:	str	r2, [fp, #-12]
   1629c:	str	r3, [fp, #-16]
   162a0:	add	r0, sp, #8
   162a4:	mov	r1, r0
   162a8:	str	r0, [sp, #4]
   162ac:	mov	r0, r1
   162b0:	mov	r1, lr
   162b4:	movw	r2, #48	; 0x30
   162b8:	str	ip, [sp]
   162bc:	bl	10ee0 <memcpy@plt>
   162c0:	ldr	r1, [fp, #-8]
   162c4:	ldr	r2, [fp, #-12]
   162c8:	ldr	r0, [sp, #4]
   162cc:	bl	140d4 <close@plt+0x2ff0>
   162d0:	ldr	r0, [fp, #-4]
   162d4:	ldr	r1, [fp, #-16]
   162d8:	ldr	r2, [fp, #8]
   162dc:	add	r3, sp, #8
   162e0:	bl	15c38 <close@plt+0x4b54>
   162e4:	mov	sp, fp
   162e8:	pop	{fp, pc}
   162ec:	push	{fp, lr}
   162f0:	mov	fp, sp
   162f4:	sub	sp, sp, #16
   162f8:	str	r0, [fp, #-4]
   162fc:	str	r1, [sp, #8]
   16300:	str	r2, [sp, #4]
   16304:	ldr	r1, [fp, #-4]
   16308:	ldr	r2, [sp, #8]
   1630c:	ldr	r3, [sp, #4]
   16310:	movw	r0, #0
   16314:	bl	16238 <close@plt+0x5154>
   16318:	mov	sp, fp
   1631c:	pop	{fp, pc}
   16320:	push	{fp, lr}
   16324:	mov	fp, sp
   16328:	sub	sp, sp, #24
   1632c:	str	r0, [fp, #-4]
   16330:	str	r1, [fp, #-8]
   16334:	str	r2, [sp, #12]
   16338:	str	r3, [sp, #8]
   1633c:	ldr	r1, [fp, #-4]
   16340:	ldr	r2, [fp, #-8]
   16344:	ldr	r3, [sp, #12]
   16348:	ldr	r0, [sp, #8]
   1634c:	movw	ip, #0
   16350:	str	r0, [sp, #4]
   16354:	mov	r0, ip
   16358:	ldr	ip, [sp, #4]
   1635c:	str	ip, [sp]
   16360:	bl	16278 <close@plt+0x5194>
   16364:	mov	sp, fp
   16368:	pop	{fp, pc}
   1636c:	push	{fp, lr}
   16370:	mov	fp, sp
   16374:	sub	sp, sp, #16
   16378:	str	r0, [fp, #-4]
   1637c:	str	r1, [sp, #8]
   16380:	str	r2, [sp, #4]
   16384:	ldr	r0, [fp, #-4]
   16388:	ldr	r1, [sp, #8]
   1638c:	ldr	r2, [sp, #4]
   16390:	movw	r3, #57644	; 0xe12c
   16394:	movt	r3, #2
   16398:	bl	15c38 <close@plt+0x4b54>
   1639c:	mov	sp, fp
   163a0:	pop	{fp, pc}
   163a4:	push	{fp, lr}
   163a8:	mov	fp, sp
   163ac:	sub	sp, sp, #8
   163b0:	str	r0, [sp, #4]
   163b4:	str	r1, [sp]
   163b8:	ldr	r1, [sp, #4]
   163bc:	ldr	r2, [sp]
   163c0:	movw	r0, #0
   163c4:	bl	1636c <close@plt+0x5288>
   163c8:	mov	sp, fp
   163cc:	pop	{fp, pc}
   163d0:	push	{fp, lr}
   163d4:	mov	fp, sp
   163d8:	sub	sp, sp, #8
   163dc:	str	r0, [sp, #4]
   163e0:	str	r1, [sp]
   163e4:	ldr	r0, [sp, #4]
   163e8:	ldr	r1, [sp]
   163ec:	mvn	r2, #0
   163f0:	bl	1636c <close@plt+0x5288>
   163f4:	mov	sp, fp
   163f8:	pop	{fp, pc}
   163fc:	push	{fp, lr}
   16400:	mov	fp, sp
   16404:	sub	sp, sp, #8
   16408:	str	r0, [sp, #4]
   1640c:	ldr	r1, [sp, #4]
   16410:	movw	r0, #0
   16414:	bl	163d0 <close@plt+0x52ec>
   16418:	mov	sp, fp
   1641c:	pop	{fp, pc}
   16420:	push	{fp, lr}
   16424:	mov	fp, sp
   16428:	sub	sp, sp, #24
   1642c:	str	r0, [fp, #-8]
   16430:	str	r1, [sp, #12]
   16434:	ldr	r0, [fp, #-8]
   16438:	bl	11000 <gettext@plt>
   1643c:	str	r0, [sp, #8]
   16440:	ldr	r0, [sp, #8]
   16444:	ldr	r1, [fp, #-8]
   16448:	cmp	r0, r1
   1644c:	beq	1645c <close@plt+0x5378>
   16450:	ldr	r0, [sp, #8]
   16454:	str	r0, [fp, #-4]
   16458:	b	16528 <close@plt+0x5444>
   1645c:	bl	1a644 <close@plt+0x9560>
   16460:	str	r0, [sp, #4]
   16464:	ldr	r0, [sp, #4]
   16468:	movw	r1, #52626	; 0xcd92
   1646c:	movt	r1, #1
   16470:	bl	1a040 <close@plt+0x8f5c>
   16474:	cmp	r0, #0
   16478:	bne	164b0 <close@plt+0x53cc>
   1647c:	ldr	r0, [fp, #-8]
   16480:	ldrb	r0, [r0]
   16484:	cmp	r0, #96	; 0x60
   16488:	movw	r0, #0
   1648c:	moveq	r0, #1
   16490:	tst	r0, #1
   16494:	movw	r0, #52636	; 0xcd9c
   16498:	movt	r0, #1
   1649c:	movw	r1, #52632	; 0xcd98
   164a0:	movt	r1, #1
   164a4:	movne	r0, r1
   164a8:	str	r0, [fp, #-4]
   164ac:	b	16528 <close@plt+0x5444>
   164b0:	ldr	r0, [sp, #4]
   164b4:	movw	r1, #52640	; 0xcda0
   164b8:	movt	r1, #1
   164bc:	bl	1a040 <close@plt+0x8f5c>
   164c0:	cmp	r0, #0
   164c4:	bne	164fc <close@plt+0x5418>
   164c8:	ldr	r0, [fp, #-8]
   164cc:	ldrb	r0, [r0]
   164d0:	cmp	r0, #96	; 0x60
   164d4:	movw	r0, #0
   164d8:	moveq	r0, #1
   164dc:	tst	r0, #1
   164e0:	movw	r0, #52652	; 0xcdac
   164e4:	movt	r0, #1
   164e8:	movw	r1, #52648	; 0xcda8
   164ec:	movt	r1, #1
   164f0:	movne	r0, r1
   164f4:	str	r0, [fp, #-4]
   164f8:	b	16528 <close@plt+0x5444>
   164fc:	ldr	r0, [sp, #12]
   16500:	cmp	r0, #9
   16504:	movw	r0, #0
   16508:	moveq	r0, #1
   1650c:	tst	r0, #1
   16510:	movw	r0, #52624	; 0xcd90
   16514:	movt	r0, #1
   16518:	movw	r1, #52620	; 0xcd8c
   1651c:	movt	r1, #1
   16520:	movne	r0, r1
   16524:	str	r0, [fp, #-4]
   16528:	ldr	r0, [fp, #-4]
   1652c:	mov	sp, fp
   16530:	pop	{fp, pc}
   16534:	push	{fp, lr}
   16538:	mov	fp, sp
   1653c:	sub	sp, sp, #24
   16540:	str	r0, [fp, #-8]
   16544:	str	r1, [sp, #12]
   16548:	str	r2, [sp, #8]
   1654c:	ldr	r0, [fp, #-8]
   16550:	ldr	r1, [sp, #12]
   16554:	ldr	r2, [sp, #8]
   16558:	bl	10ea4 <read@plt>
   1655c:	str	r0, [sp, #4]
   16560:	ldr	r0, [sp, #4]
   16564:	movw	r1, #0
   16568:	cmp	r1, r0
   1656c:	bgt	1657c <close@plt+0x5498>
   16570:	ldr	r0, [sp, #4]
   16574:	str	r0, [fp, #-4]
   16578:	b	165d4 <close@plt+0x54f0>
   1657c:	bl	11030 <__errno_location@plt>
   16580:	ldr	r0, [r0]
   16584:	cmp	r0, #4
   16588:	bne	16590 <close@plt+0x54ac>
   1658c:	b	1654c <close@plt+0x5468>
   16590:	bl	11030 <__errno_location@plt>
   16594:	ldr	r0, [r0]
   16598:	cmp	r0, #22
   1659c:	bne	165bc <close@plt+0x54d8>
   165a0:	ldr	r0, [pc, #56]	; 165e0 <close@plt+0x54fc>
   165a4:	ldr	r1, [sp, #8]
   165a8:	cmp	r0, r1
   165ac:	bcs	165bc <close@plt+0x54d8>
   165b0:	ldr	r0, [pc, #40]	; 165e0 <close@plt+0x54fc>
   165b4:	str	r0, [sp, #8]
   165b8:	b	165c8 <close@plt+0x54e4>
   165bc:	ldr	r0, [sp, #4]
   165c0:	str	r0, [fp, #-4]
   165c4:	b	165d4 <close@plt+0x54f0>
   165c8:	b	165cc <close@plt+0x54e8>
   165cc:	b	165d0 <close@plt+0x54ec>
   165d0:	b	1654c <close@plt+0x5468>
   165d4:	ldr	r0, [fp, #-4]
   165d8:	mov	sp, fp
   165dc:	pop	{fp, pc}
   165e0:	svcvc	0x00f00000	; IMB
   165e4:	push	{fp, lr}
   165e8:	mov	fp, sp
   165ec:	sub	sp, sp, #24
   165f0:	str	r0, [fp, #-8]
   165f4:	str	r1, [sp, #12]
   165f8:	str	r2, [sp, #8]
   165fc:	ldr	r0, [fp, #-8]
   16600:	ldr	r1, [sp, #12]
   16604:	ldr	r2, [sp, #8]
   16608:	bl	11054 <write@plt>
   1660c:	str	r0, [sp, #4]
   16610:	ldr	r0, [sp, #4]
   16614:	movw	r1, #0
   16618:	cmp	r1, r0
   1661c:	bgt	1662c <close@plt+0x5548>
   16620:	ldr	r0, [sp, #4]
   16624:	str	r0, [fp, #-4]
   16628:	b	16684 <close@plt+0x55a0>
   1662c:	bl	11030 <__errno_location@plt>
   16630:	ldr	r0, [r0]
   16634:	cmp	r0, #4
   16638:	bne	16640 <close@plt+0x555c>
   1663c:	b	165fc <close@plt+0x5518>
   16640:	bl	11030 <__errno_location@plt>
   16644:	ldr	r0, [r0]
   16648:	cmp	r0, #22
   1664c:	bne	1666c <close@plt+0x5588>
   16650:	ldr	r0, [pc, #56]	; 16690 <close@plt+0x55ac>
   16654:	ldr	r1, [sp, #8]
   16658:	cmp	r0, r1
   1665c:	bcs	1666c <close@plt+0x5588>
   16660:	ldr	r0, [pc, #40]	; 16690 <close@plt+0x55ac>
   16664:	str	r0, [sp, #8]
   16668:	b	16678 <close@plt+0x5594>
   1666c:	ldr	r0, [sp, #4]
   16670:	str	r0, [fp, #-4]
   16674:	b	16684 <close@plt+0x55a0>
   16678:	b	1667c <close@plt+0x5598>
   1667c:	b	16680 <close@plt+0x559c>
   16680:	b	165fc <close@plt+0x5518>
   16684:	ldr	r0, [fp, #-4]
   16688:	mov	sp, fp
   1668c:	pop	{fp, pc}
   16690:	svcvc	0x00f00000	; IMB
   16694:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16698:	add	fp, sp, #28
   1669c:	sub	sp, sp, #260	; 0x104
   166a0:	ldr	ip, [fp, #12]
   166a4:	ldr	lr, [fp, #8]
   166a8:	str	r0, [fp, #-32]	; 0xffffffe0
   166ac:	str	r1, [fp, #-36]	; 0xffffffdc
   166b0:	str	r2, [fp, #-40]	; 0xffffffd8
   166b4:	str	r3, [fp, #-44]	; 0xffffffd4
   166b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   166bc:	movw	r1, #0
   166c0:	cmp	r0, r1
   166c4:	str	lr, [fp, #-48]	; 0xffffffd0
   166c8:	str	ip, [fp, #-52]	; 0xffffffcc
   166cc:	beq	16704 <close@plt+0x5620>
   166d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   166d4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   166d8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   166dc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   166e0:	movw	ip, #52740	; 0xce04
   166e4:	movt	ip, #1
   166e8:	str	r1, [fp, #-56]	; 0xffffffc8
   166ec:	mov	r1, ip
   166f0:	ldr	ip, [fp, #-56]	; 0xffffffc8
   166f4:	str	ip, [sp]
   166f8:	bl	11018 <fprintf@plt>
   166fc:	str	r0, [fp, #-60]	; 0xffffffc4
   16700:	b	16720 <close@plt+0x563c>
   16704:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16708:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1670c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16710:	movw	r1, #52752	; 0xce10
   16714:	movt	r1, #1
   16718:	bl	11018 <fprintf@plt>
   1671c:	str	r0, [fp, #-64]	; 0xffffffc0
   16720:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16724:	movw	r1, #52759	; 0xce17
   16728:	movt	r1, #1
   1672c:	str	r0, [fp, #-68]	; 0xffffffbc
   16730:	mov	r0, r1
   16734:	bl	11000 <gettext@plt>
   16738:	movw	r1, #53477	; 0xd0e5
   1673c:	movt	r1, #1
   16740:	movw	r3, #2022	; 0x7e6
   16744:	ldr	lr, [fp, #-68]	; 0xffffffbc
   16748:	str	r0, [fp, #-72]	; 0xffffffb8
   1674c:	mov	r0, lr
   16750:	ldr	r2, [fp, #-72]	; 0xffffffb8
   16754:	bl	11018 <fprintf@plt>
   16758:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1675c:	movw	r2, #52211	; 0xcbf3
   16760:	movt	r2, #1
   16764:	str	r0, [fp, #-76]	; 0xffffffb4
   16768:	mov	r0, r2
   1676c:	str	r2, [fp, #-80]	; 0xffffffb0
   16770:	bl	10e68 <fputs_unlocked@plt>
   16774:	ldr	r1, [fp, #-32]	; 0xffffffe0
   16778:	movw	r2, #52763	; 0xce1b
   1677c:	movt	r2, #1
   16780:	str	r0, [fp, #-84]	; 0xffffffac
   16784:	mov	r0, r2
   16788:	str	r1, [fp, #-88]	; 0xffffffa8
   1678c:	bl	11000 <gettext@plt>
   16790:	movw	r2, #52934	; 0xcec6
   16794:	movt	r2, #1
   16798:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1679c:	str	r0, [fp, #-92]	; 0xffffffa4
   167a0:	mov	r0, r1
   167a4:	ldr	r1, [fp, #-92]	; 0xffffffa4
   167a8:	bl	11018 <fprintf@plt>
   167ac:	ldr	r1, [fp, #-32]	; 0xffffffe0
   167b0:	ldr	r2, [fp, #-80]	; 0xffffffb0
   167b4:	str	r0, [fp, #-96]	; 0xffffffa0
   167b8:	mov	r0, r2
   167bc:	bl	10e68 <fputs_unlocked@plt>
   167c0:	ldr	r1, [fp, #12]
   167c4:	cmp	r1, #9
   167c8:	str	r0, [fp, #-100]	; 0xffffff9c
   167cc:	str	r1, [fp, #-104]	; 0xffffff98
   167d0:	bhi	16c10 <close@plt+0x5b2c>
   167d4:	add	r0, pc, #8
   167d8:	ldr	r1, [fp, #-104]	; 0xffffff98
   167dc:	ldr	r0, [r0, r1, lsl #2]
   167e0:	mov	pc, r0
   167e4:	andeq	r6, r1, ip, lsl #16
   167e8:	andeq	r6, r1, r0, lsl r8
   167ec:	andeq	r6, r1, ip, asr #16
   167f0:	muleq	r1, r0, r8
   167f4:	andeq	r6, r1, ip, ror #17
   167f8:	andeq	r6, r1, r4, asr r9
   167fc:	andeq	r6, r1, r8, asr #19
   16800:	andeq	r6, r1, r8, asr #20
   16804:	ldrdeq	r6, [r1], -r4
   16808:	andeq	r6, r1, ip, ror #22
   1680c:	b	16cb0 <close@plt+0x5bcc>
   16810:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16814:	movw	r1, #52968	; 0xcee8
   16818:	movt	r1, #1
   1681c:	str	r0, [fp, #-108]	; 0xffffff94
   16820:	mov	r0, r1
   16824:	bl	11000 <gettext@plt>
   16828:	ldr	r1, [fp, #8]
   1682c:	ldr	r2, [r1]
   16830:	ldr	r1, [fp, #-108]	; 0xffffff94
   16834:	str	r0, [fp, #-112]	; 0xffffff90
   16838:	mov	r0, r1
   1683c:	ldr	r1, [fp, #-112]	; 0xffffff90
   16840:	bl	11018 <fprintf@plt>
   16844:	str	r0, [fp, #-116]	; 0xffffff8c
   16848:	b	16cb0 <close@plt+0x5bcc>
   1684c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16850:	movw	r1, #52984	; 0xcef8
   16854:	movt	r1, #1
   16858:	str	r0, [fp, #-120]	; 0xffffff88
   1685c:	mov	r0, r1
   16860:	bl	11000 <gettext@plt>
   16864:	ldr	r1, [fp, #8]
   16868:	ldr	r2, [r1]
   1686c:	ldr	r1, [fp, #8]
   16870:	ldr	r3, [r1, #4]
   16874:	ldr	r1, [fp, #-120]	; 0xffffff88
   16878:	str	r0, [fp, #-124]	; 0xffffff84
   1687c:	mov	r0, r1
   16880:	ldr	r1, [fp, #-124]	; 0xffffff84
   16884:	bl	11018 <fprintf@plt>
   16888:	str	r0, [fp, #-128]	; 0xffffff80
   1688c:	b	16cb0 <close@plt+0x5bcc>
   16890:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16894:	movw	r1, #53007	; 0xcf0f
   16898:	movt	r1, #1
   1689c:	str	r0, [fp, #-132]	; 0xffffff7c
   168a0:	mov	r0, r1
   168a4:	bl	11000 <gettext@plt>
   168a8:	ldr	r1, [fp, #8]
   168ac:	ldr	r2, [r1]
   168b0:	ldr	r1, [fp, #8]
   168b4:	ldr	r3, [r1, #4]
   168b8:	ldr	r1, [fp, #8]
   168bc:	ldr	r1, [r1, #8]
   168c0:	ldr	lr, [fp, #-132]	; 0xffffff7c
   168c4:	str	r0, [fp, #-136]	; 0xffffff78
   168c8:	mov	r0, lr
   168cc:	ldr	ip, [fp, #-136]	; 0xffffff78
   168d0:	str	r1, [fp, #-140]	; 0xffffff74
   168d4:	mov	r1, ip
   168d8:	ldr	r4, [fp, #-140]	; 0xffffff74
   168dc:	str	r4, [sp]
   168e0:	bl	11018 <fprintf@plt>
   168e4:	str	r0, [sp, #144]	; 0x90
   168e8:	b	16cb0 <close@plt+0x5bcc>
   168ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   168f0:	movw	r1, #53035	; 0xcf2b
   168f4:	movt	r1, #1
   168f8:	str	r0, [sp, #140]	; 0x8c
   168fc:	mov	r0, r1
   16900:	bl	11000 <gettext@plt>
   16904:	ldr	r1, [fp, #8]
   16908:	ldr	r2, [r1]
   1690c:	ldr	r1, [fp, #8]
   16910:	ldr	r3, [r1, #4]
   16914:	ldr	r1, [fp, #8]
   16918:	ldr	r1, [r1, #8]
   1691c:	ldr	lr, [fp, #8]
   16920:	ldr	lr, [lr, #12]
   16924:	ldr	ip, [sp, #140]	; 0x8c
   16928:	str	r0, [sp, #136]	; 0x88
   1692c:	mov	r0, ip
   16930:	ldr	r4, [sp, #136]	; 0x88
   16934:	str	r1, [sp, #132]	; 0x84
   16938:	mov	r1, r4
   1693c:	ldr	r5, [sp, #132]	; 0x84
   16940:	str	r5, [sp]
   16944:	str	lr, [sp, #4]
   16948:	bl	11018 <fprintf@plt>
   1694c:	str	r0, [sp, #128]	; 0x80
   16950:	b	16cb0 <close@plt+0x5bcc>
   16954:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16958:	movw	r1, #53067	; 0xcf4b
   1695c:	movt	r1, #1
   16960:	str	r0, [sp, #124]	; 0x7c
   16964:	mov	r0, r1
   16968:	bl	11000 <gettext@plt>
   1696c:	ldr	r1, [fp, #8]
   16970:	ldr	r2, [r1]
   16974:	ldr	r1, [fp, #8]
   16978:	ldr	r3, [r1, #4]
   1697c:	ldr	r1, [fp, #8]
   16980:	ldr	r1, [r1, #8]
   16984:	ldr	lr, [fp, #8]
   16988:	ldr	lr, [lr, #12]
   1698c:	ldr	ip, [fp, #8]
   16990:	ldr	ip, [ip, #16]
   16994:	ldr	r4, [sp, #124]	; 0x7c
   16998:	str	r0, [sp, #120]	; 0x78
   1699c:	mov	r0, r4
   169a0:	ldr	r5, [sp, #120]	; 0x78
   169a4:	str	r1, [sp, #116]	; 0x74
   169a8:	mov	r1, r5
   169ac:	ldr	r6, [sp, #116]	; 0x74
   169b0:	str	r6, [sp]
   169b4:	str	lr, [sp, #4]
   169b8:	str	ip, [sp, #8]
   169bc:	bl	11018 <fprintf@plt>
   169c0:	str	r0, [sp, #112]	; 0x70
   169c4:	b	16cb0 <close@plt+0x5bcc>
   169c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   169cc:	movw	r1, #53103	; 0xcf6f
   169d0:	movt	r1, #1
   169d4:	str	r0, [sp, #108]	; 0x6c
   169d8:	mov	r0, r1
   169dc:	bl	11000 <gettext@plt>
   169e0:	ldr	r1, [fp, #8]
   169e4:	ldr	r2, [r1]
   169e8:	ldr	r1, [fp, #8]
   169ec:	ldr	r3, [r1, #4]
   169f0:	ldr	r1, [fp, #8]
   169f4:	ldr	r1, [r1, #8]
   169f8:	ldr	lr, [fp, #8]
   169fc:	ldr	lr, [lr, #12]
   16a00:	ldr	ip, [fp, #8]
   16a04:	ldr	ip, [ip, #16]
   16a08:	ldr	r4, [fp, #8]
   16a0c:	ldr	r4, [r4, #20]
   16a10:	ldr	r5, [sp, #108]	; 0x6c
   16a14:	str	r0, [sp, #104]	; 0x68
   16a18:	mov	r0, r5
   16a1c:	ldr	r6, [sp, #104]	; 0x68
   16a20:	str	r1, [sp, #100]	; 0x64
   16a24:	mov	r1, r6
   16a28:	ldr	r7, [sp, #100]	; 0x64
   16a2c:	str	r7, [sp]
   16a30:	str	lr, [sp, #4]
   16a34:	str	ip, [sp, #8]
   16a38:	str	r4, [sp, #12]
   16a3c:	bl	11018 <fprintf@plt>
   16a40:	str	r0, [sp, #96]	; 0x60
   16a44:	b	16cb0 <close@plt+0x5bcc>
   16a48:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16a4c:	movw	r1, #53143	; 0xcf97
   16a50:	movt	r1, #1
   16a54:	str	r0, [sp, #92]	; 0x5c
   16a58:	mov	r0, r1
   16a5c:	bl	11000 <gettext@plt>
   16a60:	ldr	r1, [fp, #8]
   16a64:	ldr	r2, [r1]
   16a68:	ldr	r1, [fp, #8]
   16a6c:	ldr	r3, [r1, #4]
   16a70:	ldr	r1, [fp, #8]
   16a74:	ldr	r1, [r1, #8]
   16a78:	ldr	lr, [fp, #8]
   16a7c:	ldr	lr, [lr, #12]
   16a80:	ldr	ip, [fp, #8]
   16a84:	ldr	ip, [ip, #16]
   16a88:	ldr	r4, [fp, #8]
   16a8c:	ldr	r4, [r4, #20]
   16a90:	ldr	r5, [fp, #8]
   16a94:	ldr	r5, [r5, #24]
   16a98:	ldr	r6, [sp, #92]	; 0x5c
   16a9c:	str	r0, [sp, #88]	; 0x58
   16aa0:	mov	r0, r6
   16aa4:	ldr	r7, [sp, #88]	; 0x58
   16aa8:	str	r1, [sp, #84]	; 0x54
   16aac:	mov	r1, r7
   16ab0:	ldr	r8, [sp, #84]	; 0x54
   16ab4:	str	r8, [sp]
   16ab8:	str	lr, [sp, #4]
   16abc:	str	ip, [sp, #8]
   16ac0:	str	r4, [sp, #12]
   16ac4:	str	r5, [sp, #16]
   16ac8:	bl	11018 <fprintf@plt>
   16acc:	str	r0, [sp, #80]	; 0x50
   16ad0:	b	16cb0 <close@plt+0x5bcc>
   16ad4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16ad8:	movw	r1, #53187	; 0xcfc3
   16adc:	movt	r1, #1
   16ae0:	str	r0, [sp, #76]	; 0x4c
   16ae4:	mov	r0, r1
   16ae8:	bl	11000 <gettext@plt>
   16aec:	ldr	r1, [fp, #8]
   16af0:	ldr	r2, [r1]
   16af4:	ldr	r1, [fp, #8]
   16af8:	ldr	r3, [r1, #4]
   16afc:	ldr	r1, [fp, #8]
   16b00:	ldr	r1, [r1, #8]
   16b04:	ldr	lr, [fp, #8]
   16b08:	ldr	lr, [lr, #12]
   16b0c:	ldr	ip, [fp, #8]
   16b10:	ldr	ip, [ip, #16]
   16b14:	ldr	r4, [fp, #8]
   16b18:	ldr	r4, [r4, #20]
   16b1c:	ldr	r5, [fp, #8]
   16b20:	ldr	r5, [r5, #24]
   16b24:	ldr	r6, [fp, #8]
   16b28:	ldr	r6, [r6, #28]
   16b2c:	ldr	r7, [sp, #76]	; 0x4c
   16b30:	str	r0, [sp, #72]	; 0x48
   16b34:	mov	r0, r7
   16b38:	ldr	r8, [sp, #72]	; 0x48
   16b3c:	str	r1, [sp, #68]	; 0x44
   16b40:	mov	r1, r8
   16b44:	ldr	r9, [sp, #68]	; 0x44
   16b48:	str	r9, [sp]
   16b4c:	str	lr, [sp, #4]
   16b50:	str	ip, [sp, #8]
   16b54:	str	r4, [sp, #12]
   16b58:	str	r5, [sp, #16]
   16b5c:	str	r6, [sp, #20]
   16b60:	bl	11018 <fprintf@plt>
   16b64:	str	r0, [sp, #64]	; 0x40
   16b68:	b	16cb0 <close@plt+0x5bcc>
   16b6c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16b70:	movw	r1, #53235	; 0xcff3
   16b74:	movt	r1, #1
   16b78:	str	r0, [sp, #60]	; 0x3c
   16b7c:	mov	r0, r1
   16b80:	bl	11000 <gettext@plt>
   16b84:	ldr	r1, [fp, #8]
   16b88:	ldr	r2, [r1]
   16b8c:	ldr	r1, [fp, #8]
   16b90:	ldr	r3, [r1, #4]
   16b94:	ldr	r1, [fp, #8]
   16b98:	ldr	r1, [r1, #8]
   16b9c:	ldr	lr, [fp, #8]
   16ba0:	ldr	lr, [lr, #12]
   16ba4:	ldr	ip, [fp, #8]
   16ba8:	ldr	ip, [ip, #16]
   16bac:	ldr	r4, [fp, #8]
   16bb0:	ldr	r4, [r4, #20]
   16bb4:	ldr	r5, [fp, #8]
   16bb8:	ldr	r5, [r5, #24]
   16bbc:	ldr	r6, [fp, #8]
   16bc0:	ldr	r6, [r6, #28]
   16bc4:	ldr	r7, [fp, #8]
   16bc8:	ldr	r7, [r7, #32]
   16bcc:	ldr	r8, [sp, #60]	; 0x3c
   16bd0:	str	r0, [sp, #56]	; 0x38
   16bd4:	mov	r0, r8
   16bd8:	ldr	r9, [sp, #56]	; 0x38
   16bdc:	str	r1, [sp, #52]	; 0x34
   16be0:	mov	r1, r9
   16be4:	ldr	sl, [sp, #52]	; 0x34
   16be8:	str	sl, [sp]
   16bec:	str	lr, [sp, #4]
   16bf0:	str	ip, [sp, #8]
   16bf4:	str	r4, [sp, #12]
   16bf8:	str	r5, [sp, #16]
   16bfc:	str	r6, [sp, #20]
   16c00:	str	r7, [sp, #24]
   16c04:	bl	11018 <fprintf@plt>
   16c08:	str	r0, [sp, #48]	; 0x30
   16c0c:	b	16cb0 <close@plt+0x5bcc>
   16c10:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16c14:	movw	r1, #53287	; 0xd027
   16c18:	movt	r1, #1
   16c1c:	str	r0, [sp, #44]	; 0x2c
   16c20:	mov	r0, r1
   16c24:	bl	11000 <gettext@plt>
   16c28:	ldr	r1, [fp, #8]
   16c2c:	ldr	r2, [r1]
   16c30:	ldr	r1, [fp, #8]
   16c34:	ldr	r3, [r1, #4]
   16c38:	ldr	r1, [fp, #8]
   16c3c:	ldr	r1, [r1, #8]
   16c40:	ldr	lr, [fp, #8]
   16c44:	ldr	lr, [lr, #12]
   16c48:	ldr	ip, [fp, #8]
   16c4c:	ldr	ip, [ip, #16]
   16c50:	ldr	r4, [fp, #8]
   16c54:	ldr	r4, [r4, #20]
   16c58:	ldr	r5, [fp, #8]
   16c5c:	ldr	r5, [r5, #24]
   16c60:	ldr	r6, [fp, #8]
   16c64:	ldr	r6, [r6, #28]
   16c68:	ldr	r7, [fp, #8]
   16c6c:	ldr	r7, [r7, #32]
   16c70:	ldr	r8, [sp, #44]	; 0x2c
   16c74:	str	r0, [sp, #40]	; 0x28
   16c78:	mov	r0, r8
   16c7c:	ldr	r9, [sp, #40]	; 0x28
   16c80:	str	r1, [sp, #36]	; 0x24
   16c84:	mov	r1, r9
   16c88:	ldr	sl, [sp, #36]	; 0x24
   16c8c:	str	sl, [sp]
   16c90:	str	lr, [sp, #4]
   16c94:	str	ip, [sp, #8]
   16c98:	str	r4, [sp, #12]
   16c9c:	str	r5, [sp, #16]
   16ca0:	str	r6, [sp, #20]
   16ca4:	str	r7, [sp, #24]
   16ca8:	bl	11018 <fprintf@plt>
   16cac:	str	r0, [sp, #32]
   16cb0:	sub	sp, fp, #28
   16cb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16cb8:	push	{fp, lr}
   16cbc:	mov	fp, sp
   16cc0:	sub	sp, sp, #32
   16cc4:	ldr	ip, [fp, #8]
   16cc8:	str	r0, [fp, #-4]
   16ccc:	str	r1, [fp, #-8]
   16cd0:	str	r2, [fp, #-12]
   16cd4:	str	r3, [sp, #16]
   16cd8:	movw	r0, #0
   16cdc:	str	r0, [sp, #12]
   16ce0:	str	ip, [sp, #8]
   16ce4:	ldr	r0, [fp, #8]
   16ce8:	ldr	r1, [sp, #12]
   16cec:	add	r0, r0, r1, lsl #2
   16cf0:	ldr	r0, [r0]
   16cf4:	movw	r1, #0
   16cf8:	cmp	r0, r1
   16cfc:	beq	16d14 <close@plt+0x5c30>
   16d00:	b	16d04 <close@plt+0x5c20>
   16d04:	ldr	r0, [sp, #12]
   16d08:	add	r0, r0, #1
   16d0c:	str	r0, [sp, #12]
   16d10:	b	16ce4 <close@plt+0x5c00>
   16d14:	ldr	r0, [fp, #-4]
   16d18:	ldr	r1, [fp, #-8]
   16d1c:	ldr	r2, [fp, #-12]
   16d20:	ldr	r3, [sp, #16]
   16d24:	ldr	ip, [fp, #8]
   16d28:	ldr	lr, [sp, #12]
   16d2c:	str	ip, [sp]
   16d30:	str	lr, [sp, #4]
   16d34:	bl	16694 <close@plt+0x55b0>
   16d38:	mov	sp, fp
   16d3c:	pop	{fp, pc}
   16d40:	push	{fp, lr}
   16d44:	mov	fp, sp
   16d48:	sub	sp, sp, #80	; 0x50
   16d4c:	ldr	ip, [fp, #8]
   16d50:	str	ip, [fp, #-4]
   16d54:	str	r0, [fp, #-8]
   16d58:	str	r1, [fp, #-12]
   16d5c:	str	r2, [fp, #-16]
   16d60:	str	r3, [fp, #-20]	; 0xffffffec
   16d64:	movw	r0, #0
   16d68:	str	r0, [fp, #-24]	; 0xffffffe8
   16d6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d70:	cmp	r0, #10
   16d74:	movw	r0, #0
   16d78:	str	r0, [sp, #12]
   16d7c:	bcs	16db4 <close@plt+0x5cd0>
   16d80:	ldr	r0, [fp, #-4]
   16d84:	add	r1, r0, #4
   16d88:	str	r1, [fp, #-4]
   16d8c:	ldr	r0, [r0]
   16d90:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16d94:	add	r2, sp, #16
   16d98:	add	r1, r2, r1, lsl #2
   16d9c:	str	r0, [r1]
   16da0:	movw	r1, #0
   16da4:	cmp	r0, r1
   16da8:	movw	r0, #0
   16dac:	movne	r0, #1
   16db0:	str	r0, [sp, #12]
   16db4:	ldr	r0, [sp, #12]
   16db8:	tst	r0, #1
   16dbc:	beq	16dd4 <close@plt+0x5cf0>
   16dc0:	b	16dc4 <close@plt+0x5ce0>
   16dc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16dc8:	add	r0, r0, #1
   16dcc:	str	r0, [fp, #-24]	; 0xffffffe8
   16dd0:	b	16d6c <close@plt+0x5c88>
   16dd4:	add	r0, sp, #16
   16dd8:	ldr	r1, [fp, #-8]
   16ddc:	ldr	r2, [fp, #-12]
   16de0:	ldr	r3, [fp, #-16]
   16de4:	ldr	ip, [fp, #-20]	; 0xffffffec
   16de8:	ldr	lr, [fp, #-24]	; 0xffffffe8
   16dec:	str	r0, [sp, #8]
   16df0:	mov	r0, r1
   16df4:	mov	r1, r2
   16df8:	mov	r2, r3
   16dfc:	mov	r3, ip
   16e00:	ldr	ip, [sp, #8]
   16e04:	str	ip, [sp]
   16e08:	str	lr, [sp, #4]
   16e0c:	bl	16694 <close@plt+0x55b0>
   16e10:	mov	sp, fp
   16e14:	pop	{fp, pc}
   16e18:	push	{fp, lr}
   16e1c:	mov	fp, sp
   16e20:	sub	sp, sp, #32
   16e24:	str	r0, [fp, #-4]
   16e28:	str	r1, [fp, #-8]
   16e2c:	str	r2, [fp, #-12]
   16e30:	str	r3, [sp, #16]
   16e34:	add	r0, fp, #8
   16e38:	str	r0, [sp, #12]
   16e3c:	ldr	r0, [fp, #-4]
   16e40:	ldr	r1, [fp, #-8]
   16e44:	ldr	r2, [fp, #-12]
   16e48:	ldr	r3, [sp, #16]
   16e4c:	ldr	ip, [sp, #12]
   16e50:	mov	lr, sp
   16e54:	str	ip, [lr]
   16e58:	bl	16d40 <close@plt+0x5c5c>
   16e5c:	add	r0, sp, #12
   16e60:	str	r0, [sp, #8]
   16e64:	mov	sp, fp
   16e68:	pop	{fp, pc}
   16e6c:	push	{fp, lr}
   16e70:	mov	fp, sp
   16e74:	sub	sp, sp, #16
   16e78:	movw	r0, #57716	; 0xe174
   16e7c:	movt	r0, #2
   16e80:	ldr	r1, [r0]
   16e84:	movw	r0, #52211	; 0xcbf3
   16e88:	movt	r0, #1
   16e8c:	bl	10e68 <fputs_unlocked@plt>
   16e90:	movw	r1, #53347	; 0xd063
   16e94:	movt	r1, #1
   16e98:	str	r0, [fp, #-4]
   16e9c:	mov	r0, r1
   16ea0:	bl	11000 <gettext@plt>
   16ea4:	movw	r1, #53367	; 0xd077
   16ea8:	movt	r1, #1
   16eac:	bl	10e98 <printf@plt>
   16eb0:	movw	r1, #53389	; 0xd08d
   16eb4:	movt	r1, #1
   16eb8:	str	r0, [sp, #8]
   16ebc:	mov	r0, r1
   16ec0:	bl	11000 <gettext@plt>
   16ec4:	movw	r1, #51711	; 0xc9ff
   16ec8:	movt	r1, #1
   16ecc:	movw	r2, #52020	; 0xcb34
   16ed0:	movt	r2, #1
   16ed4:	bl	10e98 <printf@plt>
   16ed8:	movw	r1, #53409	; 0xd0a1
   16edc:	movt	r1, #1
   16ee0:	str	r0, [sp, #4]
   16ee4:	mov	r0, r1
   16ee8:	bl	11000 <gettext@plt>
   16eec:	movw	r1, #53448	; 0xd0c8
   16ef0:	movt	r1, #1
   16ef4:	bl	10e98 <printf@plt>
   16ef8:	str	r0, [sp]
   16efc:	mov	sp, fp
   16f00:	pop	{fp, pc}
   16f04:	push	{fp, lr}
   16f08:	mov	fp, sp
   16f0c:	sub	sp, sp, #16
   16f10:	str	r0, [fp, #-4]
   16f14:	str	r1, [sp, #8]
   16f18:	ldr	r0, [fp, #-4]
   16f1c:	ldr	r1, [sp, #8]
   16f20:	bl	13a2c <close@plt+0x2948>
   16f24:	str	r0, [sp, #4]
   16f28:	ldr	r0, [sp, #4]
   16f2c:	movw	r1, #0
   16f30:	cmp	r0, r1
   16f34:	bne	16f3c <close@plt+0x5e58>
   16f38:	bl	19dc8 <close@plt+0x8ce4>
   16f3c:	ldr	r0, [sp, #4]
   16f40:	mov	sp, fp
   16f44:	pop	{fp, pc}
   16f48:	push	{fp, lr}
   16f4c:	mov	fp, sp
   16f50:	sub	sp, sp, #16
   16f54:	str	r0, [fp, #-4]
   16f58:	str	r1, [sp, #8]
   16f5c:	str	r2, [sp, #4]
   16f60:	ldr	r0, [fp, #-4]
   16f64:	ldr	r1, [sp, #8]
   16f68:	ldr	r2, [sp, #4]
   16f6c:	bl	16f78 <close@plt+0x5e94>
   16f70:	mov	sp, fp
   16f74:	pop	{fp, pc}
   16f78:	push	{fp, lr}
   16f7c:	mov	fp, sp
   16f80:	sub	sp, sp, #16
   16f84:	str	r0, [fp, #-4]
   16f88:	str	r1, [sp, #8]
   16f8c:	str	r2, [sp, #4]
   16f90:	ldr	r0, [fp, #-4]
   16f94:	ldr	r1, [sp, #8]
   16f98:	ldr	r2, [sp, #4]
   16f9c:	bl	1a750 <close@plt+0x966c>
   16fa0:	str	r0, [sp]
   16fa4:	ldr	r0, [sp]
   16fa8:	movw	r1, #0
   16fac:	cmp	r0, r1
   16fb0:	bne	16fe0 <close@plt+0x5efc>
   16fb4:	ldr	r0, [fp, #-4]
   16fb8:	movw	r1, #0
   16fbc:	cmp	r0, r1
   16fc0:	beq	16fdc <close@plt+0x5ef8>
   16fc4:	ldr	r0, [sp, #8]
   16fc8:	cmp	r0, #0
   16fcc:	beq	16fe0 <close@plt+0x5efc>
   16fd0:	ldr	r0, [sp, #4]
   16fd4:	cmp	r0, #0
   16fd8:	beq	16fe0 <close@plt+0x5efc>
   16fdc:	bl	19dc8 <close@plt+0x8ce4>
   16fe0:	ldr	r0, [sp]
   16fe4:	mov	sp, fp
   16fe8:	pop	{fp, pc}
   16fec:	push	{fp, lr}
   16ff0:	mov	fp, sp
   16ff4:	sub	sp, sp, #8
   16ff8:	str	r0, [sp, #4]
   16ffc:	ldr	r0, [sp, #4]
   17000:	bl	19eec <close@plt+0x8e08>
   17004:	bl	17010 <close@plt+0x5f2c>
   17008:	mov	sp, fp
   1700c:	pop	{fp, pc}
   17010:	push	{fp, lr}
   17014:	mov	fp, sp
   17018:	sub	sp, sp, #8
   1701c:	str	r0, [sp, #4]
   17020:	ldr	r0, [sp, #4]
   17024:	movw	r1, #0
   17028:	cmp	r0, r1
   1702c:	bne	17034 <close@plt+0x5f50>
   17030:	bl	19dc8 <close@plt+0x8ce4>
   17034:	ldr	r0, [sp, #4]
   17038:	mov	sp, fp
   1703c:	pop	{fp, pc}
   17040:	push	{fp, lr}
   17044:	mov	fp, sp
   17048:	sub	sp, sp, #8
   1704c:	str	r0, [sp, #4]
   17050:	ldr	r0, [sp, #4]
   17054:	bl	1a48c <close@plt+0x93a8>
   17058:	bl	17010 <close@plt+0x5f2c>
   1705c:	mov	sp, fp
   17060:	pop	{fp, pc}
   17064:	push	{fp, lr}
   17068:	mov	fp, sp
   1706c:	sub	sp, sp, #8
   17070:	str	r0, [sp, #4]
   17074:	ldr	r0, [sp, #4]
   17078:	bl	16fec <close@plt+0x5f08>
   1707c:	mov	sp, fp
   17080:	pop	{fp, pc}
   17084:	push	{fp, lr}
   17088:	mov	fp, sp
   1708c:	sub	sp, sp, #16
   17090:	str	r0, [fp, #-4]
   17094:	str	r1, [sp, #8]
   17098:	ldr	r0, [fp, #-4]
   1709c:	ldr	r1, [sp, #8]
   170a0:	bl	19f5c <close@plt+0x8e78>
   170a4:	str	r0, [sp, #4]
   170a8:	ldr	r0, [sp, #4]
   170ac:	movw	r1, #0
   170b0:	cmp	r0, r1
   170b4:	bne	170d8 <close@plt+0x5ff4>
   170b8:	ldr	r0, [fp, #-4]
   170bc:	movw	r1, #0
   170c0:	cmp	r0, r1
   170c4:	beq	170d4 <close@plt+0x5ff0>
   170c8:	ldr	r0, [sp, #8]
   170cc:	cmp	r0, #0
   170d0:	beq	170d8 <close@plt+0x5ff4>
   170d4:	bl	19dc8 <close@plt+0x8ce4>
   170d8:	ldr	r0, [sp, #4]
   170dc:	mov	sp, fp
   170e0:	pop	{fp, pc}
   170e4:	push	{fp, lr}
   170e8:	mov	fp, sp
   170ec:	sub	sp, sp, #8
   170f0:	str	r0, [sp, #4]
   170f4:	str	r1, [sp]
   170f8:	ldr	r0, [sp, #4]
   170fc:	ldr	r1, [sp]
   17100:	bl	1a4cc <close@plt+0x93e8>
   17104:	bl	17010 <close@plt+0x5f2c>
   17108:	mov	sp, fp
   1710c:	pop	{fp, pc}
   17110:	push	{fp, lr}
   17114:	mov	fp, sp
   17118:	sub	sp, sp, #16
   1711c:	str	r0, [fp, #-4]
   17120:	str	r1, [sp, #8]
   17124:	str	r2, [sp, #4]
   17128:	ldr	r0, [fp, #-4]
   1712c:	ldr	r1, [sp, #8]
   17130:	ldr	r2, [sp, #4]
   17134:	bl	1a5c4 <close@plt+0x94e0>
   17138:	bl	17010 <close@plt+0x5f2c>
   1713c:	mov	sp, fp
   17140:	pop	{fp, pc}
   17144:	push	{fp, lr}
   17148:	mov	fp, sp
   1714c:	sub	sp, sp, #8
   17150:	str	r0, [sp, #4]
   17154:	str	r1, [sp]
   17158:	ldr	r1, [sp, #4]
   1715c:	ldr	r2, [sp]
   17160:	movw	r0, #0
   17164:	bl	16f78 <close@plt+0x5e94>
   17168:	mov	sp, fp
   1716c:	pop	{fp, pc}
   17170:	push	{fp, lr}
   17174:	mov	fp, sp
   17178:	sub	sp, sp, #8
   1717c:	str	r0, [sp, #4]
   17180:	str	r1, [sp]
   17184:	ldr	r1, [sp, #4]
   17188:	ldr	r2, [sp]
   1718c:	movw	r0, #0
   17190:	bl	17110 <close@plt+0x602c>
   17194:	mov	sp, fp
   17198:	pop	{fp, pc}
   1719c:	push	{fp, lr}
   171a0:	mov	fp, sp
   171a4:	sub	sp, sp, #8
   171a8:	str	r0, [sp, #4]
   171ac:	str	r1, [sp]
   171b0:	ldr	r0, [sp, #4]
   171b4:	ldr	r1, [sp]
   171b8:	movw	r2, #1
   171bc:	bl	171c8 <close@plt+0x60e4>
   171c0:	mov	sp, fp
   171c4:	pop	{fp, pc}
   171c8:	push	{fp, lr}
   171cc:	mov	fp, sp
   171d0:	sub	sp, sp, #16
   171d4:	str	r0, [fp, #-4]
   171d8:	str	r1, [sp, #8]
   171dc:	str	r2, [sp, #4]
   171e0:	ldr	r0, [sp, #8]
   171e4:	ldr	r0, [r0]
   171e8:	str	r0, [sp]
   171ec:	ldr	r0, [fp, #-4]
   171f0:	movw	r1, #0
   171f4:	cmp	r0, r1
   171f8:	bne	17244 <close@plt+0x6160>
   171fc:	ldr	r0, [sp]
   17200:	cmp	r0, #0
   17204:	bne	17240 <close@plt+0x615c>
   17208:	ldr	r0, [sp, #4]
   1720c:	movw	r1, #64	; 0x40
   17210:	udiv	r0, r1, r0
   17214:	str	r0, [sp]
   17218:	ldr	r0, [sp]
   1721c:	cmp	r0, #0
   17220:	movw	r0, #0
   17224:	movne	r0, #1
   17228:	mvn	r1, #0
   1722c:	eor	r0, r0, r1
   17230:	and	r0, r0, #1
   17234:	ldr	r1, [sp]
   17238:	add	r0, r1, r0
   1723c:	str	r0, [sp]
   17240:	b	17274 <close@plt+0x6190>
   17244:	ldr	r0, [sp]
   17248:	ldr	r1, [sp]
   1724c:	lsr	r1, r1, #1
   17250:	add	r1, r1, #1
   17254:	adds	r0, r0, r1
   17258:	mov	r1, #0
   1725c:	adc	r1, r1, #0
   17260:	str	r0, [sp]
   17264:	tst	r1, #1
   17268:	beq	17270 <close@plt+0x618c>
   1726c:	bl	19dc8 <close@plt+0x8ce4>
   17270:	b	17274 <close@plt+0x6190>
   17274:	ldr	r0, [fp, #-4]
   17278:	ldr	r1, [sp]
   1727c:	ldr	r2, [sp, #4]
   17280:	bl	16f78 <close@plt+0x5e94>
   17284:	str	r0, [fp, #-4]
   17288:	ldr	r0, [sp]
   1728c:	ldr	r1, [sp, #8]
   17290:	str	r0, [r1]
   17294:	ldr	r0, [fp, #-4]
   17298:	mov	sp, fp
   1729c:	pop	{fp, pc}
   172a0:	push	{fp, lr}
   172a4:	mov	fp, sp
   172a8:	sub	sp, sp, #376	; 0x178
   172ac:	ldr	ip, [fp, #8]
   172b0:	str	r0, [fp, #-4]
   172b4:	str	r1, [fp, #-8]
   172b8:	str	r2, [fp, #-12]
   172bc:	str	r3, [fp, #-16]
   172c0:	ldr	r0, [fp, #-8]
   172c4:	ldr	r0, [r0]
   172c8:	str	r0, [fp, #-20]	; 0xffffffec
   172cc:	ldr	r0, [fp, #-20]	; 0xffffffec
   172d0:	ldr	r1, [fp, #-20]	; 0xffffffec
   172d4:	asr	r1, r1, #1
   172d8:	add	r1, r0, r1
   172dc:	mov	r2, #1
   172e0:	cmp	r1, r0
   172e4:	movwvc	r2, #0
   172e8:	str	r1, [fp, #-24]	; 0xffffffe8
   172ec:	tst	r2, #1
   172f0:	str	ip, [fp, #-36]	; 0xffffffdc
   172f4:	beq	17300 <close@plt+0x621c>
   172f8:	ldr	r0, [pc, #4044]	; 182cc <close@plt+0x71e8>
   172fc:	str	r0, [fp, #-24]	; 0xffffffe8
   17300:	ldr	r0, [fp, #-16]
   17304:	movw	r1, #0
   17308:	cmp	r1, r0
   1730c:	bgt	17328 <close@plt+0x6244>
   17310:	ldr	r0, [fp, #-16]
   17314:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17318:	cmp	r0, r1
   1731c:	bge	17328 <close@plt+0x6244>
   17320:	ldr	r0, [fp, #-16]
   17324:	str	r0, [fp, #-24]	; 0xffffffe8
   17328:	b	17700 <close@plt+0x661c>
   1732c:	b	17330 <close@plt+0x624c>
   17330:	ldr	r0, [fp, #8]
   17334:	cmp	r0, #0
   17338:	bge	1744c <close@plt+0x6368>
   1733c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17340:	cmp	r0, #0
   17344:	bge	173d0 <close@plt+0x62ec>
   17348:	b	1734c <close@plt+0x6268>
   1734c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17350:	ldr	r1, [fp, #8]
   17354:	movw	r2, #127	; 0x7f
   17358:	sdiv	r1, r2, r1
   1735c:	cmp	r0, r1
   17360:	blt	174ec <close@plt+0x6408>
   17364:	b	17504 <close@plt+0x6420>
   17368:	b	1736c <close@plt+0x6288>
   1736c:	ldr	r0, [pc, #4076]	; 18360 <close@plt+0x727c>
   17370:	ldr	r1, [fp, #8]
   17374:	cmp	r1, r0
   17378:	blt	17390 <close@plt+0x62ac>
   1737c:	b	1739c <close@plt+0x62b8>
   17380:	ldr	r0, [fp, #8]
   17384:	movw	r1, #0
   17388:	cmp	r1, r0
   1738c:	bge	1739c <close@plt+0x62b8>
   17390:	movw	r0, #0
   17394:	str	r0, [fp, #-40]	; 0xffffffd8
   17398:	b	173b4 <close@plt+0x62d0>
   1739c:	ldr	r0, [fp, #8]
   173a0:	movw	r1, #0
   173a4:	sub	r0, r1, r0
   173a8:	movw	r1, #127	; 0x7f
   173ac:	sdiv	r0, r1, r0
   173b0:	str	r0, [fp, #-40]	; 0xffffffd8
   173b4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   173b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   173bc:	mvn	r2, #0
   173c0:	sub	r1, r2, r1
   173c4:	cmp	r0, r1
   173c8:	ble	174ec <close@plt+0x6408>
   173cc:	b	17504 <close@plt+0x6420>
   173d0:	b	173d4 <close@plt+0x62f0>
   173d4:	b	17430 <close@plt+0x634c>
   173d8:	b	17430 <close@plt+0x634c>
   173dc:	ldr	r0, [fp, #8]
   173e0:	cmn	r0, #1
   173e4:	bne	17430 <close@plt+0x634c>
   173e8:	b	173ec <close@plt+0x6308>
   173ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   173f0:	mvn	r1, #127	; 0x7f
   173f4:	add	r0, r0, r1
   173f8:	movw	r1, #0
   173fc:	cmp	r1, r0
   17400:	blt	174ec <close@plt+0x6408>
   17404:	b	17504 <close@plt+0x6420>
   17408:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1740c:	movw	r1, #0
   17410:	cmp	r1, r0
   17414:	bge	17504 <close@plt+0x6420>
   17418:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1741c:	sub	r0, r0, #1
   17420:	movw	r1, #127	; 0x7f
   17424:	cmp	r1, r0
   17428:	blt	174ec <close@plt+0x6408>
   1742c:	b	17504 <close@plt+0x6420>
   17430:	ldr	r0, [fp, #8]
   17434:	mvn	r1, #127	; 0x7f
   17438:	sdiv	r0, r1, r0
   1743c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17440:	cmp	r0, r1
   17444:	blt	174ec <close@plt+0x6408>
   17448:	b	17504 <close@plt+0x6420>
   1744c:	ldr	r0, [fp, #8]
   17450:	cmp	r0, #0
   17454:	bne	1745c <close@plt+0x6378>
   17458:	b	17504 <close@plt+0x6420>
   1745c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17460:	cmp	r0, #0
   17464:	bge	174d4 <close@plt+0x63f0>
   17468:	b	1746c <close@plt+0x6388>
   1746c:	b	174b8 <close@plt+0x63d4>
   17470:	b	174b8 <close@plt+0x63d4>
   17474:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17478:	cmn	r0, #1
   1747c:	bne	174b8 <close@plt+0x63d4>
   17480:	b	17484 <close@plt+0x63a0>
   17484:	ldr	r0, [fp, #8]
   17488:	mvn	r1, #127	; 0x7f
   1748c:	add	r0, r0, r1
   17490:	movw	r1, #0
   17494:	cmp	r1, r0
   17498:	blt	174ec <close@plt+0x6408>
   1749c:	b	17504 <close@plt+0x6420>
   174a0:	ldr	r0, [fp, #8]
   174a4:	sub	r0, r0, #1
   174a8:	movw	r1, #127	; 0x7f
   174ac:	cmp	r1, r0
   174b0:	blt	174ec <close@plt+0x6408>
   174b4:	b	17504 <close@plt+0x6420>
   174b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174bc:	mvn	r1, #127	; 0x7f
   174c0:	sdiv	r0, r1, r0
   174c4:	ldr	r1, [fp, #8]
   174c8:	cmp	r0, r1
   174cc:	blt	174ec <close@plt+0x6408>
   174d0:	b	17504 <close@plt+0x6420>
   174d4:	ldr	r0, [fp, #8]
   174d8:	movw	r1, #127	; 0x7f
   174dc:	sdiv	r0, r1, r0
   174e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   174e4:	cmp	r0, r1
   174e8:	bge	17504 <close@plt+0x6420>
   174ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174f0:	ldr	r1, [fp, #8]
   174f4:	mul	r0, r0, r1
   174f8:	sxtb	r0, r0
   174fc:	str	r0, [fp, #-28]	; 0xffffffe4
   17500:	b	18718 <close@plt+0x7634>
   17504:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17508:	ldr	r1, [fp, #8]
   1750c:	mul	r0, r0, r1
   17510:	sxtb	r0, r0
   17514:	str	r0, [fp, #-28]	; 0xffffffe4
   17518:	b	18728 <close@plt+0x7644>
   1751c:	ldr	r0, [fp, #8]
   17520:	cmp	r0, #0
   17524:	bge	17634 <close@plt+0x6550>
   17528:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1752c:	cmp	r0, #0
   17530:	bge	175bc <close@plt+0x64d8>
   17534:	b	17538 <close@plt+0x6454>
   17538:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1753c:	ldr	r1, [fp, #8]
   17540:	movw	r2, #255	; 0xff
   17544:	sdiv	r1, r2, r1
   17548:	cmp	r0, r1
   1754c:	blt	176d0 <close@plt+0x65ec>
   17550:	b	176e8 <close@plt+0x6604>
   17554:	b	17558 <close@plt+0x6474>
   17558:	ldr	r0, [pc, #3584]	; 18360 <close@plt+0x727c>
   1755c:	ldr	r1, [fp, #8]
   17560:	cmp	r1, r0
   17564:	blt	1757c <close@plt+0x6498>
   17568:	b	17588 <close@plt+0x64a4>
   1756c:	ldr	r0, [fp, #8]
   17570:	movw	r1, #0
   17574:	cmp	r1, r0
   17578:	bge	17588 <close@plt+0x64a4>
   1757c:	movw	r0, #0
   17580:	str	r0, [fp, #-44]	; 0xffffffd4
   17584:	b	175a0 <close@plt+0x64bc>
   17588:	ldr	r0, [fp, #8]
   1758c:	movw	r1, #0
   17590:	sub	r0, r1, r0
   17594:	movw	r1, #255	; 0xff
   17598:	sdiv	r0, r1, r0
   1759c:	str	r0, [fp, #-44]	; 0xffffffd4
   175a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   175a4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   175a8:	mvn	r2, #0
   175ac:	sub	r1, r2, r1
   175b0:	cmp	r0, r1
   175b4:	ble	176d0 <close@plt+0x65ec>
   175b8:	b	176e8 <close@plt+0x6604>
   175bc:	b	175c0 <close@plt+0x64dc>
   175c0:	b	17618 <close@plt+0x6534>
   175c4:	b	17618 <close@plt+0x6534>
   175c8:	ldr	r0, [fp, #8]
   175cc:	cmn	r0, #1
   175d0:	bne	17618 <close@plt+0x6534>
   175d4:	b	175d8 <close@plt+0x64f4>
   175d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175dc:	add	r0, r0, #0
   175e0:	movw	r1, #0
   175e4:	cmp	r1, r0
   175e8:	blt	176d0 <close@plt+0x65ec>
   175ec:	b	176e8 <close@plt+0x6604>
   175f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175f4:	movw	r1, #0
   175f8:	cmp	r1, r0
   175fc:	bge	176e8 <close@plt+0x6604>
   17600:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17604:	sub	r0, r0, #1
   17608:	mvn	r1, #0
   1760c:	cmp	r1, r0
   17610:	blt	176d0 <close@plt+0x65ec>
   17614:	b	176e8 <close@plt+0x6604>
   17618:	ldr	r0, [fp, #8]
   1761c:	movw	r1, #0
   17620:	sdiv	r0, r1, r0
   17624:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17628:	cmp	r0, r1
   1762c:	blt	176d0 <close@plt+0x65ec>
   17630:	b	176e8 <close@plt+0x6604>
   17634:	ldr	r0, [fp, #8]
   17638:	cmp	r0, #0
   1763c:	bne	17644 <close@plt+0x6560>
   17640:	b	176e8 <close@plt+0x6604>
   17644:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17648:	cmp	r0, #0
   1764c:	bge	176b8 <close@plt+0x65d4>
   17650:	b	17654 <close@plt+0x6570>
   17654:	b	1769c <close@plt+0x65b8>
   17658:	b	1769c <close@plt+0x65b8>
   1765c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17660:	cmn	r0, #1
   17664:	bne	1769c <close@plt+0x65b8>
   17668:	b	1766c <close@plt+0x6588>
   1766c:	ldr	r0, [fp, #8]
   17670:	add	r0, r0, #0
   17674:	movw	r1, #0
   17678:	cmp	r1, r0
   1767c:	blt	176d0 <close@plt+0x65ec>
   17680:	b	176e8 <close@plt+0x6604>
   17684:	ldr	r0, [fp, #8]
   17688:	sub	r0, r0, #1
   1768c:	mvn	r1, #0
   17690:	cmp	r1, r0
   17694:	blt	176d0 <close@plt+0x65ec>
   17698:	b	176e8 <close@plt+0x6604>
   1769c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176a0:	movw	r1, #0
   176a4:	sdiv	r0, r1, r0
   176a8:	ldr	r1, [fp, #8]
   176ac:	cmp	r0, r1
   176b0:	blt	176d0 <close@plt+0x65ec>
   176b4:	b	176e8 <close@plt+0x6604>
   176b8:	ldr	r0, [fp, #8]
   176bc:	movw	r1, #255	; 0xff
   176c0:	sdiv	r0, r1, r0
   176c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   176c8:	cmp	r0, r1
   176cc:	bge	176e8 <close@plt+0x6604>
   176d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176d4:	ldr	r1, [fp, #8]
   176d8:	mul	r0, r0, r1
   176dc:	and	r0, r0, #255	; 0xff
   176e0:	str	r0, [fp, #-28]	; 0xffffffe4
   176e4:	b	18718 <close@plt+0x7634>
   176e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176ec:	ldr	r1, [fp, #8]
   176f0:	mul	r0, r0, r1
   176f4:	and	r0, r0, #255	; 0xff
   176f8:	str	r0, [fp, #-28]	; 0xffffffe4
   176fc:	b	18728 <close@plt+0x7644>
   17700:	b	17ad8 <close@plt+0x69f4>
   17704:	b	17708 <close@plt+0x6624>
   17708:	ldr	r0, [fp, #8]
   1770c:	cmp	r0, #0
   17710:	bge	17824 <close@plt+0x6740>
   17714:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17718:	cmp	r0, #0
   1771c:	bge	177a8 <close@plt+0x66c4>
   17720:	b	17724 <close@plt+0x6640>
   17724:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17728:	ldr	r1, [fp, #8]
   1772c:	movw	r2, #32767	; 0x7fff
   17730:	sdiv	r1, r2, r1
   17734:	cmp	r0, r1
   17738:	blt	178c4 <close@plt+0x67e0>
   1773c:	b	178dc <close@plt+0x67f8>
   17740:	b	17744 <close@plt+0x6660>
   17744:	ldr	r0, [pc, #3092]	; 18360 <close@plt+0x727c>
   17748:	ldr	r1, [fp, #8]
   1774c:	cmp	r1, r0
   17750:	blt	17768 <close@plt+0x6684>
   17754:	b	17774 <close@plt+0x6690>
   17758:	ldr	r0, [fp, #8]
   1775c:	movw	r1, #0
   17760:	cmp	r1, r0
   17764:	bge	17774 <close@plt+0x6690>
   17768:	movw	r0, #0
   1776c:	str	r0, [fp, #-48]	; 0xffffffd0
   17770:	b	1778c <close@plt+0x66a8>
   17774:	ldr	r0, [fp, #8]
   17778:	movw	r1, #0
   1777c:	sub	r0, r1, r0
   17780:	movw	r1, #32767	; 0x7fff
   17784:	sdiv	r0, r1, r0
   17788:	str	r0, [fp, #-48]	; 0xffffffd0
   1778c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   17790:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17794:	mvn	r2, #0
   17798:	sub	r1, r2, r1
   1779c:	cmp	r0, r1
   177a0:	ble	178c4 <close@plt+0x67e0>
   177a4:	b	178dc <close@plt+0x67f8>
   177a8:	b	177ac <close@plt+0x66c8>
   177ac:	b	17808 <close@plt+0x6724>
   177b0:	b	17808 <close@plt+0x6724>
   177b4:	ldr	r0, [fp, #8]
   177b8:	cmn	r0, #1
   177bc:	bne	17808 <close@plt+0x6724>
   177c0:	b	177c4 <close@plt+0x66e0>
   177c4:	ldr	r0, [pc, #3928]	; 18724 <close@plt+0x7640>
   177c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   177cc:	add	r0, r1, r0
   177d0:	movw	r1, #0
   177d4:	cmp	r1, r0
   177d8:	blt	178c4 <close@plt+0x67e0>
   177dc:	b	178dc <close@plt+0x67f8>
   177e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177e4:	movw	r1, #0
   177e8:	cmp	r1, r0
   177ec:	bge	178dc <close@plt+0x67f8>
   177f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177f4:	sub	r0, r0, #1
   177f8:	movw	r1, #32767	; 0x7fff
   177fc:	cmp	r1, r0
   17800:	blt	178c4 <close@plt+0x67e0>
   17804:	b	178dc <close@plt+0x67f8>
   17808:	ldr	r0, [pc, #3860]	; 18724 <close@plt+0x7640>
   1780c:	ldr	r1, [fp, #8]
   17810:	sdiv	r0, r0, r1
   17814:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17818:	cmp	r0, r1
   1781c:	blt	178c4 <close@plt+0x67e0>
   17820:	b	178dc <close@plt+0x67f8>
   17824:	ldr	r0, [fp, #8]
   17828:	cmp	r0, #0
   1782c:	bne	17834 <close@plt+0x6750>
   17830:	b	178dc <close@plt+0x67f8>
   17834:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17838:	cmp	r0, #0
   1783c:	bge	178ac <close@plt+0x67c8>
   17840:	b	17844 <close@plt+0x6760>
   17844:	b	17890 <close@plt+0x67ac>
   17848:	b	17890 <close@plt+0x67ac>
   1784c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17850:	cmn	r0, #1
   17854:	bne	17890 <close@plt+0x67ac>
   17858:	b	1785c <close@plt+0x6778>
   1785c:	ldr	r0, [pc, #3776]	; 18724 <close@plt+0x7640>
   17860:	ldr	r1, [fp, #8]
   17864:	add	r0, r1, r0
   17868:	movw	r1, #0
   1786c:	cmp	r1, r0
   17870:	blt	178c4 <close@plt+0x67e0>
   17874:	b	178dc <close@plt+0x67f8>
   17878:	ldr	r0, [fp, #8]
   1787c:	sub	r0, r0, #1
   17880:	movw	r1, #32767	; 0x7fff
   17884:	cmp	r1, r0
   17888:	blt	178c4 <close@plt+0x67e0>
   1788c:	b	178dc <close@plt+0x67f8>
   17890:	ldr	r0, [pc, #3724]	; 18724 <close@plt+0x7640>
   17894:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17898:	sdiv	r0, r0, r1
   1789c:	ldr	r1, [fp, #8]
   178a0:	cmp	r0, r1
   178a4:	blt	178c4 <close@plt+0x67e0>
   178a8:	b	178dc <close@plt+0x67f8>
   178ac:	ldr	r0, [fp, #8]
   178b0:	movw	r1, #32767	; 0x7fff
   178b4:	sdiv	r0, r1, r0
   178b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   178bc:	cmp	r0, r1
   178c0:	bge	178dc <close@plt+0x67f8>
   178c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   178c8:	ldr	r1, [fp, #8]
   178cc:	mul	r0, r0, r1
   178d0:	sxth	r0, r0
   178d4:	str	r0, [fp, #-28]	; 0xffffffe4
   178d8:	b	18718 <close@plt+0x7634>
   178dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   178e0:	ldr	r1, [fp, #8]
   178e4:	mul	r0, r0, r1
   178e8:	sxth	r0, r0
   178ec:	str	r0, [fp, #-28]	; 0xffffffe4
   178f0:	b	18728 <close@plt+0x7644>
   178f4:	ldr	r0, [fp, #8]
   178f8:	cmp	r0, #0
   178fc:	bge	17a0c <close@plt+0x6928>
   17900:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17904:	cmp	r0, #0
   17908:	bge	17994 <close@plt+0x68b0>
   1790c:	b	17910 <close@plt+0x682c>
   17910:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17914:	ldr	r1, [fp, #8]
   17918:	movw	r2, #65535	; 0xffff
   1791c:	sdiv	r1, r2, r1
   17920:	cmp	r0, r1
   17924:	blt	17aa8 <close@plt+0x69c4>
   17928:	b	17ac0 <close@plt+0x69dc>
   1792c:	b	17930 <close@plt+0x684c>
   17930:	ldr	r0, [pc, #2600]	; 18360 <close@plt+0x727c>
   17934:	ldr	r1, [fp, #8]
   17938:	cmp	r1, r0
   1793c:	blt	17954 <close@plt+0x6870>
   17940:	b	17960 <close@plt+0x687c>
   17944:	ldr	r0, [fp, #8]
   17948:	movw	r1, #0
   1794c:	cmp	r1, r0
   17950:	bge	17960 <close@plt+0x687c>
   17954:	movw	r0, #0
   17958:	str	r0, [fp, #-52]	; 0xffffffcc
   1795c:	b	17978 <close@plt+0x6894>
   17960:	ldr	r0, [fp, #8]
   17964:	movw	r1, #0
   17968:	sub	r0, r1, r0
   1796c:	movw	r1, #65535	; 0xffff
   17970:	sdiv	r0, r1, r0
   17974:	str	r0, [fp, #-52]	; 0xffffffcc
   17978:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1797c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17980:	mvn	r2, #0
   17984:	sub	r1, r2, r1
   17988:	cmp	r0, r1
   1798c:	ble	17aa8 <close@plt+0x69c4>
   17990:	b	17ac0 <close@plt+0x69dc>
   17994:	b	17998 <close@plt+0x68b4>
   17998:	b	179f0 <close@plt+0x690c>
   1799c:	b	179f0 <close@plt+0x690c>
   179a0:	ldr	r0, [fp, #8]
   179a4:	cmn	r0, #1
   179a8:	bne	179f0 <close@plt+0x690c>
   179ac:	b	179b0 <close@plt+0x68cc>
   179b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   179b4:	add	r0, r0, #0
   179b8:	movw	r1, #0
   179bc:	cmp	r1, r0
   179c0:	blt	17aa8 <close@plt+0x69c4>
   179c4:	b	17ac0 <close@plt+0x69dc>
   179c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   179cc:	movw	r1, #0
   179d0:	cmp	r1, r0
   179d4:	bge	17ac0 <close@plt+0x69dc>
   179d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   179dc:	sub	r0, r0, #1
   179e0:	mvn	r1, #0
   179e4:	cmp	r1, r0
   179e8:	blt	17aa8 <close@plt+0x69c4>
   179ec:	b	17ac0 <close@plt+0x69dc>
   179f0:	ldr	r0, [fp, #8]
   179f4:	movw	r1, #0
   179f8:	sdiv	r0, r1, r0
   179fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17a00:	cmp	r0, r1
   17a04:	blt	17aa8 <close@plt+0x69c4>
   17a08:	b	17ac0 <close@plt+0x69dc>
   17a0c:	ldr	r0, [fp, #8]
   17a10:	cmp	r0, #0
   17a14:	bne	17a1c <close@plt+0x6938>
   17a18:	b	17ac0 <close@plt+0x69dc>
   17a1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a20:	cmp	r0, #0
   17a24:	bge	17a90 <close@plt+0x69ac>
   17a28:	b	17a2c <close@plt+0x6948>
   17a2c:	b	17a74 <close@plt+0x6990>
   17a30:	b	17a74 <close@plt+0x6990>
   17a34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a38:	cmn	r0, #1
   17a3c:	bne	17a74 <close@plt+0x6990>
   17a40:	b	17a44 <close@plt+0x6960>
   17a44:	ldr	r0, [fp, #8]
   17a48:	add	r0, r0, #0
   17a4c:	movw	r1, #0
   17a50:	cmp	r1, r0
   17a54:	blt	17aa8 <close@plt+0x69c4>
   17a58:	b	17ac0 <close@plt+0x69dc>
   17a5c:	ldr	r0, [fp, #8]
   17a60:	sub	r0, r0, #1
   17a64:	mvn	r1, #0
   17a68:	cmp	r1, r0
   17a6c:	blt	17aa8 <close@plt+0x69c4>
   17a70:	b	17ac0 <close@plt+0x69dc>
   17a74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a78:	movw	r1, #0
   17a7c:	sdiv	r0, r1, r0
   17a80:	ldr	r1, [fp, #8]
   17a84:	cmp	r0, r1
   17a88:	blt	17aa8 <close@plt+0x69c4>
   17a8c:	b	17ac0 <close@plt+0x69dc>
   17a90:	ldr	r0, [fp, #8]
   17a94:	movw	r1, #65535	; 0xffff
   17a98:	sdiv	r0, r1, r0
   17a9c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17aa0:	cmp	r0, r1
   17aa4:	bge	17ac0 <close@plt+0x69dc>
   17aa8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17aac:	ldr	r1, [fp, #8]
   17ab0:	mul	r0, r0, r1
   17ab4:	uxth	r0, r0
   17ab8:	str	r0, [fp, #-28]	; 0xffffffe4
   17abc:	b	18718 <close@plt+0x7634>
   17ac0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ac4:	ldr	r1, [fp, #8]
   17ac8:	mul	r0, r0, r1
   17acc:	uxth	r0, r0
   17ad0:	str	r0, [fp, #-28]	; 0xffffffe4
   17ad4:	b	18728 <close@plt+0x7644>
   17ad8:	b	17adc <close@plt+0x69f8>
   17adc:	b	17ae0 <close@plt+0x69fc>
   17ae0:	ldr	r0, [fp, #8]
   17ae4:	cmp	r0, #0
   17ae8:	bge	17bec <close@plt+0x6b08>
   17aec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17af0:	cmp	r0, #0
   17af4:	bge	17b80 <close@plt+0x6a9c>
   17af8:	b	17afc <close@plt+0x6a18>
   17afc:	ldr	r0, [pc, #1992]	; 182cc <close@plt+0x71e8>
   17b00:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17b04:	ldr	r2, [fp, #8]
   17b08:	sdiv	r0, r0, r2
   17b0c:	cmp	r1, r0
   17b10:	blt	17c7c <close@plt+0x6b98>
   17b14:	b	17c90 <close@plt+0x6bac>
   17b18:	b	17b1c <close@plt+0x6a38>
   17b1c:	ldr	r0, [pc, #2108]	; 18360 <close@plt+0x727c>
   17b20:	ldr	r1, [fp, #8]
   17b24:	cmp	r1, r0
   17b28:	blt	17b40 <close@plt+0x6a5c>
   17b2c:	b	17b4c <close@plt+0x6a68>
   17b30:	ldr	r0, [fp, #8]
   17b34:	movw	r1, #0
   17b38:	cmp	r1, r0
   17b3c:	bge	17b4c <close@plt+0x6a68>
   17b40:	movw	r0, #0
   17b44:	str	r0, [fp, #-56]	; 0xffffffc8
   17b48:	b	17b64 <close@plt+0x6a80>
   17b4c:	ldr	r0, [pc, #1912]	; 182cc <close@plt+0x71e8>
   17b50:	ldr	r1, [fp, #8]
   17b54:	movw	r2, #0
   17b58:	sub	r1, r2, r1
   17b5c:	sdiv	r0, r0, r1
   17b60:	str	r0, [fp, #-56]	; 0xffffffc8
   17b64:	ldr	r0, [fp, #-56]	; 0xffffffc8
   17b68:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17b6c:	mvn	r2, #0
   17b70:	sub	r1, r2, r1
   17b74:	cmp	r0, r1
   17b78:	ble	17c7c <close@plt+0x6b98>
   17b7c:	b	17c90 <close@plt+0x6bac>
   17b80:	ldr	r0, [fp, #8]
   17b84:	cmn	r0, #1
   17b88:	bne	17bd0 <close@plt+0x6aec>
   17b8c:	b	17b90 <close@plt+0x6aac>
   17b90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b94:	add	r0, r0, #-2147483648	; 0x80000000
   17b98:	movw	r1, #0
   17b9c:	cmp	r1, r0
   17ba0:	blt	17c7c <close@plt+0x6b98>
   17ba4:	b	17c90 <close@plt+0x6bac>
   17ba8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17bac:	movw	r1, #0
   17bb0:	cmp	r1, r0
   17bb4:	bge	17c90 <close@plt+0x6bac>
   17bb8:	ldr	r0, [pc, #1804]	; 182cc <close@plt+0x71e8>
   17bbc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17bc0:	sub	r1, r1, #1
   17bc4:	cmp	r0, r1
   17bc8:	blt	17c7c <close@plt+0x6b98>
   17bcc:	b	17c90 <close@plt+0x6bac>
   17bd0:	ldr	r0, [pc, #4072]	; 18bc0 <close@plt+0x7adc>
   17bd4:	ldr	r1, [fp, #8]
   17bd8:	sdiv	r0, r0, r1
   17bdc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17be0:	cmp	r0, r1
   17be4:	blt	17c7c <close@plt+0x6b98>
   17be8:	b	17c90 <close@plt+0x6bac>
   17bec:	ldr	r0, [fp, #8]
   17bf0:	cmp	r0, #0
   17bf4:	bne	17bfc <close@plt+0x6b18>
   17bf8:	b	17c90 <close@plt+0x6bac>
   17bfc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c00:	cmp	r0, #0
   17c04:	bge	17c64 <close@plt+0x6b80>
   17c08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c0c:	cmn	r0, #1
   17c10:	bne	17c48 <close@plt+0x6b64>
   17c14:	b	17c18 <close@plt+0x6b34>
   17c18:	ldr	r0, [fp, #8]
   17c1c:	add	r0, r0, #-2147483648	; 0x80000000
   17c20:	movw	r1, #0
   17c24:	cmp	r1, r0
   17c28:	blt	17c7c <close@plt+0x6b98>
   17c2c:	b	17c90 <close@plt+0x6bac>
   17c30:	ldr	r0, [pc, #1684]	; 182cc <close@plt+0x71e8>
   17c34:	ldr	r1, [fp, #8]
   17c38:	sub	r1, r1, #1
   17c3c:	cmp	r0, r1
   17c40:	blt	17c7c <close@plt+0x6b98>
   17c44:	b	17c90 <close@plt+0x6bac>
   17c48:	ldr	r0, [pc, #3952]	; 18bc0 <close@plt+0x7adc>
   17c4c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17c50:	sdiv	r0, r0, r1
   17c54:	ldr	r1, [fp, #8]
   17c58:	cmp	r0, r1
   17c5c:	blt	17c7c <close@plt+0x6b98>
   17c60:	b	17c90 <close@plt+0x6bac>
   17c64:	ldr	r0, [pc, #1632]	; 182cc <close@plt+0x71e8>
   17c68:	ldr	r1, [fp, #8]
   17c6c:	sdiv	r0, r0, r1
   17c70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17c74:	cmp	r0, r1
   17c78:	bge	17c90 <close@plt+0x6bac>
   17c7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c80:	ldr	r1, [fp, #8]
   17c84:	mul	r0, r0, r1
   17c88:	str	r0, [fp, #-28]	; 0xffffffe4
   17c8c:	b	18718 <close@plt+0x7634>
   17c90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c94:	ldr	r1, [fp, #8]
   17c98:	mul	r0, r0, r1
   17c9c:	str	r0, [fp, #-28]	; 0xffffffe4
   17ca0:	b	18728 <close@plt+0x7644>
   17ca4:	ldr	r0, [fp, #8]
   17ca8:	cmp	r0, #0
   17cac:	bge	17dbc <close@plt+0x6cd8>
   17cb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cb4:	cmp	r0, #0
   17cb8:	bge	17d44 <close@plt+0x6c60>
   17cbc:	b	17cdc <close@plt+0x6bf8>
   17cc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cc4:	ldr	r1, [fp, #8]
   17cc8:	mvn	r2, #0
   17ccc:	udiv	r1, r2, r1
   17cd0:	cmp	r0, r1
   17cd4:	bcc	17e58 <close@plt+0x6d74>
   17cd8:	b	17e6c <close@plt+0x6d88>
   17cdc:	b	17ce0 <close@plt+0x6bfc>
   17ce0:	ldr	r0, [pc, #1656]	; 18360 <close@plt+0x727c>
   17ce4:	ldr	r1, [fp, #8]
   17ce8:	cmp	r1, r0
   17cec:	blt	17d04 <close@plt+0x6c20>
   17cf0:	b	17d10 <close@plt+0x6c2c>
   17cf4:	ldr	r0, [fp, #8]
   17cf8:	movw	r1, #0
   17cfc:	cmp	r1, r0
   17d00:	bge	17d10 <close@plt+0x6c2c>
   17d04:	movw	r0, #1
   17d08:	str	r0, [fp, #-60]	; 0xffffffc4
   17d0c:	b	17d28 <close@plt+0x6c44>
   17d10:	ldr	r0, [fp, #8]
   17d14:	movw	r1, #0
   17d18:	sub	r0, r1, r0
   17d1c:	mvn	r1, #0
   17d20:	udiv	r0, r1, r0
   17d24:	str	r0, [fp, #-60]	; 0xffffffc4
   17d28:	ldr	r0, [fp, #-60]	; 0xffffffc4
   17d2c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17d30:	mvn	r2, #0
   17d34:	sub	r1, r2, r1
   17d38:	cmp	r0, r1
   17d3c:	bls	17e58 <close@plt+0x6d74>
   17d40:	b	17e6c <close@plt+0x6d88>
   17d44:	b	17d48 <close@plt+0x6c64>
   17d48:	b	17da0 <close@plt+0x6cbc>
   17d4c:	b	17da0 <close@plt+0x6cbc>
   17d50:	ldr	r0, [fp, #8]
   17d54:	cmn	r0, #1
   17d58:	bne	17da0 <close@plt+0x6cbc>
   17d5c:	b	17d60 <close@plt+0x6c7c>
   17d60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d64:	add	r0, r0, #0
   17d68:	movw	r1, #0
   17d6c:	cmp	r1, r0
   17d70:	blt	17e58 <close@plt+0x6d74>
   17d74:	b	17e6c <close@plt+0x6d88>
   17d78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d7c:	movw	r1, #0
   17d80:	cmp	r1, r0
   17d84:	bge	17e6c <close@plt+0x6d88>
   17d88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d8c:	sub	r0, r0, #1
   17d90:	mvn	r1, #0
   17d94:	cmp	r1, r0
   17d98:	blt	17e58 <close@plt+0x6d74>
   17d9c:	b	17e6c <close@plt+0x6d88>
   17da0:	ldr	r0, [fp, #8]
   17da4:	movw	r1, #0
   17da8:	sdiv	r0, r1, r0
   17dac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17db0:	cmp	r0, r1
   17db4:	blt	17e58 <close@plt+0x6d74>
   17db8:	b	17e6c <close@plt+0x6d88>
   17dbc:	ldr	r0, [fp, #8]
   17dc0:	cmp	r0, #0
   17dc4:	bne	17dcc <close@plt+0x6ce8>
   17dc8:	b	17e6c <close@plt+0x6d88>
   17dcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17dd0:	cmp	r0, #0
   17dd4:	bge	17e40 <close@plt+0x6d5c>
   17dd8:	b	17ddc <close@plt+0x6cf8>
   17ddc:	b	17e24 <close@plt+0x6d40>
   17de0:	b	17e24 <close@plt+0x6d40>
   17de4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17de8:	cmn	r0, #1
   17dec:	bne	17e24 <close@plt+0x6d40>
   17df0:	b	17df4 <close@plt+0x6d10>
   17df4:	ldr	r0, [fp, #8]
   17df8:	add	r0, r0, #0
   17dfc:	movw	r1, #0
   17e00:	cmp	r1, r0
   17e04:	blt	17e58 <close@plt+0x6d74>
   17e08:	b	17e6c <close@plt+0x6d88>
   17e0c:	ldr	r0, [fp, #8]
   17e10:	sub	r0, r0, #1
   17e14:	mvn	r1, #0
   17e18:	cmp	r1, r0
   17e1c:	blt	17e58 <close@plt+0x6d74>
   17e20:	b	17e6c <close@plt+0x6d88>
   17e24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e28:	movw	r1, #0
   17e2c:	sdiv	r0, r1, r0
   17e30:	ldr	r1, [fp, #8]
   17e34:	cmp	r0, r1
   17e38:	blt	17e58 <close@plt+0x6d74>
   17e3c:	b	17e6c <close@plt+0x6d88>
   17e40:	ldr	r0, [fp, #8]
   17e44:	mvn	r1, #0
   17e48:	udiv	r0, r1, r0
   17e4c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17e50:	cmp	r0, r1
   17e54:	bcs	17e6c <close@plt+0x6d88>
   17e58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e5c:	ldr	r1, [fp, #8]
   17e60:	mul	r0, r0, r1
   17e64:	str	r0, [fp, #-28]	; 0xffffffe4
   17e68:	b	18718 <close@plt+0x7634>
   17e6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e70:	ldr	r1, [fp, #8]
   17e74:	mul	r0, r0, r1
   17e78:	str	r0, [fp, #-28]	; 0xffffffe4
   17e7c:	b	18728 <close@plt+0x7644>
   17e80:	b	17e84 <close@plt+0x6da0>
   17e84:	b	17e88 <close@plt+0x6da4>
   17e88:	ldr	r0, [fp, #8]
   17e8c:	cmp	r0, #0
   17e90:	bge	17f94 <close@plt+0x6eb0>
   17e94:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e98:	cmp	r0, #0
   17e9c:	bge	17f28 <close@plt+0x6e44>
   17ea0:	b	17ea4 <close@plt+0x6dc0>
   17ea4:	ldr	r0, [pc, #1056]	; 182cc <close@plt+0x71e8>
   17ea8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17eac:	ldr	r2, [fp, #8]
   17eb0:	sdiv	r0, r0, r2
   17eb4:	cmp	r1, r0
   17eb8:	blt	18024 <close@plt+0x6f40>
   17ebc:	b	18038 <close@plt+0x6f54>
   17ec0:	b	17ec4 <close@plt+0x6de0>
   17ec4:	ldr	r0, [pc, #1172]	; 18360 <close@plt+0x727c>
   17ec8:	ldr	r1, [fp, #8]
   17ecc:	cmp	r1, r0
   17ed0:	blt	17ee8 <close@plt+0x6e04>
   17ed4:	b	17ef4 <close@plt+0x6e10>
   17ed8:	ldr	r0, [fp, #8]
   17edc:	movw	r1, #0
   17ee0:	cmp	r1, r0
   17ee4:	bge	17ef4 <close@plt+0x6e10>
   17ee8:	movw	r0, #0
   17eec:	str	r0, [fp, #-64]	; 0xffffffc0
   17ef0:	b	17f0c <close@plt+0x6e28>
   17ef4:	ldr	r0, [pc, #976]	; 182cc <close@plt+0x71e8>
   17ef8:	ldr	r1, [fp, #8]
   17efc:	movw	r2, #0
   17f00:	sub	r1, r2, r1
   17f04:	sdiv	r0, r0, r1
   17f08:	str	r0, [fp, #-64]	; 0xffffffc0
   17f0c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   17f10:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17f14:	mvn	r2, #0
   17f18:	sub	r1, r2, r1
   17f1c:	cmp	r0, r1
   17f20:	ble	18024 <close@plt+0x6f40>
   17f24:	b	18038 <close@plt+0x6f54>
   17f28:	ldr	r0, [fp, #8]
   17f2c:	cmn	r0, #1
   17f30:	bne	17f78 <close@plt+0x6e94>
   17f34:	b	17f38 <close@plt+0x6e54>
   17f38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f3c:	add	r0, r0, #-2147483648	; 0x80000000
   17f40:	movw	r1, #0
   17f44:	cmp	r1, r0
   17f48:	blt	18024 <close@plt+0x6f40>
   17f4c:	b	18038 <close@plt+0x6f54>
   17f50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f54:	movw	r1, #0
   17f58:	cmp	r1, r0
   17f5c:	bge	18038 <close@plt+0x6f54>
   17f60:	ldr	r0, [pc, #868]	; 182cc <close@plt+0x71e8>
   17f64:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17f68:	sub	r1, r1, #1
   17f6c:	cmp	r0, r1
   17f70:	blt	18024 <close@plt+0x6f40>
   17f74:	b	18038 <close@plt+0x6f54>
   17f78:	ldr	r0, [pc, #3136]	; 18bc0 <close@plt+0x7adc>
   17f7c:	ldr	r1, [fp, #8]
   17f80:	sdiv	r0, r0, r1
   17f84:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17f88:	cmp	r0, r1
   17f8c:	blt	18024 <close@plt+0x6f40>
   17f90:	b	18038 <close@plt+0x6f54>
   17f94:	ldr	r0, [fp, #8]
   17f98:	cmp	r0, #0
   17f9c:	bne	17fa4 <close@plt+0x6ec0>
   17fa0:	b	18038 <close@plt+0x6f54>
   17fa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17fa8:	cmp	r0, #0
   17fac:	bge	1800c <close@plt+0x6f28>
   17fb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17fb4:	cmn	r0, #1
   17fb8:	bne	17ff0 <close@plt+0x6f0c>
   17fbc:	b	17fc0 <close@plt+0x6edc>
   17fc0:	ldr	r0, [fp, #8]
   17fc4:	add	r0, r0, #-2147483648	; 0x80000000
   17fc8:	movw	r1, #0
   17fcc:	cmp	r1, r0
   17fd0:	blt	18024 <close@plt+0x6f40>
   17fd4:	b	18038 <close@plt+0x6f54>
   17fd8:	ldr	r0, [pc, #748]	; 182cc <close@plt+0x71e8>
   17fdc:	ldr	r1, [fp, #8]
   17fe0:	sub	r1, r1, #1
   17fe4:	cmp	r0, r1
   17fe8:	blt	18024 <close@plt+0x6f40>
   17fec:	b	18038 <close@plt+0x6f54>
   17ff0:	ldr	r0, [pc, #3016]	; 18bc0 <close@plt+0x7adc>
   17ff4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17ff8:	sdiv	r0, r0, r1
   17ffc:	ldr	r1, [fp, #8]
   18000:	cmp	r0, r1
   18004:	blt	18024 <close@plt+0x6f40>
   18008:	b	18038 <close@plt+0x6f54>
   1800c:	ldr	r0, [pc, #696]	; 182cc <close@plt+0x71e8>
   18010:	ldr	r1, [fp, #8]
   18014:	sdiv	r0, r0, r1
   18018:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1801c:	cmp	r0, r1
   18020:	bge	18038 <close@plt+0x6f54>
   18024:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18028:	ldr	r1, [fp, #8]
   1802c:	mul	r0, r0, r1
   18030:	str	r0, [fp, #-28]	; 0xffffffe4
   18034:	b	18718 <close@plt+0x7634>
   18038:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1803c:	ldr	r1, [fp, #8]
   18040:	mul	r0, r0, r1
   18044:	str	r0, [fp, #-28]	; 0xffffffe4
   18048:	b	18728 <close@plt+0x7644>
   1804c:	ldr	r0, [fp, #8]
   18050:	cmp	r0, #0
   18054:	bge	18164 <close@plt+0x7080>
   18058:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1805c:	cmp	r0, #0
   18060:	bge	180ec <close@plt+0x7008>
   18064:	b	18084 <close@plt+0x6fa0>
   18068:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1806c:	ldr	r1, [fp, #8]
   18070:	mvn	r2, #0
   18074:	udiv	r1, r2, r1
   18078:	cmp	r0, r1
   1807c:	bcc	18200 <close@plt+0x711c>
   18080:	b	18214 <close@plt+0x7130>
   18084:	b	18088 <close@plt+0x6fa4>
   18088:	ldr	r0, [pc, #720]	; 18360 <close@plt+0x727c>
   1808c:	ldr	r1, [fp, #8]
   18090:	cmp	r1, r0
   18094:	blt	180ac <close@plt+0x6fc8>
   18098:	b	180b8 <close@plt+0x6fd4>
   1809c:	ldr	r0, [fp, #8]
   180a0:	movw	r1, #0
   180a4:	cmp	r1, r0
   180a8:	bge	180b8 <close@plt+0x6fd4>
   180ac:	movw	r0, #1
   180b0:	str	r0, [fp, #-68]	; 0xffffffbc
   180b4:	b	180d0 <close@plt+0x6fec>
   180b8:	ldr	r0, [fp, #8]
   180bc:	movw	r1, #0
   180c0:	sub	r0, r1, r0
   180c4:	mvn	r1, #0
   180c8:	udiv	r0, r1, r0
   180cc:	str	r0, [fp, #-68]	; 0xffffffbc
   180d0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   180d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   180d8:	mvn	r2, #0
   180dc:	sub	r1, r2, r1
   180e0:	cmp	r0, r1
   180e4:	bls	18200 <close@plt+0x711c>
   180e8:	b	18214 <close@plt+0x7130>
   180ec:	b	180f0 <close@plt+0x700c>
   180f0:	b	18148 <close@plt+0x7064>
   180f4:	b	18148 <close@plt+0x7064>
   180f8:	ldr	r0, [fp, #8]
   180fc:	cmn	r0, #1
   18100:	bne	18148 <close@plt+0x7064>
   18104:	b	18108 <close@plt+0x7024>
   18108:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1810c:	add	r0, r0, #0
   18110:	movw	r1, #0
   18114:	cmp	r1, r0
   18118:	blt	18200 <close@plt+0x711c>
   1811c:	b	18214 <close@plt+0x7130>
   18120:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18124:	movw	r1, #0
   18128:	cmp	r1, r0
   1812c:	bge	18214 <close@plt+0x7130>
   18130:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18134:	sub	r0, r0, #1
   18138:	mvn	r1, #0
   1813c:	cmp	r1, r0
   18140:	blt	18200 <close@plt+0x711c>
   18144:	b	18214 <close@plt+0x7130>
   18148:	ldr	r0, [fp, #8]
   1814c:	movw	r1, #0
   18150:	sdiv	r0, r1, r0
   18154:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18158:	cmp	r0, r1
   1815c:	blt	18200 <close@plt+0x711c>
   18160:	b	18214 <close@plt+0x7130>
   18164:	ldr	r0, [fp, #8]
   18168:	cmp	r0, #0
   1816c:	bne	18174 <close@plt+0x7090>
   18170:	b	18214 <close@plt+0x7130>
   18174:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18178:	cmp	r0, #0
   1817c:	bge	181e8 <close@plt+0x7104>
   18180:	b	18184 <close@plt+0x70a0>
   18184:	b	181cc <close@plt+0x70e8>
   18188:	b	181cc <close@plt+0x70e8>
   1818c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18190:	cmn	r0, #1
   18194:	bne	181cc <close@plt+0x70e8>
   18198:	b	1819c <close@plt+0x70b8>
   1819c:	ldr	r0, [fp, #8]
   181a0:	add	r0, r0, #0
   181a4:	movw	r1, #0
   181a8:	cmp	r1, r0
   181ac:	blt	18200 <close@plt+0x711c>
   181b0:	b	18214 <close@plt+0x7130>
   181b4:	ldr	r0, [fp, #8]
   181b8:	sub	r0, r0, #1
   181bc:	mvn	r1, #0
   181c0:	cmp	r1, r0
   181c4:	blt	18200 <close@plt+0x711c>
   181c8:	b	18214 <close@plt+0x7130>
   181cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   181d0:	movw	r1, #0
   181d4:	sdiv	r0, r1, r0
   181d8:	ldr	r1, [fp, #8]
   181dc:	cmp	r0, r1
   181e0:	blt	18200 <close@plt+0x711c>
   181e4:	b	18214 <close@plt+0x7130>
   181e8:	ldr	r0, [fp, #8]
   181ec:	mvn	r1, #0
   181f0:	udiv	r0, r1, r0
   181f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   181f8:	cmp	r0, r1
   181fc:	bcs	18214 <close@plt+0x7130>
   18200:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18204:	ldr	r1, [fp, #8]
   18208:	mul	r0, r0, r1
   1820c:	str	r0, [fp, #-28]	; 0xffffffe4
   18210:	b	18718 <close@plt+0x7634>
   18214:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18218:	ldr	r1, [fp, #8]
   1821c:	mul	r0, r0, r1
   18220:	str	r0, [fp, #-28]	; 0xffffffe4
   18224:	b	18728 <close@plt+0x7644>
   18228:	b	1822c <close@plt+0x7148>
   1822c:	ldr	r0, [fp, #8]
   18230:	cmp	r0, #0
   18234:	bge	183c4 <close@plt+0x72e0>
   18238:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1823c:	cmp	r0, #0
   18240:	bge	1832c <close@plt+0x7248>
   18244:	b	18248 <close@plt+0x7164>
   18248:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1824c:	ldr	r1, [fp, #8]
   18250:	asr	r3, r1, #31
   18254:	mvn	r2, #0
   18258:	mvn	ip, #-2147483648	; 0x80000000
   1825c:	str	r0, [fp, #-72]	; 0xffffffb8
   18260:	mov	r0, r2
   18264:	str	r1, [fp, #-76]	; 0xffffffb4
   18268:	mov	r1, ip
   1826c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   18270:	bl	1c318 <close@plt+0xb234>
   18274:	ldr	r2, [fp, #-72]	; 0xffffffb8
   18278:	subs	r0, r2, r0
   1827c:	rscs	r1, r1, r2, asr #31
   18280:	str	r0, [fp, #-80]	; 0xffffffb0
   18284:	str	r1, [fp, #-84]	; 0xffffffac
   18288:	blt	184a4 <close@plt+0x73c0>
   1828c:	b	184b8 <close@plt+0x73d4>
   18290:	b	18294 <close@plt+0x71b0>
   18294:	ldr	r0, [pc, #196]	; 18360 <close@plt+0x727c>
   18298:	ldr	r1, [fp, #8]
   1829c:	cmp	r1, r0
   182a0:	blt	182b8 <close@plt+0x71d4>
   182a4:	b	182d0 <close@plt+0x71ec>
   182a8:	ldr	r0, [fp, #8]
   182ac:	movw	r1, #0
   182b0:	cmp	r1, r0
   182b4:	bge	182d0 <close@plt+0x71ec>
   182b8:	mov	r0, #0
   182bc:	mvn	r1, #0
   182c0:	str	r1, [fp, #-88]	; 0xffffffa8
   182c4:	str	r0, [fp, #-92]	; 0xffffffa4
   182c8:	b	18304 <close@plt+0x7220>
   182cc:	svcvc	0x00ffffff
   182d0:	ldr	r0, [fp, #8]
   182d4:	rsb	r0, r0, #0
   182d8:	asr	r3, r0, #31
   182dc:	mvn	r1, #0
   182e0:	mvn	r2, #-2147483648	; 0x80000000
   182e4:	str	r0, [fp, #-96]	; 0xffffffa0
   182e8:	mov	r0, r1
   182ec:	mov	r1, r2
   182f0:	ldr	r2, [fp, #-96]	; 0xffffffa0
   182f4:	bl	1c318 <close@plt+0xb234>
   182f8:	str	r0, [fp, #-88]	; 0xffffffa8
   182fc:	str	r1, [fp, #-92]	; 0xffffffa4
   18300:	b	18304 <close@plt+0x7220>
   18304:	ldr	r0, [fp, #-92]	; 0xffffffa4
   18308:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1830c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18310:	mvn	r2, r2
   18314:	subs	r1, r2, r1
   18318:	rscs	r0, r0, r2, asr #31
   1831c:	str	r1, [fp, #-100]	; 0xffffff9c
   18320:	str	r0, [fp, #-104]	; 0xffffff98
   18324:	bge	184a4 <close@plt+0x73c0>
   18328:	b	184b8 <close@plt+0x73d4>
   1832c:	ldr	r0, [fp, #8]
   18330:	cmn	r0, #1
   18334:	bne	18384 <close@plt+0x72a0>
   18338:	b	1833c <close@plt+0x7258>
   1833c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18340:	mov	r1, #-2147483648	; 0x80000000
   18344:	add	r1, r1, r0, asr #31
   18348:	rsbs	r0, r0, #0
   1834c:	rscs	r1, r1, #0
   18350:	str	r0, [fp, #-108]	; 0xffffff94
   18354:	str	r1, [fp, #-112]	; 0xffffff90
   18358:	blt	184a4 <close@plt+0x73c0>
   1835c:	b	184b8 <close@plt+0x73d4>
   18360:	andhi	r0, r0, r1
   18364:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18368:	movw	r1, #0
   1836c:	cmp	r1, r0
   18370:	bge	184b8 <close@plt+0x73d4>
   18374:	mov	r0, #0
   18378:	cmp	r0, #0
   1837c:	bne	184a4 <close@plt+0x73c0>
   18380:	b	184b8 <close@plt+0x73d4>
   18384:	ldr	r0, [fp, #8]
   18388:	asr	r3, r0, #31
   1838c:	mov	r1, #0
   18390:	mov	r2, #-2147483648	; 0x80000000
   18394:	str	r0, [fp, #-116]	; 0xffffff8c
   18398:	mov	r0, r1
   1839c:	mov	r1, r2
   183a0:	ldr	r2, [fp, #-116]	; 0xffffff8c
   183a4:	bl	1c318 <close@plt+0xb234>
   183a8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   183ac:	subs	r0, r0, r2
   183b0:	sbcs	r1, r1, r2, asr #31
   183b4:	str	r0, [fp, #-120]	; 0xffffff88
   183b8:	str	r1, [fp, #-124]	; 0xffffff84
   183bc:	blt	184a4 <close@plt+0x73c0>
   183c0:	b	184b8 <close@plt+0x73d4>
   183c4:	ldr	r0, [fp, #8]
   183c8:	cmp	r0, #0
   183cc:	bne	183d4 <close@plt+0x72f0>
   183d0:	b	184b8 <close@plt+0x73d4>
   183d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   183d8:	cmp	r0, #0
   183dc:	bge	18464 <close@plt+0x7380>
   183e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   183e4:	cmn	r0, #1
   183e8:	bne	18424 <close@plt+0x7340>
   183ec:	b	183f0 <close@plt+0x730c>
   183f0:	ldr	r0, [fp, #8]
   183f4:	mov	r1, #-2147483648	; 0x80000000
   183f8:	add	r1, r1, r0, asr #31
   183fc:	rsbs	r0, r0, #0
   18400:	rscs	r1, r1, #0
   18404:	str	r0, [fp, #-128]	; 0xffffff80
   18408:	str	r1, [fp, #-132]	; 0xffffff7c
   1840c:	blt	184a4 <close@plt+0x73c0>
   18410:	b	184b8 <close@plt+0x73d4>
   18414:	mov	r0, #0
   18418:	cmp	r0, #0
   1841c:	bne	184a4 <close@plt+0x73c0>
   18420:	b	184b8 <close@plt+0x73d4>
   18424:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18428:	asr	r3, r0, #31
   1842c:	mov	r1, #0
   18430:	mov	r2, #-2147483648	; 0x80000000
   18434:	str	r0, [fp, #-136]	; 0xffffff78
   18438:	mov	r0, r1
   1843c:	mov	r1, r2
   18440:	ldr	r2, [fp, #-136]	; 0xffffff78
   18444:	bl	1c318 <close@plt+0xb234>
   18448:	ldr	r2, [fp, #8]
   1844c:	subs	r0, r0, r2
   18450:	sbcs	r1, r1, r2, asr #31
   18454:	str	r0, [fp, #-140]	; 0xffffff74
   18458:	str	r1, [fp, #-144]	; 0xffffff70
   1845c:	blt	184a4 <close@plt+0x73c0>
   18460:	b	184b8 <close@plt+0x73d4>
   18464:	ldr	r0, [fp, #8]
   18468:	asr	r3, r0, #31
   1846c:	mvn	r1, #0
   18470:	mvn	r2, #-2147483648	; 0x80000000
   18474:	str	r0, [fp, #-148]	; 0xffffff6c
   18478:	mov	r0, r1
   1847c:	mov	r1, r2
   18480:	ldr	r2, [fp, #-148]	; 0xffffff6c
   18484:	bl	1c318 <close@plt+0xb234>
   18488:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1848c:	subs	r0, r0, r2
   18490:	sbcs	r1, r1, r2, asr #31
   18494:	str	r0, [fp, #-152]	; 0xffffff68
   18498:	str	r1, [fp, #-156]	; 0xffffff64
   1849c:	bge	184b8 <close@plt+0x73d4>
   184a0:	b	184a4 <close@plt+0x73c0>
   184a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   184a8:	ldr	r1, [fp, #8]
   184ac:	mul	r0, r0, r1
   184b0:	str	r0, [fp, #-28]	; 0xffffffe4
   184b4:	b	18718 <close@plt+0x7634>
   184b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   184bc:	ldr	r1, [fp, #8]
   184c0:	mul	r0, r0, r1
   184c4:	str	r0, [fp, #-28]	; 0xffffffe4
   184c8:	b	18728 <close@plt+0x7644>
   184cc:	ldr	r0, [fp, #8]
   184d0:	cmp	r0, #0
   184d4:	bge	18634 <close@plt+0x7550>
   184d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   184dc:	cmp	r0, #0
   184e0:	bge	185bc <close@plt+0x74d8>
   184e4:	b	1852c <close@plt+0x7448>
   184e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   184ec:	ldr	r1, [fp, #8]
   184f0:	asr	r3, r1, #31
   184f4:	mvn	r2, #0
   184f8:	str	r0, [fp, #-160]	; 0xffffff60
   184fc:	mov	r0, r2
   18500:	str	r1, [fp, #-164]	; 0xffffff5c
   18504:	mov	r1, r2
   18508:	ldr	r2, [fp, #-164]	; 0xffffff5c
   1850c:	bl	1c3ec <close@plt+0xb308>
   18510:	ldr	r2, [fp, #-160]	; 0xffffff60
   18514:	subs	r0, r2, r0
   18518:	rscs	r1, r1, r2, asr #31
   1851c:	str	r0, [fp, #-168]	; 0xffffff58
   18520:	str	r1, [fp, #-172]	; 0xffffff54
   18524:	bcc	186f0 <close@plt+0x760c>
   18528:	b	18704 <close@plt+0x7620>
   1852c:	b	18530 <close@plt+0x744c>
   18530:	ldr	r0, [pc, #-472]	; 18360 <close@plt+0x727c>
   18534:	ldr	r1, [fp, #8]
   18538:	cmp	r1, r0
   1853c:	blt	18554 <close@plt+0x7470>
   18540:	b	18568 <close@plt+0x7484>
   18544:	ldr	r0, [fp, #8]
   18548:	movw	r1, #0
   1854c:	cmp	r1, r0
   18550:	bge	18568 <close@plt+0x7484>
   18554:	mov	r0, #1
   18558:	mvn	r1, #0
   1855c:	str	r1, [fp, #-176]	; 0xffffff50
   18560:	str	r0, [fp, #-180]	; 0xffffff4c
   18564:	b	18594 <close@plt+0x74b0>
   18568:	ldr	r0, [fp, #8]
   1856c:	rsb	r0, r0, #0
   18570:	asr	r3, r0, #31
   18574:	mvn	r1, #0
   18578:	str	r0, [fp, #-184]	; 0xffffff48
   1857c:	mov	r0, r1
   18580:	ldr	r2, [fp, #-184]	; 0xffffff48
   18584:	bl	1c3ec <close@plt+0xb308>
   18588:	str	r0, [fp, #-176]	; 0xffffff50
   1858c:	str	r1, [fp, #-180]	; 0xffffff4c
   18590:	b	18594 <close@plt+0x74b0>
   18594:	ldr	r0, [fp, #-180]	; 0xffffff4c
   18598:	ldr	r1, [fp, #-176]	; 0xffffff50
   1859c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   185a0:	mvn	r2, r2
   185a4:	subs	r1, r2, r1
   185a8:	rscs	r0, r0, r2, asr #31
   185ac:	str	r1, [sp, #188]	; 0xbc
   185b0:	str	r0, [sp, #184]	; 0xb8
   185b4:	bcs	186f0 <close@plt+0x760c>
   185b8:	b	18704 <close@plt+0x7620>
   185bc:	b	185c0 <close@plt+0x74dc>
   185c0:	b	18618 <close@plt+0x7534>
   185c4:	b	18618 <close@plt+0x7534>
   185c8:	ldr	r0, [fp, #8]
   185cc:	cmn	r0, #1
   185d0:	bne	18618 <close@plt+0x7534>
   185d4:	b	185d8 <close@plt+0x74f4>
   185d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   185dc:	add	r0, r0, #0
   185e0:	movw	r1, #0
   185e4:	cmp	r1, r0
   185e8:	blt	186f0 <close@plt+0x760c>
   185ec:	b	18704 <close@plt+0x7620>
   185f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   185f4:	movw	r1, #0
   185f8:	cmp	r1, r0
   185fc:	bge	18704 <close@plt+0x7620>
   18600:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18604:	sub	r0, r0, #1
   18608:	mvn	r1, #0
   1860c:	cmp	r1, r0
   18610:	blt	186f0 <close@plt+0x760c>
   18614:	b	18704 <close@plt+0x7620>
   18618:	ldr	r0, [fp, #8]
   1861c:	movw	r1, #0
   18620:	sdiv	r0, r1, r0
   18624:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18628:	cmp	r0, r1
   1862c:	blt	186f0 <close@plt+0x760c>
   18630:	b	18704 <close@plt+0x7620>
   18634:	ldr	r0, [fp, #8]
   18638:	cmp	r0, #0
   1863c:	bne	18644 <close@plt+0x7560>
   18640:	b	18704 <close@plt+0x7620>
   18644:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18648:	cmp	r0, #0
   1864c:	bge	186b8 <close@plt+0x75d4>
   18650:	b	18654 <close@plt+0x7570>
   18654:	b	1869c <close@plt+0x75b8>
   18658:	b	1869c <close@plt+0x75b8>
   1865c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18660:	cmn	r0, #1
   18664:	bne	1869c <close@plt+0x75b8>
   18668:	b	1866c <close@plt+0x7588>
   1866c:	ldr	r0, [fp, #8]
   18670:	add	r0, r0, #0
   18674:	movw	r1, #0
   18678:	cmp	r1, r0
   1867c:	blt	186f0 <close@plt+0x760c>
   18680:	b	18704 <close@plt+0x7620>
   18684:	ldr	r0, [fp, #8]
   18688:	sub	r0, r0, #1
   1868c:	mvn	r1, #0
   18690:	cmp	r1, r0
   18694:	blt	186f0 <close@plt+0x760c>
   18698:	b	18704 <close@plt+0x7620>
   1869c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   186a0:	movw	r1, #0
   186a4:	sdiv	r0, r1, r0
   186a8:	ldr	r1, [fp, #8]
   186ac:	cmp	r0, r1
   186b0:	blt	186f0 <close@plt+0x760c>
   186b4:	b	18704 <close@plt+0x7620>
   186b8:	ldr	r0, [fp, #8]
   186bc:	asr	r3, r0, #31
   186c0:	mvn	r1, #0
   186c4:	str	r0, [sp, #180]	; 0xb4
   186c8:	mov	r0, r1
   186cc:	ldr	r2, [sp, #180]	; 0xb4
   186d0:	bl	1c3ec <close@plt+0xb308>
   186d4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   186d8:	subs	r0, r0, r2
   186dc:	sbcs	r1, r1, r2, asr #31
   186e0:	str	r0, [sp, #176]	; 0xb0
   186e4:	str	r1, [sp, #172]	; 0xac
   186e8:	bcs	18704 <close@plt+0x7620>
   186ec:	b	186f0 <close@plt+0x760c>
   186f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   186f4:	ldr	r1, [fp, #8]
   186f8:	mul	r0, r0, r1
   186fc:	str	r0, [fp, #-28]	; 0xffffffe4
   18700:	b	18718 <close@plt+0x7634>
   18704:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18708:	ldr	r1, [fp, #8]
   1870c:	mul	r0, r0, r1
   18710:	str	r0, [fp, #-28]	; 0xffffffe4
   18714:	b	18728 <close@plt+0x7644>
   18718:	ldr	r0, [pc, #-1108]	; 182cc <close@plt+0x71e8>
   1871c:	str	r0, [sp, #168]	; 0xa8
   18720:	b	18748 <close@plt+0x7664>
   18724:			; <UNDEFINED> instruction: 0xffff8000
   18728:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1872c:	cmp	r0, #64	; 0x40
   18730:	movw	r0, #0
   18734:	movlt	r0, #1
   18738:	tst	r0, #1
   1873c:	movw	r0, #64	; 0x40
   18740:	moveq	r0, #0
   18744:	str	r0, [sp, #168]	; 0xa8
   18748:	ldr	r0, [sp, #168]	; 0xa8
   1874c:	str	r0, [fp, #-32]	; 0xffffffe0
   18750:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18754:	cmp	r0, #0
   18758:	beq	18788 <close@plt+0x76a4>
   1875c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18760:	ldr	r1, [fp, #8]
   18764:	sdiv	r0, r0, r1
   18768:	str	r0, [fp, #-24]	; 0xffffffe8
   1876c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18770:	mov	r1, r0
   18774:	ldr	r2, [fp, #8]
   18778:	sdiv	r3, r0, r2
   1877c:	mls	r0, r3, r2, r0
   18780:	sub	r0, r1, r0
   18784:	str	r0, [fp, #-28]	; 0xffffffe4
   18788:	ldr	r0, [fp, #-4]
   1878c:	movw	r1, #0
   18790:	cmp	r0, r1
   18794:	bne	187a4 <close@plt+0x76c0>
   18798:	ldr	r0, [fp, #-8]
   1879c:	movw	r1, #0
   187a0:	str	r1, [r0]
   187a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   187a8:	ldr	r1, [fp, #-20]	; 0xffffffec
   187ac:	sub	r0, r0, r1
   187b0:	ldr	r1, [fp, #-12]
   187b4:	cmp	r0, r1
   187b8:	bge	19bf0 <close@plt+0x8b0c>
   187bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   187c0:	ldr	r1, [fp, #-12]
   187c4:	add	r1, r0, r1
   187c8:	mov	r2, #1
   187cc:	cmp	r1, r0
   187d0:	movwvc	r2, #0
   187d4:	str	r1, [fp, #-24]	; 0xffffffe8
   187d8:	tst	r2, #1
   187dc:	bne	19bec <close@plt+0x8b08>
   187e0:	ldr	r0, [fp, #-16]
   187e4:	movw	r1, #0
   187e8:	cmp	r1, r0
   187ec:	bgt	18800 <close@plt+0x771c>
   187f0:	ldr	r0, [fp, #-16]
   187f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   187f8:	cmp	r0, r1
   187fc:	blt	19bec <close@plt+0x8b08>
   18800:	b	18bdc <close@plt+0x7af8>
   18804:	b	18808 <close@plt+0x7724>
   18808:	ldr	r0, [fp, #8]
   1880c:	cmp	r0, #0
   18810:	bge	18924 <close@plt+0x7840>
   18814:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18818:	cmp	r0, #0
   1881c:	bge	188a8 <close@plt+0x77c4>
   18820:	b	18824 <close@plt+0x7740>
   18824:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18828:	ldr	r1, [fp, #8]
   1882c:	movw	r2, #127	; 0x7f
   18830:	sdiv	r1, r2, r1
   18834:	cmp	r0, r1
   18838:	blt	189c4 <close@plt+0x78e0>
   1883c:	b	189dc <close@plt+0x78f8>
   18840:	b	18844 <close@plt+0x7760>
   18844:	ldr	r0, [pc, #-1260]	; 18360 <close@plt+0x727c>
   18848:	ldr	r1, [fp, #8]
   1884c:	cmp	r1, r0
   18850:	blt	18868 <close@plt+0x7784>
   18854:	b	18874 <close@plt+0x7790>
   18858:	ldr	r0, [fp, #8]
   1885c:	movw	r1, #0
   18860:	cmp	r1, r0
   18864:	bge	18874 <close@plt+0x7790>
   18868:	movw	r0, #0
   1886c:	str	r0, [sp, #164]	; 0xa4
   18870:	b	1888c <close@plt+0x77a8>
   18874:	ldr	r0, [fp, #8]
   18878:	movw	r1, #0
   1887c:	sub	r0, r1, r0
   18880:	movw	r1, #127	; 0x7f
   18884:	sdiv	r0, r1, r0
   18888:	str	r0, [sp, #164]	; 0xa4
   1888c:	ldr	r0, [sp, #164]	; 0xa4
   18890:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18894:	mvn	r2, #0
   18898:	sub	r1, r2, r1
   1889c:	cmp	r0, r1
   188a0:	ble	189c4 <close@plt+0x78e0>
   188a4:	b	189dc <close@plt+0x78f8>
   188a8:	b	188ac <close@plt+0x77c8>
   188ac:	b	18908 <close@plt+0x7824>
   188b0:	b	18908 <close@plt+0x7824>
   188b4:	ldr	r0, [fp, #8]
   188b8:	cmn	r0, #1
   188bc:	bne	18908 <close@plt+0x7824>
   188c0:	b	188c4 <close@plt+0x77e0>
   188c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188c8:	mvn	r1, #127	; 0x7f
   188cc:	add	r0, r0, r1
   188d0:	movw	r1, #0
   188d4:	cmp	r1, r0
   188d8:	blt	189c4 <close@plt+0x78e0>
   188dc:	b	189dc <close@plt+0x78f8>
   188e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188e4:	movw	r1, #0
   188e8:	cmp	r1, r0
   188ec:	bge	189dc <close@plt+0x78f8>
   188f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188f4:	sub	r0, r0, #1
   188f8:	movw	r1, #127	; 0x7f
   188fc:	cmp	r1, r0
   18900:	blt	189c4 <close@plt+0x78e0>
   18904:	b	189dc <close@plt+0x78f8>
   18908:	ldr	r0, [fp, #8]
   1890c:	mvn	r1, #127	; 0x7f
   18910:	sdiv	r0, r1, r0
   18914:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18918:	cmp	r0, r1
   1891c:	blt	189c4 <close@plt+0x78e0>
   18920:	b	189dc <close@plt+0x78f8>
   18924:	ldr	r0, [fp, #8]
   18928:	cmp	r0, #0
   1892c:	bne	18934 <close@plt+0x7850>
   18930:	b	189dc <close@plt+0x78f8>
   18934:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18938:	cmp	r0, #0
   1893c:	bge	189ac <close@plt+0x78c8>
   18940:	b	18944 <close@plt+0x7860>
   18944:	b	18990 <close@plt+0x78ac>
   18948:	b	18990 <close@plt+0x78ac>
   1894c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18950:	cmn	r0, #1
   18954:	bne	18990 <close@plt+0x78ac>
   18958:	b	1895c <close@plt+0x7878>
   1895c:	ldr	r0, [fp, #8]
   18960:	mvn	r1, #127	; 0x7f
   18964:	add	r0, r0, r1
   18968:	movw	r1, #0
   1896c:	cmp	r1, r0
   18970:	blt	189c4 <close@plt+0x78e0>
   18974:	b	189dc <close@plt+0x78f8>
   18978:	ldr	r0, [fp, #8]
   1897c:	sub	r0, r0, #1
   18980:	movw	r1, #127	; 0x7f
   18984:	cmp	r1, r0
   18988:	blt	189c4 <close@plt+0x78e0>
   1898c:	b	189dc <close@plt+0x78f8>
   18990:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18994:	mvn	r1, #127	; 0x7f
   18998:	sdiv	r0, r1, r0
   1899c:	ldr	r1, [fp, #8]
   189a0:	cmp	r0, r1
   189a4:	blt	189c4 <close@plt+0x78e0>
   189a8:	b	189dc <close@plt+0x78f8>
   189ac:	ldr	r0, [fp, #8]
   189b0:	movw	r1, #127	; 0x7f
   189b4:	sdiv	r0, r1, r0
   189b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   189bc:	cmp	r0, r1
   189c0:	bge	189dc <close@plt+0x78f8>
   189c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   189c8:	ldr	r1, [fp, #8]
   189cc:	mul	r0, r0, r1
   189d0:	sxtb	r0, r0
   189d4:	str	r0, [fp, #-28]	; 0xffffffe4
   189d8:	b	19bec <close@plt+0x8b08>
   189dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   189e0:	ldr	r1, [fp, #8]
   189e4:	mul	r0, r0, r1
   189e8:	sxtb	r0, r0
   189ec:	str	r0, [fp, #-28]	; 0xffffffe4
   189f0:	b	19bf0 <close@plt+0x8b0c>
   189f4:	ldr	r0, [fp, #8]
   189f8:	cmp	r0, #0
   189fc:	bge	18b0c <close@plt+0x7a28>
   18a00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a04:	cmp	r0, #0
   18a08:	bge	18a94 <close@plt+0x79b0>
   18a0c:	b	18a10 <close@plt+0x792c>
   18a10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a14:	ldr	r1, [fp, #8]
   18a18:	movw	r2, #255	; 0xff
   18a1c:	sdiv	r1, r2, r1
   18a20:	cmp	r0, r1
   18a24:	blt	18ba8 <close@plt+0x7ac4>
   18a28:	b	18bc4 <close@plt+0x7ae0>
   18a2c:	b	18a30 <close@plt+0x794c>
   18a30:	ldr	r0, [pc, #-1752]	; 18360 <close@plt+0x727c>
   18a34:	ldr	r1, [fp, #8]
   18a38:	cmp	r1, r0
   18a3c:	blt	18a54 <close@plt+0x7970>
   18a40:	b	18a60 <close@plt+0x797c>
   18a44:	ldr	r0, [fp, #8]
   18a48:	movw	r1, #0
   18a4c:	cmp	r1, r0
   18a50:	bge	18a60 <close@plt+0x797c>
   18a54:	movw	r0, #0
   18a58:	str	r0, [sp, #160]	; 0xa0
   18a5c:	b	18a78 <close@plt+0x7994>
   18a60:	ldr	r0, [fp, #8]
   18a64:	movw	r1, #0
   18a68:	sub	r0, r1, r0
   18a6c:	movw	r1, #255	; 0xff
   18a70:	sdiv	r0, r1, r0
   18a74:	str	r0, [sp, #160]	; 0xa0
   18a78:	ldr	r0, [sp, #160]	; 0xa0
   18a7c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18a80:	mvn	r2, #0
   18a84:	sub	r1, r2, r1
   18a88:	cmp	r0, r1
   18a8c:	ble	18ba8 <close@plt+0x7ac4>
   18a90:	b	18bc4 <close@plt+0x7ae0>
   18a94:	b	18a98 <close@plt+0x79b4>
   18a98:	b	18af0 <close@plt+0x7a0c>
   18a9c:	b	18af0 <close@plt+0x7a0c>
   18aa0:	ldr	r0, [fp, #8]
   18aa4:	cmn	r0, #1
   18aa8:	bne	18af0 <close@plt+0x7a0c>
   18aac:	b	18ab0 <close@plt+0x79cc>
   18ab0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18ab4:	add	r0, r0, #0
   18ab8:	movw	r1, #0
   18abc:	cmp	r1, r0
   18ac0:	blt	18ba8 <close@plt+0x7ac4>
   18ac4:	b	18bc4 <close@plt+0x7ae0>
   18ac8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18acc:	movw	r1, #0
   18ad0:	cmp	r1, r0
   18ad4:	bge	18bc4 <close@plt+0x7ae0>
   18ad8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18adc:	sub	r0, r0, #1
   18ae0:	mvn	r1, #0
   18ae4:	cmp	r1, r0
   18ae8:	blt	18ba8 <close@plt+0x7ac4>
   18aec:	b	18bc4 <close@plt+0x7ae0>
   18af0:	ldr	r0, [fp, #8]
   18af4:	movw	r1, #0
   18af8:	sdiv	r0, r1, r0
   18afc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18b00:	cmp	r0, r1
   18b04:	blt	18ba8 <close@plt+0x7ac4>
   18b08:	b	18bc4 <close@plt+0x7ae0>
   18b0c:	ldr	r0, [fp, #8]
   18b10:	cmp	r0, #0
   18b14:	bne	18b1c <close@plt+0x7a38>
   18b18:	b	18bc4 <close@plt+0x7ae0>
   18b1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b20:	cmp	r0, #0
   18b24:	bge	18b90 <close@plt+0x7aac>
   18b28:	b	18b2c <close@plt+0x7a48>
   18b2c:	b	18b74 <close@plt+0x7a90>
   18b30:	b	18b74 <close@plt+0x7a90>
   18b34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b38:	cmn	r0, #1
   18b3c:	bne	18b74 <close@plt+0x7a90>
   18b40:	b	18b44 <close@plt+0x7a60>
   18b44:	ldr	r0, [fp, #8]
   18b48:	add	r0, r0, #0
   18b4c:	movw	r1, #0
   18b50:	cmp	r1, r0
   18b54:	blt	18ba8 <close@plt+0x7ac4>
   18b58:	b	18bc4 <close@plt+0x7ae0>
   18b5c:	ldr	r0, [fp, #8]
   18b60:	sub	r0, r0, #1
   18b64:	mvn	r1, #0
   18b68:	cmp	r1, r0
   18b6c:	blt	18ba8 <close@plt+0x7ac4>
   18b70:	b	18bc4 <close@plt+0x7ae0>
   18b74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b78:	movw	r1, #0
   18b7c:	sdiv	r0, r1, r0
   18b80:	ldr	r1, [fp, #8]
   18b84:	cmp	r0, r1
   18b88:	blt	18ba8 <close@plt+0x7ac4>
   18b8c:	b	18bc4 <close@plt+0x7ae0>
   18b90:	ldr	r0, [fp, #8]
   18b94:	movw	r1, #255	; 0xff
   18b98:	sdiv	r0, r1, r0
   18b9c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18ba0:	cmp	r0, r1
   18ba4:	bge	18bc4 <close@plt+0x7ae0>
   18ba8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18bac:	ldr	r1, [fp, #8]
   18bb0:	mul	r0, r0, r1
   18bb4:	and	r0, r0, #255	; 0xff
   18bb8:	str	r0, [fp, #-28]	; 0xffffffe4
   18bbc:	b	19bec <close@plt+0x8b08>
   18bc0:	andhi	r0, r0, r0
   18bc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18bc8:	ldr	r1, [fp, #8]
   18bcc:	mul	r0, r0, r1
   18bd0:	and	r0, r0, #255	; 0xff
   18bd4:	str	r0, [fp, #-28]	; 0xffffffe4
   18bd8:	b	19bf0 <close@plt+0x8b0c>
   18bdc:	b	18fb4 <close@plt+0x7ed0>
   18be0:	b	18be4 <close@plt+0x7b00>
   18be4:	ldr	r0, [fp, #8]
   18be8:	cmp	r0, #0
   18bec:	bge	18d00 <close@plt+0x7c1c>
   18bf0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18bf4:	cmp	r0, #0
   18bf8:	bge	18c84 <close@plt+0x7ba0>
   18bfc:	b	18c00 <close@plt+0x7b1c>
   18c00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18c04:	ldr	r1, [fp, #8]
   18c08:	movw	r2, #32767	; 0x7fff
   18c0c:	sdiv	r1, r2, r1
   18c10:	cmp	r0, r1
   18c14:	blt	18da0 <close@plt+0x7cbc>
   18c18:	b	18db8 <close@plt+0x7cd4>
   18c1c:	b	18c20 <close@plt+0x7b3c>
   18c20:	ldr	r0, [pc, #4084]	; 19c1c <close@plt+0x8b38>
   18c24:	ldr	r1, [fp, #8]
   18c28:	cmp	r1, r0
   18c2c:	blt	18c44 <close@plt+0x7b60>
   18c30:	b	18c50 <close@plt+0x7b6c>
   18c34:	ldr	r0, [fp, #8]
   18c38:	movw	r1, #0
   18c3c:	cmp	r1, r0
   18c40:	bge	18c50 <close@plt+0x7b6c>
   18c44:	movw	r0, #0
   18c48:	str	r0, [sp, #156]	; 0x9c
   18c4c:	b	18c68 <close@plt+0x7b84>
   18c50:	ldr	r0, [fp, #8]
   18c54:	movw	r1, #0
   18c58:	sub	r0, r1, r0
   18c5c:	movw	r1, #32767	; 0x7fff
   18c60:	sdiv	r0, r1, r0
   18c64:	str	r0, [sp, #156]	; 0x9c
   18c68:	ldr	r0, [sp, #156]	; 0x9c
   18c6c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18c70:	mvn	r2, #0
   18c74:	sub	r1, r2, r1
   18c78:	cmp	r0, r1
   18c7c:	ble	18da0 <close@plt+0x7cbc>
   18c80:	b	18db8 <close@plt+0x7cd4>
   18c84:	b	18c88 <close@plt+0x7ba4>
   18c88:	b	18ce4 <close@plt+0x7c00>
   18c8c:	b	18ce4 <close@plt+0x7c00>
   18c90:	ldr	r0, [fp, #8]
   18c94:	cmn	r0, #1
   18c98:	bne	18ce4 <close@plt+0x7c00>
   18c9c:	b	18ca0 <close@plt+0x7bbc>
   18ca0:	ldr	r0, [pc, #3964]	; 19c24 <close@plt+0x8b40>
   18ca4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18ca8:	add	r0, r1, r0
   18cac:	movw	r1, #0
   18cb0:	cmp	r1, r0
   18cb4:	blt	18da0 <close@plt+0x7cbc>
   18cb8:	b	18db8 <close@plt+0x7cd4>
   18cbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18cc0:	movw	r1, #0
   18cc4:	cmp	r1, r0
   18cc8:	bge	18db8 <close@plt+0x7cd4>
   18ccc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18cd0:	sub	r0, r0, #1
   18cd4:	movw	r1, #32767	; 0x7fff
   18cd8:	cmp	r1, r0
   18cdc:	blt	18da0 <close@plt+0x7cbc>
   18ce0:	b	18db8 <close@plt+0x7cd4>
   18ce4:	ldr	r0, [pc, #3896]	; 19c24 <close@plt+0x8b40>
   18ce8:	ldr	r1, [fp, #8]
   18cec:	sdiv	r0, r0, r1
   18cf0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18cf4:	cmp	r0, r1
   18cf8:	blt	18da0 <close@plt+0x7cbc>
   18cfc:	b	18db8 <close@plt+0x7cd4>
   18d00:	ldr	r0, [fp, #8]
   18d04:	cmp	r0, #0
   18d08:	bne	18d10 <close@plt+0x7c2c>
   18d0c:	b	18db8 <close@plt+0x7cd4>
   18d10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18d14:	cmp	r0, #0
   18d18:	bge	18d88 <close@plt+0x7ca4>
   18d1c:	b	18d20 <close@plt+0x7c3c>
   18d20:	b	18d6c <close@plt+0x7c88>
   18d24:	b	18d6c <close@plt+0x7c88>
   18d28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18d2c:	cmn	r0, #1
   18d30:	bne	18d6c <close@plt+0x7c88>
   18d34:	b	18d38 <close@plt+0x7c54>
   18d38:	ldr	r0, [pc, #3812]	; 19c24 <close@plt+0x8b40>
   18d3c:	ldr	r1, [fp, #8]
   18d40:	add	r0, r1, r0
   18d44:	movw	r1, #0
   18d48:	cmp	r1, r0
   18d4c:	blt	18da0 <close@plt+0x7cbc>
   18d50:	b	18db8 <close@plt+0x7cd4>
   18d54:	ldr	r0, [fp, #8]
   18d58:	sub	r0, r0, #1
   18d5c:	movw	r1, #32767	; 0x7fff
   18d60:	cmp	r1, r0
   18d64:	blt	18da0 <close@plt+0x7cbc>
   18d68:	b	18db8 <close@plt+0x7cd4>
   18d6c:	ldr	r0, [pc, #3760]	; 19c24 <close@plt+0x8b40>
   18d70:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18d74:	sdiv	r0, r0, r1
   18d78:	ldr	r1, [fp, #8]
   18d7c:	cmp	r0, r1
   18d80:	blt	18da0 <close@plt+0x7cbc>
   18d84:	b	18db8 <close@plt+0x7cd4>
   18d88:	ldr	r0, [fp, #8]
   18d8c:	movw	r1, #32767	; 0x7fff
   18d90:	sdiv	r0, r1, r0
   18d94:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18d98:	cmp	r0, r1
   18d9c:	bge	18db8 <close@plt+0x7cd4>
   18da0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18da4:	ldr	r1, [fp, #8]
   18da8:	mul	r0, r0, r1
   18dac:	sxth	r0, r0
   18db0:	str	r0, [fp, #-28]	; 0xffffffe4
   18db4:	b	19bec <close@plt+0x8b08>
   18db8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18dbc:	ldr	r1, [fp, #8]
   18dc0:	mul	r0, r0, r1
   18dc4:	sxth	r0, r0
   18dc8:	str	r0, [fp, #-28]	; 0xffffffe4
   18dcc:	b	19bf0 <close@plt+0x8b0c>
   18dd0:	ldr	r0, [fp, #8]
   18dd4:	cmp	r0, #0
   18dd8:	bge	18ee8 <close@plt+0x7e04>
   18ddc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18de0:	cmp	r0, #0
   18de4:	bge	18e70 <close@plt+0x7d8c>
   18de8:	b	18dec <close@plt+0x7d08>
   18dec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18df0:	ldr	r1, [fp, #8]
   18df4:	movw	r2, #65535	; 0xffff
   18df8:	sdiv	r1, r2, r1
   18dfc:	cmp	r0, r1
   18e00:	blt	18f84 <close@plt+0x7ea0>
   18e04:	b	18f9c <close@plt+0x7eb8>
   18e08:	b	18e0c <close@plt+0x7d28>
   18e0c:	ldr	r0, [pc, #3592]	; 19c1c <close@plt+0x8b38>
   18e10:	ldr	r1, [fp, #8]
   18e14:	cmp	r1, r0
   18e18:	blt	18e30 <close@plt+0x7d4c>
   18e1c:	b	18e3c <close@plt+0x7d58>
   18e20:	ldr	r0, [fp, #8]
   18e24:	movw	r1, #0
   18e28:	cmp	r1, r0
   18e2c:	bge	18e3c <close@plt+0x7d58>
   18e30:	movw	r0, #0
   18e34:	str	r0, [sp, #152]	; 0x98
   18e38:	b	18e54 <close@plt+0x7d70>
   18e3c:	ldr	r0, [fp, #8]
   18e40:	movw	r1, #0
   18e44:	sub	r0, r1, r0
   18e48:	movw	r1, #65535	; 0xffff
   18e4c:	sdiv	r0, r1, r0
   18e50:	str	r0, [sp, #152]	; 0x98
   18e54:	ldr	r0, [sp, #152]	; 0x98
   18e58:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18e5c:	mvn	r2, #0
   18e60:	sub	r1, r2, r1
   18e64:	cmp	r0, r1
   18e68:	ble	18f84 <close@plt+0x7ea0>
   18e6c:	b	18f9c <close@plt+0x7eb8>
   18e70:	b	18e74 <close@plt+0x7d90>
   18e74:	b	18ecc <close@plt+0x7de8>
   18e78:	b	18ecc <close@plt+0x7de8>
   18e7c:	ldr	r0, [fp, #8]
   18e80:	cmn	r0, #1
   18e84:	bne	18ecc <close@plt+0x7de8>
   18e88:	b	18e8c <close@plt+0x7da8>
   18e8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e90:	add	r0, r0, #0
   18e94:	movw	r1, #0
   18e98:	cmp	r1, r0
   18e9c:	blt	18f84 <close@plt+0x7ea0>
   18ea0:	b	18f9c <close@plt+0x7eb8>
   18ea4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18ea8:	movw	r1, #0
   18eac:	cmp	r1, r0
   18eb0:	bge	18f9c <close@plt+0x7eb8>
   18eb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18eb8:	sub	r0, r0, #1
   18ebc:	mvn	r1, #0
   18ec0:	cmp	r1, r0
   18ec4:	blt	18f84 <close@plt+0x7ea0>
   18ec8:	b	18f9c <close@plt+0x7eb8>
   18ecc:	ldr	r0, [fp, #8]
   18ed0:	movw	r1, #0
   18ed4:	sdiv	r0, r1, r0
   18ed8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18edc:	cmp	r0, r1
   18ee0:	blt	18f84 <close@plt+0x7ea0>
   18ee4:	b	18f9c <close@plt+0x7eb8>
   18ee8:	ldr	r0, [fp, #8]
   18eec:	cmp	r0, #0
   18ef0:	bne	18ef8 <close@plt+0x7e14>
   18ef4:	b	18f9c <close@plt+0x7eb8>
   18ef8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18efc:	cmp	r0, #0
   18f00:	bge	18f6c <close@plt+0x7e88>
   18f04:	b	18f08 <close@plt+0x7e24>
   18f08:	b	18f50 <close@plt+0x7e6c>
   18f0c:	b	18f50 <close@plt+0x7e6c>
   18f10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18f14:	cmn	r0, #1
   18f18:	bne	18f50 <close@plt+0x7e6c>
   18f1c:	b	18f20 <close@plt+0x7e3c>
   18f20:	ldr	r0, [fp, #8]
   18f24:	add	r0, r0, #0
   18f28:	movw	r1, #0
   18f2c:	cmp	r1, r0
   18f30:	blt	18f84 <close@plt+0x7ea0>
   18f34:	b	18f9c <close@plt+0x7eb8>
   18f38:	ldr	r0, [fp, #8]
   18f3c:	sub	r0, r0, #1
   18f40:	mvn	r1, #0
   18f44:	cmp	r1, r0
   18f48:	blt	18f84 <close@plt+0x7ea0>
   18f4c:	b	18f9c <close@plt+0x7eb8>
   18f50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18f54:	movw	r1, #0
   18f58:	sdiv	r0, r1, r0
   18f5c:	ldr	r1, [fp, #8]
   18f60:	cmp	r0, r1
   18f64:	blt	18f84 <close@plt+0x7ea0>
   18f68:	b	18f9c <close@plt+0x7eb8>
   18f6c:	ldr	r0, [fp, #8]
   18f70:	movw	r1, #65535	; 0xffff
   18f74:	sdiv	r0, r1, r0
   18f78:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18f7c:	cmp	r0, r1
   18f80:	bge	18f9c <close@plt+0x7eb8>
   18f84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18f88:	ldr	r1, [fp, #8]
   18f8c:	mul	r0, r0, r1
   18f90:	uxth	r0, r0
   18f94:	str	r0, [fp, #-28]	; 0xffffffe4
   18f98:	b	19bec <close@plt+0x8b08>
   18f9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18fa0:	ldr	r1, [fp, #8]
   18fa4:	mul	r0, r0, r1
   18fa8:	uxth	r0, r0
   18fac:	str	r0, [fp, #-28]	; 0xffffffe4
   18fb0:	b	19bf0 <close@plt+0x8b0c>
   18fb4:	b	18fb8 <close@plt+0x7ed4>
   18fb8:	b	18fbc <close@plt+0x7ed8>
   18fbc:	ldr	r0, [fp, #8]
   18fc0:	cmp	r0, #0
   18fc4:	bge	190c8 <close@plt+0x7fe4>
   18fc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18fcc:	cmp	r0, #0
   18fd0:	bge	1905c <close@plt+0x7f78>
   18fd4:	b	18fd8 <close@plt+0x7ef4>
   18fd8:	ldr	r0, [pc, #3128]	; 19c18 <close@plt+0x8b34>
   18fdc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18fe0:	ldr	r2, [fp, #8]
   18fe4:	sdiv	r0, r0, r2
   18fe8:	cmp	r1, r0
   18fec:	blt	19158 <close@plt+0x8074>
   18ff0:	b	1916c <close@plt+0x8088>
   18ff4:	b	18ff8 <close@plt+0x7f14>
   18ff8:	ldr	r0, [pc, #3100]	; 19c1c <close@plt+0x8b38>
   18ffc:	ldr	r1, [fp, #8]
   19000:	cmp	r1, r0
   19004:	blt	1901c <close@plt+0x7f38>
   19008:	b	19028 <close@plt+0x7f44>
   1900c:	ldr	r0, [fp, #8]
   19010:	movw	r1, #0
   19014:	cmp	r1, r0
   19018:	bge	19028 <close@plt+0x7f44>
   1901c:	movw	r0, #0
   19020:	str	r0, [sp, #148]	; 0x94
   19024:	b	19040 <close@plt+0x7f5c>
   19028:	ldr	r0, [pc, #3048]	; 19c18 <close@plt+0x8b34>
   1902c:	ldr	r1, [fp, #8]
   19030:	movw	r2, #0
   19034:	sub	r1, r2, r1
   19038:	sdiv	r0, r0, r1
   1903c:	str	r0, [sp, #148]	; 0x94
   19040:	ldr	r0, [sp, #148]	; 0x94
   19044:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19048:	mvn	r2, #0
   1904c:	sub	r1, r2, r1
   19050:	cmp	r0, r1
   19054:	ble	19158 <close@plt+0x8074>
   19058:	b	1916c <close@plt+0x8088>
   1905c:	ldr	r0, [fp, #8]
   19060:	cmn	r0, #1
   19064:	bne	190ac <close@plt+0x7fc8>
   19068:	b	1906c <close@plt+0x7f88>
   1906c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19070:	add	r0, r0, #-2147483648	; 0x80000000
   19074:	movw	r1, #0
   19078:	cmp	r1, r0
   1907c:	blt	19158 <close@plt+0x8074>
   19080:	b	1916c <close@plt+0x8088>
   19084:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19088:	movw	r1, #0
   1908c:	cmp	r1, r0
   19090:	bge	1916c <close@plt+0x8088>
   19094:	ldr	r0, [pc, #2940]	; 19c18 <close@plt+0x8b34>
   19098:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1909c:	sub	r1, r1, #1
   190a0:	cmp	r0, r1
   190a4:	blt	19158 <close@plt+0x8074>
   190a8:	b	1916c <close@plt+0x8088>
   190ac:	ldr	r0, [pc, #2924]	; 19c20 <close@plt+0x8b3c>
   190b0:	ldr	r1, [fp, #8]
   190b4:	sdiv	r0, r0, r1
   190b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   190bc:	cmp	r0, r1
   190c0:	blt	19158 <close@plt+0x8074>
   190c4:	b	1916c <close@plt+0x8088>
   190c8:	ldr	r0, [fp, #8]
   190cc:	cmp	r0, #0
   190d0:	bne	190d8 <close@plt+0x7ff4>
   190d4:	b	1916c <close@plt+0x8088>
   190d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   190dc:	cmp	r0, #0
   190e0:	bge	19140 <close@plt+0x805c>
   190e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   190e8:	cmn	r0, #1
   190ec:	bne	19124 <close@plt+0x8040>
   190f0:	b	190f4 <close@plt+0x8010>
   190f4:	ldr	r0, [fp, #8]
   190f8:	add	r0, r0, #-2147483648	; 0x80000000
   190fc:	movw	r1, #0
   19100:	cmp	r1, r0
   19104:	blt	19158 <close@plt+0x8074>
   19108:	b	1916c <close@plt+0x8088>
   1910c:	ldr	r0, [pc, #2820]	; 19c18 <close@plt+0x8b34>
   19110:	ldr	r1, [fp, #8]
   19114:	sub	r1, r1, #1
   19118:	cmp	r0, r1
   1911c:	blt	19158 <close@plt+0x8074>
   19120:	b	1916c <close@plt+0x8088>
   19124:	ldr	r0, [pc, #2804]	; 19c20 <close@plt+0x8b3c>
   19128:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1912c:	sdiv	r0, r0, r1
   19130:	ldr	r1, [fp, #8]
   19134:	cmp	r0, r1
   19138:	blt	19158 <close@plt+0x8074>
   1913c:	b	1916c <close@plt+0x8088>
   19140:	ldr	r0, [pc, #2768]	; 19c18 <close@plt+0x8b34>
   19144:	ldr	r1, [fp, #8]
   19148:	sdiv	r0, r0, r1
   1914c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19150:	cmp	r0, r1
   19154:	bge	1916c <close@plt+0x8088>
   19158:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1915c:	ldr	r1, [fp, #8]
   19160:	mul	r0, r0, r1
   19164:	str	r0, [fp, #-28]	; 0xffffffe4
   19168:	b	19bec <close@plt+0x8b08>
   1916c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19170:	ldr	r1, [fp, #8]
   19174:	mul	r0, r0, r1
   19178:	str	r0, [fp, #-28]	; 0xffffffe4
   1917c:	b	19bf0 <close@plt+0x8b0c>
   19180:	ldr	r0, [fp, #8]
   19184:	cmp	r0, #0
   19188:	bge	19298 <close@plt+0x81b4>
   1918c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19190:	cmp	r0, #0
   19194:	bge	19220 <close@plt+0x813c>
   19198:	b	191b8 <close@plt+0x80d4>
   1919c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   191a0:	ldr	r1, [fp, #8]
   191a4:	mvn	r2, #0
   191a8:	udiv	r1, r2, r1
   191ac:	cmp	r0, r1
   191b0:	bcc	19334 <close@plt+0x8250>
   191b4:	b	19348 <close@plt+0x8264>
   191b8:	b	191bc <close@plt+0x80d8>
   191bc:	ldr	r0, [pc, #2648]	; 19c1c <close@plt+0x8b38>
   191c0:	ldr	r1, [fp, #8]
   191c4:	cmp	r1, r0
   191c8:	blt	191e0 <close@plt+0x80fc>
   191cc:	b	191ec <close@plt+0x8108>
   191d0:	ldr	r0, [fp, #8]
   191d4:	movw	r1, #0
   191d8:	cmp	r1, r0
   191dc:	bge	191ec <close@plt+0x8108>
   191e0:	movw	r0, #1
   191e4:	str	r0, [sp, #144]	; 0x90
   191e8:	b	19204 <close@plt+0x8120>
   191ec:	ldr	r0, [fp, #8]
   191f0:	movw	r1, #0
   191f4:	sub	r0, r1, r0
   191f8:	mvn	r1, #0
   191fc:	udiv	r0, r1, r0
   19200:	str	r0, [sp, #144]	; 0x90
   19204:	ldr	r0, [sp, #144]	; 0x90
   19208:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1920c:	mvn	r2, #0
   19210:	sub	r1, r2, r1
   19214:	cmp	r0, r1
   19218:	bls	19334 <close@plt+0x8250>
   1921c:	b	19348 <close@plt+0x8264>
   19220:	b	19224 <close@plt+0x8140>
   19224:	b	1927c <close@plt+0x8198>
   19228:	b	1927c <close@plt+0x8198>
   1922c:	ldr	r0, [fp, #8]
   19230:	cmn	r0, #1
   19234:	bne	1927c <close@plt+0x8198>
   19238:	b	1923c <close@plt+0x8158>
   1923c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19240:	add	r0, r0, #0
   19244:	movw	r1, #0
   19248:	cmp	r1, r0
   1924c:	blt	19334 <close@plt+0x8250>
   19250:	b	19348 <close@plt+0x8264>
   19254:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19258:	movw	r1, #0
   1925c:	cmp	r1, r0
   19260:	bge	19348 <close@plt+0x8264>
   19264:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19268:	sub	r0, r0, #1
   1926c:	mvn	r1, #0
   19270:	cmp	r1, r0
   19274:	blt	19334 <close@plt+0x8250>
   19278:	b	19348 <close@plt+0x8264>
   1927c:	ldr	r0, [fp, #8]
   19280:	movw	r1, #0
   19284:	sdiv	r0, r1, r0
   19288:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1928c:	cmp	r0, r1
   19290:	blt	19334 <close@plt+0x8250>
   19294:	b	19348 <close@plt+0x8264>
   19298:	ldr	r0, [fp, #8]
   1929c:	cmp	r0, #0
   192a0:	bne	192a8 <close@plt+0x81c4>
   192a4:	b	19348 <close@plt+0x8264>
   192a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   192ac:	cmp	r0, #0
   192b0:	bge	1931c <close@plt+0x8238>
   192b4:	b	192b8 <close@plt+0x81d4>
   192b8:	b	19300 <close@plt+0x821c>
   192bc:	b	19300 <close@plt+0x821c>
   192c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   192c4:	cmn	r0, #1
   192c8:	bne	19300 <close@plt+0x821c>
   192cc:	b	192d0 <close@plt+0x81ec>
   192d0:	ldr	r0, [fp, #8]
   192d4:	add	r0, r0, #0
   192d8:	movw	r1, #0
   192dc:	cmp	r1, r0
   192e0:	blt	19334 <close@plt+0x8250>
   192e4:	b	19348 <close@plt+0x8264>
   192e8:	ldr	r0, [fp, #8]
   192ec:	sub	r0, r0, #1
   192f0:	mvn	r1, #0
   192f4:	cmp	r1, r0
   192f8:	blt	19334 <close@plt+0x8250>
   192fc:	b	19348 <close@plt+0x8264>
   19300:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19304:	movw	r1, #0
   19308:	sdiv	r0, r1, r0
   1930c:	ldr	r1, [fp, #8]
   19310:	cmp	r0, r1
   19314:	blt	19334 <close@plt+0x8250>
   19318:	b	19348 <close@plt+0x8264>
   1931c:	ldr	r0, [fp, #8]
   19320:	mvn	r1, #0
   19324:	udiv	r0, r1, r0
   19328:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1932c:	cmp	r0, r1
   19330:	bcs	19348 <close@plt+0x8264>
   19334:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19338:	ldr	r1, [fp, #8]
   1933c:	mul	r0, r0, r1
   19340:	str	r0, [fp, #-28]	; 0xffffffe4
   19344:	b	19bec <close@plt+0x8b08>
   19348:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1934c:	ldr	r1, [fp, #8]
   19350:	mul	r0, r0, r1
   19354:	str	r0, [fp, #-28]	; 0xffffffe4
   19358:	b	19bf0 <close@plt+0x8b0c>
   1935c:	b	19360 <close@plt+0x827c>
   19360:	b	19364 <close@plt+0x8280>
   19364:	ldr	r0, [fp, #8]
   19368:	cmp	r0, #0
   1936c:	bge	19470 <close@plt+0x838c>
   19370:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19374:	cmp	r0, #0
   19378:	bge	19404 <close@plt+0x8320>
   1937c:	b	19380 <close@plt+0x829c>
   19380:	ldr	r0, [pc, #2192]	; 19c18 <close@plt+0x8b34>
   19384:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19388:	ldr	r2, [fp, #8]
   1938c:	sdiv	r0, r0, r2
   19390:	cmp	r1, r0
   19394:	blt	19500 <close@plt+0x841c>
   19398:	b	19514 <close@plt+0x8430>
   1939c:	b	193a0 <close@plt+0x82bc>
   193a0:	ldr	r0, [pc, #2164]	; 19c1c <close@plt+0x8b38>
   193a4:	ldr	r1, [fp, #8]
   193a8:	cmp	r1, r0
   193ac:	blt	193c4 <close@plt+0x82e0>
   193b0:	b	193d0 <close@plt+0x82ec>
   193b4:	ldr	r0, [fp, #8]
   193b8:	movw	r1, #0
   193bc:	cmp	r1, r0
   193c0:	bge	193d0 <close@plt+0x82ec>
   193c4:	movw	r0, #0
   193c8:	str	r0, [sp, #140]	; 0x8c
   193cc:	b	193e8 <close@plt+0x8304>
   193d0:	ldr	r0, [pc, #2112]	; 19c18 <close@plt+0x8b34>
   193d4:	ldr	r1, [fp, #8]
   193d8:	movw	r2, #0
   193dc:	sub	r1, r2, r1
   193e0:	sdiv	r0, r0, r1
   193e4:	str	r0, [sp, #140]	; 0x8c
   193e8:	ldr	r0, [sp, #140]	; 0x8c
   193ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   193f0:	mvn	r2, #0
   193f4:	sub	r1, r2, r1
   193f8:	cmp	r0, r1
   193fc:	ble	19500 <close@plt+0x841c>
   19400:	b	19514 <close@plt+0x8430>
   19404:	ldr	r0, [fp, #8]
   19408:	cmn	r0, #1
   1940c:	bne	19454 <close@plt+0x8370>
   19410:	b	19414 <close@plt+0x8330>
   19414:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19418:	add	r0, r0, #-2147483648	; 0x80000000
   1941c:	movw	r1, #0
   19420:	cmp	r1, r0
   19424:	blt	19500 <close@plt+0x841c>
   19428:	b	19514 <close@plt+0x8430>
   1942c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19430:	movw	r1, #0
   19434:	cmp	r1, r0
   19438:	bge	19514 <close@plt+0x8430>
   1943c:	ldr	r0, [pc, #2004]	; 19c18 <close@plt+0x8b34>
   19440:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19444:	sub	r1, r1, #1
   19448:	cmp	r0, r1
   1944c:	blt	19500 <close@plt+0x841c>
   19450:	b	19514 <close@plt+0x8430>
   19454:	ldr	r0, [pc, #1988]	; 19c20 <close@plt+0x8b3c>
   19458:	ldr	r1, [fp, #8]
   1945c:	sdiv	r0, r0, r1
   19460:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19464:	cmp	r0, r1
   19468:	blt	19500 <close@plt+0x841c>
   1946c:	b	19514 <close@plt+0x8430>
   19470:	ldr	r0, [fp, #8]
   19474:	cmp	r0, #0
   19478:	bne	19480 <close@plt+0x839c>
   1947c:	b	19514 <close@plt+0x8430>
   19480:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19484:	cmp	r0, #0
   19488:	bge	194e8 <close@plt+0x8404>
   1948c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19490:	cmn	r0, #1
   19494:	bne	194cc <close@plt+0x83e8>
   19498:	b	1949c <close@plt+0x83b8>
   1949c:	ldr	r0, [fp, #8]
   194a0:	add	r0, r0, #-2147483648	; 0x80000000
   194a4:	movw	r1, #0
   194a8:	cmp	r1, r0
   194ac:	blt	19500 <close@plt+0x841c>
   194b0:	b	19514 <close@plt+0x8430>
   194b4:	ldr	r0, [pc, #1884]	; 19c18 <close@plt+0x8b34>
   194b8:	ldr	r1, [fp, #8]
   194bc:	sub	r1, r1, #1
   194c0:	cmp	r0, r1
   194c4:	blt	19500 <close@plt+0x841c>
   194c8:	b	19514 <close@plt+0x8430>
   194cc:	ldr	r0, [pc, #1868]	; 19c20 <close@plt+0x8b3c>
   194d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   194d4:	sdiv	r0, r0, r1
   194d8:	ldr	r1, [fp, #8]
   194dc:	cmp	r0, r1
   194e0:	blt	19500 <close@plt+0x841c>
   194e4:	b	19514 <close@plt+0x8430>
   194e8:	ldr	r0, [pc, #1832]	; 19c18 <close@plt+0x8b34>
   194ec:	ldr	r1, [fp, #8]
   194f0:	sdiv	r0, r0, r1
   194f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   194f8:	cmp	r0, r1
   194fc:	bge	19514 <close@plt+0x8430>
   19500:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19504:	ldr	r1, [fp, #8]
   19508:	mul	r0, r0, r1
   1950c:	str	r0, [fp, #-28]	; 0xffffffe4
   19510:	b	19bec <close@plt+0x8b08>
   19514:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19518:	ldr	r1, [fp, #8]
   1951c:	mul	r0, r0, r1
   19520:	str	r0, [fp, #-28]	; 0xffffffe4
   19524:	b	19bf0 <close@plt+0x8b0c>
   19528:	ldr	r0, [fp, #8]
   1952c:	cmp	r0, #0
   19530:	bge	19640 <close@plt+0x855c>
   19534:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19538:	cmp	r0, #0
   1953c:	bge	195c8 <close@plt+0x84e4>
   19540:	b	19560 <close@plt+0x847c>
   19544:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19548:	ldr	r1, [fp, #8]
   1954c:	mvn	r2, #0
   19550:	udiv	r1, r2, r1
   19554:	cmp	r0, r1
   19558:	bcc	196dc <close@plt+0x85f8>
   1955c:	b	196f0 <close@plt+0x860c>
   19560:	b	19564 <close@plt+0x8480>
   19564:	ldr	r0, [pc, #1712]	; 19c1c <close@plt+0x8b38>
   19568:	ldr	r1, [fp, #8]
   1956c:	cmp	r1, r0
   19570:	blt	19588 <close@plt+0x84a4>
   19574:	b	19594 <close@plt+0x84b0>
   19578:	ldr	r0, [fp, #8]
   1957c:	movw	r1, #0
   19580:	cmp	r1, r0
   19584:	bge	19594 <close@plt+0x84b0>
   19588:	movw	r0, #1
   1958c:	str	r0, [sp, #136]	; 0x88
   19590:	b	195ac <close@plt+0x84c8>
   19594:	ldr	r0, [fp, #8]
   19598:	movw	r1, #0
   1959c:	sub	r0, r1, r0
   195a0:	mvn	r1, #0
   195a4:	udiv	r0, r1, r0
   195a8:	str	r0, [sp, #136]	; 0x88
   195ac:	ldr	r0, [sp, #136]	; 0x88
   195b0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   195b4:	mvn	r2, #0
   195b8:	sub	r1, r2, r1
   195bc:	cmp	r0, r1
   195c0:	bls	196dc <close@plt+0x85f8>
   195c4:	b	196f0 <close@plt+0x860c>
   195c8:	b	195cc <close@plt+0x84e8>
   195cc:	b	19624 <close@plt+0x8540>
   195d0:	b	19624 <close@plt+0x8540>
   195d4:	ldr	r0, [fp, #8]
   195d8:	cmn	r0, #1
   195dc:	bne	19624 <close@plt+0x8540>
   195e0:	b	195e4 <close@plt+0x8500>
   195e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   195e8:	add	r0, r0, #0
   195ec:	movw	r1, #0
   195f0:	cmp	r1, r0
   195f4:	blt	196dc <close@plt+0x85f8>
   195f8:	b	196f0 <close@plt+0x860c>
   195fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19600:	movw	r1, #0
   19604:	cmp	r1, r0
   19608:	bge	196f0 <close@plt+0x860c>
   1960c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19610:	sub	r0, r0, #1
   19614:	mvn	r1, #0
   19618:	cmp	r1, r0
   1961c:	blt	196dc <close@plt+0x85f8>
   19620:	b	196f0 <close@plt+0x860c>
   19624:	ldr	r0, [fp, #8]
   19628:	movw	r1, #0
   1962c:	sdiv	r0, r1, r0
   19630:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19634:	cmp	r0, r1
   19638:	blt	196dc <close@plt+0x85f8>
   1963c:	b	196f0 <close@plt+0x860c>
   19640:	ldr	r0, [fp, #8]
   19644:	cmp	r0, #0
   19648:	bne	19650 <close@plt+0x856c>
   1964c:	b	196f0 <close@plt+0x860c>
   19650:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19654:	cmp	r0, #0
   19658:	bge	196c4 <close@plt+0x85e0>
   1965c:	b	19660 <close@plt+0x857c>
   19660:	b	196a8 <close@plt+0x85c4>
   19664:	b	196a8 <close@plt+0x85c4>
   19668:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1966c:	cmn	r0, #1
   19670:	bne	196a8 <close@plt+0x85c4>
   19674:	b	19678 <close@plt+0x8594>
   19678:	ldr	r0, [fp, #8]
   1967c:	add	r0, r0, #0
   19680:	movw	r1, #0
   19684:	cmp	r1, r0
   19688:	blt	196dc <close@plt+0x85f8>
   1968c:	b	196f0 <close@plt+0x860c>
   19690:	ldr	r0, [fp, #8]
   19694:	sub	r0, r0, #1
   19698:	mvn	r1, #0
   1969c:	cmp	r1, r0
   196a0:	blt	196dc <close@plt+0x85f8>
   196a4:	b	196f0 <close@plt+0x860c>
   196a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   196ac:	movw	r1, #0
   196b0:	sdiv	r0, r1, r0
   196b4:	ldr	r1, [fp, #8]
   196b8:	cmp	r0, r1
   196bc:	blt	196dc <close@plt+0x85f8>
   196c0:	b	196f0 <close@plt+0x860c>
   196c4:	ldr	r0, [fp, #8]
   196c8:	mvn	r1, #0
   196cc:	udiv	r0, r1, r0
   196d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   196d4:	cmp	r0, r1
   196d8:	bcs	196f0 <close@plt+0x860c>
   196dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   196e0:	ldr	r1, [fp, #8]
   196e4:	mul	r0, r0, r1
   196e8:	str	r0, [fp, #-28]	; 0xffffffe4
   196ec:	b	19bec <close@plt+0x8b08>
   196f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   196f4:	ldr	r1, [fp, #8]
   196f8:	mul	r0, r0, r1
   196fc:	str	r0, [fp, #-28]	; 0xffffffe4
   19700:	b	19bf0 <close@plt+0x8b0c>
   19704:	b	19708 <close@plt+0x8624>
   19708:	ldr	r0, [fp, #8]
   1970c:	cmp	r0, #0
   19710:	bge	19898 <close@plt+0x87b4>
   19714:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19718:	cmp	r0, #0
   1971c:	bge	19804 <close@plt+0x8720>
   19720:	b	19724 <close@plt+0x8640>
   19724:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19728:	ldr	r1, [fp, #8]
   1972c:	asr	r3, r1, #31
   19730:	mvn	r2, #0
   19734:	mvn	ip, #-2147483648	; 0x80000000
   19738:	str	r0, [sp, #132]	; 0x84
   1973c:	mov	r0, r2
   19740:	str	r1, [sp, #128]	; 0x80
   19744:	mov	r1, ip
   19748:	ldr	r2, [sp, #128]	; 0x80
   1974c:	bl	1c318 <close@plt+0xb234>
   19750:	ldr	r2, [sp, #132]	; 0x84
   19754:	subs	r0, r2, r0
   19758:	rscs	r1, r1, r2, asr #31
   1975c:	str	r0, [sp, #124]	; 0x7c
   19760:	str	r1, [sp, #120]	; 0x78
   19764:	blt	19978 <close@plt+0x8894>
   19768:	b	1998c <close@plt+0x88a8>
   1976c:	b	19770 <close@plt+0x868c>
   19770:	ldr	r0, [pc, #1188]	; 19c1c <close@plt+0x8b38>
   19774:	ldr	r1, [fp, #8]
   19778:	cmp	r1, r0
   1977c:	blt	19794 <close@plt+0x86b0>
   19780:	b	197a8 <close@plt+0x86c4>
   19784:	ldr	r0, [fp, #8]
   19788:	movw	r1, #0
   1978c:	cmp	r1, r0
   19790:	bge	197a8 <close@plt+0x86c4>
   19794:	mov	r0, #0
   19798:	mvn	r1, #0
   1979c:	str	r1, [sp, #116]	; 0x74
   197a0:	str	r0, [sp, #112]	; 0x70
   197a4:	b	197dc <close@plt+0x86f8>
   197a8:	ldr	r0, [fp, #8]
   197ac:	rsb	r0, r0, #0
   197b0:	asr	r3, r0, #31
   197b4:	mvn	r1, #0
   197b8:	mvn	r2, #-2147483648	; 0x80000000
   197bc:	str	r0, [sp, #108]	; 0x6c
   197c0:	mov	r0, r1
   197c4:	mov	r1, r2
   197c8:	ldr	r2, [sp, #108]	; 0x6c
   197cc:	bl	1c318 <close@plt+0xb234>
   197d0:	str	r0, [sp, #116]	; 0x74
   197d4:	str	r1, [sp, #112]	; 0x70
   197d8:	b	197dc <close@plt+0x86f8>
   197dc:	ldr	r0, [sp, #112]	; 0x70
   197e0:	ldr	r1, [sp, #116]	; 0x74
   197e4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   197e8:	mvn	r2, r2
   197ec:	subs	r1, r2, r1
   197f0:	rscs	r0, r0, r2, asr #31
   197f4:	str	r1, [sp, #104]	; 0x68
   197f8:	str	r0, [sp, #100]	; 0x64
   197fc:	bge	19978 <close@plt+0x8894>
   19800:	b	1998c <close@plt+0x88a8>
   19804:	ldr	r0, [fp, #8]
   19808:	cmn	r0, #1
   1980c:	bne	19858 <close@plt+0x8774>
   19810:	b	19814 <close@plt+0x8730>
   19814:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19818:	mov	r1, #-2147483648	; 0x80000000
   1981c:	add	r1, r1, r0, asr #31
   19820:	rsbs	r0, r0, #0
   19824:	rscs	r1, r1, #0
   19828:	str	r0, [sp, #96]	; 0x60
   1982c:	str	r1, [sp, #92]	; 0x5c
   19830:	blt	19978 <close@plt+0x8894>
   19834:	b	1998c <close@plt+0x88a8>
   19838:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1983c:	movw	r1, #0
   19840:	cmp	r1, r0
   19844:	bge	1998c <close@plt+0x88a8>
   19848:	mov	r0, #0
   1984c:	cmp	r0, #0
   19850:	bne	19978 <close@plt+0x8894>
   19854:	b	1998c <close@plt+0x88a8>
   19858:	ldr	r0, [fp, #8]
   1985c:	asr	r3, r0, #31
   19860:	mov	r1, #0
   19864:	mov	r2, #-2147483648	; 0x80000000
   19868:	str	r0, [sp, #88]	; 0x58
   1986c:	mov	r0, r1
   19870:	mov	r1, r2
   19874:	ldr	r2, [sp, #88]	; 0x58
   19878:	bl	1c318 <close@plt+0xb234>
   1987c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19880:	subs	r0, r0, r2
   19884:	sbcs	r1, r1, r2, asr #31
   19888:	str	r0, [sp, #84]	; 0x54
   1988c:	str	r1, [sp, #80]	; 0x50
   19890:	blt	19978 <close@plt+0x8894>
   19894:	b	1998c <close@plt+0x88a8>
   19898:	ldr	r0, [fp, #8]
   1989c:	cmp	r0, #0
   198a0:	bne	198a8 <close@plt+0x87c4>
   198a4:	b	1998c <close@plt+0x88a8>
   198a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   198ac:	cmp	r0, #0
   198b0:	bge	19938 <close@plt+0x8854>
   198b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   198b8:	cmn	r0, #1
   198bc:	bne	198f8 <close@plt+0x8814>
   198c0:	b	198c4 <close@plt+0x87e0>
   198c4:	ldr	r0, [fp, #8]
   198c8:	mov	r1, #-2147483648	; 0x80000000
   198cc:	add	r1, r1, r0, asr #31
   198d0:	rsbs	r0, r0, #0
   198d4:	rscs	r1, r1, #0
   198d8:	str	r0, [sp, #76]	; 0x4c
   198dc:	str	r1, [sp, #72]	; 0x48
   198e0:	blt	19978 <close@plt+0x8894>
   198e4:	b	1998c <close@plt+0x88a8>
   198e8:	mov	r0, #0
   198ec:	cmp	r0, #0
   198f0:	bne	19978 <close@plt+0x8894>
   198f4:	b	1998c <close@plt+0x88a8>
   198f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   198fc:	asr	r3, r0, #31
   19900:	mov	r1, #0
   19904:	mov	r2, #-2147483648	; 0x80000000
   19908:	str	r0, [sp, #68]	; 0x44
   1990c:	mov	r0, r1
   19910:	mov	r1, r2
   19914:	ldr	r2, [sp, #68]	; 0x44
   19918:	bl	1c318 <close@plt+0xb234>
   1991c:	ldr	r2, [fp, #8]
   19920:	subs	r0, r0, r2
   19924:	sbcs	r1, r1, r2, asr #31
   19928:	str	r0, [sp, #64]	; 0x40
   1992c:	str	r1, [sp, #60]	; 0x3c
   19930:	blt	19978 <close@plt+0x8894>
   19934:	b	1998c <close@plt+0x88a8>
   19938:	ldr	r0, [fp, #8]
   1993c:	asr	r3, r0, #31
   19940:	mvn	r1, #0
   19944:	mvn	r2, #-2147483648	; 0x80000000
   19948:	str	r0, [sp, #56]	; 0x38
   1994c:	mov	r0, r1
   19950:	mov	r1, r2
   19954:	ldr	r2, [sp, #56]	; 0x38
   19958:	bl	1c318 <close@plt+0xb234>
   1995c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19960:	subs	r0, r0, r2
   19964:	sbcs	r1, r1, r2, asr #31
   19968:	str	r0, [sp, #52]	; 0x34
   1996c:	str	r1, [sp, #48]	; 0x30
   19970:	bge	1998c <close@plt+0x88a8>
   19974:	b	19978 <close@plt+0x8894>
   19978:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1997c:	ldr	r1, [fp, #8]
   19980:	mul	r0, r0, r1
   19984:	str	r0, [fp, #-28]	; 0xffffffe4
   19988:	b	19bec <close@plt+0x8b08>
   1998c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19990:	ldr	r1, [fp, #8]
   19994:	mul	r0, r0, r1
   19998:	str	r0, [fp, #-28]	; 0xffffffe4
   1999c:	b	19bf0 <close@plt+0x8b0c>
   199a0:	ldr	r0, [fp, #8]
   199a4:	cmp	r0, #0
   199a8:	bge	19b08 <close@plt+0x8a24>
   199ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   199b0:	cmp	r0, #0
   199b4:	bge	19a90 <close@plt+0x89ac>
   199b8:	b	19a00 <close@plt+0x891c>
   199bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   199c0:	ldr	r1, [fp, #8]
   199c4:	asr	r3, r1, #31
   199c8:	mvn	r2, #0
   199cc:	str	r0, [sp, #44]	; 0x2c
   199d0:	mov	r0, r2
   199d4:	str	r1, [sp, #40]	; 0x28
   199d8:	mov	r1, r2
   199dc:	ldr	r2, [sp, #40]	; 0x28
   199e0:	bl	1c3ec <close@plt+0xb308>
   199e4:	ldr	r2, [sp, #44]	; 0x2c
   199e8:	subs	r0, r2, r0
   199ec:	rscs	r1, r1, r2, asr #31
   199f0:	str	r0, [sp, #36]	; 0x24
   199f4:	str	r1, [sp, #32]
   199f8:	bcc	19bc4 <close@plt+0x8ae0>
   199fc:	b	19bd8 <close@plt+0x8af4>
   19a00:	b	19a04 <close@plt+0x8920>
   19a04:	ldr	r0, [pc, #528]	; 19c1c <close@plt+0x8b38>
   19a08:	ldr	r1, [fp, #8]
   19a0c:	cmp	r1, r0
   19a10:	blt	19a28 <close@plt+0x8944>
   19a14:	b	19a3c <close@plt+0x8958>
   19a18:	ldr	r0, [fp, #8]
   19a1c:	movw	r1, #0
   19a20:	cmp	r1, r0
   19a24:	bge	19a3c <close@plt+0x8958>
   19a28:	mov	r0, #1
   19a2c:	mvn	r1, #0
   19a30:	str	r1, [sp, #28]
   19a34:	str	r0, [sp, #24]
   19a38:	b	19a68 <close@plt+0x8984>
   19a3c:	ldr	r0, [fp, #8]
   19a40:	rsb	r0, r0, #0
   19a44:	asr	r3, r0, #31
   19a48:	mvn	r1, #0
   19a4c:	str	r0, [sp, #20]
   19a50:	mov	r0, r1
   19a54:	ldr	r2, [sp, #20]
   19a58:	bl	1c3ec <close@plt+0xb308>
   19a5c:	str	r0, [sp, #28]
   19a60:	str	r1, [sp, #24]
   19a64:	b	19a68 <close@plt+0x8984>
   19a68:	ldr	r0, [sp, #24]
   19a6c:	ldr	r1, [sp, #28]
   19a70:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19a74:	mvn	r2, r2
   19a78:	subs	r1, r2, r1
   19a7c:	rscs	r0, r0, r2, asr #31
   19a80:	str	r1, [sp, #16]
   19a84:	str	r0, [sp, #12]
   19a88:	bcs	19bc4 <close@plt+0x8ae0>
   19a8c:	b	19bd8 <close@plt+0x8af4>
   19a90:	b	19a94 <close@plt+0x89b0>
   19a94:	b	19aec <close@plt+0x8a08>
   19a98:	b	19aec <close@plt+0x8a08>
   19a9c:	ldr	r0, [fp, #8]
   19aa0:	cmn	r0, #1
   19aa4:	bne	19aec <close@plt+0x8a08>
   19aa8:	b	19aac <close@plt+0x89c8>
   19aac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ab0:	add	r0, r0, #0
   19ab4:	movw	r1, #0
   19ab8:	cmp	r1, r0
   19abc:	blt	19bc4 <close@plt+0x8ae0>
   19ac0:	b	19bd8 <close@plt+0x8af4>
   19ac4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ac8:	movw	r1, #0
   19acc:	cmp	r1, r0
   19ad0:	bge	19bd8 <close@plt+0x8af4>
   19ad4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ad8:	sub	r0, r0, #1
   19adc:	mvn	r1, #0
   19ae0:	cmp	r1, r0
   19ae4:	blt	19bc4 <close@plt+0x8ae0>
   19ae8:	b	19bd8 <close@plt+0x8af4>
   19aec:	ldr	r0, [fp, #8]
   19af0:	movw	r1, #0
   19af4:	sdiv	r0, r1, r0
   19af8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19afc:	cmp	r0, r1
   19b00:	blt	19bc4 <close@plt+0x8ae0>
   19b04:	b	19bd8 <close@plt+0x8af4>
   19b08:	ldr	r0, [fp, #8]
   19b0c:	cmp	r0, #0
   19b10:	bne	19b18 <close@plt+0x8a34>
   19b14:	b	19bd8 <close@plt+0x8af4>
   19b18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19b1c:	cmp	r0, #0
   19b20:	bge	19b8c <close@plt+0x8aa8>
   19b24:	b	19b28 <close@plt+0x8a44>
   19b28:	b	19b70 <close@plt+0x8a8c>
   19b2c:	b	19b70 <close@plt+0x8a8c>
   19b30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19b34:	cmn	r0, #1
   19b38:	bne	19b70 <close@plt+0x8a8c>
   19b3c:	b	19b40 <close@plt+0x8a5c>
   19b40:	ldr	r0, [fp, #8]
   19b44:	add	r0, r0, #0
   19b48:	movw	r1, #0
   19b4c:	cmp	r1, r0
   19b50:	blt	19bc4 <close@plt+0x8ae0>
   19b54:	b	19bd8 <close@plt+0x8af4>
   19b58:	ldr	r0, [fp, #8]
   19b5c:	sub	r0, r0, #1
   19b60:	mvn	r1, #0
   19b64:	cmp	r1, r0
   19b68:	blt	19bc4 <close@plt+0x8ae0>
   19b6c:	b	19bd8 <close@plt+0x8af4>
   19b70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19b74:	movw	r1, #0
   19b78:	sdiv	r0, r1, r0
   19b7c:	ldr	r1, [fp, #8]
   19b80:	cmp	r0, r1
   19b84:	blt	19bc4 <close@plt+0x8ae0>
   19b88:	b	19bd8 <close@plt+0x8af4>
   19b8c:	ldr	r0, [fp, #8]
   19b90:	asr	r3, r0, #31
   19b94:	mvn	r1, #0
   19b98:	str	r0, [sp, #8]
   19b9c:	mov	r0, r1
   19ba0:	ldr	r2, [sp, #8]
   19ba4:	bl	1c3ec <close@plt+0xb308>
   19ba8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19bac:	subs	r0, r0, r2
   19bb0:	sbcs	r1, r1, r2, asr #31
   19bb4:	str	r0, [sp, #4]
   19bb8:	str	r1, [sp]
   19bbc:	bcs	19bd8 <close@plt+0x8af4>
   19bc0:	b	19bc4 <close@plt+0x8ae0>
   19bc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19bc8:	ldr	r1, [fp, #8]
   19bcc:	mul	r0, r0, r1
   19bd0:	str	r0, [fp, #-28]	; 0xffffffe4
   19bd4:	b	19bec <close@plt+0x8b08>
   19bd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19bdc:	ldr	r1, [fp, #8]
   19be0:	mul	r0, r0, r1
   19be4:	str	r0, [fp, #-28]	; 0xffffffe4
   19be8:	b	19bf0 <close@plt+0x8b0c>
   19bec:	bl	19dc8 <close@plt+0x8ce4>
   19bf0:	ldr	r0, [fp, #-4]
   19bf4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19bf8:	bl	17084 <close@plt+0x5fa0>
   19bfc:	str	r0, [fp, #-4]
   19c00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19c04:	ldr	r1, [fp, #-8]
   19c08:	str	r0, [r1]
   19c0c:	ldr	r0, [fp, #-4]
   19c10:	mov	sp, fp
   19c14:	pop	{fp, pc}
   19c18:	svcvc	0x00ffffff
   19c1c:	andhi	r0, r0, r1
   19c20:	andhi	r0, r0, r0
   19c24:			; <UNDEFINED> instruction: 0xffff8000
   19c28:	push	{fp, lr}
   19c2c:	mov	fp, sp
   19c30:	sub	sp, sp, #8
   19c34:	str	r0, [sp, #4]
   19c38:	ldr	r0, [sp, #4]
   19c3c:	movw	r1, #1
   19c40:	bl	19c4c <close@plt+0x8b68>
   19c44:	mov	sp, fp
   19c48:	pop	{fp, pc}
   19c4c:	push	{fp, lr}
   19c50:	mov	fp, sp
   19c54:	sub	sp, sp, #8
   19c58:	str	r0, [sp, #4]
   19c5c:	str	r1, [sp]
   19c60:	ldr	r0, [sp, #4]
   19c64:	ldr	r1, [sp]
   19c68:	bl	19e50 <close@plt+0x8d6c>
   19c6c:	bl	17010 <close@plt+0x5f2c>
   19c70:	mov	sp, fp
   19c74:	pop	{fp, pc}
   19c78:	push	{fp, lr}
   19c7c:	mov	fp, sp
   19c80:	sub	sp, sp, #8
   19c84:	str	r0, [sp, #4]
   19c88:	ldr	r0, [sp, #4]
   19c8c:	movw	r1, #1
   19c90:	bl	19c9c <close@plt+0x8bb8>
   19c94:	mov	sp, fp
   19c98:	pop	{fp, pc}
   19c9c:	push	{fp, lr}
   19ca0:	mov	fp, sp
   19ca4:	sub	sp, sp, #8
   19ca8:	str	r0, [sp, #4]
   19cac:	str	r1, [sp]
   19cb0:	ldr	r0, [sp, #4]
   19cb4:	ldr	r1, [sp]
   19cb8:	bl	1a534 <close@plt+0x9450>
   19cbc:	bl	17010 <close@plt+0x5f2c>
   19cc0:	mov	sp, fp
   19cc4:	pop	{fp, pc}
   19cc8:	push	{fp, lr}
   19ccc:	mov	fp, sp
   19cd0:	sub	sp, sp, #16
   19cd4:	str	r0, [fp, #-4]
   19cd8:	str	r1, [sp, #8]
   19cdc:	ldr	r0, [sp, #8]
   19ce0:	bl	16fec <close@plt+0x5f08>
   19ce4:	ldr	r1, [fp, #-4]
   19ce8:	ldr	r2, [sp, #8]
   19cec:	str	r0, [sp, #4]
   19cf0:	bl	10ee0 <memcpy@plt>
   19cf4:	ldr	r0, [sp, #4]
   19cf8:	mov	sp, fp
   19cfc:	pop	{fp, pc}
   19d00:	push	{fp, lr}
   19d04:	mov	fp, sp
   19d08:	sub	sp, sp, #16
   19d0c:	str	r0, [fp, #-4]
   19d10:	str	r1, [sp, #8]
   19d14:	ldr	r0, [sp, #8]
   19d18:	bl	17040 <close@plt+0x5f5c>
   19d1c:	ldr	r1, [fp, #-4]
   19d20:	ldr	r2, [sp, #8]
   19d24:	str	r0, [sp, #4]
   19d28:	bl	10ee0 <memcpy@plt>
   19d2c:	ldr	r0, [sp, #4]
   19d30:	mov	sp, fp
   19d34:	pop	{fp, pc}
   19d38:	push	{fp, lr}
   19d3c:	mov	fp, sp
   19d40:	sub	sp, sp, #16
   19d44:	str	r0, [fp, #-4]
   19d48:	str	r1, [sp, #8]
   19d4c:	ldr	r0, [sp, #8]
   19d50:	add	r0, r0, #1
   19d54:	bl	17040 <close@plt+0x5f5c>
   19d58:	str	r0, [sp, #4]
   19d5c:	ldr	r0, [sp, #4]
   19d60:	ldr	r1, [sp, #8]
   19d64:	add	r0, r0, r1
   19d68:	movw	r1, #0
   19d6c:	strb	r1, [r0]
   19d70:	ldr	r0, [sp, #4]
   19d74:	ldr	r1, [fp, #-4]
   19d78:	ldr	r2, [sp, #8]
   19d7c:	str	r0, [sp]
   19d80:	bl	10ee0 <memcpy@plt>
   19d84:	ldr	r0, [sp]
   19d88:	mov	sp, fp
   19d8c:	pop	{fp, pc}
   19d90:	push	{fp, lr}
   19d94:	mov	fp, sp
   19d98:	sub	sp, sp, #8
   19d9c:	str	r0, [sp, #4]
   19da0:	ldr	r0, [sp, #4]
   19da4:	ldr	r1, [sp, #4]
   19da8:	str	r0, [sp]
   19dac:	mov	r0, r1
   19db0:	bl	1100c <strlen@plt>
   19db4:	add	r1, r0, #1
   19db8:	ldr	r0, [sp]
   19dbc:	bl	19cc8 <close@plt+0x8be4>
   19dc0:	mov	sp, fp
   19dc4:	pop	{fp, pc}
   19dc8:	push	{fp, lr}
   19dcc:	mov	fp, sp
   19dd0:	sub	sp, sp, #8
   19dd4:	movw	r0, #57624	; 0xe118
   19dd8:	movt	r0, #2
   19ddc:	ldr	r0, [r0]
   19de0:	movw	r1, #53524	; 0xd114
   19de4:	movt	r1, #1
   19de8:	str	r0, [sp, #4]
   19dec:	mov	r0, r1
   19df0:	bl	11000 <gettext@plt>
   19df4:	ldr	r1, [sp, #4]
   19df8:	str	r0, [sp]
   19dfc:	mov	r0, r1
   19e00:	movw	r1, #0
   19e04:	movw	r2, #52471	; 0xccf7
   19e08:	movt	r2, #1
   19e0c:	ldr	r3, [sp]
   19e10:	bl	10f94 <error@plt>
   19e14:	bl	110d8 <abort@plt>
   19e18:	bx	lr
   19e1c:	push	{fp, lr}
   19e20:	mov	fp, sp
   19e24:	sub	sp, sp, #8
   19e28:	str	r0, [sp, #4]
   19e2c:	str	r1, [sp]
   19e30:	ldr	r0, [sp, #4]
   19e34:	ldr	r1, [sp]
   19e38:	bl	1a018 <close@plt+0x8f34>
   19e3c:	cmp	r0, #0
   19e40:	bge	19e48 <close@plt+0x8d64>
   19e44:	bl	19e18 <close@plt+0x8d34>
   19e48:	mov	sp, fp
   19e4c:	pop	{fp, pc}
   19e50:	push	{fp, lr}
   19e54:	mov	fp, sp
   19e58:	sub	sp, sp, #16
   19e5c:	str	r0, [sp, #8]
   19e60:	str	r1, [sp, #4]
   19e64:	ldr	r0, [sp, #8]
   19e68:	cmp	r0, #0
   19e6c:	beq	19e7c <close@plt+0x8d98>
   19e70:	ldr	r0, [sp, #4]
   19e74:	cmp	r0, #0
   19e78:	bne	19e88 <close@plt+0x8da4>
   19e7c:	movw	r0, #1
   19e80:	str	r0, [sp, #4]
   19e84:	str	r0, [sp, #8]
   19e88:	ldr	r0, [sp, #4]
   19e8c:	cmp	r0, #0
   19e90:	beq	19ec4 <close@plt+0x8de0>
   19e94:	ldr	r0, [pc, #76]	; 19ee8 <close@plt+0x8e04>
   19e98:	ldr	r1, [sp, #4]
   19e9c:	udiv	r0, r0, r1
   19ea0:	ldr	r1, [sp, #8]
   19ea4:	cmp	r0, r1
   19ea8:	bcs	19ec4 <close@plt+0x8de0>
   19eac:	bl	11030 <__errno_location@plt>
   19eb0:	movw	lr, #12
   19eb4:	str	lr, [r0]
   19eb8:	movw	r0, #0
   19ebc:	str	r0, [fp, #-4]
   19ec0:	b	19edc <close@plt+0x8df8>
   19ec4:	ldr	r0, [sp, #8]
   19ec8:	ldr	r1, [sp, #4]
   19ecc:	bl	10e5c <calloc@plt>
   19ed0:	str	r0, [sp]
   19ed4:	ldr	r0, [sp]
   19ed8:	str	r0, [fp, #-4]
   19edc:	ldr	r0, [fp, #-4]
   19ee0:	mov	sp, fp
   19ee4:	pop	{fp, pc}
   19ee8:	svcvc	0x00ffffff
   19eec:	push	{fp, lr}
   19ef0:	mov	fp, sp
   19ef4:	sub	sp, sp, #16
   19ef8:	str	r0, [sp, #8]
   19efc:	ldr	r0, [sp, #8]
   19f00:	cmp	r0, #0
   19f04:	bne	19f10 <close@plt+0x8e2c>
   19f08:	movw	r0, #1
   19f0c:	str	r0, [sp, #8]
   19f10:	ldr	r0, [pc, #64]	; 19f58 <close@plt+0x8e74>
   19f14:	ldr	r1, [sp, #8]
   19f18:	cmp	r0, r1
   19f1c:	bcs	19f38 <close@plt+0x8e54>
   19f20:	bl	11030 <__errno_location@plt>
   19f24:	movw	lr, #12
   19f28:	str	lr, [r0]
   19f2c:	movw	r0, #0
   19f30:	str	r0, [fp, #-4]
   19f34:	b	19f4c <close@plt+0x8e68>
   19f38:	ldr	r0, [sp, #8]
   19f3c:	bl	10fac <malloc@plt>
   19f40:	str	r0, [sp, #4]
   19f44:	ldr	r0, [sp, #4]
   19f48:	str	r0, [fp, #-4]
   19f4c:	ldr	r0, [fp, #-4]
   19f50:	mov	sp, fp
   19f54:	pop	{fp, pc}
   19f58:	svcvc	0x00ffffff
   19f5c:	push	{fp, lr}
   19f60:	mov	fp, sp
   19f64:	sub	sp, sp, #16
   19f68:	str	r0, [sp, #8]
   19f6c:	str	r1, [sp, #4]
   19f70:	ldr	r0, [sp, #8]
   19f74:	movw	r1, #0
   19f78:	cmp	r0, r1
   19f7c:	bne	19f90 <close@plt+0x8eac>
   19f80:	ldr	r0, [sp, #4]
   19f84:	bl	19eec <close@plt+0x8e08>
   19f88:	str	r0, [fp, #-4]
   19f8c:	b	19ff0 <close@plt+0x8f0c>
   19f90:	ldr	r0, [sp, #4]
   19f94:	cmp	r0, #0
   19f98:	bne	19fb0 <close@plt+0x8ecc>
   19f9c:	ldr	r0, [sp, #8]
   19fa0:	bl	13cac <close@plt+0x2bc8>
   19fa4:	movw	r0, #0
   19fa8:	str	r0, [fp, #-4]
   19fac:	b	19ff0 <close@plt+0x8f0c>
   19fb0:	ldr	r0, [pc, #68]	; 19ffc <close@plt+0x8f18>
   19fb4:	ldr	r1, [sp, #4]
   19fb8:	cmp	r0, r1
   19fbc:	bcs	19fd8 <close@plt+0x8ef4>
   19fc0:	bl	11030 <__errno_location@plt>
   19fc4:	movw	lr, #12
   19fc8:	str	lr, [r0]
   19fcc:	movw	r0, #0
   19fd0:	str	r0, [fp, #-4]
   19fd4:	b	19ff0 <close@plt+0x8f0c>
   19fd8:	ldr	r0, [sp, #8]
   19fdc:	ldr	r1, [sp, #4]
   19fe0:	bl	10f10 <realloc@plt>
   19fe4:	str	r0, [sp]
   19fe8:	ldr	r0, [sp]
   19fec:	str	r0, [fp, #-4]
   19ff0:	ldr	r0, [fp, #-4]
   19ff4:	mov	sp, fp
   19ff8:	pop	{fp, pc}
   19ffc:	svcvc	0x00ffffff
   1a000:	sub	sp, sp, #8
   1a004:	str	r0, [sp, #4]
   1a008:	str	r1, [sp]
   1a00c:	movw	r0, #0
   1a010:	add	sp, sp, #8
   1a014:	bx	lr
   1a018:	push	{fp, lr}
   1a01c:	mov	fp, sp
   1a020:	sub	sp, sp, #8
   1a024:	str	r0, [sp, #4]
   1a028:	str	r1, [sp]
   1a02c:	ldr	r0, [sp, #4]
   1a030:	ldr	r1, [sp]
   1a034:	bl	1a000 <close@plt+0x8f1c>
   1a038:	mov	sp, fp
   1a03c:	pop	{fp, pc}
   1a040:	push	{fp, lr}
   1a044:	mov	fp, sp
   1a048:	sub	sp, sp, #24
   1a04c:	str	r0, [fp, #-8]
   1a050:	str	r1, [sp, #12]
   1a054:	ldr	r0, [fp, #-8]
   1a058:	str	r0, [sp, #8]
   1a05c:	ldr	r0, [sp, #12]
   1a060:	str	r0, [sp, #4]
   1a064:	ldr	r0, [sp, #8]
   1a068:	ldr	r1, [sp, #4]
   1a06c:	cmp	r0, r1
   1a070:	bne	1a080 <close@plt+0x8f9c>
   1a074:	movw	r0, #0
   1a078:	str	r0, [fp, #-4]
   1a07c:	b	1a0ec <close@plt+0x9008>
   1a080:	b	1a084 <close@plt+0x8fa0>
   1a084:	ldr	r0, [sp, #8]
   1a088:	ldrb	r0, [r0]
   1a08c:	bl	1c098 <close@plt+0xafb4>
   1a090:	strb	r0, [sp, #3]
   1a094:	ldr	r0, [sp, #4]
   1a098:	ldrb	r0, [r0]
   1a09c:	bl	1c098 <close@plt+0xafb4>
   1a0a0:	strb	r0, [sp, #2]
   1a0a4:	ldrb	r0, [sp, #3]
   1a0a8:	cmp	r0, #0
   1a0ac:	bne	1a0b4 <close@plt+0x8fd0>
   1a0b0:	b	1a0dc <close@plt+0x8ff8>
   1a0b4:	ldr	r0, [sp, #8]
   1a0b8:	add	r0, r0, #1
   1a0bc:	str	r0, [sp, #8]
   1a0c0:	ldr	r0, [sp, #4]
   1a0c4:	add	r0, r0, #1
   1a0c8:	str	r0, [sp, #4]
   1a0cc:	ldrb	r0, [sp, #3]
   1a0d0:	ldrb	r1, [sp, #2]
   1a0d4:	cmp	r0, r1
   1a0d8:	beq	1a084 <close@plt+0x8fa0>
   1a0dc:	ldrb	r0, [sp, #3]
   1a0e0:	ldrb	r1, [sp, #2]
   1a0e4:	sub	r0, r0, r1
   1a0e8:	str	r0, [fp, #-4]
   1a0ec:	ldr	r0, [fp, #-4]
   1a0f0:	mov	sp, fp
   1a0f4:	pop	{fp, pc}
   1a0f8:	push	{fp, lr}
   1a0fc:	mov	fp, sp
   1a100:	sub	sp, sp, #16
   1a104:	str	r0, [sp, #8]
   1a108:	ldr	r0, [sp, #8]
   1a10c:	bl	10f70 <__fpending@plt>
   1a110:	cmp	r0, #0
   1a114:	movw	r0, #0
   1a118:	movne	r0, #1
   1a11c:	and	r0, r0, #1
   1a120:	strb	r0, [sp, #7]
   1a124:	ldr	r0, [sp, #8]
   1a128:	bl	10f7c <ferror_unlocked@plt>
   1a12c:	cmp	r0, #0
   1a130:	movw	r0, #0
   1a134:	movne	r0, #1
   1a138:	and	r0, r0, #1
   1a13c:	strb	r0, [sp, #6]
   1a140:	ldr	r0, [sp, #8]
   1a144:	bl	1a1c8 <close@plt+0x90e4>
   1a148:	cmp	r0, #0
   1a14c:	movw	r0, #0
   1a150:	movne	r0, #1
   1a154:	and	r0, r0, #1
   1a158:	strb	r0, [sp, #5]
   1a15c:	ldrb	r0, [sp, #6]
   1a160:	tst	r0, #1
   1a164:	bne	1a190 <close@plt+0x90ac>
   1a168:	ldrb	r0, [sp, #5]
   1a16c:	tst	r0, #1
   1a170:	beq	1a1b4 <close@plt+0x90d0>
   1a174:	ldrb	r0, [sp, #7]
   1a178:	tst	r0, #1
   1a17c:	bne	1a190 <close@plt+0x90ac>
   1a180:	bl	11030 <__errno_location@plt>
   1a184:	ldr	r0, [r0]
   1a188:	cmp	r0, #9
   1a18c:	beq	1a1b4 <close@plt+0x90d0>
   1a190:	ldrb	r0, [sp, #5]
   1a194:	tst	r0, #1
   1a198:	bne	1a1a8 <close@plt+0x90c4>
   1a19c:	bl	11030 <__errno_location@plt>
   1a1a0:	movw	lr, #0
   1a1a4:	str	lr, [r0]
   1a1a8:	mvn	r0, #0
   1a1ac:	str	r0, [fp, #-4]
   1a1b0:	b	1a1bc <close@plt+0x90d8>
   1a1b4:	movw	r0, #0
   1a1b8:	str	r0, [fp, #-4]
   1a1bc:	ldr	r0, [fp, #-4]
   1a1c0:	mov	sp, fp
   1a1c4:	pop	{fp, pc}
   1a1c8:	push	{fp, lr}
   1a1cc:	mov	fp, sp
   1a1d0:	sub	sp, sp, #32
   1a1d4:	str	r0, [fp, #-8]
   1a1d8:	movw	r0, #0
   1a1dc:	str	r0, [fp, #-12]
   1a1e0:	str	r0, [sp, #12]
   1a1e4:	ldr	r0, [fp, #-8]
   1a1e8:	bl	11060 <fileno@plt>
   1a1ec:	str	r0, [sp, #16]
   1a1f0:	ldr	r0, [sp, #16]
   1a1f4:	cmp	r0, #0
   1a1f8:	bge	1a20c <close@plt+0x9128>
   1a1fc:	ldr	r0, [fp, #-8]
   1a200:	bl	1106c <fclose@plt>
   1a204:	str	r0, [fp, #-4]
   1a208:	b	1a2a8 <close@plt+0x91c4>
   1a20c:	ldr	r0, [fp, #-8]
   1a210:	bl	10fc4 <__freading@plt>
   1a214:	cmp	r0, #0
   1a218:	beq	1a250 <close@plt+0x916c>
   1a21c:	ldr	r0, [fp, #-8]
   1a220:	bl	11060 <fileno@plt>
   1a224:	mov	lr, sp
   1a228:	mov	r1, #1
   1a22c:	str	r1, [lr]
   1a230:	mov	r1, #0
   1a234:	mov	r2, r1
   1a238:	mov	r3, r1
   1a23c:	bl	10f58 <lseek64@plt>
   1a240:	and	r0, r0, r1
   1a244:	cmn	r0, #1
   1a248:	beq	1a26c <close@plt+0x9188>
   1a24c:	b	1a250 <close@plt+0x916c>
   1a250:	ldr	r0, [fp, #-8]
   1a254:	bl	1a2b4 <close@plt+0x91d0>
   1a258:	cmp	r0, #0
   1a25c:	beq	1a26c <close@plt+0x9188>
   1a260:	bl	11030 <__errno_location@plt>
   1a264:	ldr	r0, [r0]
   1a268:	str	r0, [fp, #-12]
   1a26c:	ldr	r0, [fp, #-8]
   1a270:	bl	1106c <fclose@plt>
   1a274:	str	r0, [sp, #12]
   1a278:	ldr	r0, [fp, #-12]
   1a27c:	cmp	r0, #0
   1a280:	beq	1a2a0 <close@plt+0x91bc>
   1a284:	ldr	r0, [fp, #-12]
   1a288:	str	r0, [sp, #8]
   1a28c:	bl	11030 <__errno_location@plt>
   1a290:	ldr	lr, [sp, #8]
   1a294:	str	lr, [r0]
   1a298:	mvn	r0, #0
   1a29c:	str	r0, [sp, #12]
   1a2a0:	ldr	r0, [sp, #12]
   1a2a4:	str	r0, [fp, #-4]
   1a2a8:	ldr	r0, [fp, #-4]
   1a2ac:	mov	sp, fp
   1a2b0:	pop	{fp, pc}
   1a2b4:	push	{fp, lr}
   1a2b8:	mov	fp, sp
   1a2bc:	sub	sp, sp, #8
   1a2c0:	str	r0, [sp]
   1a2c4:	ldr	r0, [sp]
   1a2c8:	movw	r1, #0
   1a2cc:	cmp	r0, r1
   1a2d0:	beq	1a2e4 <close@plt+0x9200>
   1a2d4:	ldr	r0, [sp]
   1a2d8:	bl	10fc4 <__freading@plt>
   1a2dc:	cmp	r0, #0
   1a2e0:	bne	1a2f4 <close@plt+0x9210>
   1a2e4:	ldr	r0, [sp]
   1a2e8:	bl	10eb0 <fflush@plt>
   1a2ec:	str	r0, [sp, #4]
   1a2f0:	b	1a308 <close@plt+0x9224>
   1a2f4:	ldr	r0, [sp]
   1a2f8:	bl	1a314 <close@plt+0x9230>
   1a2fc:	ldr	r0, [sp]
   1a300:	bl	10eb0 <fflush@plt>
   1a304:	str	r0, [sp, #4]
   1a308:	ldr	r0, [sp, #4]
   1a30c:	mov	sp, fp
   1a310:	pop	{fp, pc}
   1a314:	push	{fp, lr}
   1a318:	mov	fp, sp
   1a31c:	sub	sp, sp, #16
   1a320:	str	r0, [fp, #-4]
   1a324:	ldr	r0, [fp, #-4]
   1a328:	ldr	r0, [r0]
   1a32c:	and	r0, r0, #256	; 0x100
   1a330:	cmp	r0, #0
   1a334:	beq	1a35c <close@plt+0x9278>
   1a338:	ldr	r0, [fp, #-4]
   1a33c:	mov	r1, sp
   1a340:	mov	r2, #1
   1a344:	str	r2, [r1]
   1a348:	mov	r1, #0
   1a34c:	mov	r2, r1
   1a350:	mov	r3, r1
   1a354:	bl	1a364 <close@plt+0x9280>
   1a358:	str	r0, [sp, #8]
   1a35c:	mov	sp, fp
   1a360:	pop	{fp, pc}
   1a364:	push	{fp, lr}
   1a368:	mov	fp, sp
   1a36c:	sub	sp, sp, #32
   1a370:	ldr	r1, [fp, #8]
   1a374:	str	r0, [fp, #-8]
   1a378:	str	r3, [sp, #20]
   1a37c:	str	r2, [sp, #16]
   1a380:	ldr	r0, [fp, #-8]
   1a384:	ldr	r0, [r0, #8]
   1a388:	ldr	r2, [fp, #-8]
   1a38c:	ldr	r2, [r2, #4]
   1a390:	cmp	r0, r2
   1a394:	str	r1, [sp, #4]
   1a398:	bne	1a444 <close@plt+0x9360>
   1a39c:	ldr	r0, [fp, #-8]
   1a3a0:	ldr	r0, [r0, #20]
   1a3a4:	ldr	r1, [fp, #-8]
   1a3a8:	ldr	r1, [r1, #16]
   1a3ac:	cmp	r0, r1
   1a3b0:	bne	1a444 <close@plt+0x9360>
   1a3b4:	ldr	r0, [fp, #-8]
   1a3b8:	ldr	r0, [r0, #36]	; 0x24
   1a3bc:	movw	r1, #0
   1a3c0:	cmp	r0, r1
   1a3c4:	bne	1a444 <close@plt+0x9360>
   1a3c8:	ldr	r0, [fp, #-8]
   1a3cc:	bl	11060 <fileno@plt>
   1a3d0:	ldr	r2, [sp, #16]
   1a3d4:	ldr	r3, [sp, #20]
   1a3d8:	ldr	lr, [fp, #8]
   1a3dc:	mov	r1, sp
   1a3e0:	str	lr, [r1]
   1a3e4:	bl	10f58 <lseek64@plt>
   1a3e8:	str	r1, [sp, #12]
   1a3ec:	str	r0, [sp, #8]
   1a3f0:	ldr	r0, [sp, #8]
   1a3f4:	ldr	r1, [sp, #12]
   1a3f8:	and	r0, r0, r1
   1a3fc:	cmn	r0, #1
   1a400:	bne	1a414 <close@plt+0x9330>
   1a404:	b	1a408 <close@plt+0x9324>
   1a408:	mvn	r0, #0
   1a40c:	str	r0, [fp, #-4]
   1a410:	b	1a464 <close@plt+0x9380>
   1a414:	ldr	r0, [fp, #-8]
   1a418:	ldr	r1, [r0]
   1a41c:	bic	r1, r1, #16
   1a420:	str	r1, [r0]
   1a424:	ldr	r0, [sp, #8]
   1a428:	ldr	r1, [sp, #12]
   1a42c:	ldr	r2, [fp, #-8]
   1a430:	str	r1, [r2, #84]	; 0x54
   1a434:	str	r0, [r2, #80]	; 0x50
   1a438:	movw	r0, #0
   1a43c:	str	r0, [fp, #-4]
   1a440:	b	1a464 <close@plt+0x9380>
   1a444:	ldr	r0, [fp, #-8]
   1a448:	ldr	r2, [sp, #16]
   1a44c:	ldr	r3, [sp, #20]
   1a450:	ldr	r1, [fp, #8]
   1a454:	mov	ip, sp
   1a458:	str	r1, [ip]
   1a45c:	bl	11078 <fseeko64@plt>
   1a460:	str	r0, [fp, #-4]
   1a464:	ldr	r0, [fp, #-4]
   1a468:	mov	sp, fp
   1a46c:	pop	{fp, pc}
   1a470:	push	{fp, lr}
   1a474:	mov	fp, sp
   1a478:	bl	11030 <__errno_location@plt>
   1a47c:	movw	lr, #12
   1a480:	str	lr, [r0]
   1a484:	movw	r0, #0
   1a488:	pop	{fp, pc}
   1a48c:	push	{fp, lr}
   1a490:	mov	fp, sp
   1a494:	sub	sp, sp, #8
   1a498:	str	r0, [sp, #4]
   1a49c:	ldr	r0, [sp, #4]
   1a4a0:	cmn	r0, #1
   1a4a4:	bhi	1a4b8 <close@plt+0x93d4>
   1a4a8:	ldr	r0, [sp, #4]
   1a4ac:	bl	19eec <close@plt+0x8e08>
   1a4b0:	str	r0, [sp]
   1a4b4:	b	1a4c0 <close@plt+0x93dc>
   1a4b8:	bl	1a470 <close@plt+0x938c>
   1a4bc:	str	r0, [sp]
   1a4c0:	ldr	r0, [sp]
   1a4c4:	mov	sp, fp
   1a4c8:	pop	{fp, pc}
   1a4cc:	push	{fp, lr}
   1a4d0:	mov	fp, sp
   1a4d4:	sub	sp, sp, #16
   1a4d8:	str	r0, [fp, #-4]
   1a4dc:	str	r1, [sp, #8]
   1a4e0:	ldr	r0, [sp, #8]
   1a4e4:	cmn	r0, #1
   1a4e8:	bhi	1a520 <close@plt+0x943c>
   1a4ec:	ldr	r0, [fp, #-4]
   1a4f0:	ldr	r1, [sp, #8]
   1a4f4:	ldr	r2, [sp, #8]
   1a4f8:	cmp	r2, #0
   1a4fc:	movw	r2, #0
   1a500:	movne	r2, #1
   1a504:	mvn	r3, #0
   1a508:	eor	r2, r2, r3
   1a50c:	and	r2, r2, #1
   1a510:	orr	r1, r1, r2
   1a514:	bl	19f5c <close@plt+0x8e78>
   1a518:	str	r0, [sp, #4]
   1a51c:	b	1a528 <close@plt+0x9444>
   1a520:	bl	1a470 <close@plt+0x938c>
   1a524:	str	r0, [sp, #4]
   1a528:	ldr	r0, [sp, #4]
   1a52c:	mov	sp, fp
   1a530:	pop	{fp, pc}
   1a534:	push	{fp, lr}
   1a538:	mov	fp, sp
   1a53c:	sub	sp, sp, #16
   1a540:	str	r0, [sp, #8]
   1a544:	str	r1, [sp, #4]
   1a548:	ldr	r0, [sp, #8]
   1a54c:	mvn	r1, #0
   1a550:	cmp	r1, r0
   1a554:	bcs	1a578 <close@plt+0x9494>
   1a558:	ldr	r0, [sp, #4]
   1a55c:	cmp	r0, #0
   1a560:	beq	1a570 <close@plt+0x948c>
   1a564:	bl	1a470 <close@plt+0x938c>
   1a568:	str	r0, [fp, #-4]
   1a56c:	b	1a5b8 <close@plt+0x94d4>
   1a570:	movw	r0, #0
   1a574:	str	r0, [sp, #8]
   1a578:	ldr	r0, [sp, #4]
   1a57c:	mvn	r1, #0
   1a580:	cmp	r1, r0
   1a584:	bcs	1a5a8 <close@plt+0x94c4>
   1a588:	ldr	r0, [sp, #8]
   1a58c:	cmp	r0, #0
   1a590:	beq	1a5a0 <close@plt+0x94bc>
   1a594:	bl	1a470 <close@plt+0x938c>
   1a598:	str	r0, [fp, #-4]
   1a59c:	b	1a5b8 <close@plt+0x94d4>
   1a5a0:	movw	r0, #0
   1a5a4:	str	r0, [sp, #4]
   1a5a8:	ldr	r0, [sp, #8]
   1a5ac:	ldr	r1, [sp, #4]
   1a5b0:	bl	19e50 <close@plt+0x8d6c>
   1a5b4:	str	r0, [fp, #-4]
   1a5b8:	ldr	r0, [fp, #-4]
   1a5bc:	mov	sp, fp
   1a5c0:	pop	{fp, pc}
   1a5c4:	push	{fp, lr}
   1a5c8:	mov	fp, sp
   1a5cc:	sub	sp, sp, #16
   1a5d0:	str	r0, [fp, #-4]
   1a5d4:	str	r1, [sp, #8]
   1a5d8:	str	r2, [sp, #4]
   1a5dc:	ldr	r0, [sp, #8]
   1a5e0:	cmp	r0, #0
   1a5e4:	beq	1a5f4 <close@plt+0x9510>
   1a5e8:	ldr	r0, [sp, #4]
   1a5ec:	cmp	r0, #0
   1a5f0:	bne	1a600 <close@plt+0x951c>
   1a5f4:	movw	r0, #1
   1a5f8:	str	r0, [sp, #4]
   1a5fc:	str	r0, [sp, #8]
   1a600:	ldr	r0, [sp, #8]
   1a604:	cmn	r0, #1
   1a608:	bhi	1a630 <close@plt+0x954c>
   1a60c:	ldr	r0, [sp, #4]
   1a610:	cmn	r0, #1
   1a614:	bhi	1a630 <close@plt+0x954c>
   1a618:	ldr	r0, [fp, #-4]
   1a61c:	ldr	r1, [sp, #8]
   1a620:	ldr	r2, [sp, #4]
   1a624:	bl	1a750 <close@plt+0x966c>
   1a628:	str	r0, [sp]
   1a62c:	b	1a638 <close@plt+0x9554>
   1a630:	bl	1a470 <close@plt+0x938c>
   1a634:	str	r0, [sp]
   1a638:	ldr	r0, [sp]
   1a63c:	mov	sp, fp
   1a640:	pop	{fp, pc}
   1a644:	push	{fp, lr}
   1a648:	mov	fp, sp
   1a64c:	sub	sp, sp, #8
   1a650:	movw	r0, #14
   1a654:	bl	1109c <nl_langinfo@plt>
   1a658:	str	r0, [sp, #4]
   1a65c:	ldr	r0, [sp, #4]
   1a660:	movw	lr, #0
   1a664:	cmp	r0, lr
   1a668:	bne	1a678 <close@plt+0x9594>
   1a66c:	movw	r0, #52212	; 0xcbf4
   1a670:	movt	r0, #1
   1a674:	str	r0, [sp, #4]
   1a678:	ldr	r0, [sp, #4]
   1a67c:	ldrb	r0, [r0]
   1a680:	cmp	r0, #0
   1a684:	bne	1a694 <close@plt+0x95b0>
   1a688:	movw	r0, #53541	; 0xd125
   1a68c:	movt	r0, #1
   1a690:	str	r0, [sp, #4]
   1a694:	ldr	r0, [sp, #4]
   1a698:	mov	sp, fp
   1a69c:	pop	{fp, pc}
   1a6a0:	push	{fp, lr}
   1a6a4:	mov	fp, sp
   1a6a8:	sub	sp, sp, #32
   1a6ac:	str	r0, [fp, #-8]
   1a6b0:	str	r1, [fp, #-12]
   1a6b4:	str	r2, [sp, #16]
   1a6b8:	str	r3, [sp, #12]
   1a6bc:	ldr	r0, [fp, #-8]
   1a6c0:	movw	r1, #0
   1a6c4:	cmp	r0, r1
   1a6c8:	bne	1a6d4 <close@plt+0x95f0>
   1a6cc:	add	r0, sp, #4
   1a6d0:	str	r0, [fp, #-8]
   1a6d4:	ldr	r0, [fp, #-8]
   1a6d8:	ldr	r1, [fp, #-12]
   1a6dc:	ldr	r2, [sp, #16]
   1a6e0:	ldr	r3, [sp, #12]
   1a6e4:	bl	10f88 <mbrtowc@plt>
   1a6e8:	str	r0, [sp, #8]
   1a6ec:	ldr	r0, [sp, #8]
   1a6f0:	mvn	r1, #1
   1a6f4:	cmp	r1, r0
   1a6f8:	bhi	1a73c <close@plt+0x9658>
   1a6fc:	ldr	r0, [sp, #16]
   1a700:	cmp	r0, #0
   1a704:	beq	1a73c <close@plt+0x9658>
   1a708:	movw	r0, #0
   1a70c:	bl	1c120 <close@plt+0xb03c>
   1a710:	tst	r0, #1
   1a714:	bne	1a73c <close@plt+0x9658>
   1a718:	ldr	r0, [fp, #-12]
   1a71c:	ldrb	r0, [r0]
   1a720:	strb	r0, [sp, #3]
   1a724:	ldrb	r0, [sp, #3]
   1a728:	ldr	r1, [fp, #-8]
   1a72c:	str	r0, [r1]
   1a730:	movw	r0, #1
   1a734:	str	r0, [fp, #-4]
   1a738:	b	1a744 <close@plt+0x9660>
   1a73c:	ldr	r0, [sp, #8]
   1a740:	str	r0, [fp, #-4]
   1a744:	ldr	r0, [fp, #-4]
   1a748:	mov	sp, fp
   1a74c:	pop	{fp, pc}
   1a750:	push	{fp, lr}
   1a754:	mov	fp, sp
   1a758:	sub	sp, sp, #176	; 0xb0
   1a75c:	str	r0, [fp, #-8]
   1a760:	str	r1, [fp, #-12]
   1a764:	str	r2, [fp, #-16]
   1a768:	b	1ab20 <close@plt+0x9a3c>
   1a76c:	b	1a940 <close@plt+0x985c>
   1a770:	ldr	r0, [fp, #-16]
   1a774:	cmp	r0, #0
   1a778:	bcs	1a87c <close@plt+0x9798>
   1a77c:	ldr	r0, [fp, #-12]
   1a780:	cmp	r0, #0
   1a784:	bcs	1a80c <close@plt+0x9728>
   1a788:	b	1a7a8 <close@plt+0x96c4>
   1a78c:	ldr	r0, [fp, #-12]
   1a790:	ldr	r1, [fp, #-16]
   1a794:	movw	r2, #127	; 0x7f
   1a798:	udiv	r1, r2, r1
   1a79c:	cmp	r0, r1
   1a7a0:	bcc	1a910 <close@plt+0x982c>
   1a7a4:	b	1a928 <close@plt+0x9844>
   1a7a8:	b	1a7bc <close@plt+0x96d8>
   1a7ac:	ldr	r0, [fp, #-16]
   1a7b0:	cmp	r0, #1
   1a7b4:	bcc	1a7cc <close@plt+0x96e8>
   1a7b8:	b	1a7d8 <close@plt+0x96f4>
   1a7bc:	ldr	r0, [fp, #-16]
   1a7c0:	movw	r1, #0
   1a7c4:	cmp	r1, r0
   1a7c8:	bcs	1a7d8 <close@plt+0x96f4>
   1a7cc:	movw	r0, #0
   1a7d0:	str	r0, [fp, #-24]	; 0xffffffe8
   1a7d4:	b	1a7f0 <close@plt+0x970c>
   1a7d8:	ldr	r0, [fp, #-16]
   1a7dc:	movw	r1, #0
   1a7e0:	sub	r0, r1, r0
   1a7e4:	movw	r1, #127	; 0x7f
   1a7e8:	udiv	r0, r1, r0
   1a7ec:	str	r0, [fp, #-24]	; 0xffffffe8
   1a7f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a7f4:	ldr	r1, [fp, #-12]
   1a7f8:	mvn	r2, #0
   1a7fc:	sub	r1, r2, r1
   1a800:	cmp	r0, r1
   1a804:	bls	1a910 <close@plt+0x982c>
   1a808:	b	1a928 <close@plt+0x9844>
   1a80c:	ldr	r0, [fp, #-16]
   1a810:	cmn	r0, #1
   1a814:	bne	1a860 <close@plt+0x977c>
   1a818:	b	1a838 <close@plt+0x9754>
   1a81c:	ldr	r0, [fp, #-12]
   1a820:	mvn	r1, #127	; 0x7f
   1a824:	add	r0, r0, r1
   1a828:	movw	r1, #0
   1a82c:	cmp	r1, r0
   1a830:	bcc	1a910 <close@plt+0x982c>
   1a834:	b	1a928 <close@plt+0x9844>
   1a838:	ldr	r0, [fp, #-12]
   1a83c:	movw	r1, #0
   1a840:	cmp	r1, r0
   1a844:	bcs	1a928 <close@plt+0x9844>
   1a848:	ldr	r0, [fp, #-12]
   1a84c:	sub	r0, r0, #1
   1a850:	movw	r1, #127	; 0x7f
   1a854:	cmp	r1, r0
   1a858:	bcc	1a910 <close@plt+0x982c>
   1a85c:	b	1a928 <close@plt+0x9844>
   1a860:	ldr	r0, [fp, #-16]
   1a864:	mvn	r1, #127	; 0x7f
   1a868:	udiv	r0, r1, r0
   1a86c:	ldr	r1, [fp, #-12]
   1a870:	cmp	r0, r1
   1a874:	bcc	1a910 <close@plt+0x982c>
   1a878:	b	1a928 <close@plt+0x9844>
   1a87c:	ldr	r0, [fp, #-16]
   1a880:	cmp	r0, #0
   1a884:	bne	1a88c <close@plt+0x97a8>
   1a888:	b	1a928 <close@plt+0x9844>
   1a88c:	ldr	r0, [fp, #-12]
   1a890:	cmp	r0, #0
   1a894:	bcs	1a8f8 <close@plt+0x9814>
   1a898:	ldr	r0, [fp, #-12]
   1a89c:	cmn	r0, #1
   1a8a0:	bne	1a8dc <close@plt+0x97f8>
   1a8a4:	b	1a8c4 <close@plt+0x97e0>
   1a8a8:	ldr	r0, [fp, #-16]
   1a8ac:	mvn	r1, #127	; 0x7f
   1a8b0:	add	r0, r0, r1
   1a8b4:	movw	r1, #0
   1a8b8:	cmp	r1, r0
   1a8bc:	bcc	1a910 <close@plt+0x982c>
   1a8c0:	b	1a928 <close@plt+0x9844>
   1a8c4:	ldr	r0, [fp, #-16]
   1a8c8:	sub	r0, r0, #1
   1a8cc:	movw	r1, #127	; 0x7f
   1a8d0:	cmp	r1, r0
   1a8d4:	bcc	1a910 <close@plt+0x982c>
   1a8d8:	b	1a928 <close@plt+0x9844>
   1a8dc:	ldr	r0, [fp, #-12]
   1a8e0:	mvn	r1, #127	; 0x7f
   1a8e4:	udiv	r0, r1, r0
   1a8e8:	ldr	r1, [fp, #-16]
   1a8ec:	cmp	r0, r1
   1a8f0:	bcc	1a910 <close@plt+0x982c>
   1a8f4:	b	1a928 <close@plt+0x9844>
   1a8f8:	ldr	r0, [fp, #-16]
   1a8fc:	movw	r1, #127	; 0x7f
   1a900:	udiv	r0, r1, r0
   1a904:	ldr	r1, [fp, #-12]
   1a908:	cmp	r0, r1
   1a90c:	bcs	1a928 <close@plt+0x9844>
   1a910:	ldr	r0, [fp, #-12]
   1a914:	ldr	r1, [fp, #-16]
   1a918:	mul	r0, r0, r1
   1a91c:	sxtb	r0, r0
   1a920:	str	r0, [fp, #-20]	; 0xffffffec
   1a924:	b	1baa0 <close@plt+0xa9bc>
   1a928:	ldr	r0, [fp, #-12]
   1a92c:	ldr	r1, [fp, #-16]
   1a930:	mul	r0, r0, r1
   1a934:	sxtb	r0, r0
   1a938:	str	r0, [fp, #-20]	; 0xffffffec
   1a93c:	b	1bab8 <close@plt+0xa9d4>
   1a940:	ldr	r0, [fp, #-16]
   1a944:	cmp	r0, #0
   1a948:	bcs	1aa54 <close@plt+0x9970>
   1a94c:	ldr	r0, [fp, #-12]
   1a950:	cmp	r0, #0
   1a954:	bcs	1a9dc <close@plt+0x98f8>
   1a958:	b	1a978 <close@plt+0x9894>
   1a95c:	ldr	r0, [fp, #-12]
   1a960:	ldr	r1, [fp, #-16]
   1a964:	movw	r2, #255	; 0xff
   1a968:	udiv	r1, r2, r1
   1a96c:	cmp	r0, r1
   1a970:	bcc	1aaf0 <close@plt+0x9a0c>
   1a974:	b	1ab08 <close@plt+0x9a24>
   1a978:	b	1a98c <close@plt+0x98a8>
   1a97c:	ldr	r0, [fp, #-16]
   1a980:	cmp	r0, #1
   1a984:	bcc	1a99c <close@plt+0x98b8>
   1a988:	b	1a9a8 <close@plt+0x98c4>
   1a98c:	ldr	r0, [fp, #-16]
   1a990:	movw	r1, #0
   1a994:	cmp	r1, r0
   1a998:	bcs	1a9a8 <close@plt+0x98c4>
   1a99c:	movw	r0, #0
   1a9a0:	str	r0, [fp, #-28]	; 0xffffffe4
   1a9a4:	b	1a9c0 <close@plt+0x98dc>
   1a9a8:	ldr	r0, [fp, #-16]
   1a9ac:	movw	r1, #0
   1a9b0:	sub	r0, r1, r0
   1a9b4:	movw	r1, #255	; 0xff
   1a9b8:	udiv	r0, r1, r0
   1a9bc:	str	r0, [fp, #-28]	; 0xffffffe4
   1a9c0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a9c4:	ldr	r1, [fp, #-12]
   1a9c8:	mvn	r2, #0
   1a9cc:	sub	r1, r2, r1
   1a9d0:	cmp	r0, r1
   1a9d4:	bls	1aaf0 <close@plt+0x9a0c>
   1a9d8:	b	1ab08 <close@plt+0x9a24>
   1a9dc:	b	1a9e4 <close@plt+0x9900>
   1a9e0:	b	1a9e8 <close@plt+0x9904>
   1a9e4:	b	1aa38 <close@plt+0x9954>
   1a9e8:	ldr	r0, [fp, #-16]
   1a9ec:	cmn	r0, #1
   1a9f0:	bne	1aa38 <close@plt+0x9954>
   1a9f4:	b	1aa10 <close@plt+0x992c>
   1a9f8:	ldr	r0, [fp, #-12]
   1a9fc:	add	r0, r0, #0
   1aa00:	movw	r1, #0
   1aa04:	cmp	r1, r0
   1aa08:	bcc	1aaf0 <close@plt+0x9a0c>
   1aa0c:	b	1ab08 <close@plt+0x9a24>
   1aa10:	ldr	r0, [fp, #-12]
   1aa14:	movw	r1, #0
   1aa18:	cmp	r1, r0
   1aa1c:	bcs	1ab08 <close@plt+0x9a24>
   1aa20:	ldr	r0, [fp, #-12]
   1aa24:	sub	r0, r0, #1
   1aa28:	mvn	r1, #0
   1aa2c:	cmp	r1, r0
   1aa30:	bcc	1aaf0 <close@plt+0x9a0c>
   1aa34:	b	1ab08 <close@plt+0x9a24>
   1aa38:	ldr	r0, [fp, #-16]
   1aa3c:	movw	r1, #0
   1aa40:	udiv	r0, r1, r0
   1aa44:	ldr	r1, [fp, #-12]
   1aa48:	cmp	r0, r1
   1aa4c:	bcc	1aaf0 <close@plt+0x9a0c>
   1aa50:	b	1ab08 <close@plt+0x9a24>
   1aa54:	ldr	r0, [fp, #-16]
   1aa58:	cmp	r0, #0
   1aa5c:	bne	1aa64 <close@plt+0x9980>
   1aa60:	b	1ab08 <close@plt+0x9a24>
   1aa64:	ldr	r0, [fp, #-12]
   1aa68:	cmp	r0, #0
   1aa6c:	bcs	1aad8 <close@plt+0x99f4>
   1aa70:	b	1aa78 <close@plt+0x9994>
   1aa74:	b	1aa7c <close@plt+0x9998>
   1aa78:	b	1aabc <close@plt+0x99d8>
   1aa7c:	ldr	r0, [fp, #-12]
   1aa80:	cmn	r0, #1
   1aa84:	bne	1aabc <close@plt+0x99d8>
   1aa88:	b	1aaa4 <close@plt+0x99c0>
   1aa8c:	ldr	r0, [fp, #-16]
   1aa90:	add	r0, r0, #0
   1aa94:	movw	r1, #0
   1aa98:	cmp	r1, r0
   1aa9c:	bcc	1aaf0 <close@plt+0x9a0c>
   1aaa0:	b	1ab08 <close@plt+0x9a24>
   1aaa4:	ldr	r0, [fp, #-16]
   1aaa8:	sub	r0, r0, #1
   1aaac:	mvn	r1, #0
   1aab0:	cmp	r1, r0
   1aab4:	bcc	1aaf0 <close@plt+0x9a0c>
   1aab8:	b	1ab08 <close@plt+0x9a24>
   1aabc:	ldr	r0, [fp, #-12]
   1aac0:	movw	r1, #0
   1aac4:	udiv	r0, r1, r0
   1aac8:	ldr	r1, [fp, #-16]
   1aacc:	cmp	r0, r1
   1aad0:	bcc	1aaf0 <close@plt+0x9a0c>
   1aad4:	b	1ab08 <close@plt+0x9a24>
   1aad8:	ldr	r0, [fp, #-16]
   1aadc:	movw	r1, #255	; 0xff
   1aae0:	udiv	r0, r1, r0
   1aae4:	ldr	r1, [fp, #-12]
   1aae8:	cmp	r0, r1
   1aaec:	bcs	1ab08 <close@plt+0x9a24>
   1aaf0:	ldr	r0, [fp, #-12]
   1aaf4:	ldr	r1, [fp, #-16]
   1aaf8:	mul	r0, r0, r1
   1aafc:	and	r0, r0, #255	; 0xff
   1ab00:	str	r0, [fp, #-20]	; 0xffffffec
   1ab04:	b	1baa0 <close@plt+0xa9bc>
   1ab08:	ldr	r0, [fp, #-12]
   1ab0c:	ldr	r1, [fp, #-16]
   1ab10:	mul	r0, r0, r1
   1ab14:	and	r0, r0, #255	; 0xff
   1ab18:	str	r0, [fp, #-20]	; 0xffffffec
   1ab1c:	b	1bab8 <close@plt+0xa9d4>
   1ab20:	b	1aed8 <close@plt+0x9df4>
   1ab24:	b	1acf8 <close@plt+0x9c14>
   1ab28:	ldr	r0, [fp, #-16]
   1ab2c:	cmp	r0, #0
   1ab30:	bcs	1ac34 <close@plt+0x9b50>
   1ab34:	ldr	r0, [fp, #-12]
   1ab38:	cmp	r0, #0
   1ab3c:	bcs	1abc4 <close@plt+0x9ae0>
   1ab40:	b	1ab60 <close@plt+0x9a7c>
   1ab44:	ldr	r0, [fp, #-12]
   1ab48:	ldr	r1, [fp, #-16]
   1ab4c:	movw	r2, #32767	; 0x7fff
   1ab50:	udiv	r1, r2, r1
   1ab54:	cmp	r0, r1
   1ab58:	bcc	1acc8 <close@plt+0x9be4>
   1ab5c:	b	1ace0 <close@plt+0x9bfc>
   1ab60:	b	1ab74 <close@plt+0x9a90>
   1ab64:	ldr	r0, [fp, #-16]
   1ab68:	cmp	r0, #1
   1ab6c:	bcc	1ab84 <close@plt+0x9aa0>
   1ab70:	b	1ab90 <close@plt+0x9aac>
   1ab74:	ldr	r0, [fp, #-16]
   1ab78:	movw	r1, #0
   1ab7c:	cmp	r1, r0
   1ab80:	bcs	1ab90 <close@plt+0x9aac>
   1ab84:	movw	r0, #0
   1ab88:	str	r0, [fp, #-32]	; 0xffffffe0
   1ab8c:	b	1aba8 <close@plt+0x9ac4>
   1ab90:	ldr	r0, [fp, #-16]
   1ab94:	movw	r1, #0
   1ab98:	sub	r0, r1, r0
   1ab9c:	movw	r1, #32767	; 0x7fff
   1aba0:	udiv	r0, r1, r0
   1aba4:	str	r0, [fp, #-32]	; 0xffffffe0
   1aba8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1abac:	ldr	r1, [fp, #-12]
   1abb0:	mvn	r2, #0
   1abb4:	sub	r1, r2, r1
   1abb8:	cmp	r0, r1
   1abbc:	bls	1acc8 <close@plt+0x9be4>
   1abc0:	b	1ace0 <close@plt+0x9bfc>
   1abc4:	ldr	r0, [fp, #-16]
   1abc8:	cmn	r0, #1
   1abcc:	bne	1ac18 <close@plt+0x9b34>
   1abd0:	b	1abf0 <close@plt+0x9b0c>
   1abd4:	ldr	r0, [pc, #3840]	; 1badc <close@plt+0xa9f8>
   1abd8:	ldr	r1, [fp, #-12]
   1abdc:	add	r0, r1, r0
   1abe0:	movw	r1, #0
   1abe4:	cmp	r1, r0
   1abe8:	bcc	1acc8 <close@plt+0x9be4>
   1abec:	b	1ace0 <close@plt+0x9bfc>
   1abf0:	ldr	r0, [fp, #-12]
   1abf4:	movw	r1, #0
   1abf8:	cmp	r1, r0
   1abfc:	bcs	1ace0 <close@plt+0x9bfc>
   1ac00:	ldr	r0, [fp, #-12]
   1ac04:	sub	r0, r0, #1
   1ac08:	movw	r1, #32767	; 0x7fff
   1ac0c:	cmp	r1, r0
   1ac10:	bcc	1acc8 <close@plt+0x9be4>
   1ac14:	b	1ace0 <close@plt+0x9bfc>
   1ac18:	ldr	r0, [pc, #3772]	; 1badc <close@plt+0xa9f8>
   1ac1c:	ldr	r1, [fp, #-16]
   1ac20:	udiv	r0, r0, r1
   1ac24:	ldr	r1, [fp, #-12]
   1ac28:	cmp	r0, r1
   1ac2c:	bcc	1acc8 <close@plt+0x9be4>
   1ac30:	b	1ace0 <close@plt+0x9bfc>
   1ac34:	ldr	r0, [fp, #-16]
   1ac38:	cmp	r0, #0
   1ac3c:	bne	1ac44 <close@plt+0x9b60>
   1ac40:	b	1ace0 <close@plt+0x9bfc>
   1ac44:	ldr	r0, [fp, #-12]
   1ac48:	cmp	r0, #0
   1ac4c:	bcs	1acb0 <close@plt+0x9bcc>
   1ac50:	ldr	r0, [fp, #-12]
   1ac54:	cmn	r0, #1
   1ac58:	bne	1ac94 <close@plt+0x9bb0>
   1ac5c:	b	1ac7c <close@plt+0x9b98>
   1ac60:	ldr	r0, [pc, #3700]	; 1badc <close@plt+0xa9f8>
   1ac64:	ldr	r1, [fp, #-16]
   1ac68:	add	r0, r1, r0
   1ac6c:	movw	r1, #0
   1ac70:	cmp	r1, r0
   1ac74:	bcc	1acc8 <close@plt+0x9be4>
   1ac78:	b	1ace0 <close@plt+0x9bfc>
   1ac7c:	ldr	r0, [fp, #-16]
   1ac80:	sub	r0, r0, #1
   1ac84:	movw	r1, #32767	; 0x7fff
   1ac88:	cmp	r1, r0
   1ac8c:	bcc	1acc8 <close@plt+0x9be4>
   1ac90:	b	1ace0 <close@plt+0x9bfc>
   1ac94:	ldr	r0, [pc, #3648]	; 1badc <close@plt+0xa9f8>
   1ac98:	ldr	r1, [fp, #-12]
   1ac9c:	udiv	r0, r0, r1
   1aca0:	ldr	r1, [fp, #-16]
   1aca4:	cmp	r0, r1
   1aca8:	bcc	1acc8 <close@plt+0x9be4>
   1acac:	b	1ace0 <close@plt+0x9bfc>
   1acb0:	ldr	r0, [fp, #-16]
   1acb4:	movw	r1, #32767	; 0x7fff
   1acb8:	udiv	r0, r1, r0
   1acbc:	ldr	r1, [fp, #-12]
   1acc0:	cmp	r0, r1
   1acc4:	bcs	1ace0 <close@plt+0x9bfc>
   1acc8:	ldr	r0, [fp, #-12]
   1accc:	ldr	r1, [fp, #-16]
   1acd0:	mul	r0, r0, r1
   1acd4:	sxth	r0, r0
   1acd8:	str	r0, [fp, #-20]	; 0xffffffec
   1acdc:	b	1baa0 <close@plt+0xa9bc>
   1ace0:	ldr	r0, [fp, #-12]
   1ace4:	ldr	r1, [fp, #-16]
   1ace8:	mul	r0, r0, r1
   1acec:	sxth	r0, r0
   1acf0:	str	r0, [fp, #-20]	; 0xffffffec
   1acf4:	b	1bab8 <close@plt+0xa9d4>
   1acf8:	ldr	r0, [fp, #-16]
   1acfc:	cmp	r0, #0
   1ad00:	bcs	1ae0c <close@plt+0x9d28>
   1ad04:	ldr	r0, [fp, #-12]
   1ad08:	cmp	r0, #0
   1ad0c:	bcs	1ad94 <close@plt+0x9cb0>
   1ad10:	b	1ad30 <close@plt+0x9c4c>
   1ad14:	ldr	r0, [fp, #-12]
   1ad18:	ldr	r1, [fp, #-16]
   1ad1c:	movw	r2, #65535	; 0xffff
   1ad20:	udiv	r1, r2, r1
   1ad24:	cmp	r0, r1
   1ad28:	bcc	1aea8 <close@plt+0x9dc4>
   1ad2c:	b	1aec0 <close@plt+0x9ddc>
   1ad30:	b	1ad44 <close@plt+0x9c60>
   1ad34:	ldr	r0, [fp, #-16]
   1ad38:	cmp	r0, #1
   1ad3c:	bcc	1ad54 <close@plt+0x9c70>
   1ad40:	b	1ad60 <close@plt+0x9c7c>
   1ad44:	ldr	r0, [fp, #-16]
   1ad48:	movw	r1, #0
   1ad4c:	cmp	r1, r0
   1ad50:	bcs	1ad60 <close@plt+0x9c7c>
   1ad54:	movw	r0, #0
   1ad58:	str	r0, [fp, #-36]	; 0xffffffdc
   1ad5c:	b	1ad78 <close@plt+0x9c94>
   1ad60:	ldr	r0, [fp, #-16]
   1ad64:	movw	r1, #0
   1ad68:	sub	r0, r1, r0
   1ad6c:	movw	r1, #65535	; 0xffff
   1ad70:	udiv	r0, r1, r0
   1ad74:	str	r0, [fp, #-36]	; 0xffffffdc
   1ad78:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ad7c:	ldr	r1, [fp, #-12]
   1ad80:	mvn	r2, #0
   1ad84:	sub	r1, r2, r1
   1ad88:	cmp	r0, r1
   1ad8c:	bls	1aea8 <close@plt+0x9dc4>
   1ad90:	b	1aec0 <close@plt+0x9ddc>
   1ad94:	b	1ad9c <close@plt+0x9cb8>
   1ad98:	b	1ada0 <close@plt+0x9cbc>
   1ad9c:	b	1adf0 <close@plt+0x9d0c>
   1ada0:	ldr	r0, [fp, #-16]
   1ada4:	cmn	r0, #1
   1ada8:	bne	1adf0 <close@plt+0x9d0c>
   1adac:	b	1adc8 <close@plt+0x9ce4>
   1adb0:	ldr	r0, [fp, #-12]
   1adb4:	add	r0, r0, #0
   1adb8:	movw	r1, #0
   1adbc:	cmp	r1, r0
   1adc0:	bcc	1aea8 <close@plt+0x9dc4>
   1adc4:	b	1aec0 <close@plt+0x9ddc>
   1adc8:	ldr	r0, [fp, #-12]
   1adcc:	movw	r1, #0
   1add0:	cmp	r1, r0
   1add4:	bcs	1aec0 <close@plt+0x9ddc>
   1add8:	ldr	r0, [fp, #-12]
   1addc:	sub	r0, r0, #1
   1ade0:	mvn	r1, #0
   1ade4:	cmp	r1, r0
   1ade8:	bcc	1aea8 <close@plt+0x9dc4>
   1adec:	b	1aec0 <close@plt+0x9ddc>
   1adf0:	ldr	r0, [fp, #-16]
   1adf4:	movw	r1, #0
   1adf8:	udiv	r0, r1, r0
   1adfc:	ldr	r1, [fp, #-12]
   1ae00:	cmp	r0, r1
   1ae04:	bcc	1aea8 <close@plt+0x9dc4>
   1ae08:	b	1aec0 <close@plt+0x9ddc>
   1ae0c:	ldr	r0, [fp, #-16]
   1ae10:	cmp	r0, #0
   1ae14:	bne	1ae1c <close@plt+0x9d38>
   1ae18:	b	1aec0 <close@plt+0x9ddc>
   1ae1c:	ldr	r0, [fp, #-12]
   1ae20:	cmp	r0, #0
   1ae24:	bcs	1ae90 <close@plt+0x9dac>
   1ae28:	b	1ae30 <close@plt+0x9d4c>
   1ae2c:	b	1ae34 <close@plt+0x9d50>
   1ae30:	b	1ae74 <close@plt+0x9d90>
   1ae34:	ldr	r0, [fp, #-12]
   1ae38:	cmn	r0, #1
   1ae3c:	bne	1ae74 <close@plt+0x9d90>
   1ae40:	b	1ae5c <close@plt+0x9d78>
   1ae44:	ldr	r0, [fp, #-16]
   1ae48:	add	r0, r0, #0
   1ae4c:	movw	r1, #0
   1ae50:	cmp	r1, r0
   1ae54:	bcc	1aea8 <close@plt+0x9dc4>
   1ae58:	b	1aec0 <close@plt+0x9ddc>
   1ae5c:	ldr	r0, [fp, #-16]
   1ae60:	sub	r0, r0, #1
   1ae64:	mvn	r1, #0
   1ae68:	cmp	r1, r0
   1ae6c:	bcc	1aea8 <close@plt+0x9dc4>
   1ae70:	b	1aec0 <close@plt+0x9ddc>
   1ae74:	ldr	r0, [fp, #-12]
   1ae78:	movw	r1, #0
   1ae7c:	udiv	r0, r1, r0
   1ae80:	ldr	r1, [fp, #-16]
   1ae84:	cmp	r0, r1
   1ae88:	bcc	1aea8 <close@plt+0x9dc4>
   1ae8c:	b	1aec0 <close@plt+0x9ddc>
   1ae90:	ldr	r0, [fp, #-16]
   1ae94:	movw	r1, #65535	; 0xffff
   1ae98:	udiv	r0, r1, r0
   1ae9c:	ldr	r1, [fp, #-12]
   1aea0:	cmp	r0, r1
   1aea4:	bcs	1aec0 <close@plt+0x9ddc>
   1aea8:	ldr	r0, [fp, #-12]
   1aeac:	ldr	r1, [fp, #-16]
   1aeb0:	mul	r0, r0, r1
   1aeb4:	uxth	r0, r0
   1aeb8:	str	r0, [fp, #-20]	; 0xffffffec
   1aebc:	b	1baa0 <close@plt+0xa9bc>
   1aec0:	ldr	r0, [fp, #-12]
   1aec4:	ldr	r1, [fp, #-16]
   1aec8:	mul	r0, r0, r1
   1aecc:	uxth	r0, r0
   1aed0:	str	r0, [fp, #-20]	; 0xffffffec
   1aed4:	b	1bab8 <close@plt+0xa9d4>
   1aed8:	b	1aedc <close@plt+0x9df8>
   1aedc:	b	1b0a0 <close@plt+0x9fbc>
   1aee0:	ldr	r0, [fp, #-16]
   1aee4:	cmp	r0, #0
   1aee8:	bcs	1afe8 <close@plt+0x9f04>
   1aeec:	ldr	r0, [fp, #-12]
   1aef0:	cmp	r0, #0
   1aef4:	bcs	1af7c <close@plt+0x9e98>
   1aef8:	b	1af18 <close@plt+0x9e34>
   1aefc:	ldr	r0, [pc, #3024]	; 1bad4 <close@plt+0xa9f0>
   1af00:	ldr	r1, [fp, #-12]
   1af04:	ldr	r2, [fp, #-16]
   1af08:	udiv	r0, r0, r2
   1af0c:	cmp	r1, r0
   1af10:	bcc	1b078 <close@plt+0x9f94>
   1af14:	b	1b08c <close@plt+0x9fa8>
   1af18:	b	1af2c <close@plt+0x9e48>
   1af1c:	ldr	r0, [fp, #-16]
   1af20:	cmp	r0, #1
   1af24:	bcc	1af3c <close@plt+0x9e58>
   1af28:	b	1af48 <close@plt+0x9e64>
   1af2c:	ldr	r0, [fp, #-16]
   1af30:	movw	r1, #0
   1af34:	cmp	r1, r0
   1af38:	bcs	1af48 <close@plt+0x9e64>
   1af3c:	movw	r0, #0
   1af40:	str	r0, [fp, #-40]	; 0xffffffd8
   1af44:	b	1af60 <close@plt+0x9e7c>
   1af48:	ldr	r0, [pc, #2948]	; 1bad4 <close@plt+0xa9f0>
   1af4c:	ldr	r1, [fp, #-16]
   1af50:	movw	r2, #0
   1af54:	sub	r1, r2, r1
   1af58:	udiv	r0, r0, r1
   1af5c:	str	r0, [fp, #-40]	; 0xffffffd8
   1af60:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1af64:	ldr	r1, [fp, #-12]
   1af68:	mvn	r2, #0
   1af6c:	sub	r1, r2, r1
   1af70:	cmp	r0, r1
   1af74:	bls	1b078 <close@plt+0x9f94>
   1af78:	b	1b08c <close@plt+0x9fa8>
   1af7c:	ldr	r0, [fp, #-16]
   1af80:	cmn	r0, #1
   1af84:	bne	1afcc <close@plt+0x9ee8>
   1af88:	b	1afa4 <close@plt+0x9ec0>
   1af8c:	ldr	r0, [fp, #-12]
   1af90:	add	r0, r0, #-2147483648	; 0x80000000
   1af94:	movw	r1, #0
   1af98:	cmp	r1, r0
   1af9c:	bcc	1b078 <close@plt+0x9f94>
   1afa0:	b	1b08c <close@plt+0x9fa8>
   1afa4:	ldr	r0, [fp, #-12]
   1afa8:	movw	r1, #0
   1afac:	cmp	r1, r0
   1afb0:	bcs	1b08c <close@plt+0x9fa8>
   1afb4:	ldr	r0, [pc, #2840]	; 1bad4 <close@plt+0xa9f0>
   1afb8:	ldr	r1, [fp, #-12]
   1afbc:	sub	r1, r1, #1
   1afc0:	cmp	r0, r1
   1afc4:	bcc	1b078 <close@plt+0x9f94>
   1afc8:	b	1b08c <close@plt+0x9fa8>
   1afcc:	ldr	r0, [pc, #2820]	; 1bad8 <close@plt+0xa9f4>
   1afd0:	ldr	r1, [fp, #-16]
   1afd4:	udiv	r0, r0, r1
   1afd8:	ldr	r1, [fp, #-12]
   1afdc:	cmp	r0, r1
   1afe0:	bcc	1b078 <close@plt+0x9f94>
   1afe4:	b	1b08c <close@plt+0x9fa8>
   1afe8:	ldr	r0, [fp, #-16]
   1afec:	cmp	r0, #0
   1aff0:	bne	1aff8 <close@plt+0x9f14>
   1aff4:	b	1b08c <close@plt+0x9fa8>
   1aff8:	ldr	r0, [fp, #-12]
   1affc:	cmp	r0, #0
   1b000:	bcs	1b060 <close@plt+0x9f7c>
   1b004:	ldr	r0, [fp, #-12]
   1b008:	cmn	r0, #1
   1b00c:	bne	1b044 <close@plt+0x9f60>
   1b010:	b	1b02c <close@plt+0x9f48>
   1b014:	ldr	r0, [fp, #-16]
   1b018:	add	r0, r0, #-2147483648	; 0x80000000
   1b01c:	movw	r1, #0
   1b020:	cmp	r1, r0
   1b024:	bcc	1b078 <close@plt+0x9f94>
   1b028:	b	1b08c <close@plt+0x9fa8>
   1b02c:	ldr	r0, [pc, #2720]	; 1bad4 <close@plt+0xa9f0>
   1b030:	ldr	r1, [fp, #-16]
   1b034:	sub	r1, r1, #1
   1b038:	cmp	r0, r1
   1b03c:	bcc	1b078 <close@plt+0x9f94>
   1b040:	b	1b08c <close@plt+0x9fa8>
   1b044:	ldr	r0, [pc, #2700]	; 1bad8 <close@plt+0xa9f4>
   1b048:	ldr	r1, [fp, #-12]
   1b04c:	udiv	r0, r0, r1
   1b050:	ldr	r1, [fp, #-16]
   1b054:	cmp	r0, r1
   1b058:	bcc	1b078 <close@plt+0x9f94>
   1b05c:	b	1b08c <close@plt+0x9fa8>
   1b060:	ldr	r0, [pc, #2668]	; 1bad4 <close@plt+0xa9f0>
   1b064:	ldr	r1, [fp, #-16]
   1b068:	udiv	r0, r0, r1
   1b06c:	ldr	r1, [fp, #-12]
   1b070:	cmp	r0, r1
   1b074:	bcs	1b08c <close@plt+0x9fa8>
   1b078:	ldr	r0, [fp, #-12]
   1b07c:	ldr	r1, [fp, #-16]
   1b080:	mul	r0, r0, r1
   1b084:	str	r0, [fp, #-20]	; 0xffffffec
   1b088:	b	1baa0 <close@plt+0xa9bc>
   1b08c:	ldr	r0, [fp, #-12]
   1b090:	ldr	r1, [fp, #-16]
   1b094:	mul	r0, r0, r1
   1b098:	str	r0, [fp, #-20]	; 0xffffffec
   1b09c:	b	1bab8 <close@plt+0xa9d4>
   1b0a0:	ldr	r0, [fp, #-16]
   1b0a4:	cmp	r0, #0
   1b0a8:	bcs	1b1b4 <close@plt+0xa0d0>
   1b0ac:	ldr	r0, [fp, #-12]
   1b0b0:	cmp	r0, #0
   1b0b4:	bcs	1b13c <close@plt+0xa058>
   1b0b8:	b	1b0d8 <close@plt+0x9ff4>
   1b0bc:	ldr	r0, [fp, #-12]
   1b0c0:	ldr	r1, [fp, #-16]
   1b0c4:	mvn	r2, #0
   1b0c8:	udiv	r1, r2, r1
   1b0cc:	cmp	r0, r1
   1b0d0:	bcc	1b250 <close@plt+0xa16c>
   1b0d4:	b	1b264 <close@plt+0xa180>
   1b0d8:	b	1b0ec <close@plt+0xa008>
   1b0dc:	ldr	r0, [fp, #-16]
   1b0e0:	cmp	r0, #1
   1b0e4:	bcc	1b0fc <close@plt+0xa018>
   1b0e8:	b	1b108 <close@plt+0xa024>
   1b0ec:	ldr	r0, [fp, #-16]
   1b0f0:	movw	r1, #0
   1b0f4:	cmp	r1, r0
   1b0f8:	bcs	1b108 <close@plt+0xa024>
   1b0fc:	movw	r0, #1
   1b100:	str	r0, [fp, #-44]	; 0xffffffd4
   1b104:	b	1b120 <close@plt+0xa03c>
   1b108:	ldr	r0, [fp, #-16]
   1b10c:	movw	r1, #0
   1b110:	sub	r0, r1, r0
   1b114:	mvn	r1, #0
   1b118:	udiv	r0, r1, r0
   1b11c:	str	r0, [fp, #-44]	; 0xffffffd4
   1b120:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b124:	ldr	r1, [fp, #-12]
   1b128:	mvn	r2, #0
   1b12c:	sub	r1, r2, r1
   1b130:	cmp	r0, r1
   1b134:	bls	1b250 <close@plt+0xa16c>
   1b138:	b	1b264 <close@plt+0xa180>
   1b13c:	b	1b144 <close@plt+0xa060>
   1b140:	b	1b148 <close@plt+0xa064>
   1b144:	b	1b198 <close@plt+0xa0b4>
   1b148:	ldr	r0, [fp, #-16]
   1b14c:	cmn	r0, #1
   1b150:	bne	1b198 <close@plt+0xa0b4>
   1b154:	b	1b170 <close@plt+0xa08c>
   1b158:	ldr	r0, [fp, #-12]
   1b15c:	add	r0, r0, #0
   1b160:	movw	r1, #0
   1b164:	cmp	r1, r0
   1b168:	bcc	1b250 <close@plt+0xa16c>
   1b16c:	b	1b264 <close@plt+0xa180>
   1b170:	ldr	r0, [fp, #-12]
   1b174:	movw	r1, #0
   1b178:	cmp	r1, r0
   1b17c:	bcs	1b264 <close@plt+0xa180>
   1b180:	ldr	r0, [fp, #-12]
   1b184:	sub	r0, r0, #1
   1b188:	mvn	r1, #0
   1b18c:	cmp	r1, r0
   1b190:	bcc	1b250 <close@plt+0xa16c>
   1b194:	b	1b264 <close@plt+0xa180>
   1b198:	ldr	r0, [fp, #-16]
   1b19c:	movw	r1, #0
   1b1a0:	udiv	r0, r1, r0
   1b1a4:	ldr	r1, [fp, #-12]
   1b1a8:	cmp	r0, r1
   1b1ac:	bcc	1b250 <close@plt+0xa16c>
   1b1b0:	b	1b264 <close@plt+0xa180>
   1b1b4:	ldr	r0, [fp, #-16]
   1b1b8:	cmp	r0, #0
   1b1bc:	bne	1b1c4 <close@plt+0xa0e0>
   1b1c0:	b	1b264 <close@plt+0xa180>
   1b1c4:	ldr	r0, [fp, #-12]
   1b1c8:	cmp	r0, #0
   1b1cc:	bcs	1b238 <close@plt+0xa154>
   1b1d0:	b	1b1d8 <close@plt+0xa0f4>
   1b1d4:	b	1b1dc <close@plt+0xa0f8>
   1b1d8:	b	1b21c <close@plt+0xa138>
   1b1dc:	ldr	r0, [fp, #-12]
   1b1e0:	cmn	r0, #1
   1b1e4:	bne	1b21c <close@plt+0xa138>
   1b1e8:	b	1b204 <close@plt+0xa120>
   1b1ec:	ldr	r0, [fp, #-16]
   1b1f0:	add	r0, r0, #0
   1b1f4:	movw	r1, #0
   1b1f8:	cmp	r1, r0
   1b1fc:	bcc	1b250 <close@plt+0xa16c>
   1b200:	b	1b264 <close@plt+0xa180>
   1b204:	ldr	r0, [fp, #-16]
   1b208:	sub	r0, r0, #1
   1b20c:	mvn	r1, #0
   1b210:	cmp	r1, r0
   1b214:	bcc	1b250 <close@plt+0xa16c>
   1b218:	b	1b264 <close@plt+0xa180>
   1b21c:	ldr	r0, [fp, #-12]
   1b220:	movw	r1, #0
   1b224:	udiv	r0, r1, r0
   1b228:	ldr	r1, [fp, #-16]
   1b22c:	cmp	r0, r1
   1b230:	bcc	1b250 <close@plt+0xa16c>
   1b234:	b	1b264 <close@plt+0xa180>
   1b238:	ldr	r0, [fp, #-16]
   1b23c:	mvn	r1, #0
   1b240:	udiv	r0, r1, r0
   1b244:	ldr	r1, [fp, #-12]
   1b248:	cmp	r0, r1
   1b24c:	bcs	1b264 <close@plt+0xa180>
   1b250:	ldr	r0, [fp, #-12]
   1b254:	ldr	r1, [fp, #-16]
   1b258:	mul	r0, r0, r1
   1b25c:	str	r0, [fp, #-20]	; 0xffffffec
   1b260:	b	1baa0 <close@plt+0xa9bc>
   1b264:	ldr	r0, [fp, #-12]
   1b268:	ldr	r1, [fp, #-16]
   1b26c:	mul	r0, r0, r1
   1b270:	str	r0, [fp, #-20]	; 0xffffffec
   1b274:	b	1bab8 <close@plt+0xa9d4>
   1b278:	b	1b27c <close@plt+0xa198>
   1b27c:	b	1b440 <close@plt+0xa35c>
   1b280:	ldr	r0, [fp, #-16]
   1b284:	cmp	r0, #0
   1b288:	bcs	1b388 <close@plt+0xa2a4>
   1b28c:	ldr	r0, [fp, #-12]
   1b290:	cmp	r0, #0
   1b294:	bcs	1b31c <close@plt+0xa238>
   1b298:	b	1b2b8 <close@plt+0xa1d4>
   1b29c:	ldr	r0, [pc, #2096]	; 1bad4 <close@plt+0xa9f0>
   1b2a0:	ldr	r1, [fp, #-12]
   1b2a4:	ldr	r2, [fp, #-16]
   1b2a8:	udiv	r0, r0, r2
   1b2ac:	cmp	r1, r0
   1b2b0:	bcc	1b418 <close@plt+0xa334>
   1b2b4:	b	1b42c <close@plt+0xa348>
   1b2b8:	b	1b2cc <close@plt+0xa1e8>
   1b2bc:	ldr	r0, [fp, #-16]
   1b2c0:	cmp	r0, #1
   1b2c4:	bcc	1b2dc <close@plt+0xa1f8>
   1b2c8:	b	1b2e8 <close@plt+0xa204>
   1b2cc:	ldr	r0, [fp, #-16]
   1b2d0:	movw	r1, #0
   1b2d4:	cmp	r1, r0
   1b2d8:	bcs	1b2e8 <close@plt+0xa204>
   1b2dc:	movw	r0, #0
   1b2e0:	str	r0, [fp, #-48]	; 0xffffffd0
   1b2e4:	b	1b300 <close@plt+0xa21c>
   1b2e8:	ldr	r0, [pc, #2020]	; 1bad4 <close@plt+0xa9f0>
   1b2ec:	ldr	r1, [fp, #-16]
   1b2f0:	movw	r2, #0
   1b2f4:	sub	r1, r2, r1
   1b2f8:	udiv	r0, r0, r1
   1b2fc:	str	r0, [fp, #-48]	; 0xffffffd0
   1b300:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1b304:	ldr	r1, [fp, #-12]
   1b308:	mvn	r2, #0
   1b30c:	sub	r1, r2, r1
   1b310:	cmp	r0, r1
   1b314:	bls	1b418 <close@plt+0xa334>
   1b318:	b	1b42c <close@plt+0xa348>
   1b31c:	ldr	r0, [fp, #-16]
   1b320:	cmn	r0, #1
   1b324:	bne	1b36c <close@plt+0xa288>
   1b328:	b	1b344 <close@plt+0xa260>
   1b32c:	ldr	r0, [fp, #-12]
   1b330:	add	r0, r0, #-2147483648	; 0x80000000
   1b334:	movw	r1, #0
   1b338:	cmp	r1, r0
   1b33c:	bcc	1b418 <close@plt+0xa334>
   1b340:	b	1b42c <close@plt+0xa348>
   1b344:	ldr	r0, [fp, #-12]
   1b348:	movw	r1, #0
   1b34c:	cmp	r1, r0
   1b350:	bcs	1b42c <close@plt+0xa348>
   1b354:	ldr	r0, [pc, #1912]	; 1bad4 <close@plt+0xa9f0>
   1b358:	ldr	r1, [fp, #-12]
   1b35c:	sub	r1, r1, #1
   1b360:	cmp	r0, r1
   1b364:	bcc	1b418 <close@plt+0xa334>
   1b368:	b	1b42c <close@plt+0xa348>
   1b36c:	ldr	r0, [pc, #1892]	; 1bad8 <close@plt+0xa9f4>
   1b370:	ldr	r1, [fp, #-16]
   1b374:	udiv	r0, r0, r1
   1b378:	ldr	r1, [fp, #-12]
   1b37c:	cmp	r0, r1
   1b380:	bcc	1b418 <close@plt+0xa334>
   1b384:	b	1b42c <close@plt+0xa348>
   1b388:	ldr	r0, [fp, #-16]
   1b38c:	cmp	r0, #0
   1b390:	bne	1b398 <close@plt+0xa2b4>
   1b394:	b	1b42c <close@plt+0xa348>
   1b398:	ldr	r0, [fp, #-12]
   1b39c:	cmp	r0, #0
   1b3a0:	bcs	1b400 <close@plt+0xa31c>
   1b3a4:	ldr	r0, [fp, #-12]
   1b3a8:	cmn	r0, #1
   1b3ac:	bne	1b3e4 <close@plt+0xa300>
   1b3b0:	b	1b3cc <close@plt+0xa2e8>
   1b3b4:	ldr	r0, [fp, #-16]
   1b3b8:	add	r0, r0, #-2147483648	; 0x80000000
   1b3bc:	movw	r1, #0
   1b3c0:	cmp	r1, r0
   1b3c4:	bcc	1b418 <close@plt+0xa334>
   1b3c8:	b	1b42c <close@plt+0xa348>
   1b3cc:	ldr	r0, [pc, #1792]	; 1bad4 <close@plt+0xa9f0>
   1b3d0:	ldr	r1, [fp, #-16]
   1b3d4:	sub	r1, r1, #1
   1b3d8:	cmp	r0, r1
   1b3dc:	bcc	1b418 <close@plt+0xa334>
   1b3e0:	b	1b42c <close@plt+0xa348>
   1b3e4:	ldr	r0, [pc, #1772]	; 1bad8 <close@plt+0xa9f4>
   1b3e8:	ldr	r1, [fp, #-12]
   1b3ec:	udiv	r0, r0, r1
   1b3f0:	ldr	r1, [fp, #-16]
   1b3f4:	cmp	r0, r1
   1b3f8:	bcc	1b418 <close@plt+0xa334>
   1b3fc:	b	1b42c <close@plt+0xa348>
   1b400:	ldr	r0, [pc, #1740]	; 1bad4 <close@plt+0xa9f0>
   1b404:	ldr	r1, [fp, #-16]
   1b408:	udiv	r0, r0, r1
   1b40c:	ldr	r1, [fp, #-12]
   1b410:	cmp	r0, r1
   1b414:	bcs	1b42c <close@plt+0xa348>
   1b418:	ldr	r0, [fp, #-12]
   1b41c:	ldr	r1, [fp, #-16]
   1b420:	mul	r0, r0, r1
   1b424:	str	r0, [fp, #-20]	; 0xffffffec
   1b428:	b	1baa0 <close@plt+0xa9bc>
   1b42c:	ldr	r0, [fp, #-12]
   1b430:	ldr	r1, [fp, #-16]
   1b434:	mul	r0, r0, r1
   1b438:	str	r0, [fp, #-20]	; 0xffffffec
   1b43c:	b	1bab8 <close@plt+0xa9d4>
   1b440:	ldr	r0, [fp, #-16]
   1b444:	cmp	r0, #0
   1b448:	bcs	1b554 <close@plt+0xa470>
   1b44c:	ldr	r0, [fp, #-12]
   1b450:	cmp	r0, #0
   1b454:	bcs	1b4dc <close@plt+0xa3f8>
   1b458:	b	1b478 <close@plt+0xa394>
   1b45c:	ldr	r0, [fp, #-12]
   1b460:	ldr	r1, [fp, #-16]
   1b464:	mvn	r2, #0
   1b468:	udiv	r1, r2, r1
   1b46c:	cmp	r0, r1
   1b470:	bcc	1b5f0 <close@plt+0xa50c>
   1b474:	b	1b604 <close@plt+0xa520>
   1b478:	b	1b48c <close@plt+0xa3a8>
   1b47c:	ldr	r0, [fp, #-16]
   1b480:	cmp	r0, #1
   1b484:	bcc	1b49c <close@plt+0xa3b8>
   1b488:	b	1b4a8 <close@plt+0xa3c4>
   1b48c:	ldr	r0, [fp, #-16]
   1b490:	movw	r1, #0
   1b494:	cmp	r1, r0
   1b498:	bcs	1b4a8 <close@plt+0xa3c4>
   1b49c:	movw	r0, #1
   1b4a0:	str	r0, [fp, #-52]	; 0xffffffcc
   1b4a4:	b	1b4c0 <close@plt+0xa3dc>
   1b4a8:	ldr	r0, [fp, #-16]
   1b4ac:	movw	r1, #0
   1b4b0:	sub	r0, r1, r0
   1b4b4:	mvn	r1, #0
   1b4b8:	udiv	r0, r1, r0
   1b4bc:	str	r0, [fp, #-52]	; 0xffffffcc
   1b4c0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1b4c4:	ldr	r1, [fp, #-12]
   1b4c8:	mvn	r2, #0
   1b4cc:	sub	r1, r2, r1
   1b4d0:	cmp	r0, r1
   1b4d4:	bls	1b5f0 <close@plt+0xa50c>
   1b4d8:	b	1b604 <close@plt+0xa520>
   1b4dc:	b	1b4e4 <close@plt+0xa400>
   1b4e0:	b	1b4e8 <close@plt+0xa404>
   1b4e4:	b	1b538 <close@plt+0xa454>
   1b4e8:	ldr	r0, [fp, #-16]
   1b4ec:	cmn	r0, #1
   1b4f0:	bne	1b538 <close@plt+0xa454>
   1b4f4:	b	1b510 <close@plt+0xa42c>
   1b4f8:	ldr	r0, [fp, #-12]
   1b4fc:	add	r0, r0, #0
   1b500:	movw	r1, #0
   1b504:	cmp	r1, r0
   1b508:	bcc	1b5f0 <close@plt+0xa50c>
   1b50c:	b	1b604 <close@plt+0xa520>
   1b510:	ldr	r0, [fp, #-12]
   1b514:	movw	r1, #0
   1b518:	cmp	r1, r0
   1b51c:	bcs	1b604 <close@plt+0xa520>
   1b520:	ldr	r0, [fp, #-12]
   1b524:	sub	r0, r0, #1
   1b528:	mvn	r1, #0
   1b52c:	cmp	r1, r0
   1b530:	bcc	1b5f0 <close@plt+0xa50c>
   1b534:	b	1b604 <close@plt+0xa520>
   1b538:	ldr	r0, [fp, #-16]
   1b53c:	movw	r1, #0
   1b540:	udiv	r0, r1, r0
   1b544:	ldr	r1, [fp, #-12]
   1b548:	cmp	r0, r1
   1b54c:	bcc	1b5f0 <close@plt+0xa50c>
   1b550:	b	1b604 <close@plt+0xa520>
   1b554:	ldr	r0, [fp, #-16]
   1b558:	cmp	r0, #0
   1b55c:	bne	1b564 <close@plt+0xa480>
   1b560:	b	1b604 <close@plt+0xa520>
   1b564:	ldr	r0, [fp, #-12]
   1b568:	cmp	r0, #0
   1b56c:	bcs	1b5d8 <close@plt+0xa4f4>
   1b570:	b	1b578 <close@plt+0xa494>
   1b574:	b	1b57c <close@plt+0xa498>
   1b578:	b	1b5bc <close@plt+0xa4d8>
   1b57c:	ldr	r0, [fp, #-12]
   1b580:	cmn	r0, #1
   1b584:	bne	1b5bc <close@plt+0xa4d8>
   1b588:	b	1b5a4 <close@plt+0xa4c0>
   1b58c:	ldr	r0, [fp, #-16]
   1b590:	add	r0, r0, #0
   1b594:	movw	r1, #0
   1b598:	cmp	r1, r0
   1b59c:	bcc	1b5f0 <close@plt+0xa50c>
   1b5a0:	b	1b604 <close@plt+0xa520>
   1b5a4:	ldr	r0, [fp, #-16]
   1b5a8:	sub	r0, r0, #1
   1b5ac:	mvn	r1, #0
   1b5b0:	cmp	r1, r0
   1b5b4:	bcc	1b5f0 <close@plt+0xa50c>
   1b5b8:	b	1b604 <close@plt+0xa520>
   1b5bc:	ldr	r0, [fp, #-12]
   1b5c0:	movw	r1, #0
   1b5c4:	udiv	r0, r1, r0
   1b5c8:	ldr	r1, [fp, #-16]
   1b5cc:	cmp	r0, r1
   1b5d0:	bcc	1b5f0 <close@plt+0xa50c>
   1b5d4:	b	1b604 <close@plt+0xa520>
   1b5d8:	ldr	r0, [fp, #-16]
   1b5dc:	mvn	r1, #0
   1b5e0:	udiv	r0, r1, r0
   1b5e4:	ldr	r1, [fp, #-12]
   1b5e8:	cmp	r0, r1
   1b5ec:	bcs	1b604 <close@plt+0xa520>
   1b5f0:	ldr	r0, [fp, #-12]
   1b5f4:	ldr	r1, [fp, #-16]
   1b5f8:	mul	r0, r0, r1
   1b5fc:	str	r0, [fp, #-20]	; 0xffffffec
   1b600:	b	1baa0 <close@plt+0xa9bc>
   1b604:	ldr	r0, [fp, #-12]
   1b608:	ldr	r1, [fp, #-16]
   1b60c:	mul	r0, r0, r1
   1b610:	str	r0, [fp, #-20]	; 0xffffffec
   1b614:	b	1bab8 <close@plt+0xa9d4>
   1b618:	b	1b86c <close@plt+0xa788>
   1b61c:	ldr	r0, [fp, #-16]
   1b620:	cmp	r0, #0
   1b624:	bcs	1b784 <close@plt+0xa6a0>
   1b628:	ldr	r0, [fp, #-12]
   1b62c:	cmp	r0, #0
   1b630:	bcs	1b700 <close@plt+0xa61c>
   1b634:	b	1b638 <close@plt+0xa554>
   1b638:	ldr	r0, [fp, #-12]
   1b63c:	ldr	r2, [fp, #-16]
   1b640:	mvn	r1, #0
   1b644:	mvn	r3, #-2147483648	; 0x80000000
   1b648:	mov	ip, #0
   1b64c:	str	r0, [fp, #-56]	; 0xffffffc8
   1b650:	mov	r0, r1
   1b654:	mov	r1, r3
   1b658:	mov	r3, ip
   1b65c:	bl	1c3ec <close@plt+0xb308>
   1b660:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1b664:	subs	r0, r2, r0
   1b668:	rscs	r1, r1, #0
   1b66c:	str	r0, [fp, #-60]	; 0xffffffc4
   1b670:	str	r1, [fp, #-64]	; 0xffffffc0
   1b674:	blt	1b844 <close@plt+0xa760>
   1b678:	b	1b858 <close@plt+0xa774>
   1b67c:	b	1b690 <close@plt+0xa5ac>
   1b680:	ldr	r0, [fp, #-16]
   1b684:	cmp	r0, #1
   1b688:	bcc	1b6a0 <close@plt+0xa5bc>
   1b68c:	b	1b6b4 <close@plt+0xa5d0>
   1b690:	ldr	r0, [fp, #-16]
   1b694:	movw	r1, #0
   1b698:	cmp	r1, r0
   1b69c:	bcs	1b6b4 <close@plt+0xa5d0>
   1b6a0:	mov	r0, #0
   1b6a4:	mvn	r1, #0
   1b6a8:	str	r1, [fp, #-68]	; 0xffffffbc
   1b6ac:	str	r0, [fp, #-72]	; 0xffffffb8
   1b6b0:	b	1b6d8 <close@plt+0xa5f4>
   1b6b4:	ldr	r0, [fp, #-16]
   1b6b8:	rsb	r2, r0, #0
   1b6bc:	mvn	r0, #0
   1b6c0:	mvn	r1, #-2147483648	; 0x80000000
   1b6c4:	mov	r3, #0
   1b6c8:	bl	1c3ec <close@plt+0xb308>
   1b6cc:	str	r0, [fp, #-68]	; 0xffffffbc
   1b6d0:	str	r1, [fp, #-72]	; 0xffffffb8
   1b6d4:	b	1b6d8 <close@plt+0xa5f4>
   1b6d8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1b6dc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1b6e0:	ldr	r2, [fp, #-12]
   1b6e4:	mvn	r2, r2
   1b6e8:	subs	r1, r2, r1
   1b6ec:	rscs	r0, r0, #0
   1b6f0:	str	r1, [fp, #-76]	; 0xffffffb4
   1b6f4:	str	r0, [fp, #-80]	; 0xffffffb0
   1b6f8:	bge	1b844 <close@plt+0xa760>
   1b6fc:	b	1b858 <close@plt+0xa774>
   1b700:	ldr	r0, [fp, #-16]
   1b704:	cmn	r0, #1
   1b708:	bne	1b750 <close@plt+0xa66c>
   1b70c:	b	1b730 <close@plt+0xa64c>
   1b710:	ldr	r0, [fp, #-12]
   1b714:	rsbs	r0, r0, #0
   1b718:	mov	r1, #0
   1b71c:	sbcs	r1, r1, #-2147483648	; 0x80000000
   1b720:	str	r0, [fp, #-84]	; 0xffffffac
   1b724:	str	r1, [sp, #88]	; 0x58
   1b728:	blt	1b844 <close@plt+0xa760>
   1b72c:	b	1b858 <close@plt+0xa774>
   1b730:	ldr	r0, [fp, #-12]
   1b734:	movw	r1, #0
   1b738:	cmp	r1, r0
   1b73c:	bcs	1b858 <close@plt+0xa774>
   1b740:	mov	r0, #0
   1b744:	cmp	r0, #0
   1b748:	bne	1b844 <close@plt+0xa760>
   1b74c:	b	1b858 <close@plt+0xa774>
   1b750:	ldr	r2, [fp, #-16]
   1b754:	mov	r1, #-2147483648	; 0x80000000
   1b758:	mov	r0, #0
   1b75c:	str	r0, [sp, #84]	; 0x54
   1b760:	ldr	r3, [sp, #84]	; 0x54
   1b764:	bl	1c318 <close@plt+0xb234>
   1b768:	ldr	r2, [fp, #-12]
   1b76c:	subs	r0, r0, r2
   1b770:	sbcs	r1, r1, #0
   1b774:	str	r0, [sp, #80]	; 0x50
   1b778:	str	r1, [sp, #76]	; 0x4c
   1b77c:	blt	1b844 <close@plt+0xa760>
   1b780:	b	1b858 <close@plt+0xa774>
   1b784:	ldr	r0, [fp, #-16]
   1b788:	cmp	r0, #0
   1b78c:	bne	1b794 <close@plt+0xa6b0>
   1b790:	b	1b858 <close@plt+0xa774>
   1b794:	ldr	r0, [fp, #-12]
   1b798:	cmp	r0, #0
   1b79c:	bcs	1b814 <close@plt+0xa730>
   1b7a0:	ldr	r0, [fp, #-12]
   1b7a4:	cmn	r0, #1
   1b7a8:	bne	1b7e0 <close@plt+0xa6fc>
   1b7ac:	b	1b7d0 <close@plt+0xa6ec>
   1b7b0:	ldr	r0, [fp, #-16]
   1b7b4:	rsbs	r0, r0, #0
   1b7b8:	mov	r1, #0
   1b7bc:	sbcs	r1, r1, #-2147483648	; 0x80000000
   1b7c0:	str	r0, [sp, #72]	; 0x48
   1b7c4:	str	r1, [sp, #68]	; 0x44
   1b7c8:	blt	1b844 <close@plt+0xa760>
   1b7cc:	b	1b858 <close@plt+0xa774>
   1b7d0:	mov	r0, #0
   1b7d4:	cmp	r0, #0
   1b7d8:	bne	1b844 <close@plt+0xa760>
   1b7dc:	b	1b858 <close@plt+0xa774>
   1b7e0:	ldr	r2, [fp, #-12]
   1b7e4:	mov	r1, #-2147483648	; 0x80000000
   1b7e8:	mov	r0, #0
   1b7ec:	str	r0, [sp, #64]	; 0x40
   1b7f0:	ldr	r3, [sp, #64]	; 0x40
   1b7f4:	bl	1c318 <close@plt+0xb234>
   1b7f8:	ldr	r2, [fp, #-16]
   1b7fc:	subs	r0, r0, r2
   1b800:	sbcs	r1, r1, #0
   1b804:	str	r0, [sp, #60]	; 0x3c
   1b808:	str	r1, [sp, #56]	; 0x38
   1b80c:	blt	1b844 <close@plt+0xa760>
   1b810:	b	1b858 <close@plt+0xa774>
   1b814:	ldr	r2, [fp, #-16]
   1b818:	mvn	r0, #0
   1b81c:	mvn	r1, #-2147483648	; 0x80000000
   1b820:	mov	r3, #0
   1b824:	bl	1c3ec <close@plt+0xb308>
   1b828:	ldr	r2, [fp, #-12]
   1b82c:	subs	r0, r0, r2
   1b830:	sbcs	r1, r1, #0
   1b834:	str	r0, [sp, #52]	; 0x34
   1b838:	str	r1, [sp, #48]	; 0x30
   1b83c:	bge	1b858 <close@plt+0xa774>
   1b840:	b	1b844 <close@plt+0xa760>
   1b844:	ldr	r0, [fp, #-12]
   1b848:	ldr	r1, [fp, #-16]
   1b84c:	mul	r0, r0, r1
   1b850:	str	r0, [fp, #-20]	; 0xffffffec
   1b854:	b	1baa0 <close@plt+0xa9bc>
   1b858:	ldr	r0, [fp, #-12]
   1b85c:	ldr	r1, [fp, #-16]
   1b860:	mul	r0, r0, r1
   1b864:	str	r0, [fp, #-20]	; 0xffffffec
   1b868:	b	1bab8 <close@plt+0xa9d4>
   1b86c:	ldr	r0, [fp, #-16]
   1b870:	cmp	r0, #0
   1b874:	bcs	1b9c0 <close@plt+0xa8dc>
   1b878:	ldr	r0, [fp, #-12]
   1b87c:	cmp	r0, #0
   1b880:	bcs	1b948 <close@plt+0xa864>
   1b884:	b	1b8c0 <close@plt+0xa7dc>
   1b888:	ldr	r0, [fp, #-12]
   1b88c:	ldr	r2, [fp, #-16]
   1b890:	mvn	r1, #0
   1b894:	mov	r3, #0
   1b898:	str	r0, [sp, #44]	; 0x2c
   1b89c:	mov	r0, r1
   1b8a0:	bl	1c3ec <close@plt+0xb308>
   1b8a4:	ldr	r2, [sp, #44]	; 0x2c
   1b8a8:	subs	r0, r2, r0
   1b8ac:	rscs	r1, r1, #0
   1b8b0:	str	r0, [sp, #40]	; 0x28
   1b8b4:	str	r1, [sp, #36]	; 0x24
   1b8b8:	bcc	1ba78 <close@plt+0xa994>
   1b8bc:	b	1ba8c <close@plt+0xa9a8>
   1b8c0:	b	1b8d4 <close@plt+0xa7f0>
   1b8c4:	ldr	r0, [fp, #-16]
   1b8c8:	cmp	r0, #1
   1b8cc:	bcc	1b8e4 <close@plt+0xa800>
   1b8d0:	b	1b8f8 <close@plt+0xa814>
   1b8d4:	ldr	r0, [fp, #-16]
   1b8d8:	movw	r1, #0
   1b8dc:	cmp	r1, r0
   1b8e0:	bcs	1b8f8 <close@plt+0xa814>
   1b8e4:	mov	r0, #1
   1b8e8:	mvn	r1, #0
   1b8ec:	str	r1, [sp, #32]
   1b8f0:	str	r0, [sp, #28]
   1b8f4:	b	1b920 <close@plt+0xa83c>
   1b8f8:	ldr	r0, [fp, #-16]
   1b8fc:	rsb	r2, r0, #0
   1b900:	mvn	r0, #0
   1b904:	mov	r3, #0
   1b908:	str	r0, [sp, #24]
   1b90c:	ldr	r1, [sp, #24]
   1b910:	bl	1c3ec <close@plt+0xb308>
   1b914:	str	r0, [sp, #32]
   1b918:	str	r1, [sp, #28]
   1b91c:	b	1b920 <close@plt+0xa83c>
   1b920:	ldr	r0, [sp, #28]
   1b924:	ldr	r1, [sp, #32]
   1b928:	ldr	r2, [fp, #-12]
   1b92c:	mvn	r2, r2
   1b930:	subs	r1, r2, r1
   1b934:	rscs	r0, r0, #0
   1b938:	str	r1, [sp, #20]
   1b93c:	str	r0, [sp, #16]
   1b940:	bcs	1ba78 <close@plt+0xa994>
   1b944:	b	1ba8c <close@plt+0xa9a8>
   1b948:	b	1b950 <close@plt+0xa86c>
   1b94c:	b	1b954 <close@plt+0xa870>
   1b950:	b	1b9a4 <close@plt+0xa8c0>
   1b954:	ldr	r0, [fp, #-16]
   1b958:	cmn	r0, #1
   1b95c:	bne	1b9a4 <close@plt+0xa8c0>
   1b960:	b	1b97c <close@plt+0xa898>
   1b964:	ldr	r0, [fp, #-12]
   1b968:	add	r0, r0, #0
   1b96c:	movw	r1, #0
   1b970:	cmp	r1, r0
   1b974:	bcc	1ba78 <close@plt+0xa994>
   1b978:	b	1ba8c <close@plt+0xa9a8>
   1b97c:	ldr	r0, [fp, #-12]
   1b980:	movw	r1, #0
   1b984:	cmp	r1, r0
   1b988:	bcs	1ba8c <close@plt+0xa9a8>
   1b98c:	ldr	r0, [fp, #-12]
   1b990:	sub	r0, r0, #1
   1b994:	mvn	r1, #0
   1b998:	cmp	r1, r0
   1b99c:	bcc	1ba78 <close@plt+0xa994>
   1b9a0:	b	1ba8c <close@plt+0xa9a8>
   1b9a4:	ldr	r0, [fp, #-16]
   1b9a8:	movw	r1, #0
   1b9ac:	udiv	r0, r1, r0
   1b9b0:	ldr	r1, [fp, #-12]
   1b9b4:	cmp	r0, r1
   1b9b8:	bcc	1ba78 <close@plt+0xa994>
   1b9bc:	b	1ba8c <close@plt+0xa9a8>
   1b9c0:	ldr	r0, [fp, #-16]
   1b9c4:	cmp	r0, #0
   1b9c8:	bne	1b9d0 <close@plt+0xa8ec>
   1b9cc:	b	1ba8c <close@plt+0xa9a8>
   1b9d0:	ldr	r0, [fp, #-12]
   1b9d4:	cmp	r0, #0
   1b9d8:	bcs	1ba44 <close@plt+0xa960>
   1b9dc:	b	1b9e4 <close@plt+0xa900>
   1b9e0:	b	1b9e8 <close@plt+0xa904>
   1b9e4:	b	1ba28 <close@plt+0xa944>
   1b9e8:	ldr	r0, [fp, #-12]
   1b9ec:	cmn	r0, #1
   1b9f0:	bne	1ba28 <close@plt+0xa944>
   1b9f4:	b	1ba10 <close@plt+0xa92c>
   1b9f8:	ldr	r0, [fp, #-16]
   1b9fc:	add	r0, r0, #0
   1ba00:	movw	r1, #0
   1ba04:	cmp	r1, r0
   1ba08:	bcc	1ba78 <close@plt+0xa994>
   1ba0c:	b	1ba8c <close@plt+0xa9a8>
   1ba10:	ldr	r0, [fp, #-16]
   1ba14:	sub	r0, r0, #1
   1ba18:	mvn	r1, #0
   1ba1c:	cmp	r1, r0
   1ba20:	bcc	1ba78 <close@plt+0xa994>
   1ba24:	b	1ba8c <close@plt+0xa9a8>
   1ba28:	ldr	r0, [fp, #-12]
   1ba2c:	movw	r1, #0
   1ba30:	udiv	r0, r1, r0
   1ba34:	ldr	r1, [fp, #-16]
   1ba38:	cmp	r0, r1
   1ba3c:	bcc	1ba78 <close@plt+0xa994>
   1ba40:	b	1ba8c <close@plt+0xa9a8>
   1ba44:	ldr	r2, [fp, #-16]
   1ba48:	mvn	r0, #0
   1ba4c:	mov	r3, #0
   1ba50:	str	r0, [sp, #12]
   1ba54:	ldr	r1, [sp, #12]
   1ba58:	bl	1c3ec <close@plt+0xb308>
   1ba5c:	ldr	r2, [fp, #-12]
   1ba60:	subs	r0, r0, r2
   1ba64:	sbcs	r1, r1, #0
   1ba68:	str	r0, [sp, #8]
   1ba6c:	str	r1, [sp, #4]
   1ba70:	bcs	1ba8c <close@plt+0xa9a8>
   1ba74:	b	1ba78 <close@plt+0xa994>
   1ba78:	ldr	r0, [fp, #-12]
   1ba7c:	ldr	r1, [fp, #-16]
   1ba80:	mul	r0, r0, r1
   1ba84:	str	r0, [fp, #-20]	; 0xffffffec
   1ba88:	b	1baa0 <close@plt+0xa9bc>
   1ba8c:	ldr	r0, [fp, #-12]
   1ba90:	ldr	r1, [fp, #-16]
   1ba94:	mul	r0, r0, r1
   1ba98:	str	r0, [fp, #-20]	; 0xffffffec
   1ba9c:	b	1bab8 <close@plt+0xa9d4>
   1baa0:	bl	11030 <__errno_location@plt>
   1baa4:	movw	lr, #12
   1baa8:	str	lr, [r0]
   1baac:	movw	r0, #0
   1bab0:	str	r0, [fp, #-4]
   1bab4:	b	1bac8 <close@plt+0xa9e4>
   1bab8:	ldr	r0, [fp, #-8]
   1babc:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bac0:	bl	19f5c <close@plt+0x8e78>
   1bac4:	str	r0, [fp, #-4]
   1bac8:	ldr	r0, [fp, #-4]
   1bacc:	mov	sp, fp
   1bad0:	pop	{fp, pc}
   1bad4:	svcvc	0x00ffffff
   1bad8:	andhi	r0, r0, r0
   1badc:			; <UNDEFINED> instruction: 0xffff8000
   1bae0:	sub	sp, sp, #12
   1bae4:	str	r0, [sp, #4]
   1bae8:	ldr	r0, [sp, #4]
   1baec:	sub	r1, r0, #48	; 0x30
   1baf0:	cmp	r1, #10
   1baf4:	str	r0, [sp]
   1baf8:	bcc	1bb28 <close@plt+0xaa44>
   1bafc:	b	1bb00 <close@plt+0xaa1c>
   1bb00:	ldr	r0, [sp]
   1bb04:	sub	r1, r0, #65	; 0x41
   1bb08:	cmp	r1, #26
   1bb0c:	bcc	1bb28 <close@plt+0xaa44>
   1bb10:	b	1bb14 <close@plt+0xaa30>
   1bb14:	ldr	r0, [sp]
   1bb18:	sub	r1, r0, #97	; 0x61
   1bb1c:	cmp	r1, #25
   1bb20:	bhi	1bb38 <close@plt+0xaa54>
   1bb24:	b	1bb28 <close@plt+0xaa44>
   1bb28:	movw	r0, #1
   1bb2c:	and	r0, r0, #1
   1bb30:	strb	r0, [sp, #11]
   1bb34:	b	1bb44 <close@plt+0xaa60>
   1bb38:	movw	r0, #0
   1bb3c:	and	r0, r0, #1
   1bb40:	strb	r0, [sp, #11]
   1bb44:	ldrb	r0, [sp, #11]
   1bb48:	and	r0, r0, #1
   1bb4c:	add	sp, sp, #12
   1bb50:	bx	lr
   1bb54:	sub	sp, sp, #12
   1bb58:	str	r0, [sp, #4]
   1bb5c:	ldr	r0, [sp, #4]
   1bb60:	sub	r1, r0, #65	; 0x41
   1bb64:	cmp	r1, #26
   1bb68:	str	r0, [sp]
   1bb6c:	bcc	1bb88 <close@plt+0xaaa4>
   1bb70:	b	1bb74 <close@plt+0xaa90>
   1bb74:	ldr	r0, [sp]
   1bb78:	sub	r1, r0, #97	; 0x61
   1bb7c:	cmp	r1, #25
   1bb80:	bhi	1bb98 <close@plt+0xaab4>
   1bb84:	b	1bb88 <close@plt+0xaaa4>
   1bb88:	movw	r0, #1
   1bb8c:	and	r0, r0, #1
   1bb90:	strb	r0, [sp, #11]
   1bb94:	b	1bba4 <close@plt+0xaac0>
   1bb98:	movw	r0, #0
   1bb9c:	and	r0, r0, #1
   1bba0:	strb	r0, [sp, #11]
   1bba4:	ldrb	r0, [sp, #11]
   1bba8:	and	r0, r0, #1
   1bbac:	add	sp, sp, #12
   1bbb0:	bx	lr
   1bbb4:	sub	sp, sp, #8
   1bbb8:	str	r0, [sp]
   1bbbc:	ldr	r0, [sp]
   1bbc0:	cmp	r0, #127	; 0x7f
   1bbc4:	bhi	1bbdc <close@plt+0xaaf8>
   1bbc8:	b	1bbcc <close@plt+0xaae8>
   1bbcc:	movw	r0, #1
   1bbd0:	and	r0, r0, #1
   1bbd4:	strb	r0, [sp, #7]
   1bbd8:	b	1bbe8 <close@plt+0xab04>
   1bbdc:	movw	r0, #0
   1bbe0:	and	r0, r0, #1
   1bbe4:	strb	r0, [sp, #7]
   1bbe8:	ldrb	r0, [sp, #7]
   1bbec:	and	r0, r0, #1
   1bbf0:	add	sp, sp, #8
   1bbf4:	bx	lr
   1bbf8:	sub	sp, sp, #8
   1bbfc:	str	r0, [sp, #4]
   1bc00:	ldr	r0, [sp, #4]
   1bc04:	cmp	r0, #32
   1bc08:	movw	r0, #1
   1bc0c:	str	r0, [sp]
   1bc10:	beq	1bc28 <close@plt+0xab44>
   1bc14:	ldr	r0, [sp, #4]
   1bc18:	cmp	r0, #9
   1bc1c:	movw	r0, #0
   1bc20:	moveq	r0, #1
   1bc24:	str	r0, [sp]
   1bc28:	ldr	r0, [sp]
   1bc2c:	and	r0, r0, #1
   1bc30:	add	sp, sp, #8
   1bc34:	bx	lr
   1bc38:	sub	sp, sp, #12
   1bc3c:	str	r0, [sp, #4]
   1bc40:	ldr	r0, [sp, #4]
   1bc44:	cmp	r0, #32
   1bc48:	str	r0, [sp]
   1bc4c:	bcc	1bc64 <close@plt+0xab80>
   1bc50:	b	1bc54 <close@plt+0xab70>
   1bc54:	ldr	r0, [sp]
   1bc58:	cmp	r0, #127	; 0x7f
   1bc5c:	bne	1bc74 <close@plt+0xab90>
   1bc60:	b	1bc64 <close@plt+0xab80>
   1bc64:	movw	r0, #1
   1bc68:	and	r0, r0, #1
   1bc6c:	strb	r0, [sp, #11]
   1bc70:	b	1bc80 <close@plt+0xab9c>
   1bc74:	movw	r0, #0
   1bc78:	and	r0, r0, #1
   1bc7c:	strb	r0, [sp, #11]
   1bc80:	ldrb	r0, [sp, #11]
   1bc84:	and	r0, r0, #1
   1bc88:	add	sp, sp, #12
   1bc8c:	bx	lr
   1bc90:	sub	sp, sp, #8
   1bc94:	str	r0, [sp]
   1bc98:	ldr	r0, [sp]
   1bc9c:	sub	r0, r0, #48	; 0x30
   1bca0:	cmp	r0, #9
   1bca4:	bhi	1bcbc <close@plt+0xabd8>
   1bca8:	b	1bcac <close@plt+0xabc8>
   1bcac:	movw	r0, #1
   1bcb0:	and	r0, r0, #1
   1bcb4:	strb	r0, [sp, #7]
   1bcb8:	b	1bcc8 <close@plt+0xabe4>
   1bcbc:	movw	r0, #0
   1bcc0:	and	r0, r0, #1
   1bcc4:	strb	r0, [sp, #7]
   1bcc8:	ldrb	r0, [sp, #7]
   1bccc:	and	r0, r0, #1
   1bcd0:	add	sp, sp, #8
   1bcd4:	bx	lr
   1bcd8:	sub	sp, sp, #8
   1bcdc:	str	r0, [sp]
   1bce0:	ldr	r0, [sp]
   1bce4:	sub	r0, r0, #33	; 0x21
   1bce8:	cmp	r0, #93	; 0x5d
   1bcec:	bhi	1bd04 <close@plt+0xac20>
   1bcf0:	b	1bcf4 <close@plt+0xac10>
   1bcf4:	movw	r0, #1
   1bcf8:	and	r0, r0, #1
   1bcfc:	strb	r0, [sp, #7]
   1bd00:	b	1bd10 <close@plt+0xac2c>
   1bd04:	movw	r0, #0
   1bd08:	and	r0, r0, #1
   1bd0c:	strb	r0, [sp, #7]
   1bd10:	ldrb	r0, [sp, #7]
   1bd14:	and	r0, r0, #1
   1bd18:	add	sp, sp, #8
   1bd1c:	bx	lr
   1bd20:	sub	sp, sp, #8
   1bd24:	str	r0, [sp]
   1bd28:	ldr	r0, [sp]
   1bd2c:	sub	r0, r0, #97	; 0x61
   1bd30:	cmp	r0, #25
   1bd34:	bhi	1bd4c <close@plt+0xac68>
   1bd38:	b	1bd3c <close@plt+0xac58>
   1bd3c:	movw	r0, #1
   1bd40:	and	r0, r0, #1
   1bd44:	strb	r0, [sp, #7]
   1bd48:	b	1bd58 <close@plt+0xac74>
   1bd4c:	movw	r0, #0
   1bd50:	and	r0, r0, #1
   1bd54:	strb	r0, [sp, #7]
   1bd58:	ldrb	r0, [sp, #7]
   1bd5c:	and	r0, r0, #1
   1bd60:	add	sp, sp, #8
   1bd64:	bx	lr
   1bd68:	sub	sp, sp, #8
   1bd6c:	str	r0, [sp]
   1bd70:	ldr	r0, [sp]
   1bd74:	sub	r0, r0, #32
   1bd78:	cmp	r0, #94	; 0x5e
   1bd7c:	bhi	1bd94 <close@plt+0xacb0>
   1bd80:	b	1bd84 <close@plt+0xaca0>
   1bd84:	movw	r0, #1
   1bd88:	and	r0, r0, #1
   1bd8c:	strb	r0, [sp, #7]
   1bd90:	b	1bda0 <close@plt+0xacbc>
   1bd94:	movw	r0, #0
   1bd98:	and	r0, r0, #1
   1bd9c:	strb	r0, [sp, #7]
   1bda0:	ldrb	r0, [sp, #7]
   1bda4:	and	r0, r0, #1
   1bda8:	add	sp, sp, #8
   1bdac:	bx	lr
   1bdb0:	sub	sp, sp, #12
   1bdb4:	str	r0, [sp, #4]
   1bdb8:	ldr	r0, [sp, #4]
   1bdbc:	sub	r0, r0, #33	; 0x21
   1bdc0:	cmp	r0, #93	; 0x5d
   1bdc4:	str	r0, [sp]
   1bdc8:	bhi	1bf64 <close@plt+0xae80>
   1bdcc:	add	r0, pc, #8
   1bdd0:	ldr	r1, [sp]
   1bdd4:	ldr	r0, [r0, r1, lsl #2]
   1bdd8:	mov	pc, r0
   1bddc:	andeq	fp, r1, r4, asr pc
   1bde0:	andeq	fp, r1, r4, asr pc
   1bde4:	andeq	fp, r1, r4, asr pc
   1bde8:	andeq	fp, r1, r4, asr pc
   1bdec:	andeq	fp, r1, r4, asr pc
   1bdf0:	andeq	fp, r1, r4, asr pc
   1bdf4:	andeq	fp, r1, r4, asr pc
   1bdf8:	andeq	fp, r1, r4, asr pc
   1bdfc:	andeq	fp, r1, r4, asr pc
   1be00:	andeq	fp, r1, r4, asr pc
   1be04:	andeq	fp, r1, r4, asr pc
   1be08:	andeq	fp, r1, r4, asr pc
   1be0c:	andeq	fp, r1, r4, asr pc
   1be10:	andeq	fp, r1, r4, asr pc
   1be14:	andeq	fp, r1, r4, asr pc
   1be18:	andeq	fp, r1, r4, ror #30
   1be1c:	andeq	fp, r1, r4, ror #30
   1be20:	andeq	fp, r1, r4, ror #30
   1be24:	andeq	fp, r1, r4, ror #30
   1be28:	andeq	fp, r1, r4, ror #30
   1be2c:	andeq	fp, r1, r4, ror #30
   1be30:	andeq	fp, r1, r4, ror #30
   1be34:	andeq	fp, r1, r4, ror #30
   1be38:	andeq	fp, r1, r4, ror #30
   1be3c:	andeq	fp, r1, r4, ror #30
   1be40:	andeq	fp, r1, r4, asr pc
   1be44:	andeq	fp, r1, r4, asr pc
   1be48:	andeq	fp, r1, r4, asr pc
   1be4c:	andeq	fp, r1, r4, asr pc
   1be50:	andeq	fp, r1, r4, asr pc
   1be54:	andeq	fp, r1, r4, asr pc
   1be58:	andeq	fp, r1, r4, asr pc
   1be5c:	andeq	fp, r1, r4, ror #30
   1be60:	andeq	fp, r1, r4, ror #30
   1be64:	andeq	fp, r1, r4, ror #30
   1be68:	andeq	fp, r1, r4, ror #30
   1be6c:	andeq	fp, r1, r4, ror #30
   1be70:	andeq	fp, r1, r4, ror #30
   1be74:	andeq	fp, r1, r4, ror #30
   1be78:	andeq	fp, r1, r4, ror #30
   1be7c:	andeq	fp, r1, r4, ror #30
   1be80:	andeq	fp, r1, r4, ror #30
   1be84:	andeq	fp, r1, r4, ror #30
   1be88:	andeq	fp, r1, r4, ror #30
   1be8c:	andeq	fp, r1, r4, ror #30
   1be90:	andeq	fp, r1, r4, ror #30
   1be94:	andeq	fp, r1, r4, ror #30
   1be98:	andeq	fp, r1, r4, ror #30
   1be9c:	andeq	fp, r1, r4, ror #30
   1bea0:	andeq	fp, r1, r4, ror #30
   1bea4:	andeq	fp, r1, r4, ror #30
   1bea8:	andeq	fp, r1, r4, ror #30
   1beac:	andeq	fp, r1, r4, ror #30
   1beb0:	andeq	fp, r1, r4, ror #30
   1beb4:	andeq	fp, r1, r4, ror #30
   1beb8:	andeq	fp, r1, r4, ror #30
   1bebc:	andeq	fp, r1, r4, ror #30
   1bec0:	andeq	fp, r1, r4, ror #30
   1bec4:	andeq	fp, r1, r4, asr pc
   1bec8:	andeq	fp, r1, r4, asr pc
   1becc:	andeq	fp, r1, r4, asr pc
   1bed0:	andeq	fp, r1, r4, asr pc
   1bed4:	andeq	fp, r1, r4, asr pc
   1bed8:	andeq	fp, r1, r4, asr pc
   1bedc:	andeq	fp, r1, r4, ror #30
   1bee0:	andeq	fp, r1, r4, ror #30
   1bee4:	andeq	fp, r1, r4, ror #30
   1bee8:	andeq	fp, r1, r4, ror #30
   1beec:	andeq	fp, r1, r4, ror #30
   1bef0:	andeq	fp, r1, r4, ror #30
   1bef4:	andeq	fp, r1, r4, ror #30
   1bef8:	andeq	fp, r1, r4, ror #30
   1befc:	andeq	fp, r1, r4, ror #30
   1bf00:	andeq	fp, r1, r4, ror #30
   1bf04:	andeq	fp, r1, r4, ror #30
   1bf08:	andeq	fp, r1, r4, ror #30
   1bf0c:	andeq	fp, r1, r4, ror #30
   1bf10:	andeq	fp, r1, r4, ror #30
   1bf14:	andeq	fp, r1, r4, ror #30
   1bf18:	andeq	fp, r1, r4, ror #30
   1bf1c:	andeq	fp, r1, r4, ror #30
   1bf20:	andeq	fp, r1, r4, ror #30
   1bf24:	andeq	fp, r1, r4, ror #30
   1bf28:	andeq	fp, r1, r4, ror #30
   1bf2c:	andeq	fp, r1, r4, ror #30
   1bf30:	andeq	fp, r1, r4, ror #30
   1bf34:	andeq	fp, r1, r4, ror #30
   1bf38:	andeq	fp, r1, r4, ror #30
   1bf3c:	andeq	fp, r1, r4, ror #30
   1bf40:	andeq	fp, r1, r4, ror #30
   1bf44:	andeq	fp, r1, r4, asr pc
   1bf48:	andeq	fp, r1, r4, asr pc
   1bf4c:	andeq	fp, r1, r4, asr pc
   1bf50:	andeq	fp, r1, r4, asr pc
   1bf54:	movw	r0, #1
   1bf58:	and	r0, r0, #1
   1bf5c:	strb	r0, [sp, #11]
   1bf60:	b	1bf70 <close@plt+0xae8c>
   1bf64:	movw	r0, #0
   1bf68:	and	r0, r0, #1
   1bf6c:	strb	r0, [sp, #11]
   1bf70:	ldrb	r0, [sp, #11]
   1bf74:	and	r0, r0, #1
   1bf78:	add	sp, sp, #12
   1bf7c:	bx	lr
   1bf80:	sub	sp, sp, #12
   1bf84:	str	r0, [sp, #4]
   1bf88:	ldr	r0, [sp, #4]
   1bf8c:	sub	r1, r0, #9
   1bf90:	cmp	r1, #5
   1bf94:	str	r0, [sp]
   1bf98:	bcc	1bfb0 <close@plt+0xaecc>
   1bf9c:	b	1bfa0 <close@plt+0xaebc>
   1bfa0:	ldr	r0, [sp]
   1bfa4:	cmp	r0, #32
   1bfa8:	bne	1bfc0 <close@plt+0xaedc>
   1bfac:	b	1bfb0 <close@plt+0xaecc>
   1bfb0:	movw	r0, #1
   1bfb4:	and	r0, r0, #1
   1bfb8:	strb	r0, [sp, #11]
   1bfbc:	b	1bfcc <close@plt+0xaee8>
   1bfc0:	movw	r0, #0
   1bfc4:	and	r0, r0, #1
   1bfc8:	strb	r0, [sp, #11]
   1bfcc:	ldrb	r0, [sp, #11]
   1bfd0:	and	r0, r0, #1
   1bfd4:	add	sp, sp, #12
   1bfd8:	bx	lr
   1bfdc:	sub	sp, sp, #8
   1bfe0:	str	r0, [sp]
   1bfe4:	ldr	r0, [sp]
   1bfe8:	sub	r0, r0, #65	; 0x41
   1bfec:	cmp	r0, #25
   1bff0:	bhi	1c008 <close@plt+0xaf24>
   1bff4:	b	1bff8 <close@plt+0xaf14>
   1bff8:	movw	r0, #1
   1bffc:	and	r0, r0, #1
   1c000:	strb	r0, [sp, #7]
   1c004:	b	1c014 <close@plt+0xaf30>
   1c008:	movw	r0, #0
   1c00c:	and	r0, r0, #1
   1c010:	strb	r0, [sp, #7]
   1c014:	ldrb	r0, [sp, #7]
   1c018:	and	r0, r0, #1
   1c01c:	add	sp, sp, #8
   1c020:	bx	lr
   1c024:	sub	sp, sp, #12
   1c028:	str	r0, [sp, #4]
   1c02c:	ldr	r0, [sp, #4]
   1c030:	sub	r1, r0, #48	; 0x30
   1c034:	cmp	r1, #10
   1c038:	str	r0, [sp]
   1c03c:	bcc	1c06c <close@plt+0xaf88>
   1c040:	b	1c044 <close@plt+0xaf60>
   1c044:	ldr	r0, [sp]
   1c048:	sub	r1, r0, #65	; 0x41
   1c04c:	cmp	r1, #6
   1c050:	bcc	1c06c <close@plt+0xaf88>
   1c054:	b	1c058 <close@plt+0xaf74>
   1c058:	ldr	r0, [sp]
   1c05c:	sub	r1, r0, #97	; 0x61
   1c060:	cmp	r1, #5
   1c064:	bhi	1c07c <close@plt+0xaf98>
   1c068:	b	1c06c <close@plt+0xaf88>
   1c06c:	movw	r0, #1
   1c070:	and	r0, r0, #1
   1c074:	strb	r0, [sp, #11]
   1c078:	b	1c088 <close@plt+0xafa4>
   1c07c:	movw	r0, #0
   1c080:	and	r0, r0, #1
   1c084:	strb	r0, [sp, #11]
   1c088:	ldrb	r0, [sp, #11]
   1c08c:	and	r0, r0, #1
   1c090:	add	sp, sp, #12
   1c094:	bx	lr
   1c098:	sub	sp, sp, #8
   1c09c:	str	r0, [sp]
   1c0a0:	ldr	r0, [sp]
   1c0a4:	sub	r0, r0, #65	; 0x41
   1c0a8:	cmp	r0, #25
   1c0ac:	bhi	1c0c8 <close@plt+0xafe4>
   1c0b0:	b	1c0b4 <close@plt+0xafd0>
   1c0b4:	ldr	r0, [sp]
   1c0b8:	sub	r0, r0, #65	; 0x41
   1c0bc:	add	r0, r0, #97	; 0x61
   1c0c0:	str	r0, [sp, #4]
   1c0c4:	b	1c0d0 <close@plt+0xafec>
   1c0c8:	ldr	r0, [sp]
   1c0cc:	str	r0, [sp, #4]
   1c0d0:	ldr	r0, [sp, #4]
   1c0d4:	add	sp, sp, #8
   1c0d8:	bx	lr
   1c0dc:	sub	sp, sp, #8
   1c0e0:	str	r0, [sp]
   1c0e4:	ldr	r0, [sp]
   1c0e8:	sub	r0, r0, #97	; 0x61
   1c0ec:	cmp	r0, #25
   1c0f0:	bhi	1c10c <close@plt+0xb028>
   1c0f4:	b	1c0f8 <close@plt+0xb014>
   1c0f8:	ldr	r0, [sp]
   1c0fc:	sub	r0, r0, #97	; 0x61
   1c100:	add	r0, r0, #65	; 0x41
   1c104:	str	r0, [sp, #4]
   1c108:	b	1c114 <close@plt+0xb030>
   1c10c:	ldr	r0, [sp]
   1c110:	str	r0, [sp, #4]
   1c114:	ldr	r0, [sp, #4]
   1c118:	add	sp, sp, #8
   1c11c:	bx	lr
   1c120:	push	{r4, r5, fp, lr}
   1c124:	add	fp, sp, #8
   1c128:	sub	sp, sp, #272	; 0x110
   1c12c:	add	r1, sp, #7
   1c130:	str	r0, [fp, #-16]
   1c134:	ldr	r0, [fp, #-16]
   1c138:	movw	r2, #257	; 0x101
   1c13c:	bl	1c1bc <close@plt+0xb0d8>
   1c140:	cmp	r0, #0
   1c144:	beq	1c158 <close@plt+0xb074>
   1c148:	movw	r0, #0
   1c14c:	and	r0, r0, #1
   1c150:	strb	r0, [fp, #-9]
   1c154:	b	1c1ac <close@plt+0xb0c8>
   1c158:	add	r0, sp, #7
   1c15c:	movw	r1, #53547	; 0xd12b
   1c160:	movt	r1, #1
   1c164:	bl	10e80 <strcmp@plt>
   1c168:	cmp	r0, #0
   1c16c:	movw	r0, #1
   1c170:	str	r0, [sp]
   1c174:	beq	1c198 <close@plt+0xb0b4>
   1c178:	add	r0, sp, #7
   1c17c:	movw	r1, #53549	; 0xd12d
   1c180:	movt	r1, #1
   1c184:	bl	10e80 <strcmp@plt>
   1c188:	cmp	r0, #0
   1c18c:	movw	r0, #0
   1c190:	moveq	r0, #1
   1c194:	str	r0, [sp]
   1c198:	ldr	r0, [sp]
   1c19c:	mvn	r1, #0
   1c1a0:	eor	r0, r0, r1
   1c1a4:	and	r0, r0, #1
   1c1a8:	strb	r0, [fp, #-9]
   1c1ac:	ldrb	r0, [fp, #-9]
   1c1b0:	and	r0, r0, #1
   1c1b4:	sub	sp, fp, #8
   1c1b8:	pop	{r4, r5, fp, pc}
   1c1bc:	push	{fp, lr}
   1c1c0:	mov	fp, sp
   1c1c4:	sub	sp, sp, #16
   1c1c8:	str	r0, [fp, #-4]
   1c1cc:	str	r1, [sp, #8]
   1c1d0:	str	r2, [sp, #4]
   1c1d4:	ldr	r0, [fp, #-4]
   1c1d8:	ldr	r1, [sp, #8]
   1c1dc:	ldr	r2, [sp, #4]
   1c1e0:	bl	1c1ec <close@plt+0xb108>
   1c1e4:	mov	sp, fp
   1c1e8:	pop	{fp, pc}
   1c1ec:	push	{fp, lr}
   1c1f0:	mov	fp, sp
   1c1f4:	sub	sp, sp, #24
   1c1f8:	str	r0, [fp, #-8]
   1c1fc:	str	r1, [sp, #12]
   1c200:	str	r2, [sp, #8]
   1c204:	ldr	r0, [fp, #-8]
   1c208:	bl	1c2ec <close@plt+0xb208>
   1c20c:	str	r0, [sp, #4]
   1c210:	ldr	r0, [sp, #4]
   1c214:	movw	r1, #0
   1c218:	cmp	r0, r1
   1c21c:	bne	1c244 <close@plt+0xb160>
   1c220:	ldr	r0, [sp, #8]
   1c224:	cmp	r0, #0
   1c228:	bls	1c238 <close@plt+0xb154>
   1c22c:	ldr	r0, [sp, #12]
   1c230:	movw	r1, #0
   1c234:	strb	r1, [r0]
   1c238:	movw	r0, #22
   1c23c:	str	r0, [fp, #-4]
   1c240:	b	1c2c0 <close@plt+0xb1dc>
   1c244:	ldr	r0, [sp, #4]
   1c248:	bl	1100c <strlen@plt>
   1c24c:	str	r0, [sp]
   1c250:	ldr	r0, [sp]
   1c254:	ldr	lr, [sp, #8]
   1c258:	cmp	r0, lr
   1c25c:	bcs	1c280 <close@plt+0xb19c>
   1c260:	ldr	r0, [sp, #12]
   1c264:	ldr	r1, [sp, #4]
   1c268:	ldr	r2, [sp]
   1c26c:	add	r2, r2, #1
   1c270:	bl	10ee0 <memcpy@plt>
   1c274:	movw	r0, #0
   1c278:	str	r0, [fp, #-4]
   1c27c:	b	1c2c0 <close@plt+0xb1dc>
   1c280:	ldr	r0, [sp, #8]
   1c284:	cmp	r0, #0
   1c288:	bls	1c2b8 <close@plt+0xb1d4>
   1c28c:	ldr	r0, [sp, #12]
   1c290:	ldr	r1, [sp, #4]
   1c294:	ldr	r2, [sp, #8]
   1c298:	sub	r2, r2, #1
   1c29c:	bl	10ee0 <memcpy@plt>
   1c2a0:	ldr	r0, [sp, #12]
   1c2a4:	ldr	r1, [sp, #8]
   1c2a8:	sub	r1, r1, #1
   1c2ac:	add	r0, r0, r1
   1c2b0:	movw	r1, #0
   1c2b4:	strb	r1, [r0]
   1c2b8:	movw	r0, #34	; 0x22
   1c2bc:	str	r0, [fp, #-4]
   1c2c0:	ldr	r0, [fp, #-4]
   1c2c4:	mov	sp, fp
   1c2c8:	pop	{fp, pc}
   1c2cc:	push	{fp, lr}
   1c2d0:	mov	fp, sp
   1c2d4:	sub	sp, sp, #8
   1c2d8:	str	r0, [sp, #4]
   1c2dc:	ldr	r0, [sp, #4]
   1c2e0:	bl	1c2ec <close@plt+0xb208>
   1c2e4:	mov	sp, fp
   1c2e8:	pop	{fp, pc}
   1c2ec:	push	{fp, lr}
   1c2f0:	mov	fp, sp
   1c2f4:	sub	sp, sp, #8
   1c2f8:	str	r0, [sp, #4]
   1c2fc:	ldr	r0, [sp, #4]
   1c300:	movw	r1, #0
   1c304:	bl	11084 <setlocale@plt>
   1c308:	str	r0, [sp]
   1c30c:	ldr	r0, [sp]
   1c310:	mov	sp, fp
   1c314:	pop	{fp, pc}
   1c318:	cmp	r3, #0
   1c31c:	cmpeq	r2, #0
   1c320:	bne	1c344 <close@plt+0xb260>
   1c324:	cmp	r1, #0
   1c328:	movlt	r1, #-2147483648	; 0x80000000
   1c32c:	movlt	r0, #0
   1c330:	blt	1c340 <close@plt+0xb25c>
   1c334:	cmpeq	r0, #0
   1c338:	mvnne	r1, #-2147483648	; 0x80000000
   1c33c:	mvnne	r0, #0
   1c340:	b	1c428 <close@plt+0xb344>
   1c344:	sub	sp, sp, #8
   1c348:	push	{sp, lr}
   1c34c:	cmp	r1, #0
   1c350:	blt	1c370 <close@plt+0xb28c>
   1c354:	cmp	r3, #0
   1c358:	blt	1c3a4 <close@plt+0xb2c0>
   1c35c:	bl	1c438 <close@plt+0xb354>
   1c360:	ldr	lr, [sp, #4]
   1c364:	add	sp, sp, #8
   1c368:	pop	{r2, r3}
   1c36c:	bx	lr
   1c370:	rsbs	r0, r0, #0
   1c374:	sbc	r1, r1, r1, lsl #1
   1c378:	cmp	r3, #0
   1c37c:	blt	1c3c8 <close@plt+0xb2e4>
   1c380:	bl	1c438 <close@plt+0xb354>
   1c384:	ldr	lr, [sp, #4]
   1c388:	add	sp, sp, #8
   1c38c:	pop	{r2, r3}
   1c390:	rsbs	r0, r0, #0
   1c394:	sbc	r1, r1, r1, lsl #1
   1c398:	rsbs	r2, r2, #0
   1c39c:	sbc	r3, r3, r3, lsl #1
   1c3a0:	bx	lr
   1c3a4:	rsbs	r2, r2, #0
   1c3a8:	sbc	r3, r3, r3, lsl #1
   1c3ac:	bl	1c438 <close@plt+0xb354>
   1c3b0:	ldr	lr, [sp, #4]
   1c3b4:	add	sp, sp, #8
   1c3b8:	pop	{r2, r3}
   1c3bc:	rsbs	r0, r0, #0
   1c3c0:	sbc	r1, r1, r1, lsl #1
   1c3c4:	bx	lr
   1c3c8:	rsbs	r2, r2, #0
   1c3cc:	sbc	r3, r3, r3, lsl #1
   1c3d0:	bl	1c438 <close@plt+0xb354>
   1c3d4:	ldr	lr, [sp, #4]
   1c3d8:	add	sp, sp, #8
   1c3dc:	pop	{r2, r3}
   1c3e0:	rsbs	r2, r2, #0
   1c3e4:	sbc	r3, r3, r3, lsl #1
   1c3e8:	bx	lr
   1c3ec:	cmp	r3, #0
   1c3f0:	cmpeq	r2, #0
   1c3f4:	bne	1c40c <close@plt+0xb328>
   1c3f8:	cmp	r1, #0
   1c3fc:	cmpeq	r0, #0
   1c400:	mvnne	r1, #0
   1c404:	mvnne	r0, #0
   1c408:	b	1c428 <close@plt+0xb344>
   1c40c:	sub	sp, sp, #8
   1c410:	push	{sp, lr}
   1c414:	bl	1c438 <close@plt+0xb354>
   1c418:	ldr	lr, [sp, #4]
   1c41c:	add	sp, sp, #8
   1c420:	pop	{r2, r3}
   1c424:	bx	lr
   1c428:	push	{r1, lr}
   1c42c:	mov	r0, #8
   1c430:	bl	10e74 <raise@plt>
   1c434:	pop	{r1, pc}
   1c438:	cmp	r1, r3
   1c43c:	cmpeq	r0, r2
   1c440:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c444:	mov	r4, r0
   1c448:	movcc	r0, #0
   1c44c:	mov	r5, r1
   1c450:	ldr	lr, [sp, #36]	; 0x24
   1c454:	movcc	r1, r0
   1c458:	bcc	1c554 <close@plt+0xb470>
   1c45c:	cmp	r3, #0
   1c460:	clzeq	ip, r2
   1c464:	clzne	ip, r3
   1c468:	addeq	ip, ip, #32
   1c46c:	cmp	r5, #0
   1c470:	clzeq	r1, r4
   1c474:	addeq	r1, r1, #32
   1c478:	clzne	r1, r5
   1c47c:	sub	ip, ip, r1
   1c480:	sub	sl, ip, #32
   1c484:	lsl	r9, r3, ip
   1c488:	rsb	fp, ip, #32
   1c48c:	orr	r9, r9, r2, lsl sl
   1c490:	orr	r9, r9, r2, lsr fp
   1c494:	lsl	r8, r2, ip
   1c498:	cmp	r5, r9
   1c49c:	cmpeq	r4, r8
   1c4a0:	movcc	r0, #0
   1c4a4:	movcc	r1, r0
   1c4a8:	bcc	1c4c4 <close@plt+0xb3e0>
   1c4ac:	mov	r0, #1
   1c4b0:	subs	r4, r4, r8
   1c4b4:	lsl	r1, r0, sl
   1c4b8:	orr	r1, r1, r0, lsr fp
   1c4bc:	lsl	r0, r0, ip
   1c4c0:	sbc	r5, r5, r9
   1c4c4:	cmp	ip, #0
   1c4c8:	beq	1c554 <close@plt+0xb470>
   1c4cc:	lsr	r6, r8, #1
   1c4d0:	orr	r6, r6, r9, lsl #31
   1c4d4:	lsr	r7, r9, #1
   1c4d8:	mov	r2, ip
   1c4dc:	b	1c500 <close@plt+0xb41c>
   1c4e0:	subs	r3, r4, r6
   1c4e4:	sbc	r8, r5, r7
   1c4e8:	adds	r3, r3, r3
   1c4ec:	adc	r8, r8, r8
   1c4f0:	adds	r4, r3, #1
   1c4f4:	adc	r5, r8, #0
   1c4f8:	subs	r2, r2, #1
   1c4fc:	beq	1c51c <close@plt+0xb438>
   1c500:	cmp	r5, r7
   1c504:	cmpeq	r4, r6
   1c508:	bcs	1c4e0 <close@plt+0xb3fc>
   1c50c:	adds	r4, r4, r4
   1c510:	adc	r5, r5, r5
   1c514:	subs	r2, r2, #1
   1c518:	bne	1c500 <close@plt+0xb41c>
   1c51c:	lsr	r3, r4, ip
   1c520:	orr	r3, r3, r5, lsl fp
   1c524:	lsr	r2, r5, ip
   1c528:	orr	r3, r3, r5, lsr sl
   1c52c:	adds	r0, r0, r4
   1c530:	mov	r4, r3
   1c534:	lsl	r3, r2, ip
   1c538:	orr	r3, r3, r4, lsl sl
   1c53c:	lsl	ip, r4, ip
   1c540:	orr	r3, r3, r4, lsr fp
   1c544:	adc	r1, r1, r5
   1c548:	subs	r0, r0, ip
   1c54c:	mov	r5, r2
   1c550:	sbc	r1, r1, r3
   1c554:	cmp	lr, #0
   1c558:	strdne	r4, [lr]
   1c55c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c560:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c564:	mov	r7, r0
   1c568:	ldr	r6, [pc, #72]	; 1c5b8 <close@plt+0xb4d4>
   1c56c:	ldr	r5, [pc, #72]	; 1c5bc <close@plt+0xb4d8>
   1c570:	add	r6, pc, r6
   1c574:	add	r5, pc, r5
   1c578:	sub	r6, r6, r5
   1c57c:	mov	r8, r1
   1c580:	mov	r9, r2
   1c584:	bl	10e3c <calloc@plt-0x20>
   1c588:	asrs	r6, r6, #2
   1c58c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c590:	mov	r4, #0
   1c594:	add	r4, r4, #1
   1c598:	ldr	r3, [r5], #4
   1c59c:	mov	r2, r9
   1c5a0:	mov	r1, r8
   1c5a4:	mov	r0, r7
   1c5a8:	blx	r3
   1c5ac:	cmp	r6, r4
   1c5b0:	bne	1c594 <close@plt+0xb4b0>
   1c5b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c5b8:	muleq	r1, r4, r9
   1c5bc:	andeq	r1, r1, ip, lsl #19
   1c5c0:	bx	lr
   1c5c4:	ldr	r3, [pc, #12]	; 1c5d8 <close@plt+0xb4f4>
   1c5c8:	mov	r1, #0
   1c5cc:	add	r3, pc, r3
   1c5d0:	ldr	r2, [r3]
   1c5d4:	b	1103c <__cxa_atexit@plt>
   1c5d8:	andeq	r1, r1, ip, lsl fp
   1c5dc:	mov	r2, r1
   1c5e0:	mov	r1, r0
   1c5e4:	mov	r0, #3
   1c5e8:	b	10f34 <__fxstat64@plt>

Disassembly of section .fini:

0001c5ec <.fini>:
   1c5ec:	push	{r3, lr}
   1c5f0:	pop	{r3, pc}
