0.7
2020.2
May  7 2023
15:24:31
E:/FPGA-project/decorder/vivado_prj/project_1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
E:/FPGA-project/decorder/vivado_prj/project_1.srcs/sim_1/new/tb_decorder.v,1690790748,verilog,,,,tb_decorder,,,,,,,,
E:/FPGA-project/decorder/vivado_prj/project_1.srcs/sources_1/new/decorder.v,1690966892,verilog,,E:/FPGA-project/decorder/vivado_prj/project_1.srcs/sim_1/new/tb_decorder.v,,decorder,,,,,,,,
