// Seed: 633612434
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input tri id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    output wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    output logic id_10,
    output uwire id_11,
    output wor id_12
);
  wire id_14;
  module_0(
      id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14
  );
  wire id_15;
  wire id_16;
  wire id_17;
  always @(negedge id_14) id_10 = #1 id_6 != id_8;
endmodule
