$date
	Tue Feb 25 11:17:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_TB $end
$var wire 4 ! result [3:0] $end
$var wire 1 " carry_out $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % clk $end
$var reg 3 & opcode [2:0] $end
$scope module uut $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 1 % clk $end
$var wire 3 ) opcode [2:0] $end
$var reg 1 " carry_out $end
$var reg 4 * result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
b0 )
b101 (
b11 '
b0 &
0%
b101 $
b11 #
x"
bx !
$end
#5
b1000 !
b1000 *
0"
1%
#10
0%
b1 &
b1 )
b11 $
b11 (
b1001 #
b1001 '
#15
b110 !
b110 *
1%
#20
0%
b10 &
b10 )
b10 #
b10 '
#25
1%
#30
0%
b11 &
b11 )
b10 $
b10 (
b1000 #
b1000 '
#35
b100 !
b100 *
1%
#40
0%
b100 &
b100 )
b1100 $
b1100 (
b1010 #
b1010 '
#45
b1000 !
b1000 *
1%
#50
0%
b101 &
b101 )
b101 $
b101 (
#55
b1111 !
b1111 *
1%
#60
0%
b110 &
b110 )
#65
b101 !
b101 *
1%
#70
0%
