// Verilog instantiation template created from schematic C:\Users\Gabriel Santos\ULA\Mut.sch - Tue Feb 09 00:10:53 2016
//
// Notes: 
// To use this template to instantiate this component,cut-and-paste and then edit
//
// Instantiate the UUT
   Mut UUT (
		.Saida(    ), 
		.S0(    ), 
		.S1(    ), 
		.A0(    ), 
		.A1(    ), 
		.A2(    ), 
		.A3(    )
   );
