Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Dec  5 14:21:25 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_85_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 Delay1No9_instance/Y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Product1_1_impl_instance/sigProd_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.593ns (46.134%)  route 1.860ns (53.866%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 6.274 - 4.000 ) 
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.833ns (routing 0.783ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.712ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=79493, routed)       1.833     2.784    Delay1No9_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X127Y526       FDCE                                         r  Delay1No9_instance/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y526       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.863 f  Delay1No9_instance/Y_reg[9]/Q
                         net (fo=1, routed)           0.957     3.820    Product1_1_impl_instance/SignificandMultiplication/RR/A[9]
    DSP48E2_X15Y217      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.192     4.012 r  Product1_1_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     4.012    Product1_1_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X15Y217      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.076     4.088 r  Product1_1_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     4.088    Product1_1_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X15Y217      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[10])
                                                      0.505     4.593 f  Product1_1_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.593    Product1_1_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER.U<10>
    DSP48E2_X15Y217      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.047     4.640 r  Product1_1_impl_instance/SignificandMultiplication/RR/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.640    Product1_1_impl_instance/SignificandMultiplication/RR/DSP_M_DATA.U_DATA<10>
    DSP48E2_X15Y217      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.585     5.225 f  Product1_1_impl_instance/SignificandMultiplication/RR/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.225    Product1_1_impl_instance/SignificandMultiplication/RR/DSP_ALU.ALU_OUT<10>
    DSP48E2_X15Y217      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     5.334 r  Product1_1_impl_instance/SignificandMultiplication/RR/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.903     6.237    Product1_1_impl_instance/SignificandMultiplication_n_6
    SLICE_X124Y542       FDRE                                         r  Product1_1_impl_instance/sigProd_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=79493, routed)       1.614     6.274    Product1_1_impl_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X124Y542       FDRE                                         r  Product1_1_impl_instance/sigProd_d1_reg[10]/C
                         clock pessimism              0.366     6.640    
                         clock uncertainty           -0.035     6.605    
    SLICE_X124Y542       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     6.630    Product1_1_impl_instance/sigProd_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.630    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  0.393    




