<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AD9648_LLController</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AD9648_LLController</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>55a9299b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AD9648_LLController</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>55a9299b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>32d298c2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>adc_clk_gen_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_clk_no</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_clk_po</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_sync_clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_sync_clk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_dco_clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_sys_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_sys_clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start_transfer_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_data_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TxRegWidth&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>transfer_done_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_data_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.RxRegWidth&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cs_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sck_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdio_io</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>config_done_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ac_dc_coupling_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>com_sc_h_t_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>com_sc_l_t_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sc1_ac_h_t_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sc1_ac_l_t_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sc2_ac_h_t_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sc2_ac_l_t_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sc1_gain_h_t_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sc1_gain_l_t_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sc2_gain_h_t_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sc2_gain_l_t_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_data_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AdcRes&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rd_en_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>empty_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ch_AB_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>full_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>AdcRes</spirit:name>
        <spirit:displayName>Adcres</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AdcRes">14</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TxRegWidth</spirit:name>
        <spirit:displayName>Txregwidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TxRegWidth">24</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RxRegWidth</spirit:name>
        <spirit:displayName>Rxregwidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RxRegWidth">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RcvBits</spirit:name>
        <spirit:displayName>Rcvbits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RcvBits">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>Cpol</spirit:name>
        <spirit:displayName>Cpol</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.Cpol">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>Cpha</spirit:name>
        <spirit:displayName>Cpha</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.Cpha">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_generator_0/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/channel_demux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/config_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/control_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/data_path.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/front_detector.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cs_generator.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sck_generator.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spi_adapter.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AD9648_LLController.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_daf763fc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_0/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_generator_0/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/channel_demux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/config_unit.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/control_fsm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/data_path.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/front_detector.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cs_generator.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sck_generator.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spi_adapter.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AD9648_LLController.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ila_0/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AD9648_LLController_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_32d298c2</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AD9648_LLController_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>AdcRes</spirit:name>
      <spirit:displayName>Adcres</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AdcRes">14</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TxRegWidth</spirit:name>
      <spirit:displayName>Txregwidth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TxRegWidth">24</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RxRegWidth</spirit:name>
      <spirit:displayName>Rxregwidth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RxRegWidth">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RcvBits</spirit:name>
      <spirit:displayName>Rcvbits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RcvBits">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Cpol</spirit:name>
      <spirit:displayName>Cpol</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Cpol">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Cpha</spirit:name>
      <spirit:displayName>Cpha</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Cpha">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AD9648_LLController_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AD9648_LLController_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-05-14T11:08:25Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@494c83d0_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be7ed20_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a68945e_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@649f884a_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a501202_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef3228d_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4330fbf9_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6c922b_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2213a11f_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5785b2d2_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b898ba_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0bdb5a_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a3f15_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3e13a2_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b425b8_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a07216_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1829bce4_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503565fe_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a59485_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d37880_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37da1467_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6115f5_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e795b7_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac532bb_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe68479_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f2f4a4_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e069d8c_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601c01cd_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3189c8_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252c2367_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d92a7e_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57510d46_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70deb14_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3becd0d0_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ffb06a5_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426c5a78_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433ea04f_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c1e5b1_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e62731c_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b252312_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c56a9c5_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd85db8_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b01e933_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c402ec_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52189943_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d14a082_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6a726e_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b580823_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b19ff69_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a7b8836_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6caee9_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b67369_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d0aeda_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c44c91b_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7b9e53_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4213d0e7_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164b0d93_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6789ec5c_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1060eb3d_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762876f9_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41863412_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1000ada1_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b928960_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f62ff18_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7914c35_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2efb16cb_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5298b224_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc79fa4_ARCHIVE_LOCATION">c:/Users/Kostiantyn/Documents/xilinx_projects/ad9648_ll_ip</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="02e81edd"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1043aaa3"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="4513555c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="538612f4"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
