#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Aug  9 22:56:15 2024
# Process ID: 4784
# Current directory: E:/BITS/sem 2/Projects/Asynchronous FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11652 E:\BITS\sem 2\Projects\Asynchronous FIFO\Asynchronous FIFO.xpr
# Log file: E:/BITS/sem 2/Projects/Asynchronous FIFO/vivado.log
# Journal file: E:/BITS/sem 2/Projects/Asynchronous FIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 995.086 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/binary_to_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_gray
WARNING: [VRFC 10-3467] initial value of parameter 'size' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/binary_to_gray.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/d_flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flip_flop
WARNING: [VRFC 10-3467] initial value of parameter 'size' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/d_flip_flop.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
WARNING: [VRFC 10-3467] initial value of parameter 'FIFO_WIDTH' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_mem.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_top
INFO: [VRFC 10-2458] undeclared symbol wr_enable, assumed default net type wire [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv:34]
INFO: [VRFC 10-2458] undeclared symbol rd_enable, assumed default net type wire [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv:35]
INFO: [VRFC 10-2458] undeclared symbol rd_ptr_g1, assumed default net type wire [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv:50]
INFO: [VRFC 10-2458] undeclared symbol wr_ptr_g1, assumed default net type wire [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv:52]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/gray_to_binary.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_to_binary
WARNING: [VRFC 10-3467] initial value of parameter 'size' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/gray_to_binary.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/read_ptr_empty.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_ptr_empty
WARNING: [VRFC 10-3467] initial value of parameter 'PTR_WIDTH' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/read_ptr_empty.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/write_ptr_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_ptr_full
WARNING: [VRFC 10-3467] initial value of parameter 'PTR_WIDTH' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/write_ptr_full.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.sim/sim_1/behav/xsim'
"xelab -wto 256544a3d9434a9db6a7f3beb1802c01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 256544a3d9434a9db6a7f3beb1802c01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_out' [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_in' [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_out' [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'data_in' [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_mem(FIFO_WIDTH=32,FIFO_DEPT...
Compiling module xil_defaultlib.binary_to_gray(size=4)
Compiling module xil_defaultlib.gray_to_binary(size=4)
Compiling module xil_defaultlib.read_ptr_empty(PTR_WIDTH=3)
Compiling module xil_defaultlib.write_ptr_full(PTR_WIDTH=3)
Compiling module xil_defaultlib.d_flip_flop(size=4)
Compiling module xil_defaultlib.fifo_top_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/BITS/sem -notrace
couldn't read file "E:/BITS/sem": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Aug  9 23:01:57 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 995.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{E:/BITS/sem 2/Projects/Asynchronous FIFO/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {E:/BITS/sem 2/Projects/Asynchronous FIFO/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sim_1/new/tb.sv" Line 50
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 995.086 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 995.086 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 995.086 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/binary_to_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_gray
WARNING: [VRFC 10-3467] initial value of parameter 'size' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/binary_to_gray.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/d_flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flip_flop
WARNING: [VRFC 10-3467] initial value of parameter 'size' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/d_flip_flop.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
WARNING: [VRFC 10-3467] initial value of parameter 'FIFO_WIDTH' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_mem.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_top
INFO: [VRFC 10-2458] undeclared symbol wr_enable, assumed default net type wire [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv:34]
INFO: [VRFC 10-2458] undeclared symbol rd_enable, assumed default net type wire [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/gray_to_binary.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_to_binary
WARNING: [VRFC 10-3467] initial value of parameter 'size' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/gray_to_binary.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/read_ptr_empty.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_ptr_empty
WARNING: [VRFC 10-3467] initial value of parameter 'PTR_WIDTH' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/read_ptr_empty.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/write_ptr_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_ptr_full
WARNING: [VRFC 10-3467] initial value of parameter 'PTR_WIDTH' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/write_ptr_full.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.sim/sim_1/behav/xsim'
"xelab -wto 256544a3d9434a9db6a7f3beb1802c01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 256544a3d9434a9db6a7f3beb1802c01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_mem(FIFO_WIDTH=32,FIFO_DEPT...
Compiling module xil_defaultlib.binary_to_gray(size=4)
Compiling module xil_defaultlib.gray_to_binary(size=4)
Compiling module xil_defaultlib.read_ptr_empty(PTR_WIDTH=3)
Compiling module xil_defaultlib.write_ptr_full(PTR_WIDTH=3)
Compiling module xil_defaultlib.d_flip_flop(size=4)
Compiling module xil_defaultlib.fifo_top_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 300 ns : File "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sim_1/new/tb.sv" Line 50
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 995.086 ; gain = 0.000
export_ip_user_files -of_objects  [get_files {{E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/syn_ff.sv}}] -no_script -reset -force -quiet
remove_files  {{E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/syn_ff.sv}}
file delete -force {E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/syn_ff.sv}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/binary_to_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_gray
WARNING: [VRFC 10-3467] initial value of parameter 'size' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/binary_to_gray.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/d_flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_flip_flop
WARNING: [VRFC 10-3467] initial value of parameter 'size' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/d_flip_flop.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
WARNING: [VRFC 10-3467] initial value of parameter 'FIFO_WIDTH' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_mem.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_top
INFO: [VRFC 10-2458] undeclared symbol wr_enable, assumed default net type wire [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv:34]
INFO: [VRFC 10-2458] undeclared symbol rd_enable, assumed default net type wire [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/fifo_top.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/gray_to_binary.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_to_binary
WARNING: [VRFC 10-3467] initial value of parameter 'size' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/gray_to_binary.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/read_ptr_empty.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_ptr_empty
WARNING: [VRFC 10-3467] initial value of parameter 'PTR_WIDTH' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/read_ptr_empty.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/write_ptr_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_ptr_full
WARNING: [VRFC 10-3467] initial value of parameter 'PTR_WIDTH' is omitted [E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/write_ptr_full.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.sim/sim_1/behav/xsim'
"xelab -wto 256544a3d9434a9db6a7f3beb1802c01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 256544a3d9434a9db6a7f3beb1802c01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_mem(FIFO_WIDTH=32,FIFO_DEPT...
Compiling module xil_defaultlib.binary_to_gray(size=4)
Compiling module xil_defaultlib.gray_to_binary(size=4)
Compiling module xil_defaultlib.read_ptr_empty(PTR_WIDTH=3)
Compiling module xil_defaultlib.write_ptr_full(PTR_WIDTH=3)
Compiling module xil_defaultlib.d_flip_flop(size=4)
Compiling module xil_defaultlib.fifo_top_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 300 ns : File "E:/BITS/sem 2/Projects/Asynchronous FIFO/Asynchronous FIFO.srcs/sim_1/new/tb.sv" Line 50
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 995.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  9 23:11:00 2024...
