

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Wed Sep 14 20:24:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.080 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.100 us|  0.100 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|    5003|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    32|       0|     184|    -|
|Memory           |        5|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|     842|     256|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|    33|     842|    5443|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     2|      ~0|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_13s_71s_71_1_1_U22     |mul_13s_71s_71_1_1     |        0|   4|  0|  65|    0|
    |mul_43ns_36ns_79_1_1_U23   |mul_43ns_36ns_79_1_1   |        0|   4|  0|  19|    0|
    |mul_49ns_44ns_93_1_1_U24   |mul_49ns_44ns_93_1_1   |        0|   5|  0|  20|    0|
    |mul_50ns_50ns_100_1_1_U25  |mul_50ns_50ns_100_1_1  |        0|   8|  0|  21|    0|
    |mul_54s_69ns_122_1_1_U21   |mul_54s_69ns_122_1_1   |        0|  11|  0|  59|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|  32|  0| 184|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_19s_31_4_1_U26  |mac_muladd_16s_15ns_19s_31_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                             Memory                                             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U  |pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb  |        2|  0|   0|    0|   256|   58|     1|        14848|
    |pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe  |        2|  0|   0|    0|   256|   42|     1|        10752|
    |pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U    |pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud  |        1|  0|   0|    0|   256|   26|     1|         6656|
    +------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                                           |                                                                                  |        5|  0|   0|    0|   768|  126|     3|        32256|
    +------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln1199_1_fu_1010_p2     |         +|   0|  0|  112|         105|         105|
    |add_ln1199_2_fu_1016_p2     |         +|   0|  0|  113|         106|         106|
    |add_ln666_2_fu_869_p2       |         +|   0|  0|   51|          44|          44|
    |add_ln666_fu_791_p2         |         +|   0|  0|   43|          36|          36|
    |exp_Z1P_m_1_l_V_fu_879_p2   |         +|   0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_801_p2     |         +|   0|  0|   51|          44|          44|
    |m_exp_fu_293_p2             |         +|   0|  0|   19|          12|          11|
    |out_exp_V_fu_1121_p2        |         +|   0|  0|   18|          11|          10|
    |r_exp_V_fu_1030_p2          |         +|   0|  0|   20|          13|           2|
    |ret_V_11_fu_941_p2          |         +|   0|  0|   65|          58|           5|
    |ret_V_6_fu_1004_p2          |         +|   0|  0|  114|         107|         107|
    |ret_V_9_fu_744_p2           |         +|   0|  0|   43|          36|          36|
    |ret_V_fu_617_p2             |         +|   0|  0|   20|          13|           1|
    |e_frac_V_1_fu_325_p2        |         -|   0|  0|   61|           1|          54|
    |m_diff_V_fu_659_p2          |         -|   0|  0|   66|          59|          59|
    |sub_ln1364_fu_365_p2        |         -|   0|  0|   18|          10|          11|
    |and_ln1023_1_fu_1228_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1023_fu_1222_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln460_1_fu_1204_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln460_fu_1198_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln467_1_fu_1164_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln467_2_fu_1170_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln467_3_fu_1210_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln467_fu_926_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln657_1_fu_1176_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln657_fu_1042_p2        |       and|   0|  0|    2|           1|           1|
    |y_is_NaN_fu_904_p2          |       and|   0|  0|    2|           1|           1|
    |y_is_inf_fu_895_p2          |       and|   0|  0|    2|           1|           1|
    |r_V_3_fu_433_p2             |      ashr|   0|  0|  431|         130|         130|
    |r_V_7_fu_511_p2             |      ashr|   0|  0|  402|         122|         122|
    |r_V_fu_395_p2               |      ashr|   0|  0|  402|         122|         122|
    |icmp_ln1003_1_fu_311_p2     |      icmp|   0|  0|   24|          52|           1|
    |icmp_ln1003_fu_305_p2       |      icmp|   0|  0|   11|          11|           2|
    |icmp_ln1019_fu_1056_p2      |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln1023_fu_1083_p2      |      icmp|   0|  0|   12|          13|          11|
    |icmp_ln1506_fu_575_p2       |      icmp|   0|  0|   50|         130|         130|
    |icmp_ln657_fu_569_p2        |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln856_fu_611_p2        |      icmp|   0|  0|   13|          18|           1|
    |y_is_0_fu_299_p2            |      icmp|   0|  0|   11|          11|           1|
    |or_ln1023_1_fu_1248_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln1023_fu_1234_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln407_fu_909_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln460_fu_1153_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln657_fu_1062_p2         |        or|   0|  0|    2|           1|           1|
    |ap_return                   |    select|   0|  0|   64|           1|          64|
    |e_frac_V_2_fu_331_p3        |    select|   0|  0|   52|           1|          54|
    |m_fix_l_fu_415_p3           |    select|   0|  0|  108|           1|         130|
    |r_V_17_fu_439_p3            |    select|   0|  0|  108|           1|         130|
    |r_V_8_fu_521_p3             |    select|   0|  0|  108|           1|         130|
    |r_exp_V_2_fu_1035_p3        |    select|   0|  0|   12|           1|          13|
    |ret_V_8_fu_631_p3           |    select|   0|  0|   12|           1|          13|
    |select_ln1023_1_fu_1240_p3  |    select|   0|  0|   62|           1|           1|
    |select_ln407_1_fu_1190_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln407_fu_914_p3      |    select|   0|  0|   62|           1|          62|
    |select_ln578_fu_529_p3      |    select|   0|  0|  108|           1|         130|
    |select_ln657_fu_1182_p3     |    select|   0|  0|   64|           1|          64|
    |select_ln658_fu_1075_p3     |    select|   0|  0|   62|           1|           1|
    |select_ln855_fu_623_p3      |    select|   0|  0|   12|           1|          13|
    |tmp_39_fu_1109_p3           |    select|   0|  0|   50|           1|          52|
    |ush_2_fu_481_p3             |    select|   0|  0|   11|           1|          12|
    |ush_fu_375_p3               |    select|   0|  0|   11|           1|          12|
    |r_V_1_fu_405_p2             |       shl|   0|  0|  435|         131|         131|
    |r_V_2_fu_427_p2             |       shl|   0|  0|  431|         130|         130|
    |r_V_5_fu_463_p2             |       shl|   0|  0|  435|         131|         131|
    |r_V_6_fu_497_p2             |       shl|   0|  0|  435|         131|         131|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln1007_fu_899_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln407_fu_1141_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln460_fu_1147_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln467_fu_1158_p2        |       xor|   0|  0|    2|           2|           1|
    |xor_ln657_fu_1216_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln964_fu_921_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 5003|        1896|        2703|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |Z2_V_reg_1344                       |    8|   0|    8|          0|
    |Z3_V_reg_1350                       |    8|   0|    8|          0|
    |Z4_reg_1355                         |   35|   0|   35|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |exp_Z1P_m_1_V_reg_1380              |   50|   0|   50|          0|
    |icmp_ln1003_1_reg_1292              |    1|   0|    1|          0|
    |icmp_ln1003_reg_1286                |    1|   0|    1|          0|
    |icmp_ln1506_reg_1323                |    1|   0|    1|          0|
    |icmp_ln657_reg_1318                 |    1|   0|    1|          0|
    |m_diff_hi_V_reg_1339                |    8|   0|    8|          0|
    |m_frac_l_V_reg_1298                 |  122|   0|  122|          0|
    |p_Result_16_reg_1273                |    1|   0|    1|          0|
    |p_Result_18_reg_1303                |    1|   0|    1|          0|
    |p_Result_18_reg_1303_pp0_iter1_reg  |    1|   0|    1|          0|
    |ret_V_8_reg_1333                    |   13|   0|   13|          0|
    |ret_V_8_reg_1333_pp0_iter4_reg      |   13|   0|   13|          0|
    |trunc_ln_reg_1313                   |   59|   0|   59|          0|
    |y_is_0_reg_1280                     |    1|   0|    1|          0|
    |icmp_ln1003_1_reg_1292              |   64|  32|    1|          0|
    |icmp_ln1003_reg_1286                |   64|  32|    1|          0|
    |icmp_ln1506_reg_1323                |   64|  32|    1|          0|
    |icmp_ln657_reg_1318                 |   64|  32|    1|          0|
    |m_frac_l_V_reg_1298                 |   64|  32|  122|          0|
    |p_Result_16_reg_1273                |   64|  32|    1|          0|
    |trunc_ln_reg_1313                   |   64|  32|   59|          0|
    |y_is_0_reg_1280                     |   64|  32|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  842| 256|  517|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  pow_generic<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  pow_generic<double>|  return value|
|exp        |   in|   64|     ap_none|                  exp|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

