#FIG 3.2
Landscape
Center
Inches
Letter  
100.00
Single
-2
1200 2
6 4650 2250 6750 2625
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 4650 2250 6750 2250 6750 2625 4650 2625 4650 2250
4 0 0 50 0 0 12 0.0000 4 180 1935 4725 2550 MEMORY DECODER[i]\001
-6
6 5550 1200 5700 1350
1 3 0 1 -1 -1 0 0 20 0.000 1 0.0000 5625 1275 30 30 5625 1275 5655 1275
-6
# 2-input AND gate
6 5325 3150 5925 4125
5 1 0 1 0 7 1 0 20 0.000 0 0 0 0 5625.000 3574.315 5925 3638 5625 3881 5325 3638
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 2
	 5775 3150 5775 3394
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 2
	 5475 3150 5475 3394
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 2
	 5625 3881 5625 4125
2 1 0 1 0 7 1 0 20 0.000 0 0 -1 0 0 4
	 5925 3638 5925 3394 5325 3394 5325 3638
-6
6 6600 5400 7800 5700
# test
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 6600 5400 7800 5400 7800 5700 6600 5700 6600 5400
4 0 0 50 0 0 14 0.0000 4 150 615 6900 5625 SLICE\001
-6
6 6600 6000 7800 6300
# test
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 6600 6000 7800 6000 7800 6300 6600 6300 6600 6000
4 0 0 50 0 0 14 0.0000 4 150 870 6750 6225 EXTEND\001
-6
6 5550 4725 5700 4875
1 3 0 1 -1 -1 0 0 20 0.000 1 0.0000 5625 4800 30 30 5625 4800 5655 4800
-6
6 6375 4050 6975 4350
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 6975 4050 6375 4050 6375 4350 6975 4350 6975 4050
4 0 0 50 0 0 12 0.0000 4 135 315 6525 4275 0...0\001
-6
6 4725 1425 6525 1725
# test
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 4725 1425 6525 1425 6525 1725 4725 1725 4725 1425
4 0 0 50 0 0 14 0.0000 4 195 1575 4875 1650 EXPAND (18-19)\001
-6
6 5550 4725 5700 4875
1 3 0 1 -1 -1 0 0 20 0.000 1 0.0000 5625 4800 30 30 5625 4800 5655 4800
-6
6 5550 4725 5700 4875
1 3 0 1 -1 -1 0 0 20 0.000 1 0.0000 5625 4800 30 30 5625 4800 5655 4800
-6
6 1800 5325 3900 7125
6 3300 5775 3900 6075
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 3900 5775 3300 5775 3300 6075 3900 6075 3900 5775
4 0 0 50 0 0 12 0.0000 4 135 315 3450 6000 0...0\001
-6
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 3000 6750 3000 7125
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 3600 6075 3600 6300
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 3
	 2475 6300 2475 5700 2475 5775
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 2400 6075 2550 5925
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 1800 5325 3075 5325 3075 5700 1800 5700 1800 5325
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 2100 6300 3900 6300 3600 6750 2400 6750 2100 6300
4 0 0 50 0 0 10 0.0000 4 105 150 2550 6075 64\001
4 0 0 50 0 0 14 0.0000 4 195 915 1950 5625 mem[i]_dr\001
-6
# 2-input OR gate
6 2775 7125 3525 8100
5 1 0 1 -1 -1 0 0 0 0.000 0 0 0 0 3150.000 6963.196 3450 7297 3150 7412 2850 7297
5 1 0 1 -1 -1 0 0 -1 0.000 0 1 0 0 3318.343 7417.619 2850 7297 2925 7699 3150 7871
5 1 0 1 -1 -1 0 0 -1 0.000 0 0 0 0 2981.657 7417.619 3450 7297 3375 7699 3150 7871
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 2
	 3150 7871 3150 8100
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 2
	 3300 7125 3300 7385
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 2
	 3000 7125 3000 7385
-6
6 2550 8175 3750 8475
# test
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 2550 8175 3750 8175 3750 8475 2550 8475 2550 8175
4 0 0 50 0 0 14 0.0000 4 150 615 2850 8400 SLICE\001
-6
6 2400 9375 3825 9675
# test
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 2400 9375 3825 9375 3825 9675 2400 9675 2400 9375
4 0 0 50 0 0 14 0.0000 4 195 1275 2475 9600 host_mem_out\001
-6
6 5475 7425 5850 8400
# Inverter
6 5475 7500 5850 8325
1 1 0 1 -1 7 1 0 20 0.000 1 4.7124 5629 8067 51 52 5629 8067 5578 8067
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 2
	 5629 7500 5629 7706
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 -1 0 0 2
	 5629 8119 5629 8325
2 3 0 1 -1 7 1 0 20 0.000 0 0 -1 0 0 4
	 5629 8015 5783 7706 5475 7706 5629 8015
-6
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 5550 7575 5700 7425
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 5550 8400 5700 8250
4 0 0 50 0 0 10 0.0000 4 105 75 5700 7575 1\001
4 0 0 50 0 0 10 0.0000 4 105 75 5700 8400 1\001
-6
6 6750 9300 8025 9675
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 6750 9300 8025 9300 8025 9675 6750 9675 6750 9300
4 0 0 50 0 0 14 0.0000 4 195 915 6900 9600 mem[i]_ar\001
-6
# 2-input OR gate
6 6975 7200 7725 8175
5 1 0 1 -1 -1 0 0 0 0.000 0 0 0 0 7350.000 7038.196 7650 7372 7350 7487 7050 7372
5 1 0 1 -1 -1 0 0 -1 0.000 0 1 0 0 7518.343 7492.619 7050 7372 7125 7774 7350 7946
5 1 0 1 -1 -1 0 0 -1 0.000 0 0 0 0 7181.657 7492.619 7650 7372 7575 7774 7350 7946
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 2
	 7350 7946 7350 8175
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 2
	 7500 7200 7500 7460
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 2
	 7200 7200 7200 7460
-6
6 2550 8775 3750 9075
6 2550 8775 3750 9075
# test
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 2550 8775 3750 8775 3750 9075 2550 9075 2550 8775
4 0 0 50 0 0 14 0.0000 4 195 660 2850 9000 register\001
-6
-6
6 6600 6600 7800 6900
6 6600 6600 7800 6900
# test
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 6600 6600 7800 6600 7800 6900 6600 6900 6600 6600
4 0 0 50 0 0 14 0.0000 4 195 660 6900 6825 register\001
-6
-6
6 5100 5850 6000 7200
# 2-input OR gate
6 5250 6225 6000 7200
5 1 0 1 -1 -1 0 0 0 0.000 0 0 0 0 5625.000 6063.196 5925 6397 5625 6512 5325 6397
5 1 0 1 -1 -1 0 0 -1 0.000 0 1 0 0 5793.343 6517.619 5325 6397 5400 6799 5625 6971
5 1 0 1 -1 -1 0 0 -1 0.000 0 0 0 0 5456.657 6517.619 5925 6397 5850 6799 5625 6971
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 2
	 5625 6971 5625 7200
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 2
	 5775 6225 5775 6485
2 1 0 1 -1 -1 0 0 -1 0.000 0 0 7 0 0 2
	 5475 6225 5475 6485
-6
4 0 0 50 0 0 10 0.0000 4 135 585 5100 6150 mem[i] re\001
4 0 0 50 0 0 10 0.0000 4 135 480 5175 6000 design's\001
-6
6 5175 5400 6375 5700
6 5175 5400 6375 5700
# test
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 5175 5400 6375 5400 6375 5700 5175 5700 5175 5400
4 0 0 50 0 0 14 0.0000 4 195 660 5475 5625 register\001
-6
-6
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 5025 450 6300 450 6300 825 5025 825 5025 450
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 5625 825 5625 1425
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 5625 1725 5625 2250
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 5625 2625 5625 3375
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 6300 4575 8100 4575 7800 5025 6600 5025 6300 4575
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 7200 5025 7200 5400
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 7200 5700 7200 6000
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 3
	 7725 4575 7725 1275 5625 1275
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 6675 4350 6675 4575
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 5550 1050 5700 900
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 5550 2025 5700 1875
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 5550 2925 5700 2775
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 5550 4350 5700 4200
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 7125 7200 7275 7050
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 7125 5925 7275 5775
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 7125 5325 7275 5175
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 3
	 5475 3150 5475 3075 5250 3075
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 3
	 5775 3150 5775 3075 6000 3075
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 5625 8325 5625 9300
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 7500 7200 7875 7200
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 7350 8175 7350 9300
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 3
	 6450 4800 4125 4800 4125 4950
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 3
	 4125 5550 4125 6525 3750 6525
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 3225 4950 4950 4950 4950 5550 3225 5550 3225 4950
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 3150 8100 3150 8175
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 3150 8475 3150 8775
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 3150 9075 3150 9375
2 2 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 4950 9300 6300 9300 6300 9675 4950 9675 4950 9300
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 5625 7500 5625 7200
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 7200 7200 7200 6900
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 7200 6600 7200 6300
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 7125 6525 7275 6375
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 7275 8400 7425 8250
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 3
	 3300 7125 3300 7050 3525 7050
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 3075 9300 3225 9150
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 3075 8700 3225 8550
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 3075 8100 3225 7950
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 4050 6150 4200 6000
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 4
	 5625 4125 5625 5025 5775 5025 5775 5400
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 5775 5700 5775 6225
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 0 0 2
	 2925 7050 3075 6900
4 0 0 50 0 0 14 0.0000 4 195 1110 5100 750 host_addr_in\001
4 0 0 50 0 0 10 0.0000 4 105 150 5700 1050 22\001
4 0 0 50 0 0 10 0.0000 4 105 75 5700 2025 2\001
4 0 0 50 0 0 10 0.0000 4 105 75 5700 2925 1\001
4 0 0 50 0 0 10 0.0000 4 105 75 5700 4350 1\001
4 0 0 50 0 0 10 0.0000 4 105 150 7275 5325 22\001
4 0 0 50 0 0 10 0.0000 4 105 150 7275 5925 19\001
4 0 0 50 0 0 12 0.0000 4 135 360 6075 3150 done\001
4 0 0 50 0 0 12 0.0000 4 135 600 4500 3150 mem_re\001
4 0 0 50 0 0 14 0.0000 4 195 1320 3525 5175 Register Delay \001
4 0 0 50 0 0 14 0.0000 4 195 1635 3300 5475 Chain (8+1 cycles)\001
4 0 0 50 0 0 14 0.0000 4 195 1125 5025 9600 mem[i]_re_n\001
4 0 0 50 0 0 12 0.0000 4 180 615 8100 7125 design's\001
4 0 0 50 0 0 10 0.0000 4 105 150 7275 7200 20\001
4 0 0 50 0 0 10 0.0000 4 105 150 7275 6525 20\001
4 0 0 50 0 0 10 0.0000 4 105 150 7425 8400 20\001
4 0 0 50 0 0 10 0.0000 4 105 150 3225 9300 64\001
4 0 0 50 0 0 10 0.0000 4 105 150 3225 8700 64\001
4 0 0 50 0 0 10 0.0000 4 105 75 4275 6150 1\001
4 0 0 50 0 0 12 0.0000 4 180 1080 3600 7200 memory's mux\001
4 0 0 50 0 0 12 0.0000 4 180 900 7950 7350 mem[i] addr\001
4 0 0 50 0 0 12 0.0000 4 135 795 3750 6975 from each \001
4 0 0 50 0 0 10 0.0000 4 105 150 3075 7050 64\001
4 0 0 50 0 0 10 0.0000 4 105 150 3225 8100 64\001
4 0 0 50 0 0 12 0.0000 4 135 810 1650 1425 Host Read\001
