\subsection{pll\+\_\+reconfig\+\_\+module Entity Reference}
\label{classpll__reconfig__module}\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}


Inheritance diagram for pll\+\_\+reconfig\+\_\+module\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=183pt]{db/d11/classpll__reconfig__module__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for pll\+\_\+reconfig\+\_\+module\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=183pt]{da/d0b/classpll__reconfig__module__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf R\+TL} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clock}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf counter\+\_\+param}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf counter\+\_\+type}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+areset\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+scandataout}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+scandone}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+param}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+rom\+\_\+address}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+data\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+from\+\_\+rom}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+param}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf busy}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+areset}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+configupdate}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+scanclk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+scanclkena}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+scandata}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+address\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+rom\+\_\+ena}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 2291} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!busy@{busy}}
\index{busy@{busy}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf busy} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_ad00d3b3638efbd4051f6c990536e8b02}


Definition at line {\bf 2308} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!clock@{clock}}
\index{clock@{clock}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{clock}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clock} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_a94e37f4a694983c46ed8002169815d5c}


Definition at line {\bf 2294} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!counter\+\_\+param@{counter\+\_\+param}}
\index{counter\+\_\+param@{counter\+\_\+param}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{counter\+\_\+param}]{\setlength{\rightskip}{0pt plus 5cm}{\bf counter\+\_\+param} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_ab4acc6b8fe32a7e83917c85f67de30f5}


Definition at line {\bf 2295} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!counter\+\_\+type@{counter\+\_\+type}}
\index{counter\+\_\+type@{counter\+\_\+type}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{counter\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf counter\+\_\+type} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_af01863e19fded20ef838585bba272c8f}


Definition at line {\bf 2296} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!data\+\_\+in@{data\+\_\+in}}
\index{data\+\_\+in@{data\+\_\+in}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{data\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_ac3eabfc1f7c0263b602be1cc54fcd669}


Definition at line {\bf 2297} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!data\+\_\+out@{data\+\_\+out}}
\index{data\+\_\+out@{data\+\_\+out}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{data\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_a924035a325fa1dfcd6f71102ca9b22de}


Definition at line {\bf 2309} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!ieee@{ieee}}
\index{ieee@{ieee}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+library\+\_\+ ieeeieee}\label{classpll__reconfig__module_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 2288} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!pll\+\_\+areset@{pll\+\_\+areset}}
\index{pll\+\_\+areset@{pll\+\_\+areset}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{pll\+\_\+areset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+areset} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_a70abf2efbe0dac03c01035ec3a08efee}


Definition at line {\bf 2310} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!pll\+\_\+areset\+\_\+in@{pll\+\_\+areset\+\_\+in}}
\index{pll\+\_\+areset\+\_\+in@{pll\+\_\+areset\+\_\+in}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{pll\+\_\+areset\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+areset\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_a192b25a0a6e02e77075aa1047d8d8e4d}


Definition at line {\bf 2298} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!pll\+\_\+configupdate@{pll\+\_\+configupdate}}
\index{pll\+\_\+configupdate@{pll\+\_\+configupdate}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{pll\+\_\+configupdate}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+configupdate} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_aa924cc33e6648ffdee82ea0bcc449c1b}


Definition at line {\bf 2311} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!pll\+\_\+scanclk@{pll\+\_\+scanclk}}
\index{pll\+\_\+scanclk@{pll\+\_\+scanclk}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{pll\+\_\+scanclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+scanclk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_aeed63d6ce24382f56138b83101f2ba1f}


Definition at line {\bf 2312} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!pll\+\_\+scanclkena@{pll\+\_\+scanclkena}}
\index{pll\+\_\+scanclkena@{pll\+\_\+scanclkena}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{pll\+\_\+scanclkena}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+scanclkena} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_ab779c1590344c99e8cc7c83ff05756f1}


Definition at line {\bf 2313} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!pll\+\_\+scandata@{pll\+\_\+scandata}}
\index{pll\+\_\+scandata@{pll\+\_\+scandata}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{pll\+\_\+scandata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+scandata} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_a6e92cf4c22ed4b2b3e0e197f61b8f650}


Definition at line {\bf 2314} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!pll\+\_\+scandataout@{pll\+\_\+scandataout}}
\index{pll\+\_\+scandataout@{pll\+\_\+scandataout}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{pll\+\_\+scandataout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+scandataout} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_a9ca28a23e7c82ff734403e0b3e204061}


Definition at line {\bf 2299} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!pll\+\_\+scandone@{pll\+\_\+scandone}}
\index{pll\+\_\+scandone@{pll\+\_\+scandone}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{pll\+\_\+scandone}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+scandone} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_a693b71888469abdc93c0b1697a53cf1b}


Definition at line {\bf 2300} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!read\+\_\+param@{read\+\_\+param}}
\index{read\+\_\+param@{read\+\_\+param}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{read\+\_\+param}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+param} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_ab38c6893af06852e2b5fc8c847126ad2}


Definition at line {\bf 2301} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!reconfig@{reconfig}}
\index{reconfig@{reconfig}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{reconfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_ab7d39a4c0d09e447d2267b292266e3e7}


Definition at line {\bf 2302} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!reset@{reset}}
\index{reset@{reset}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{reset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_a199d3fe4aaa6850d129b06faf6c246d9}


Definition at line {\bf 2303} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!reset\+\_\+rom\+\_\+address@{reset\+\_\+rom\+\_\+address}}
\index{reset\+\_\+rom\+\_\+address@{reset\+\_\+rom\+\_\+address}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{reset\+\_\+rom\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+rom\+\_\+address} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_a9fa8048c65abbe0cf9e6469e2627b91a}


Definition at line {\bf 2304} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!rom\+\_\+address\+\_\+out@{rom\+\_\+address\+\_\+out}}
\index{rom\+\_\+address\+\_\+out@{rom\+\_\+address\+\_\+out}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{rom\+\_\+address\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+address\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_ae2a649e904de3573bb3df0d50d77b03e}


Definition at line {\bf 2315} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!rom\+\_\+data\+\_\+in@{rom\+\_\+data\+\_\+in}}
\index{rom\+\_\+data\+\_\+in@{rom\+\_\+data\+\_\+in}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{rom\+\_\+data\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+data\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_aa056dea6083980e1b72eb717550a291d}


Definition at line {\bf 2305} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpll__reconfig__module_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 2289} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!write\+\_\+from\+\_\+rom@{write\+\_\+from\+\_\+rom}}
\index{write\+\_\+from\+\_\+rom@{write\+\_\+from\+\_\+rom}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{write\+\_\+from\+\_\+rom}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+from\+\_\+rom} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_a3a117e5372127e30390dddee9408218d}


Definition at line {\bf 2306} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!write\+\_\+param@{write\+\_\+param}}
\index{write\+\_\+param@{write\+\_\+param}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{write\+\_\+param}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+param} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_a82026b0fa741fbd66ededcb4aed215f3}


Definition at line {\bf 2307} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}!write\+\_\+rom\+\_\+ena@{write\+\_\+rom\+\_\+ena}}
\index{write\+\_\+rom\+\_\+ena@{write\+\_\+rom\+\_\+ena}!pll\+\_\+reconfig\+\_\+module@{pll\+\_\+reconfig\+\_\+module}}
\paragraph[{write\+\_\+rom\+\_\+ena}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+rom\+\_\+ena} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module_a1cb01f4ddb502de49ab2503974ce6437}


Definition at line {\bf 2317} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/pll\+\_\+reconfig\+\_\+module/{\bf pll\+\_\+reconfig\+\_\+module.\+vhd}\end{DoxyCompactItemize}
