#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005C0990 .scope module, "exercicio02" "exercicio02" 2 10;
 .timescale 0 0;
v0060E8B0_0 .var "addr", 0 0;
v0060E908_0 .var "clear", 0 0;
v0060E960_0 .var "clk", 0 0;
v0060E9B8_0 .var "in", 3 0;
RS_005D9BA4 .resolv tri, L_0060F040, L_0060F148, L_0060F250, L_0060F358;
v0060EA10_0 .net8 "out", 3 0, RS_005D9BA4; 4 drivers
v0060EA68_0 .var "rw", 0 0;
S_005C0908 .scope module, "R" "RAM2x4" 2 15, 3 23, S_005C0990;
 .timescale 0 0;
L_0060F6C8 .functor NOT 1, v0060E8B0_0, C4<0>, C4<0>, C4<0>;
v0060E598_0 .net "addr", 0 0, v0060E8B0_0; 1 drivers
v0060E5F0_0 .net "clear", 0 0, v0060E908_0; 1 drivers
v0060E648_0 .net "clk", 0 0, v0060E960_0; 1 drivers
v0060E6A0_0 .var "clkin", 0 0;
v0060E6F8_0 .net "in", 3 0, v0060E9B8_0; 1 drivers
v0060E750_0 .alias "out", 3 0, v0060EA10_0;
v0060E7A8_0 .net "rw", 0 0, v0060EA68_0; 1 drivers
RS_005D9B74 .resolv tri, L_0060EAC0, L_0060EB70, L_0060EC20, L_0060ECD0;
v0060E800_0 .net8 "s0", 3 0, RS_005D9B74; 4 drivers
RS_005D9B8C .resolv tri, L_0060ED80, L_0060EE30, L_0060EEE0, L_0060EF90;
v0060E858_0 .net8 "s1", 3 0, RS_005D9B8C; 4 drivers
S_005D3C78 .scope module, "R1" "RAM1x4" 3 27, 4 17, S_005C0908;
 .timescale 0 0;
v0060E358_0 .net "addr", 0 0, L_0060F6C8; 1 drivers
v0060E3B0_0 .alias "clear", 0 0, v0060E5F0_0;
v0060E408_0 .alias "clk", 0 0, v0060E648_0;
v0060E460_0 .alias "in", 3 0, v0060E6F8_0;
v0060E4B8_0 .alias "out", 3 0, v0060E800_0;
v0060E540_0 .alias "rw", 0 0, v0060E7A8_0;
L_0060EAC0 .part/pv L_005CE9F0, 0, 1, 4;
L_0060EB18 .part v0060E9B8_0, 0, 1;
L_0060EB70 .part/pv L_005CEAD0, 1, 1, 4;
L_0060EBC8 .part v0060E9B8_0, 1, 1;
L_0060EC20 .part/pv L_005CEBB0, 2, 1, 4;
L_0060EC78 .part v0060E9B8_0, 2, 1;
L_0060ECD0 .part/pv L_0060F620, 3, 1, 4;
L_0060ED28 .part v0060E9B8_0, 3, 1;
S_005D3F20 .scope module, "R1" "RAM1x1" 4 18, 4 10, S_005D3C78;
 .timescale 0 0;
L_005CE980 .functor AND 1, L_0060F6C8, v0060EA68_0, v0060E960_0, C4<1>;
L_005CE9F0 .functor AND 1, v0060DF90_0, L_0060F6C8, C4<1>, C4<1>;
v0060E040_0 .alias "addr", 0 0, v0060E358_0;
v0060E098_0 .alias "clear", 0 0, v0060E5F0_0;
v0060E0F0_0 .alias "clk", 0 0, v0060E648_0;
v0060E148_0 .net "in", 0 0, L_0060EB18; 1 drivers
v0060E1A0_0 .net "out", 0 0, L_005CE9F0; 1 drivers
v0060E1F8_0 .alias "rw", 0 0, v0060E7A8_0;
v0060E250_0 .net "s0", 0 0, L_005CE980; 1 drivers
v0060E2A8_0 .net "s1", 0 0, v0060DF90_0; 1 drivers
v0060E300_0 .net "s2", 0 0, v0060DFE8_0; 1 drivers
S_005D3E98 .scope module, "JK" "jkff" 4 13, 5 8, S_005D3F20;
 .timescale 0 0;
v0060DE30_0 .alias "clear", 0 0, v0060E5F0_0;
v0060DE88_0 .alias "clk", 0 0, v0060E250_0;
v0060DEE0_0 .alias "j", 0 0, v0060E148_0;
v0060DF38_0 .alias "k", 0 0, v0060E148_0;
v0060DF90_0 .var "q", 0 0;
v0060DFE8_0 .var "qnot", 0 0;
E_005C7A08 .event posedge, v0060DE88_0;
S_005D40B8 .scope module, "R2" "RAM1x1" 4 19, 4 10, S_005D3C78;
 .timescale 0 0;
L_005CE830 .functor AND 1, L_0060F6C8, v0060EA68_0, v0060E960_0, C4<1>;
L_005CEAD0 .functor AND 1, v0060DA68_0, L_0060F6C8, C4<1>, C4<1>;
v0060DB18_0 .alias "addr", 0 0, v0060E358_0;
v0060DB70_0 .alias "clear", 0 0, v0060E5F0_0;
v0060DBC8_0 .alias "clk", 0 0, v0060E648_0;
v0060DC20_0 .net "in", 0 0, L_0060EBC8; 1 drivers
v0060DC78_0 .net "out", 0 0, L_005CEAD0; 1 drivers
v0060DCD0_0 .alias "rw", 0 0, v0060E7A8_0;
v0060DD28_0 .net "s0", 0 0, L_005CE830; 1 drivers
v0060DD80_0 .net "s1", 0 0, v0060DA68_0; 1 drivers
v0060DDD8_0 .net "s2", 0 0, v0060DAC0_0; 1 drivers
S_005D4030 .scope module, "JK" "jkff" 4 13, 5 8, S_005D40B8;
 .timescale 0 0;
v0060D908_0 .alias "clear", 0 0, v0060E5F0_0;
v0060D960_0 .alias "clk", 0 0, v0060DD28_0;
v0060D9B8_0 .alias "j", 0 0, v0060DC20_0;
v0060DA10_0 .alias "k", 0 0, v0060DC20_0;
v0060DA68_0 .var "q", 0 0;
v0060DAC0_0 .var "qnot", 0 0;
E_005C7628 .event posedge, v0060D960_0;
S_005D3A58 .scope module, "R3" "RAM1x1" 4 20, 4 10, S_005D3C78;
 .timescale 0 0;
L_005CEB40 .functor AND 1, L_0060F6C8, v0060EA68_0, v0060E960_0, C4<1>;
L_005CEBB0 .functor AND 1, v0060D540_0, L_0060F6C8, C4<1>, C4<1>;
v0060D5F0_0 .alias "addr", 0 0, v0060E358_0;
v0060D648_0 .alias "clear", 0 0, v0060E5F0_0;
v0060D6A0_0 .alias "clk", 0 0, v0060E648_0;
v0060D6F8_0 .net "in", 0 0, L_0060EC78; 1 drivers
v0060D750_0 .net "out", 0 0, L_005CEBB0; 1 drivers
v0060D7A8_0 .alias "rw", 0 0, v0060E7A8_0;
v0060D800_0 .net "s0", 0 0, L_005CEB40; 1 drivers
v0060D858_0 .net "s1", 0 0, v0060D540_0; 1 drivers
v0060D8B0_0 .net "s2", 0 0, v0060D598_0; 1 drivers
S_005D4140 .scope module, "JK" "jkff" 4 13, 5 8, S_005D3A58;
 .timescale 0 0;
v0060D3B0_0 .alias "clear", 0 0, v0060E5F0_0;
v0060D408_0 .alias "clk", 0 0, v0060D800_0;
v0060D460_0 .alias "j", 0 0, v0060D6F8_0;
v0060D4B8_0 .alias "k", 0 0, v0060D6F8_0;
v0060D540_0 .var "q", 0 0;
v0060D598_0 .var "qnot", 0 0;
E_005C7348 .event posedge, v0060D408_0;
S_005D3BF0 .scope module, "R4" "RAM1x1" 4 21, 4 10, S_005D3C78;
 .timescale 0 0;
L_0060F5B0 .functor AND 1, L_0060F6C8, v0060EA68_0, v0060E960_0, C4<1>;
L_0060F620 .functor AND 1, v0060CFE8_0, L_0060F6C8, C4<1>, C4<1>;
v0060D098_0 .alias "addr", 0 0, v0060E358_0;
v0060D0F0_0 .alias "clear", 0 0, v0060E5F0_0;
v0060D148_0 .alias "clk", 0 0, v0060E648_0;
v0060D1A0_0 .net "in", 0 0, L_0060ED28; 1 drivers
v0060D1F8_0 .net "out", 0 0, L_0060F620; 1 drivers
v0060D250_0 .alias "rw", 0 0, v0060E7A8_0;
v0060D2A8_0 .net "s0", 0 0, L_0060F5B0; 1 drivers
v0060D300_0 .net "s1", 0 0, v0060CFE8_0; 1 drivers
v0060D358_0 .net "s2", 0 0, v0060D040_0; 1 drivers
S_005D3AE0 .scope module, "JK" "jkff" 4 13, 5 8, S_005D3BF0;
 .timescale 0 0;
v0060CE88_0 .alias "clear", 0 0, v0060E5F0_0;
v0060CEE0_0 .alias "clk", 0 0, v0060D2A8_0;
v0060CF38_0 .alias "j", 0 0, v0060D1A0_0;
v0060CF90_0 .alias "k", 0 0, v0060D1A0_0;
v0060CFE8_0 .var "q", 0 0;
v0060D040_0 .var "qnot", 0 0;
E_005C2060 .event posedge, v0060CEE0_0;
S_005C0770 .scope module, "R2" "RAM1x4" 3 28, 4 17, S_005C0908;
 .timescale 0 0;
v0060CC78_0 .alias "addr", 0 0, v0060E598_0;
v0060CCD0_0 .alias "clear", 0 0, v0060E5F0_0;
v0060CD28_0 .alias "clk", 0 0, v0060E648_0;
v0060CD80_0 .alias "in", 3 0, v0060E6F8_0;
v0060CDD8_0 .alias "out", 3 0, v0060E858_0;
v0060CE30_0 .alias "rw", 0 0, v0060E7A8_0;
L_0060ED80 .part/pv L_0060F770, 0, 1, 4;
L_0060EDD8 .part v0060E9B8_0, 0, 1;
L_0060EE30 .part/pv L_0060F888, 1, 1, 4;
L_0060EE88 .part v0060E9B8_0, 1, 1;
L_0060EEE0 .part/pv L_0060F968, 2, 1, 4;
L_0060EF38 .part v0060E9B8_0, 2, 1;
L_0060EF90 .part/pv L_0060FA80, 3, 1, 4;
L_0060EFE8 .part v0060E9B8_0, 3, 1;
S_005C0EE0 .scope module, "R1" "RAM1x1" 4 18, 4 10, S_005C0770;
 .timescale 0 0;
L_0060F700 .functor AND 1, v0060E8B0_0, v0060EA68_0, v0060E960_0, C4<1>;
L_0060F770 .functor AND 1, v0060C8B0_0, v0060E8B0_0, C4<1>, C4<1>;
v0060C960_0 .alias "addr", 0 0, v0060E598_0;
v0060C9B8_0 .alias "clear", 0 0, v0060E5F0_0;
v0060CA10_0 .alias "clk", 0 0, v0060E648_0;
v0060CA68_0 .net "in", 0 0, L_0060EDD8; 1 drivers
v0060CAC0_0 .net "out", 0 0, L_0060F770; 1 drivers
v0060CB18_0 .alias "rw", 0 0, v0060E7A8_0;
v0060CB70_0 .net "s0", 0 0, L_0060F700; 1 drivers
v0060CBC8_0 .net "s1", 0 0, v0060C8B0_0; 1 drivers
v0060CC20_0 .net "s2", 0 0, v0060C908_0; 1 drivers
S_005C0C38 .scope module, "JK" "jkff" 4 13, 5 8, S_005C0EE0;
 .timescale 0 0;
v0060C750_0 .alias "clear", 0 0, v0060E5F0_0;
v0060C7A8_0 .alias "clk", 0 0, v0060CB70_0;
v0060C800_0 .alias "j", 0 0, v0060CA68_0;
v0060C858_0 .alias "k", 0 0, v0060CA68_0;
v0060C8B0_0 .var "q", 0 0;
v0060C908_0 .var "qnot", 0 0;
E_005C2320 .event posedge, v0060C7A8_0;
S_005C0FF0 .scope module, "R2" "RAM1x1" 4 19, 4 10, S_005C0770;
 .timescale 0 0;
L_0060F818 .functor AND 1, v0060E8B0_0, v0060EA68_0, v0060E960_0, C4<1>;
L_0060F888 .functor AND 1, v0060C358_0, v0060E8B0_0, C4<1>, C4<1>;
v0060C408_0 .alias "addr", 0 0, v0060E598_0;
v0060C460_0 .alias "clear", 0 0, v0060E5F0_0;
v0060C4B8_0 .alias "clk", 0 0, v0060E648_0;
v0060C540_0 .net "in", 0 0, L_0060EE88; 1 drivers
v0060C598_0 .net "out", 0 0, L_0060F888; 1 drivers
v0060C5F0_0 .alias "rw", 0 0, v0060E7A8_0;
v0060C648_0 .net "s0", 0 0, L_0060F818; 1 drivers
v0060C6A0_0 .net "s1", 0 0, v0060C358_0; 1 drivers
v0060C6F8_0 .net "s2", 0 0, v0060C3B0_0; 1 drivers
S_005C0F68 .scope module, "JK" "jkff" 4 13, 5 8, S_005C0FF0;
 .timescale 0 0;
v0060C1F8_0 .alias "clear", 0 0, v0060E5F0_0;
v0060C250_0 .alias "clk", 0 0, v0060C648_0;
v0060C2A8_0 .alias "j", 0 0, v0060C540_0;
v0060C300_0 .alias "k", 0 0, v0060C540_0;
v0060C358_0 .var "q", 0 0;
v0060C3B0_0 .var "qnot", 0 0;
E_005C4EB0 .event posedge, v0060C250_0;
S_005C0D48 .scope module, "R3" "RAM1x1" 4 20, 4 10, S_005C0770;
 .timescale 0 0;
L_0060F8F8 .functor AND 1, v0060E8B0_0, v0060EA68_0, v0060E960_0, C4<1>;
L_0060F968 .functor AND 1, v0060BE30_0, v0060E8B0_0, C4<1>, C4<1>;
v0060BEE0_0 .alias "addr", 0 0, v0060E598_0;
v0060BF38_0 .alias "clear", 0 0, v0060E5F0_0;
v0060BF90_0 .alias "clk", 0 0, v0060E648_0;
v0060BFE8_0 .net "in", 0 0, L_0060EF38; 1 drivers
v0060C040_0 .net "out", 0 0, L_0060F968; 1 drivers
v0060C098_0 .alias "rw", 0 0, v0060E7A8_0;
v0060C0F0_0 .net "s0", 0 0, L_0060F8F8; 1 drivers
v0060C148_0 .net "s1", 0 0, v0060BE30_0; 1 drivers
v0060C1A0_0 .net "s2", 0 0, v0060BE88_0; 1 drivers
S_005C0CC0 .scope module, "JK" "jkff" 4 13, 5 8, S_005C0D48;
 .timescale 0 0;
v0060BCD0_0 .alias "clear", 0 0, v0060E5F0_0;
v0060BD28_0 .alias "clk", 0 0, v0060C0F0_0;
v0060BD80_0 .alias "j", 0 0, v0060BFE8_0;
v0060BDD8_0 .alias "k", 0 0, v0060BFE8_0;
v0060BE30_0 .var "q", 0 0;
v0060BE88_0 .var "qnot", 0 0;
E_005C4E10 .event posedge, v0060BD28_0;
S_005C0E58 .scope module, "R4" "RAM1x1" 4 21, 4 10, S_005C0770;
 .timescale 0 0;
L_0060FA10 .functor AND 1, v0060E8B0_0, v0060EA68_0, v0060E960_0, C4<1>;
L_0060FA80 .functor AND 1, v0060B908_0, v0060E8B0_0, C4<1>, C4<1>;
v0060B9B8_0 .alias "addr", 0 0, v0060E598_0;
v0060BA10_0 .alias "clear", 0 0, v0060E5F0_0;
v0060BA68_0 .alias "clk", 0 0, v0060E648_0;
v0060BAC0_0 .net "in", 0 0, L_0060EFE8; 1 drivers
v0060BB18_0 .net "out", 0 0, L_0060FA80; 1 drivers
v0060BB70_0 .alias "rw", 0 0, v0060E7A8_0;
v0060BBC8_0 .net "s0", 0 0, L_0060FA10; 1 drivers
v0060BC20_0 .net "s1", 0 0, v0060B908_0; 1 drivers
v0060BC78_0 .net "s2", 0 0, v0060B960_0; 1 drivers
S_005C0DD0 .scope module, "JK" "jkff" 4 13, 5 8, S_005C0E58;
 .timescale 0 0;
v0060B7A8_0 .alias "clear", 0 0, v0060E5F0_0;
v0060B800_0 .alias "clk", 0 0, v0060BBC8_0;
v0060B858_0 .alias "j", 0 0, v0060BAC0_0;
v0060B8B0_0 .alias "k", 0 0, v0060BAC0_0;
v0060B908_0 .var "q", 0 0;
v0060B960_0 .var "qnot", 0 0;
E_005C4E90 .event posedge, v0060B800_0;
S_005C0880 .scope module, "M" "mux_4_bits" 3 29, 3 16, S_005C0908;
 .timescale 0 0;
v0060B648_0 .alias "a", 3 0, v0060E800_0;
v0060B6A0_0 .alias "b", 3 0, v0060E858_0;
v0060B6F8_0 .alias "key", 0 0, v0060E598_0;
v0060B750_0 .alias "out", 3 0, v0060EA10_0;
L_0060F040 .part/pv L_0060FC08, 0, 1, 4;
L_0060F098 .part RS_005D9B74, 0, 1;
L_0060F0F0 .part RS_005D9B8C, 0, 1;
L_0060F148 .part/pv L_00610CA8, 1, 1, 4;
L_0060F1A0 .part RS_005D9B74, 1, 1;
L_0060F1F8 .part RS_005D9B8C, 1, 1;
L_0060F250 .part/pv L_00610EA0, 2, 1, 4;
L_0060F2A8 .part RS_005D9B74, 2, 1;
L_0060F300 .part RS_005D9B8C, 2, 1;
L_0060F358 .part/pv L_006110D0, 3, 1, 4;
L_0060F3B0 .part RS_005D9B74, 3, 1;
L_0060F408 .part RS_005D9B8C, 3, 1;
S_005C0A18 .scope module, "M1" "mux" 3 17, 3 9, S_005C0880;
 .timescale 0 0;
L_0060FB28 .functor AND 1, L_0060F098, L_0060FB60, C4<1>, C4<1>;
L_0060FB60 .functor NOT 1, v0060E8B0_0, C4<0>, C4<0>, C4<0>;
L_0060FBD0 .functor AND 1, L_0060F0F0, v0060E8B0_0, C4<1>, C4<1>;
L_0060FC08 .functor OR 1, L_0060FB28, L_0060FBD0, C4<0>, C4<0>;
v005D0E60_0 .net *"_s0", 0 0, L_0060FB60; 1 drivers
v005D0EB8_0 .net "a", 0 0, L_0060F098; 1 drivers
v005D0F10_0 .net "b", 0 0, L_0060F0F0; 1 drivers
v005D0F68_0 .alias "key", 0 0, v0060E598_0;
v0060B540_0 .net "out", 0 0, L_0060FC08; 1 drivers
v0060B598_0 .net "s0", 0 0, L_0060FB28; 1 drivers
v0060B5F0_0 .net "s1", 0 0, L_0060FBD0; 1 drivers
S_005C0AA0 .scope module, "M2" "mux" 3 18, 3 9, S_005C0880;
 .timescale 0 0;
L_00610BC8 .functor AND 1, L_0060F1A0, L_00610C00, C4<1>, C4<1>;
L_00610C00 .functor NOT 1, v0060E8B0_0, C4<0>, C4<0>, C4<0>;
L_00610C70 .functor AND 1, L_0060F1F8, v0060E8B0_0, C4<1>, C4<1>;
L_00610CA8 .functor OR 1, L_00610BC8, L_00610C70, C4<0>, C4<0>;
v005D0BF8_0 .net *"_s0", 0 0, L_00610C00; 1 drivers
v005D0C50_0 .net "a", 0 0, L_0060F1A0; 1 drivers
v005D0CA8_0 .net "b", 0 0, L_0060F1F8; 1 drivers
v005D0D00_0 .alias "key", 0 0, v0060E598_0;
v005D0D58_0 .net "out", 0 0, L_00610CA8; 1 drivers
v005D0DB0_0 .net "s0", 0 0, L_00610BC8; 1 drivers
v005D0E08_0 .net "s1", 0 0, L_00610C70; 1 drivers
S_005C0B28 .scope module, "M3" "mux" 3 19, 3 9, S_005C0880;
 .timescale 0 0;
L_00610DC0 .functor AND 1, L_0060F2A8, L_00610DF8, C4<1>, C4<1>;
L_00610DF8 .functor NOT 1, v0060E8B0_0, C4<0>, C4<0>, C4<0>;
L_00610E68 .functor AND 1, L_0060F300, v0060E8B0_0, C4<1>, C4<1>;
L_00610EA0 .functor OR 1, L_00610DC0, L_00610E68, C4<0>, C4<0>;
v005D0990_0 .net *"_s0", 0 0, L_00610DF8; 1 drivers
v005D09E8_0 .net "a", 0 0, L_0060F2A8; 1 drivers
v005D0A40_0 .net "b", 0 0, L_0060F300; 1 drivers
v005D0A98_0 .alias "key", 0 0, v0060E598_0;
v005D0AF0_0 .net "out", 0 0, L_00610EA0; 1 drivers
v005D0B48_0 .net "s0", 0 0, L_00610DC0; 1 drivers
v005D0BA0_0 .net "s1", 0 0, L_00610E68; 1 drivers
S_005C07F8 .scope module, "M4" "mux" 3 20, 3 9, S_005C0880;
 .timescale 0 0;
L_00610FF0 .functor AND 1, L_0060F3B0, L_00611028, C4<1>, C4<1>;
L_00611028 .functor NOT 1, v0060E8B0_0, C4<0>, C4<0>, C4<0>;
L_00611098 .functor AND 1, L_0060F408, v0060E8B0_0, C4<1>, C4<1>;
L_006110D0 .functor OR 1, L_00610FF0, L_00611098, C4<0>, C4<0>;
v005D0728_0 .net *"_s0", 0 0, L_00611028; 1 drivers
v005D0780_0 .net "a", 0 0, L_0060F3B0; 1 drivers
v005D07D8_0 .net "b", 0 0, L_0060F408; 1 drivers
v005D0830_0 .alias "key", 0 0, v0060E598_0;
v005D0888_0 .net "out", 0 0, L_006110D0; 1 drivers
v005D08E0_0 .net "s0", 0 0, L_00610FF0; 1 drivers
v005D0938_0 .net "s1", 0 0, L_00611098; 1 drivers
    .scope S_005D3E98;
T_0 ;
    %set/v v0060DF90_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005D3E98;
T_1 ;
    %set/v v0060DFE8_0, 1, 1;
    %end;
    .thread T_1;
    .scope S_005D3E98;
T_2 ;
    %delay 5, 0;
    %load/v 8, v0060DE30_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DF90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DFE8_0, 0, 1;
T_2.0 ;
    %end;
    .thread T_2;
    .scope S_005D3E98;
T_3 ;
    %wait E_005C7A08;
    %load/v 8, v0060DEE0_0, 1;
    %load/v 9, v0060DF38_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DF90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DFE8_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0060DEE0_0, 1;
    %inv 8, 1;
    %load/v 9, v0060DF38_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0060DE30_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DF90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DFE8_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0060DEE0_0, 1;
    %load/v 9, v0060DF38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v0060DF90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DF90_0, 0, 8;
    %load/v 8, v0060DFE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DFE8_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005D4030;
T_4 ;
    %set/v v0060DA68_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_005D4030;
T_5 ;
    %set/v v0060DAC0_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_005D4030;
T_6 ;
    %delay 5, 0;
    %load/v 8, v0060D908_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DA68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DAC0_0, 0, 1;
T_6.0 ;
    %end;
    .thread T_6;
    .scope S_005D4030;
T_7 ;
    %wait E_005C7628;
    %load/v 8, v0060D9B8_0, 1;
    %load/v 9, v0060DA10_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DA68_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DAC0_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0060D9B8_0, 1;
    %inv 8, 1;
    %load/v 9, v0060DA10_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0060D908_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DA68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DAC0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0060D9B8_0, 1;
    %load/v 9, v0060DA10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v0060DA68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DA68_0, 0, 8;
    %load/v 8, v0060DAC0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060DAC0_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_005D4140;
T_8 ;
    %set/v v0060D540_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_005D4140;
T_9 ;
    %set/v v0060D598_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_005D4140;
T_10 ;
    %delay 5, 0;
    %load/v 8, v0060D3B0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060D540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060D598_0, 0, 1;
T_10.0 ;
    %end;
    .thread T_10;
    .scope S_005D4140;
T_11 ;
    %wait E_005C7348;
    %load/v 8, v0060D460_0, 1;
    %load/v 9, v0060D4B8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060D540_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060D598_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0060D460_0, 1;
    %inv 8, 1;
    %load/v 9, v0060D4B8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0060D3B0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060D540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060D598_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0060D460_0, 1;
    %load/v 9, v0060D4B8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v0060D540_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060D540_0, 0, 8;
    %load/v 8, v0060D598_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060D598_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_005D3AE0;
T_12 ;
    %set/v v0060CFE8_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_005D3AE0;
T_13 ;
    %set/v v0060D040_0, 1, 1;
    %end;
    .thread T_13;
    .scope S_005D3AE0;
T_14 ;
    %delay 5, 0;
    %load/v 8, v0060CE88_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060CFE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060D040_0, 0, 1;
T_14.0 ;
    %end;
    .thread T_14;
    .scope S_005D3AE0;
T_15 ;
    %wait E_005C2060;
    %load/v 8, v0060CF38_0, 1;
    %load/v 9, v0060CF90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060CFE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060D040_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0060CF38_0, 1;
    %inv 8, 1;
    %load/v 9, v0060CF90_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0060CE88_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060CFE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060D040_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0060CF38_0, 1;
    %load/v 9, v0060CF90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %load/v 8, v0060CFE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060CFE8_0, 0, 8;
    %load/v 8, v0060D040_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060D040_0, 0, 8;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_005C0C38;
T_16 ;
    %set/v v0060C8B0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_005C0C38;
T_17 ;
    %set/v v0060C908_0, 1, 1;
    %end;
    .thread T_17;
    .scope S_005C0C38;
T_18 ;
    %delay 5, 0;
    %load/v 8, v0060C750_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C8B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C908_0, 0, 1;
T_18.0 ;
    %end;
    .thread T_18;
    .scope S_005C0C38;
T_19 ;
    %wait E_005C2320;
    %load/v 8, v0060C800_0, 1;
    %load/v 9, v0060C858_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C8B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C908_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0060C800_0, 1;
    %inv 8, 1;
    %load/v 9, v0060C858_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0060C750_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_19.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C8B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C908_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v0060C800_0, 1;
    %load/v 9, v0060C858_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.4, 8;
    %load/v 8, v0060C8B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C8B0_0, 0, 8;
    %load/v 8, v0060C908_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C908_0, 0, 8;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_005C0F68;
T_20 ;
    %set/v v0060C358_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_005C0F68;
T_21 ;
    %set/v v0060C3B0_0, 1, 1;
    %end;
    .thread T_21;
    .scope S_005C0F68;
T_22 ;
    %delay 5, 0;
    %load/v 8, v0060C1F8_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C358_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C3B0_0, 0, 1;
T_22.0 ;
    %end;
    .thread T_22;
    .scope S_005C0F68;
T_23 ;
    %wait E_005C4EB0;
    %load/v 8, v0060C2A8_0, 1;
    %load/v 9, v0060C300_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C358_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C3B0_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v0060C2A8_0, 1;
    %inv 8, 1;
    %load/v 9, v0060C300_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0060C1F8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C358_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C3B0_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v0060C2A8_0, 1;
    %load/v 9, v0060C300_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.4, 8;
    %load/v 8, v0060C358_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C358_0, 0, 8;
    %load/v 8, v0060C3B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060C3B0_0, 0, 8;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_005C0CC0;
T_24 ;
    %set/v v0060BE30_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_005C0CC0;
T_25 ;
    %set/v v0060BE88_0, 1, 1;
    %end;
    .thread T_25;
    .scope S_005C0CC0;
T_26 ;
    %delay 5, 0;
    %load/v 8, v0060BCD0_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060BE30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060BE88_0, 0, 1;
T_26.0 ;
    %end;
    .thread T_26;
    .scope S_005C0CC0;
T_27 ;
    %wait E_005C4E10;
    %load/v 8, v0060BD80_0, 1;
    %load/v 9, v0060BDD8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060BE30_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060BE88_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0060BD80_0, 1;
    %inv 8, 1;
    %load/v 9, v0060BDD8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0060BCD0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_27.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060BE30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060BE88_0, 0, 1;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v0060BD80_0, 1;
    %load/v 9, v0060BDD8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.4, 8;
    %load/v 8, v0060BE30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060BE30_0, 0, 8;
    %load/v 8, v0060BE88_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060BE88_0, 0, 8;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_005C0DD0;
T_28 ;
    %set/v v0060B908_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_005C0DD0;
T_29 ;
    %set/v v0060B960_0, 1, 1;
    %end;
    .thread T_29;
    .scope S_005C0DD0;
T_30 ;
    %delay 5, 0;
    %load/v 8, v0060B7A8_0, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060B908_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060B960_0, 0, 1;
T_30.0 ;
    %end;
    .thread T_30;
    .scope S_005C0DD0;
T_31 ;
    %wait E_005C4E90;
    %load/v 8, v0060B858_0, 1;
    %load/v 9, v0060B8B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060B908_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060B960_0, 0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/v 8, v0060B858_0, 1;
    %inv 8, 1;
    %load/v 9, v0060B8B0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0060B7A8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_31.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0060B908_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0060B960_0, 0, 1;
    %jmp T_31.3;
T_31.2 ;
    %load/v 8, v0060B858_0, 1;
    %load/v 9, v0060B8B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.4, 8;
    %load/v 8, v0060B908_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060B908_0, 0, 8;
    %load/v 8, v0060B960_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0060B960_0, 0, 8;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_005C0908;
T_32 ;
    %set/v v0060E6A0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_005C0990;
T_33 ;
    %vpi_call 2 19 "$display", " in     clock  addr  rw  out";
    %movi 8, 10, 4;
    %set/v v0060E9B8_0, 8, 4;
    %set/v v0060E960_0, 0, 1;
    %set/v v0060EA68_0, 1, 1;
    %set/v v0060E8B0_0, 1, 1;
    %set/v v0060E908_0, 0, 1;
    %vpi_call 2 21 "$monitor", "%b    %b      %b      %b    %b", v0060E9B8_0, v0060E960_0, v0060E8B0_0, v0060EA68_0, v0060EA10_0;
    %delay 1, 0;
    %movi 8, 10, 4;
    %set/v v0060E9B8_0, 8, 4;
    %set/v v0060E960_0, 1, 1;
    %set/v v0060EA68_0, 1, 1;
    %set/v v0060E8B0_0, 1, 1;
    %delay 1, 0;
    %movi 8, 10, 4;
    %set/v v0060E9B8_0, 8, 4;
    %set/v v0060E960_0, 0, 1;
    %set/v v0060EA68_0, 0, 1;
    %set/v v0060E8B0_0, 1, 1;
    %delay 1, 0;
    %movi 8, 6, 4;
    %set/v v0060E9B8_0, 8, 4;
    %set/v v0060E960_0, 0, 1;
    %set/v v0060EA68_0, 1, 1;
    %set/v v0060E8B0_0, 0, 1;
    %delay 1, 0;
    %movi 8, 6, 4;
    %set/v v0060E9B8_0, 8, 4;
    %set/v v0060E960_0, 1, 1;
    %set/v v0060EA68_0, 1, 1;
    %set/v v0060E8B0_0, 0, 1;
    %delay 1, 0;
    %movi 8, 6, 4;
    %set/v v0060E9B8_0, 8, 4;
    %set/v v0060E960_0, 0, 1;
    %set/v v0060EA68_0, 0, 1;
    %set/v v0060E8B0_0, 0, 1;
    %delay 1, 0;
    %movi 8, 6, 4;
    %set/v v0060E9B8_0, 8, 4;
    %set/v v0060E960_0, 0, 1;
    %set/v v0060EA68_0, 0, 1;
    %set/v v0060E8B0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 28 "$display";
    %delay 1, 0;
    %set/v v0060E9B8_0, 0, 4;
    %set/v v0060E8B0_0, 1, 1;
    %delay 1, 0;
    %set/v v0060E9B8_0, 0, 4;
    %set/v v0060E8B0_0, 0, 1;
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Exercicio02.v";
    "./ram2x4.v";
    "./ram1x4.v";
    "./jkff.v";
