{
  "DESIGN_NAME": "semi_cpu_top",
  "VERILOG_FILES": "dir::src/*.v",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10,
  "PNR_SDC_FILE": "dir::src/semi_cpu_top.sdc",
  "SIGNOFF_SDC_FILE": "dir::src/semi_cpu_top.sdc",
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "PL_RANDOM_GLB_PLACEMENT": true,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 200 200",
  "FP_PDN_AUTO_ADJUST": true
}
