ProjectInfo:
  - ProjectName: TEST32
    ProjectRoot: ./
    ProjectType: unknown
    ChiselMajorVersion: 3
    ChiselMinorVersion: 0
Registers:
  - RegName: TEST32.0.reg
    Width: 64
    Index: 0
    PseudoName: pseudoreg.0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.1.reg
    Width: 64
    Index: 1
    PseudoName: pseudoreg.1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.2.reg
    Width: 64
    Index: 2
    PseudoName: pseudoreg.2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.3.reg
    Width: 64
    Index: 3
    PseudoName: pseudoreg.3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.4.reg
    Width: 64
    Index: 4
    PseudoName: pseudoreg.4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.5.reg
    Width: 64
    Index: 5
    PseudoName: pseudoreg.5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.6.reg
    Width: 64
    Index: 6
    PseudoName: pseudoreg.6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.7.reg
    Width: 64
    Index: 7
    PseudoName: pseudoreg.7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.8.reg
    Width: 64
    Index: 8
    PseudoName: pseudoreg.8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.9.reg
    Width: 64
    Index: 9
    PseudoName: pseudoreg.9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.10.reg
    Width: 64
    Index: 10
    PseudoName: pseudoreg.10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.11.reg
    Width: 64
    Index: 11
    PseudoName: pseudoreg.11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.12.reg
    Width: 64
    Index: 12
    PseudoName: pseudoreg.12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.13.reg
    Width: 64
    Index: 13
    PseudoName: pseudoreg.13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.14.reg
    Width: 64
    Index: 14
    PseudoName: pseudoreg.14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.15.reg
    Width: 64
    Index: 15
    PseudoName: pseudoreg.15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.0.csr
    Width: 64
    Index: 0
    PseudoName: csr.0
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.1.csr
    Width: 64
    Index: 1
    PseudoName: csr.1
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.2.csr
    Width: 64
    Index: 2
    PseudoName: csr.2
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.3.csr
    Width: 64
    Index: 3
    PseudoName: csr.3
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.4.csr
    Width: 64
    Index: 4
    PseudoName: csr.4
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.5.csr
    Width: 64
    Index: 5
    PseudoName: csr.5
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.6.csr
    Width: 64
    Index: 6
    PseudoName: csr.6
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.7.csr
    Width: 64
    Index: 7
    PseudoName: csr.7
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.8.csr
    Width: 64
    Index: 8
    PseudoName: csr.8
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.9.csr
    Width: 64
    Index: 9
    PseudoName: csr.9
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.10.csr
    Width: 64
    Index: 10
    PseudoName: csr.10
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.11.csr
    Width: 64
    Index: 11
    PseudoName: csr.11
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.12.csr
    Width: 64
    Index: 12
    PseudoName: csr.12
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.13.csr
    Width: 64
    Index: 13
    PseudoName: csr.13
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.14.csr
    Width: 64
    Index: 14
    PseudoName: csr.14
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST32.15.csr
    Width: 64
    Index: 15
    PseudoName: csr.15
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
RegClasses:
  - RegisterClassName: TEST32.regclass
    Registers:
      - TEST32.0.reg
      - TEST32.1.reg
      - TEST32.2.reg
      - TEST32.3.reg
      - TEST32.4.reg
      - TEST32.5.reg
      - TEST32.6.reg
      - TEST32.7.reg
      - TEST32.8.reg
      - TEST32.9.reg
      - TEST32.10.reg
      - TEST32.11.reg
      - TEST32.12.reg
      - TEST32.13.reg
      - TEST32.14.reg
      - TEST32.15.reg
  - RegisterClassName: TEST32.csrregclass
    Registers:
      - TEST32.0.csr
      - TEST32.1.csr
      - TEST32.2.csr
      - TEST32.3.csr
      - TEST32.4.csr
      - TEST32.5.csr
      - TEST32.6.csr
      - TEST32.7.csr
      - TEST32.8.csr
      - TEST32.9.csr
      - TEST32.10.csr
      - TEST32.11.csr
      - TEST32.12.csr
      - TEST32.13.csr
      - TEST32.14.csr
      - TEST32.15.csr
ISAs:
  - ISAName: TEST32.isa
InstFormats:
  - InstFormatName: TEST32.if
    ISA: TEST32.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: TEST32.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: TEST32.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: TEST32.csrregclass
Insts:
  - Inst: TEST32.inst1
    ISA: TEST32.isa
    InstFormat: TEST32.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 5
Caches:
  - Cache: TEST32.L2.cache
    Sets: 2
    Ways: 8
  - Cache: TEST32.core1.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST32.L2.cache
  - Cache: TEST32.core2.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST32.L2.cache
Cores:
  - Core: TEST32.core1
    ThreadUnits: 1
    Cache: TEST32.core1.L1.cache
    ISA: TEST32.isa
    RegisterClasses:
      - RegClass: TEST32.regclass
      - RegClass: TEST32.csrregclass
  - Core: TEST32.core2
    ThreadUnits: 1
    Cache: TEST32.core2.L1.cache
    ISA: TEST32.isa
Socs:
  - Soc: TEST32.soc
    Cores:
      - Core: TEST32.core1