
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010625                       # Number of seconds simulated
sim_ticks                                 10625229639                       # Number of ticks simulated
final_tick                               535452823176                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185513                       # Simulator instruction rate (inst/s)
host_op_rate                                   243973                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 255198                       # Simulator tick rate (ticks/s)
host_mem_usage                               67354840                       # Number of bytes of host memory used
host_seconds                                 41635.29                       # Real time elapsed on the host
sim_insts                                  7723907502                       # Number of instructions simulated
sim_ops                                   10157878817                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       292992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       210176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       106112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       209664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       210816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       290688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       183040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       210304                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1747840                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34048                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       425856                       # Number of bytes written to this memory
system.physmem.bytes_written::total            425856                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2289                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1642                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          829                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1638                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1647                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2271                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1430                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1643                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13655                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3327                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3327                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       397544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27575122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       385498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19780843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       397544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9986796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       397544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19732656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       397544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     19841077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       397544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27358279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       433685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17226922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       397544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     19792890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               164499033                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       397544                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       385498                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       397544                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       397544                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       397544                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       397544                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       433685                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       397544                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3204448                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40079698                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40079698                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40079698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       397544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27575122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       385498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19780843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       397544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9986796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       397544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19732656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       397544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     19841077                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       397544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27358279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       433685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17226922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       397544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     19792890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              204578731                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25480168                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2077474                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1698851                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204446                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       851255                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          817161                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213193                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9109                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20157741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11793694                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2077474                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1030354                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2469637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         595603                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        347005                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1241053                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       205897                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23361060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20891423     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133617      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210876      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          336076      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139841      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154889      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166408      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          109046      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1218884      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23361060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081533                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462858                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19974241                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       532351                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2461719                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6345                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        386401                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340523                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14398610                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1645                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        386401                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20005257                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         168780                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       275542                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2437408                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        87667                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14389678                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1721                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24999                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33357                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2839                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19976813                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66937099                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66937099                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023992                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2952806                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3674                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2028                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           269313                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1371815                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22262                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       169084                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14370246                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3683                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13586485                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17231                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1845441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4132652                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          365                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23361060                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581587                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273663                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17634173     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2298048      9.84%     85.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1254884      5.37%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       858994      3.68%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802277      3.43%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       228989      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180591      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60744      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42360      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23361060                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3231     12.62%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9876     38.59%     51.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12488     48.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11380638     83.76%     83.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       215082      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1256320      9.25%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       732799      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13586485                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533218                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25595                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001884                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50576855                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16219525                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13365774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13612080                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        40531                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248257                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23013                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          877                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        386401                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         117426                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12369                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14373951                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          768                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1371815                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737229                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2026                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9178                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117000                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       235683                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13391854                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1181445                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       194630                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1913887                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1883537                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            732442                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525580                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13365994                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13365774                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7814338                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20416118                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524556                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382753                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2116780                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       208539                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22974659                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533509                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.386757                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17996624     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2411220     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       939392      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       505761      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       378169      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       211104      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       130498      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116408      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285483      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22974659                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837774                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123558                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285483                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37063082                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29134385                       # The number of ROB writes
system.switch_cpus0.timesIdled                 326641                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2119108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.548017                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.548017                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392462                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392462                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60388626                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18527332                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13430299                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                25480168                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1933770                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1731108                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       155982                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1309700                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1276885                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          113019                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4615                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20517444                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10994365                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1933770                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1389904                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2450234                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         514839                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        285354                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1243299                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       152817                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23611058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.520236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.759511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21160824     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          377220      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          185036      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          374014      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          115199      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          347678      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           53738      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           86422      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          910927      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23611058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075893                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.431487                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20329445                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       478495                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2445151                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1938                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        356025                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       177899                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1977                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12260419                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4732                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        356025                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20351343                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         279504                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131692                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2423702                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        68788                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12241692                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          9343                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        52431                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     16000881                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     55423671                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     55423671                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     12910836                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3090045                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1601                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          815                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           161245                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2247706                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       349301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         2987                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        78622                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12177600                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1608                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         11383012                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7451                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2246700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4626541                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23611058                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.482105                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.093538                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18623292     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1548461      6.56%     85.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1692949      7.17%     92.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       973296      4.12%     96.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       496864      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       125112      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       144709      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3505      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2870      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23611058                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          18539     57.01%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7682     23.62%     80.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6297     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8900967     78.20%     78.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        86830      0.76%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          787      0.01%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2048556     18.00%     96.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       345872      3.04%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      11383012                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.446740                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              32518                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002857                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     46417051                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14425950                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11089156                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      11415530                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         8653                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       468859                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9039                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        356025                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         200784                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8530                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12179223                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1012                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2247706                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       349301                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          814                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4154                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          181                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104948                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        60001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       164949                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11240881                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2019371                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       142131                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2365193                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1711228                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            345822                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.441162                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11092048                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11089156                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6717269                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14490303                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.435207                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.463570                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8833273                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      9914746                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2264960                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1591                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       154831                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23255033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.426348                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297310                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19577570     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1434056      6.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       930727      4.00%     94.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       292901      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       491019      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        93411      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        59770      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        53850      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       321729      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23255033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8833273                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       9914746                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2119109                       # Number of memory references committed
system.switch_cpus1.commit.loads              1778847                       # Number of loads committed
system.switch_cpus1.commit.membars                794                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1523756                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          8655959                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       121166                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       321729                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35112971                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           24715730                       # The number of ROB writes
system.switch_cpus1.timesIdled                 464405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1869110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8833273                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              9914746                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8833273                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.884567                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.884567                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.346672                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.346672                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        52301173                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       14414697                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13074605                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1588                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                25480168                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2317488                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1929774                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       212618                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       877252                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          844939                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          248992                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9839                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20152198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12712349                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2317488                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1093931                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2648624                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         593241                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        609667                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1253482                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       203272                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23789163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.656800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.033079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21140539     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          162088      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          203890      0.86%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          325943      1.37%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          136457      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          175778      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          204659      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           94112      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1345697      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23789163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090953                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.498912                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20033689                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       739775                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2635977                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1328                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        378393                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       352292                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      15538669                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1615                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        378393                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20054542                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          64110                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       618584                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2616386                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        57140                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      15442442                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          8251                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        39684                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     21567330                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     71805712                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     71805712                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18005938                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3561389                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3724                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1938                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           201343                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1447971                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       755043                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8349                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       168197                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          15073210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3737                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14449580                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        15171                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1852641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3784096                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23789163                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.607402                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.328553                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17671185     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2787514     11.72%     86.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1140788      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       639391      2.69%     93.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       867444      3.65%     97.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       267755      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       262988      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       140946      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        11152      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23789163                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          99873     78.99%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         13639     10.79%     89.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12926     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12172888     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       197330      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1786      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1325011      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       752565      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14449580                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567091                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126438                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008750                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     52829932                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16929690                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14070578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14576018                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        10799                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       277591                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11213                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        378393                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          48907                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         6175                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     15076950                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        11584                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1447971                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       755043                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1937                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          5414                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          106                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125315                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       245260                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14196282                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1302511                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       253298                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2054982                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2006700                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            752471                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.557150                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14070665                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14070578                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8430154                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         22650645                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.552217                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372182                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10475505                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12908301                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2168707                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       214217                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23410770                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.551383                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372004                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17948418     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2768381     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1004651      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       500284      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       458155      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       192866      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       190341      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        90622      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       257052      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23410770                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10475505                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12908301                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1914208                       # Number of memory references committed
system.switch_cpus2.commit.loads              1170378                       # Number of loads committed
system.switch_cpus2.commit.membars               1798                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1870889                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11621818                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       266571                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       257052                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            38230648                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           30532425                       # The number of ROB writes
system.switch_cpus2.timesIdled                 308176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1691005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10475505                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12908301                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10475505                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.432357                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.432357                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.411124                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.411124                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63873315                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19662646                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14368188                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3600                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                25480168                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1933800                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1730730                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       156080                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1309749                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1276853                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          113101                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4623                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20521102                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10993062                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1933800                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1389954                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2450163                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         514772                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        284479                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1243324                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       152896                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23613611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.520131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.759199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21163448     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          376945      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          185157      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          373741      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          115393      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          348382      1.48%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           53867      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           86428      0.37%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          910250      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23613611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.075894                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.431436                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20333805                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       476864                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2445081                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1996                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        355861                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       178242                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1981                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12259555                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4736                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        355861                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20355751                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         278351                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       131339                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2423645                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        68660                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12241045                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9375                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        52188                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     16000017                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     55421770                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     55421770                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12913230                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3086787                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1601                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          814                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           160525                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2245388                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       349596                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         3071                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        78352                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12176930                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1607                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11384255                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7677                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2244555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4613155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23613611                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482106                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.093547                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18625913     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1547617      6.55%     85.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1693271      7.17%     92.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       973613      4.12%     96.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       496775      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       125506      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       144631      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3439      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2846      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23613611                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18728     57.33%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7641     23.39%     80.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6300     19.28%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8903105     78.21%     78.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        86822      0.76%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          788      0.01%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2047418     17.98%     96.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       346122      3.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11384255                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.446789                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              32669                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002870                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46422467                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14423129                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11090570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11416924                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         9148                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       466396                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9221                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        355861                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         199558                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8487                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12178553                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          412                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2245388                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       349596                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          813                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          184                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       105279                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        59732                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       165011                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11241206                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2018061                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       143049                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2364128                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1711380                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            346067                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.441175                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11093533                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11090570                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6717498                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14497618                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.435263                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.463352                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8834668                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9916437                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2262582                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1591                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       154923                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23257750                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.426371                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.297566                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19580598     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1433513      6.16%     90.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       930688      4.00%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       292926      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       491295      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        93224      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        59498      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        53582      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       322426      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23257750                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8834668                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9916437                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2119367                       # Number of memory references committed
system.switch_cpus3.commit.loads              1778992                       # Number of loads committed
system.switch_cpus3.commit.membars                794                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1523981                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8657487                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       121194                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       322426                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35114304                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           24714180                       # The number of ROB writes
system.switch_cpus3.timesIdled                 464264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1866557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8834668                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9916437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8834668                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.884112                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.884112                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.346727                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.346727                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        52303922                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14416210                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13073284                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1588                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus4.numCycles                25480168                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1932407                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1730161                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       156485                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1306754                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1275799                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          113076                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4582                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20515806                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10990652                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1932407                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1388875                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2449801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         516049                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        284827                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1243442                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       153314                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23609172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.520127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.759223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21159371     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          376837      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          185368      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          373791      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          115729      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          347722      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           53787      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           85966      0.36%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          910601      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23609172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.075840                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.431341                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20328399                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       477306                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2444733                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1994                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        356736                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       177407                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1977                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12257409                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4670                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        356736                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20350376                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         279699                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       130443                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2423405                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        68509                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12238857                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          9405                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        52119                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     15997262                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     55417069                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     55417069                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     12905101                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3092161                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1598                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          812                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           160036                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2246691                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       349317                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3052                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        77981                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12174636                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1602                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11379611                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7312                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2248685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4630238                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23609172                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482000                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.093542                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18623777     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1547856      6.56%     85.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1691061      7.16%     92.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       972449      4.12%     96.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       497676      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       125655      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       144386      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3505      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2807      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23609172                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          18549     57.14%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7617     23.46%     80.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         6297     19.40%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8898821     78.20%     78.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        86826      0.76%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          787      0.01%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      2047284     17.99%     96.96% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       345893      3.04%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11379611                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.446607                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              32463                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002853                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     46408169                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14424964                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11084978                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      11412074                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         8790                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       469160                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         9080                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        356736                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         201243                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         8516                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12176253                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1369                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2246691                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       349317                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          810                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4088                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          189                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       105349                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        60198                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       165547                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11236795                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      2018103                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       142816                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2363941                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1709849                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            345838                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.441002                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11087990                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11084978                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6714756                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14493941                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.435043                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.463280                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8828601                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      9910024                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2266702                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1587                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       155327                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23252436                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.426193                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297107                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     19577309     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1432674      6.16%     90.36% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       930209      4.00%     94.36% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       292287      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       491411      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        93593      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        59717      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        53728      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       321508      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23252436                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8828601                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       9910024                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2117768                       # Number of memory references committed
system.switch_cpus4.commit.loads              1777531                       # Number of loads committed
system.switch_cpus4.commit.membars                792                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1523011                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          8651970                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       121160                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       321508                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35107615                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           24710474                       # The number of ROB writes
system.switch_cpus4.timesIdled                 464374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1870996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8828601                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              9910024                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8828601                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.886094                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.886094                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.346489                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.346489                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        52283769                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       14409550                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13069563                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1584                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                25480168                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2076073                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1697901                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       205059                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       850785                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          815584                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          212842                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9065                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20155020                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11787574                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2076073                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1028426                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2467309                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         596761                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        348712                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1241231                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       206414                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23358274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20890965     89.44%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          133254      0.57%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          210376      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          336067      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          139167      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          154895      0.66%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          165972      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          109002      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1218576      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23358274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081478                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462618                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19970808                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       534793                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2459310                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6408                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        386952                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       340095                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14389104                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1653                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        386952                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20002025                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         170826                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       275355                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2434895                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        88216                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14380342                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1798                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24942                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        33677                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         2794                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19964480                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     66890454                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     66890454                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17005607                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2958814                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3677                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2032                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           271341                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1370490                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       736287                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        22214                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       168824                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14360977                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3689                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13576508                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17152                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1846411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4134997                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          370                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23358274                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581229                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273445                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17635987     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2296239      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1254019      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       857497      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       801984      3.43%     97.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       228844      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       180674      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        60700      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        42330      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23358274                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3208     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9831     38.60%     51.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12431     48.81%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11373027     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       214926      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1644      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1255021      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       731890      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13576508                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532826                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              25470                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001876                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50553911                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16211231                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13355161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13601978                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        40499                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       248091                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        22818                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          872                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        386952                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         119656                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12330                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14364684                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          570                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1370490                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       736287                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2031                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9148                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       118813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       117861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       236674                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13381249                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1180106                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       195258                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1911681                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1882018                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            731575                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525163                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13355395                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13355161                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7808240                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20401279                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524139                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382733                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9989359                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12244096                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2120618                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       209136                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22971322                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533017                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386122                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17997772     78.35%     78.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2409776     10.49%     88.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       938631      4.09%     92.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       504657      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       377298      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       211210      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       130881      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       116217      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       284880      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22971322                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9989359                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12244096                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1835868                       # Number of memory references committed
system.switch_cpus5.commit.loads              1122399                       # Number of loads committed
system.switch_cpus5.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1757731                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11032692                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       248737                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       284880                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            37051091                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29116431                       # The number of ROB writes
system.switch_cpus5.timesIdled                 327116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2121894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9989359                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12244096                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9989359                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.550731                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.550731                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392044                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392044                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60339299                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18513828                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13422272                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3316                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                25480168                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2084664                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1709551                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       206077                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       860488                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          813903                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          213344                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9213                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19927508                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11850909                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2084664                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1027247                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2606037                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         583910                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        587485                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1228737                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       204545                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23495627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.968481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20889590     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          280814      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          326850      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          179209      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          208565      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          113877      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           77514      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          201422      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1217786      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23495627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081815                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.465103                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19767639                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       750807                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2585026                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19709                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        372444                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       337972                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2147                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14466436                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        11093                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        372444                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19798303                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         246288                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       418056                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2575295                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        85239                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14457513                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         21791                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        40032                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     20093842                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     67320226                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     67320226                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17147034                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2946808                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3784                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2114                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           231384                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1381251                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       751388                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        19909                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       166280                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14434469                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3790                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13637234                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        18051                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1809634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4187042                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          424                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23495627                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580416                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269749                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17747604     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2313870      9.85%     85.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1241949      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       859136      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       750987      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       384546      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        92154      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        60592      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        44789      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23495627                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3422     11.62%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12744     43.26%     54.87% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13294     45.13%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11416493     83.72%     83.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       213231      1.56%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1670      0.01%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1260066      9.24%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       745774      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13637234                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535210                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              29460                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002160                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     50817606                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16248030                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13410865                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13666694                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        34295                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       244857                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        16074                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          833                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        372444                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         198474                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13759                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14438279                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         3975                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1381251                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       751388                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2109                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9698                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       118773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       116088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       234861                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13435182                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1183660                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       202052                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1929180                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1880130                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            745520                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527280                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13411139                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13410865                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7973511                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20884046                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526326                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381799                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10069761                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12354645                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2083773                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3366                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       207083                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23123183                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534297                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.353179                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18076111     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2340797     10.12%     88.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       980534      4.24%     92.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       587991      2.54%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       409239      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       263934      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       137176      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       110083      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       217318      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23123183                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10069761                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12354645                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1871708                       # Number of memory references committed
system.switch_cpus6.commit.loads              1136394                       # Number of loads committed
system.switch_cpus6.commit.membars               1680                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1768210                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11138250                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       251411                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       217318                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            37344218                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29249295                       # The number of ROB writes
system.switch_cpus6.timesIdled                 306700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1984541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10069761                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12354645                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10069761                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.530365                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.530365                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395200                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395200                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        60607647                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18615004                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13500922                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                25480168                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1932793                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1729840                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       156762                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      1306327                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         1275013                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          113048                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4537                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20511638                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10989567                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1932793                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1388061                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2449360                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         516972                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        285250                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1243439                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       153594                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23605633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.520214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.759519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21156273     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          376643      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          185645      0.79%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          373318      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          115687      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          347255      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           53531      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           86365      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          910916      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23605633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.075855                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.431299                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20323439                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       478521                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2444342                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1950                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        357377                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       178073                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1984                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12257472                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         4750                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        357377                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20345502                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         280563                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       130753                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2422885                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        68549                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12238897                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          9215                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        52251                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     16000665                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     55416519                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     55416519                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     12897706                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3102942                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1605                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          819                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           159645                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      2244033                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       349542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         2946                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        78677                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12174535                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         11376750                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7483                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2254759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4639246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23605633                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.481951                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.093589                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18621463     78.89%     78.89% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1548537      6.56%     85.45% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1689519      7.16%     92.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       971671      4.12%     96.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       497887      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       125868      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       144367      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3496      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         2825      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23605633                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          18580     57.11%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          7650     23.51%     80.62% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         6305     19.38%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8898597     78.22%     78.22% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        86827      0.76%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          787      0.01%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      2044553     17.97%     96.96% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       345986      3.04%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      11376750                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.446494                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              32535                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002860                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     46399149                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14430949                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     11081697                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      11409285                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         8335                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       468370                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         9307                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        357377                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         202078                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         8485                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12176161                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          989                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      2244033                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       349542                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          817                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          4059                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       105422                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        60294                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       165716                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11232550                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      2014975                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       144198                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2360909                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1709532                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            345934                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.440835                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              11084679                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             11081697                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6712030                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14493312                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.434915                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.463112                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8822338                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      9903761                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2272846                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1589                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       155599                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23248256                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.426000                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.296712                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     19574489     84.20%     84.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1432895      6.16%     90.36% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       929663      4.00%     94.36% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       292053      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       490930      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        93543      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        59826      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        53866      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       320991      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23248256                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8822338                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       9903761                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2115894                       # Number of memory references committed
system.switch_cpus7.commit.loads              1775659                       # Number of loads committed
system.switch_cpus7.commit.membars                792                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1521975                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          8646739                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       121158                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       320991                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            35103833                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           24710890                       # The number of ROB writes
system.switch_cpus7.timesIdled                 464432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1874535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8822338                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              9903761                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8822338                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.888142                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.888142                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.346243                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.346243                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        52260069                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       14407327                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13066410                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1588                       # number of misc regfile writes
system.l2.replacements                          13656                       # number of replacements
system.l2.tagsinuse                      32765.124786                       # Cycle average of tags in use
system.l2.total_refs                          1246978                       # Total number of references to valid blocks.
system.l2.sampled_refs                          46421                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.862368                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           377.032935                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     27.705354                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1127.943867                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     26.497505                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    839.653550                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     28.109399                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    407.112890                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     25.758344                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    839.518517                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     26.819025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    845.469189                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     28.639512                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1117.219959                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     27.258910                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    672.734224                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     26.874780                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    844.326552                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3371.565019                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3491.770379                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1845.385662                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3516.216340                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3473.350117                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3345.679008                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2923.677750                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3508.805997                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011506                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000846                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.034422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000809                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.025624                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000858                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.012424                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000786                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.025620                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000818                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.025802                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000874                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.034095                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000832                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.020530                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000820                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.025767                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.102892                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.106560                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.056317                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.107306                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.105998                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.102102                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.089224                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.107080                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999912                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5039                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4092                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2895                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4079                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4086                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5045                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4115                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4078                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   33438                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             8535                       # number of Writeback hits
system.l2.Writeback_hits::total                  8535                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    98                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5054                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4101                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2912                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4088                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4095                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5060                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4130                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4087                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33536                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5054                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4101                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2912                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4088                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4095                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5060                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4130                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4087                       # number of overall hits
system.l2.overall_hits::total                   33536                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2289                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1642                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          829                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1638                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1647                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2271                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1427                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1643                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13652                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2289                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1642                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          829                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1638                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1647                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2271                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1430                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1643                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13655                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2289                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1642                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          829                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1638                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1647                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2271                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1430                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1643                       # number of overall misses
system.l2.overall_misses::total                 13655                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4828135                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    344149834                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4988422                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    248044745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5006081                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    125923812                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5097678                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    245702905                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5024071                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    247336376                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4880491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    343141830                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5374474                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    215028470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5169359                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    247979536                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2057676219                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       435834                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        435834                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4828135                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    344149834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4988422                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    248044745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5006081                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    125923812                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5097678                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    245702905                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5024071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    247336376                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4880491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    343141830                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5374474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    215464304                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5169359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    247979536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2058112053                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4828135                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    344149834                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4988422                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    248044745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5006081                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    125923812                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5097678                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    245702905                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5024071                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    247336376                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4880491                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    343141830                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5374474                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    215464304                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5169359                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    247979536                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2058112053                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7328                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3724                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5717                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7316                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         5721                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               47090                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         8535                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              8535                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               101                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7343                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5743                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3741                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5726                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5742                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7331                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5560                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         5730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47191                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7343                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5743                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3741                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5726                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5742                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7331                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5560                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         5730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47191                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.312364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.286362                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.942857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.222610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.286514                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.287284                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.310416                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.257488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.287188                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.289913                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.029703                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.311725                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.285913                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.942857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.221599                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.286064                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.286834                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.309780                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.257194                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.286736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.289356                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.311725                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.285913                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.942857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.221599                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.286064                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.286834                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.309780                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.257194                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.286736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.289356                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 146307.121212                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150349.425076                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155888.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151062.573082                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151699.424242                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151898.446321                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 154475.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150001.773504                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152244.575758                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150173.877353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 147893.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151097.239102                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149290.944444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150685.683252                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 156647.242424                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150930.940962                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150723.426531                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       145278                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       145278                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 146307.121212                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150349.425076                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155888.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151062.573082                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151699.424242                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151898.446321                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 154475.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150001.773504                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152244.575758                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150173.877353                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 147893.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151097.239102                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149290.944444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150674.338462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 156647.242424                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150930.940962                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150722.230172                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 146307.121212                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150349.425076                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155888.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151062.573082                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151699.424242                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151898.446321                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 154475.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150001.773504                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152244.575758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150173.877353                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 147893.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151097.239102                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149290.944444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150674.338462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 156647.242424                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150930.940962                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150722.230172                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3327                       # number of writebacks
system.l2.writebacks::total                      3327                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2289                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1642                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          829                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1638                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1647                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2271                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1427                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1643                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13652                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13655                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13655                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2907457                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    210834891                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3131481                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    152375605                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3080523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     77646696                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3181018                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    150256357                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3105778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    151352167                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2957526                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    210835937                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3277047                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    131905226                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3249436                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    152232907                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1262330052                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       260018                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       260018                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2907457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    210834891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3131481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    152375605                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3080523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     77646696                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3181018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    150256357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3105778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    151352167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2957526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    210835937                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3277047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    132165244                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3249436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    152232907                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1262590070                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2907457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    210834891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3131481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    152375605                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3080523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     77646696                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3181018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    150256357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3105778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    151352167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2957526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    210835937                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3277047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    132165244                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3249436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    152232907                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1262590070                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.312364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.286362                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.222610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.286514                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.287284                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.310416                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.257488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.287188                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.289913                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.029703                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.311725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.285913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.942857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.221599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.286064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.286834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.309780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.257194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.286736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.289356                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.311725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.285913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.942857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.221599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.286064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.286834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.309780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.257194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.286736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.289356                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88104.757576                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92107.859764                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97858.781250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92798.785018                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93349.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93663.083233                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 96394.484848                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91731.597680                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94114.484848                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91895.669095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst        89622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92838.369441                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91029.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92435.337071                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 98467.757576                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92655.451613                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92464.844125                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 86672.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86672.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88104.757576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92107.859764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97858.781250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92798.785018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93349.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93663.083233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 96394.484848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91731.597680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94114.484848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 91895.669095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst        89622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92838.369441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91029.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92423.247552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 98467.757576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92655.451613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92463.571585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88104.757576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92107.859764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97858.781250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92798.785018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93349.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93663.083233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 96394.484848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91731.597680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94114.484848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 91895.669095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst        89622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92838.369441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91029.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92423.247552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 98467.757576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92655.451613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92463.571585                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               519.877807                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001249058                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   524                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1910780.645038                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.877807                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047881                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.833138                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1241009                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1241009                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1241009                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1241009                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1241009                       # number of overall hits
system.cpu0.icache.overall_hits::total        1241009                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.cpu0.icache.overall_misses::total           44                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6520947                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6520947                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6520947                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6520947                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6520947                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6520947                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1241053                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1241053                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1241053                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1241053                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1241053                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1241053                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 148203.340909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 148203.340909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 148203.340909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 148203.340909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 148203.340909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 148203.340909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5211650                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5211650                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5211650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5211650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5211650                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5211650                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153283.823529                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 153283.823529                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 153283.823529                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 153283.823529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 153283.823529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 153283.823529                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7343                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166551720                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7599                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21917.583893                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.330558                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.669442                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.891916                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.108084                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859796                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859796                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710780                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710780                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1985                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1985                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1570576                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1570576                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1570576                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1570576                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18714                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18714                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           88                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18802                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18802                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18802                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18802                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2055680135                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2055680135                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7142655                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7142655                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2062822790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2062822790                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2062822790                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2062822790                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878510                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878510                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1589378                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1589378                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1589378                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1589378                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021302                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021302                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011830                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011830                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011830                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011830                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109847.180453                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109847.180453                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81166.534091                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81166.534091                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109712.944899                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109712.944899                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109712.944899                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109712.944899                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1339                       # number of writebacks
system.cpu0.dcache.writebacks::total             1339                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11386                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11386                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           73                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11459                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11459                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11459                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11459                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7328                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7328                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7343                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    700082642                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    700082642                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       978110                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       978110                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    701060752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    701060752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    701060752                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    701060752                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008341                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008341                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004620                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004620                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004620                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004620                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95535.295033                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95535.295033                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65207.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65207.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95473.342231                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95473.342231                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95473.342231                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95473.342231                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               553.763264                       # Cycle average of tags in use
system.cpu1.icache.total_refs               915061806                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1634038.939286                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    27.814707                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.948558                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.044575                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842866                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.887441                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1243259                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1243259                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1243259                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1243259                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1243259                       # number of overall hits
system.cpu1.icache.overall_hits::total        1243259                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.cpu1.icache.overall_misses::total           40                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6519890                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6519890                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6519890                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6519890                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6519890                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6519890                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1243299                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1243299                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1243299                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1243299                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1243299                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1243299                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162997.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162997.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162997.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162997.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162997.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162997.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5505367                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5505367                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5505367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5505367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5505367                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5505367                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 166829.303030                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 166829.303030                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 166829.303030                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 166829.303030                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 166829.303030                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 166829.303030                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5743                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               204292877                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5999                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34054.488581                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   184.670040                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    71.329960                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.721367                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.278633                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1850290                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1850290                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       338609                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        338609                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          797                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          797                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          794                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          794                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2188899                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2188899                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2188899                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2188899                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19537                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19537                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           45                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19582                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19582                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19582                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19582                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1994991156                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1994991156                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3985756                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3985756                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1998976912                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1998976912                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1998976912                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1998976912                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1869827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1869827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       338654                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       338654                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2208481                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2208481                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2208481                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2208481                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010449                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010449                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000133                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008867                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008867                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008867                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008867                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 102113.484977                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102113.484977                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 88572.355556                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88572.355556                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 102082.367072                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102082.367072                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 102082.367072                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102082.367072                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          701                       # number of writebacks
system.cpu1.dcache.writebacks::total              701                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13803                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13803                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13839                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13839                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13839                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13839                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5734                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5734                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5743                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5743                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5743                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5743                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    535036717                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    535036717                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       638091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       638091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    535674808                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    535674808                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    535674808                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    535674808                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002600                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002600                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002600                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002600                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93309.507674                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93309.507674                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        70899                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        70899                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93274.387602                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93274.387602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93274.387602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93274.387602                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               485.249923                       # Cycle average of tags in use
system.cpu2.icache.total_refs               998615954                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037991.742857                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    30.249923                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.048477                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.777644                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1253434                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1253434                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1253434                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1253434                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1253434                       # number of overall hits
system.cpu2.icache.overall_hits::total        1253434                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7061804                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7061804                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7061804                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7061804                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7061804                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7061804                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1253482                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1253482                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1253482                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1253482                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1253482                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1253482                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 147120.916667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 147120.916667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 147120.916667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 147120.916667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 147120.916667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 147120.916667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5464050                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5464050                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5464050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5464050                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5464050                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5464050                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156115.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156115.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156115.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156115.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156115.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156115.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3741                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148104843                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3997                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              37054.001251                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   217.004786                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    38.995214                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.847675                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.152325                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       997719                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         997719                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       740088                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        740088                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1900                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1900                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1800                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1800                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1737807                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1737807                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1737807                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1737807                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9559                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9559                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          102                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9661                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9661                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9661                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9661                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    925674205                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    925674205                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7567047                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7567047                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    933241252                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    933241252                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    933241252                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    933241252                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1007278                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1007278                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       740190                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       740190                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1747468                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1747468                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1747468                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1747468                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009490                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009490                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000138                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000138                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005529                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005529                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005529                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005529                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96837.975207                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96837.975207                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 74186.735294                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 74186.735294                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96598.825380                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96598.825380                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96598.825380                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96598.825380                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        13059                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        13059                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          798                       # number of writebacks
system.cpu2.dcache.writebacks::total              798                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5835                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5835                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5920                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5920                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5920                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5920                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3724                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3724                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3741                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3741                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3741                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3741                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    324526666                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    324526666                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1245087                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1245087                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    325771753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    325771753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    325771753                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    325771753                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003697                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003697                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002141                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002141                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002141                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002141                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87144.647154                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87144.647154                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73240.411765                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73240.411765                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87081.462978                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87081.462978                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87081.462978                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87081.462978                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               553.928499                       # Cycle average of tags in use
system.cpu3.icache.total_refs               915061827                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1631126.251337                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.980061                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.948438                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.044840                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842866                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.887706                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1243280                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1243280                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1243280                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1243280                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1243280                       # number of overall hits
system.cpu3.icache.overall_hits::total        1243280                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.cpu3.icache.overall_misses::total           44                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6936698                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6936698                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6936698                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6936698                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6936698                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6936698                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1243324                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1243324                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1243324                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1243324                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1243324                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1243324                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157652.227273                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157652.227273                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157652.227273                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157652.227273                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157652.227273                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157652.227273                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5679002                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5679002                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5679002                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5679002                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5679002                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5679002                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 167029.470588                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 167029.470588                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 167029.470588                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 167029.470588                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 167029.470588                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 167029.470588                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5726                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               204291100                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5982                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34150.969575                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   184.564888                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    71.435112                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.720957                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.279043                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1848400                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1848400                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       338721                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        338721                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          798                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          798                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          794                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          794                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2187121                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2187121                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2187121                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2187121                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19506                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19506                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           45                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19551                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19551                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19551                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19551                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1986593608                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1986593608                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      4216427                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4216427                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1990810035                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1990810035                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1990810035                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1990810035                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1867906                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1867906                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       338766                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       338766                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2206672                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2206672                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2206672                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2206672                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010443                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010443                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000133                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008860                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008860                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008860                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008860                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 101845.258280                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101845.258280                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 93698.377778                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 93698.377778                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 101826.506828                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101826.506828                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 101826.506828                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101826.506828                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          712                       # number of writebacks
system.cpu3.dcache.writebacks::total              712                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13789                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13789                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           36                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13825                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13825                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13825                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13825                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5717                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5717                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5726                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5726                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5726                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5726                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    532188860                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    532188860                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       701181                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       701181                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    532890041                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    532890041                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    532890041                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    532890041                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003061                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003061                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002595                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002595                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002595                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002595                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93088.833304                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93088.833304                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        77909                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        77909                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93064.973978                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93064.973978                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93064.973978                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93064.973978                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               554.750561                       # Cycle average of tags in use
system.cpu4.icache.total_refs               915061949                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1631126.468806                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    28.801661                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.948900                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.046157                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842867                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.889023                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1243402                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1243402                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1243402                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1243402                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1243402                       # number of overall hits
system.cpu4.icache.overall_hits::total        1243402                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.cpu4.icache.overall_misses::total           40                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6886751                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6886751                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6886751                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6886751                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6886751                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6886751                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1243442                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1243442                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1243442                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1243442                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1243442                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1243442                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000032                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000032                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 172168.775000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 172168.775000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 172168.775000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 172168.775000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 172168.775000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 172168.775000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5696416                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5696416                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5696416                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5696416                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5696416                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5696416                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 167541.647059                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 167541.647059                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 167541.647059                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 167541.647059                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 167541.647059                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 167541.647059                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5742                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               204291308                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5998                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              34059.904635                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   184.788359                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    71.211641                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.721830                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.278170                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1848747                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1848747                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       338586                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        338586                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          796                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          796                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          792                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          792                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2187333                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2187333                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2187333                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2187333                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19578                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19578                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           45                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        19623                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         19623                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        19623                       # number of overall misses
system.cpu4.dcache.overall_misses::total        19623                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1995923368                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1995923368                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      4091259                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      4091259                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2000014627                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2000014627                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2000014627                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2000014627                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1868325                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1868325                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       338631                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       338631                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2206956                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2206956                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2206956                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2206956                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010479                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010479                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000133                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008891                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008891                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008891                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008891                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 101947.255491                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 101947.255491                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 90916.866667                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 90916.866667                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 101921.960302                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 101921.960302                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 101921.960302                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 101921.960302                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          714                       # number of writebacks
system.cpu4.dcache.writebacks::total              714                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13845                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13845                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           36                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13881                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13881                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13881                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13881                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5733                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5733                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5742                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5742                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5742                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5742                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    533949969                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    533949969                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       665944                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       665944                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    534615913                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    534615913                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    534615913                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    534615913                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003069                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003069                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002602                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002602                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002602                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002602                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93136.223443                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 93136.223443                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 73993.777778                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 73993.777778                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 93106.219610                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 93106.219610                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 93106.219610                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 93106.219610                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               520.069071                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001249235                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   524                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1910780.982824                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    30.069071                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.048188                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.833444                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1241186                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1241186                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1241186                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1241186                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1241186                       # number of overall hits
system.cpu5.icache.overall_hits::total        1241186                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6700955                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6700955                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6700955                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6700955                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6700955                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6700955                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1241231                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1241231                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1241231                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1241231                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1241231                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1241231                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 148910.111111                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 148910.111111                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 148910.111111                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 148910.111111                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 148910.111111                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 148910.111111                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5306730                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5306730                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5306730                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5306730                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5306730                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5306730                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 156080.294118                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 156080.294118                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 156080.294118                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 156080.294118                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 156080.294118                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 156080.294118                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7331                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166549990                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7587                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              21952.021880                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   228.262976                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    27.737024                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.891652                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.108348                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       858815                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         858815                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       710038                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        710038                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1977                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1977                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1658                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1658                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1568853                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1568853                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1568853                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1568853                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18698                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18698                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           84                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18782                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18782                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18782                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18782                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2064269314                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2064269314                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6918826                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6918826                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2071188140                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2071188140                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2071188140                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2071188140                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       877513                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       877513                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       710122                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       710122                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1587635                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1587635                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1587635                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1587635                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021308                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021308                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000118                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011830                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011830                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011830                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011830                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 110400.540913                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 110400.540913                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82366.976190                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82366.976190                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 110275.164519                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 110275.164519                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 110275.164519                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 110275.164519                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1386                       # number of writebacks
system.cpu5.dcache.writebacks::total             1386                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11382                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11382                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           69                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11451                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11451                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11451                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11451                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7316                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7316                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7331                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7331                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7331                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7331                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    699355746                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    699355746                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       976884                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       976884                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    700332630                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    700332630                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    700332630                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    700332630                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008337                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008337                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004618                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004618                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004618                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004618                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95592.638874                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95592.638874                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65125.600000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65125.600000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95530.300095                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95530.300095                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95530.300095                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95530.300095                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               511.077132                       # Cycle average of tags in use
system.cpu6.icache.total_refs               996791136                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1920599.491329                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.077132                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.046598                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.819034                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1228690                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1228690                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1228690                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1228690                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1228690                       # number of overall hits
system.cpu6.icache.overall_hits::total        1228690                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7059932                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7059932                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7059932                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7059932                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7059932                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7059932                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1228737                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1228737                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1228737                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1228737                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1228737                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1228737                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 150211.319149                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 150211.319149                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 150211.319149                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 150211.319149                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 150211.319149                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 150211.319149                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5780961                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5780961                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5780961                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5780961                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5780961                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5780961                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156242.189189                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156242.189189                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156242.189189                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156242.189189                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156242.189189                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156242.189189                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5560                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               157693827                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5816                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              27113.794188                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   226.299056                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    29.700944                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.883981                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.116019                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       864297                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         864297                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       731258                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        731258                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1757                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1757                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1681                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1595555                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1595555                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1595555                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1595555                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        19109                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        19109                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          455                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          455                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        19564                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         19564                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        19564                       # number of overall misses
system.cpu6.dcache.overall_misses::total        19564                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2204003594                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2204003594                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     52482986                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     52482986                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2256486580                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2256486580                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2256486580                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2256486580                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       883406                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       883406                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       731713                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       731713                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1615119                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1615119                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1615119                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1615119                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021631                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021631                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000622                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000622                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012113                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012113                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012113                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012113                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 115338.510335                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 115338.510335                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 115347.221978                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 115347.221978                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 115338.712942                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 115338.712942                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 115338.712942                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 115338.712942                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2161                       # number of writebacks
system.cpu6.dcache.writebacks::total             2161                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13567                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13567                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          437                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        14004                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        14004                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        14004                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        14004                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5542                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5542                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5560                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5560                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5560                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5560                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    501306263                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    501306263                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1442462                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1442462                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    502748725                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    502748725                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    502748725                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    502748725                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006273                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006273                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003442                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003442                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003442                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003442                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 90455.839589                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 90455.839589                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 80136.777778                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 80136.777778                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 90422.432554                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 90422.432554                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 90422.432554                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 90422.432554                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     3                       # number of replacements
system.cpu7.icache.tagsinuse               553.423871                       # Cycle average of tags in use
system.cpu7.icache.total_refs               915061941                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1631126.454545                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    27.972958                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.450913                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.044828                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.842069                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.886897                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1243394                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1243394                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1243394                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1243394                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1243394                       # number of overall hits
system.cpu7.icache.overall_hits::total        1243394                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           45                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           45                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           45                       # number of overall misses
system.cpu7.icache.overall_misses::total           45                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7424958                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7424958                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7424958                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7424958                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7424958                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7424958                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1243439                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1243439                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1243439                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1243439                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1243439                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1243439                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 164999.066667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 164999.066667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 164999.066667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 164999.066667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 164999.066667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 164999.066667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5840028                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5840028                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5840028                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5840028                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5840028                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5840028                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 171765.529412                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 171765.529412                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 171765.529412                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 171765.529412                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 171765.529412                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 171765.529412                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5730                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               204288771                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5986                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              34127.759940                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   183.564335                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    72.435665                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.717048                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.282952                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1846204                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1846204                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       338582                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        338582                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          804                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          804                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          794                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          794                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      2184786                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2184786                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2184786                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2184786                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        19466                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        19466                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           45                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        19511                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         19511                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        19511                       # number of overall misses
system.cpu7.dcache.overall_misses::total        19511                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1996264361                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1996264361                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      3788353                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      3788353                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2000052714                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2000052714                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2000052714                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2000052714                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1865670                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1865670                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       338627                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       338627                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2204297                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2204297                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2204297                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2204297                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010434                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010434                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000133                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008851                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008851                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008851                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008851                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 102551.338796                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 102551.338796                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84185.622222                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84185.622222                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 102508.980268                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 102508.980268                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 102508.980268                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 102508.980268                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          724                       # number of writebacks
system.cpu7.dcache.writebacks::total              724                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        13745                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        13745                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           36                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        13781                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        13781                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        13781                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        13781                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5721                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5721                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5730                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5730                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5730                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5730                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    534462490                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    534462490                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       618460                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       618460                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    535080950                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    535080950                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    535080950                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    535080950                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003066                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003066                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002599                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002599                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002599                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002599                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93421.165880                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93421.165880                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 68717.777778                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68717.777778                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 93382.364747                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 93382.364747                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 93382.364747                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 93382.364747                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
