
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/h264ref_273B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 3065255 heartbeat IPC: 3.26237 cumulative IPC: 3.26237 (Simulation time: 0 hr 0 min 38 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3065255 (Simulation time: 0 hr 0 min 38 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 11125568 heartbeat IPC: 1.24065 cumulative IPC: 1.24065 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 17247293 heartbeat IPC: 1.63353 cumulative IPC: 1.41023 (Simulation time: 0 hr 2 min 21 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 23443974 heartbeat IPC: 1.61377 cumulative IPC: 1.47212 (Simulation time: 0 hr 3 min 18 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 31479567 heartbeat IPC: 1.24446 cumulative IPC: 1.40774 (Simulation time: 0 hr 3 min 56 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 38628396 heartbeat IPC: 1.39883 cumulative IPC: 1.40595 (Simulation time: 0 hr 4 min 42 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 44750887 heartbeat IPC: 1.63332 cumulative IPC: 1.43934 (Simulation time: 0 hr 5 min 38 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 50625728 heartbeat IPC: 1.70217 cumulative IPC: 1.47181 (Simulation time: 0 hr 6 min 28 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 59284309 heartbeat IPC: 1.15492 cumulative IPC: 1.42301 (Simulation time: 0 hr 7 min 5 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 66124519 heartbeat IPC: 1.46194 cumulative IPC: 1.42723 (Simulation time: 0 hr 7 min 56 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 72243704 heartbeat IPC: 1.63421 cumulative IPC: 1.44554 (Simulation time: 0 hr 8 min 53 sec) 
Finished CPU 0 instructions: 100000001 cycles: 69178449 cumulative IPC: 1.44554 (Simulation time: 0 hr 8 min 53 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.44554 instructions: 100000001 cycles: 69178449
cpu0_DTLB TOTAL     ACCESS:   22061042  HIT:   21941844  MISS:     119198
cpu0_DTLB LOAD      ACCESS:   18902388  HIT:   18822833  MISS:      79555
cpu0_DTLB RFO       ACCESS:    3158654  HIT:    3119011  MISS:      39643
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.91901 cycles
cpu0_ITLB TOTAL     ACCESS:    5669015  HIT:    5668601  MISS:        414
cpu0_ITLB LOAD      ACCESS:    5669015  HIT:    5668601  MISS:        414
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 28.087 cycles
cpu0_L1I TOTAL     ACCESS:    5530845  HIT:    5510478  MISS:      20367
cpu0_L1I LOAD      ACCESS:    5530845  HIT:    5510478  MISS:      20367
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 47.7052 cycles
cpu0_STLB TOTAL     ACCESS:     119612  HIT:     118611  MISS:       1001
cpu0_STLB LOAD      ACCESS:      79969  HIT:      79166  MISS:        803
cpu0_STLB RFO       ACCESS:      39643  HIT:      39445  MISS:        198
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 116.508 cycles
cpu0_L1D TOTAL     ACCESS:   23300558  HIT:   22992885  MISS:     307673
cpu0_L1D LOAD      ACCESS:   17542176  HIT:   17324273  MISS:     217903
cpu0_L1D RFO       ACCESS:    5757415  HIT:    5667837  MISS:      89578
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        967  HIT:        775  MISS:        192
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 64.5482 cycles
cpu0_L2C TOTAL     ACCESS:     418617  HIT:     233700  MISS:     184917
cpu0_L2C LOAD      ACCESS:     238270  HIT:     137185  MISS:     101085
cpu0_L2C RFO       ACCESS:      89576  HIT:       5928  MISS:      83648
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      90579  HIT:      90409  MISS:        170
cpu0_L2C TRANSLATION ACCESS:        192  HIT:        178  MISS:         14
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 93.0619 cycles
LLC TOTAL     ACCESS:     262938  HIT:     187782  MISS:      75156
LLC LOAD      ACCESS:     101085  HIT:      56725  MISS:      44360
LLC RFO       ACCESS:      83648  HIT:      56910  MISS:      26738
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      78191  HIT:      74137  MISS:       4054
LLC TRANSLATION ACCESS:         14  HIT:         10  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 177.347 cycles
Insertion Distribution: 
	LOAD 12675 0 26131 22505 
	RFO 16804 0 10009 3530 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 4054 
	 1 0 13 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      22739  ROW_BUFFER_MISS:      48317
 DBUS AVG_CONGESTED_CYCLE:    3.88841
 WQ ROW_BUFFER_HIT:       3773  ROW_BUFFER_MISS:      22937  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.2303% MPKI: 6.07601 Average ROB Occupancy at Mispredict: 120.115
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00172
BRANCH_INDIRECT: 0.0023
BRANCH_CONDITIONAL: 6.06757
BRANCH_DIRECT_CALL: 0.00114
BRANCH_INDIRECT_CALL: 0.00124
BRANCH_RETURN: 0.00204

