

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="./">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Bitvis VIP AXI4-Lite &mdash; UVVM  documentation</title>
      <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=b86133f3" />
      <link rel="stylesheet" type="text/css" href="_static/css/theme.css?v=e59714d7" />

  
      <script src="_static/jquery.js?v=5d32c60e"></script>
      <script src="_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="_static/documentation_options.js?v=5929fcd5"></script>
      <script src="_static/doctools.js?v=9a2dae69"></script>
      <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Bitvis VIP AXI4-Stream" href="vip_axistream.html" />
    <link rel="prev" title="Bitvis VIP AXI4" href="vip_axi.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search"  style="background: #F5F5F5" >

          
          
          <a href="index.html">
            
              <img src="_static/uvvm.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="uvvm_intro.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="uvvm_getting_started.html">Getting Started</a></li>
<li class="toctree-l1"><a class="reference internal" href="utility_library.html">Utility Library</a></li>
<li class="toctree-l1"><a class="reference internal" href="rand_pkg_overview.html">Enhanced Randomization</a></li>
<li class="toctree-l1"><a class="reference internal" href="func_cov_pkg_overview.html">Functional Coverage</a></li>
<li class="toctree-l1"><a class="reference internal" href="optimized_rand.html">Optimized Randomization</a></li>
<li class="toctree-l1"><a class="reference internal" href="vvc_framework.html">VVC Framework</a></li>
<li class="toctree-l1"><a class="reference internal" href="fifo_collection.html">UVVM FIFO Collection</a></li>
<li class="toctree-l1"><a class="reference internal" href="generic_queue.html">UVVM Generic Queue</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_avalon_mm.html">Bitvis VIP Avalon-MM</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_avalon_st.html">Bitvis VIP Avalon-ST</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_axi.html">Bitvis VIP AXI4</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Bitvis VIP AXI4-Lite</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#bfm">BFM</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#signal-record">Signal Record</a></li>
<li class="toctree-l3"><a class="reference internal" href="#configuration-record">Configuration Record</a></li>
<li class="toctree-l3"><a class="reference internal" href="#methods">Methods</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#axilite-write">axilite_write()</a></li>
<li class="toctree-l4"><a class="reference internal" href="#axilite-read">axilite_read()</a></li>
<li class="toctree-l4"><a class="reference internal" href="#axilite-check">axilite_check()</a></li>
<li class="toctree-l4"><a class="reference internal" href="#init-axilite-if-signals">init_axilite_if_signals()</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#local-types">Local types</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#t-axilite-write-address-channel">t_axilite_write_address_channel</a></li>
<li class="toctree-l4"><a class="reference internal" href="#t-axilite-write-data-channel">t_axilite_write_data_channel</a></li>
<li class="toctree-l4"><a class="reference internal" href="#t-axilite-write-response-channel">t_axilite_write_response_channel</a></li>
<li class="toctree-l4"><a class="reference internal" href="#t-axilite-read-address-channel">t_axilite_read_address_channel</a></li>
<li class="toctree-l4"><a class="reference internal" href="#t-axilite-read-data-channel">t_axilite_read_data_channel</a></li>
<li class="toctree-l4"><a class="reference internal" href="#t-axprot">t_axprot</a></li>
<li class="toctree-l4"><a class="reference internal" href="#t-xresp">t_xresp</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#local-bfm-overloads">Local BFM overloads</a></li>
<li class="toctree-l3"><a class="reference internal" href="#compilation">Compilation</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#simulator-compatibility-and-setup">Simulator compatibility and setup</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#additional-documentation">Additional Documentation</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#vvc">VVC</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#entity">Entity</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#generics">Generics</a></li>
<li class="toctree-l4"><a class="reference internal" href="#signals">Signals</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#id1">Configuration Record</a></li>
<li class="toctree-l3"><a class="reference internal" href="#status-record">Status Record</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id2">Methods</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#axilite-write-vvc">axilite_write()</a></li>
<li class="toctree-l4"><a class="reference internal" href="#axilite-read-vvc">axilite_read()</a></li>
<li class="toctree-l4"><a class="reference internal" href="#axilite-check-vvc">axilite_check()</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#activity-watchdog">Activity Watchdog</a></li>
<li class="toctree-l3"><a class="reference internal" href="#transaction-info">Transaction Info</a></li>
<li class="toctree-l3"><a class="reference internal" href="#scoreboard">Scoreboard</a></li>
<li class="toctree-l3"><a class="reference internal" href="#unwanted-activity-detection">Unwanted Activity Detection</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id6">Compilation</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#id7">Simulator compatibility and setup</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#id8">Additional Documentation</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="vip_axistream.html">Bitvis VIP AXI4-Stream</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_clock_generator.html">Bitvis VIP Clock Generator</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_error_injection.html">Bitvis VIP Error Injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_ethernet.html">Bitvis VIP Ethernet</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_gmii.html">Bitvis VIP GMII</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_gpio.html">Bitvis VIP GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_hvvc_to_vvc_bridge.html">Bitvis VIP HVVC-to-VVC Bridge</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_i2c.html">Bitvis VIP I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_rgmii.html">Bitvis VIP RGMII</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_sbi.html">Bitvis VIP SBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_scoreboard.html">Bitvis VIP Scoreboard</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_spec_cov.html">Bitvis VIP Specification Coverage</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_spi.html">Bitvis VIP SPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_uart.html">Bitvis VIP UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="vip_wishbone.html">Bitvis VIP Wishbone</a></li>
<li class="toctree-l1"><a class="reference internal" href="tool_compatibility.html">Tool Compatibility</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: #F5F5F5" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">UVVM</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">Bitvis VIP AXI4-Lite</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/vip_axilite.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="bitvis-vip-axi4-lite">
<h1>Bitvis VIP AXI4-Lite<a class="headerlink" href="#bitvis-vip-axi4-lite" title="Link to this heading"></a></h1>
<p><strong>Quick Access</strong></p>
<ul class="simple">
<li><p><a class="reference internal" href="#bfm">BFM</a></p>
<ul>
<li><p><a class="reference internal" href="#axilite-write-bfm"><span class="std std-ref">axilite_write()</span></a></p></li>
<li><p><a class="reference internal" href="#axilite-read-bfm"><span class="std std-ref">axilite_read()</span></a></p></li>
<li><p><a class="reference internal" href="#axilite-check-bfm"><span class="std std-ref">axilite_check()</span></a></p></li>
<li><p><a class="reference internal" href="#init-axilite-if-signals-bfm"><span class="std std-ref">init_axilite_if_signals()</span></a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#vvc">VVC</a></p>
<ul>
<li><p><a class="reference internal" href="#axilite-write-vvc"><span class="std std-ref">axilite_write()</span></a></p></li>
<li><p><a class="reference internal" href="#axilite-read-vvc"><span class="std std-ref">axilite_read()</span></a></p></li>
<li><p><a class="reference internal" href="#axilite-check-vvc"><span class="std std-ref">axilite_check()</span></a></p></li>
</ul>
</li>
</ul>
<div class="line-block">
<div class="line"><br /></div>
</div>
<hr class="docutils" />
<section id="bfm">
<h2>BFM<a class="headerlink" href="#bfm" title="Link to this heading"></a></h2>
<p>BFM functionality is implemented in axilite_bfm_pkg.vhd</p>
<section id="signal-record">
<span id="t-axilite-if"></span><h3>Signal Record<a class="headerlink" href="#signal-record" title="Link to this heading"></a></h3>
<p><strong>t_axilite_if</strong></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Record element</p></th>
<th class="head"><p>Type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>write_address_channel</p></td>
<td><p><a class="reference internal" href="#t-axilite-write-address-channel">t_axilite_write_address_channel</a></p></td>
</tr>
<tr class="row-odd"><td><p>write_data_channel</p></td>
<td><p><a class="reference internal" href="#t-axilite-write-data-channel">t_axilite_write_data_channel</a></p></td>
</tr>
<tr class="row-even"><td><p>write_response_channel</p></td>
<td><p><a class="reference internal" href="#t-axilite-write-response-channel">t_axilite_write_response_channel</a></p></td>
</tr>
<tr class="row-odd"><td><p>read_address_channel</p></td>
<td><p><a class="reference internal" href="#t-axilite-read-address-channel">t_axilite_read_address_channel</a></p></td>
</tr>
<tr class="row-even"><td><p>read_data_channel</p></td>
<td><p><a class="reference internal" href="#t-axilite-read-data-channel">t_axilite_read_data_channel</a></p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul class="simple">
<li><p>For more information on the AXI4-Lite signals, refer to “AMBA® AXI™ and ACE™ Protocol Specification”, Part B (ARM IHI 0022G),
available from ARM.</p></li>
</ul>
</div>
</section>
<section id="configuration-record">
<span id="t-axilite-bfm-config"></span><h3>Configuration Record<a class="headerlink" href="#configuration-record" title="Link to this heading"></a></h3>
<p><strong>t_axilite_bfm_config</strong></p>
<p>Default value for the record is C_AXILITE_BFM_CONFIG_DEFAULT.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Record element</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>max_wait_cycles</p></td>
<td><p>natural</p></td>
<td><p>10</p></td>
<td><p>The maximum number of clock cycles to wait for
the DUT ready or valid signals before reporting
a timeout alert</p></td>
</tr>
<tr class="row-odd"><td><p>max_wait_cycles_severity</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-alert-level"><span class="std std-ref">t_alert_level</span></a></p></td>
<td><p>TB_FAILURE</p></td>
<td><p>The above timeout will have this severity</p></td>
</tr>
<tr class="row-even"><td><p>clock_period</p></td>
<td><p>time</p></td>
<td><p>-1 ns</p></td>
<td><p>Period of the clock signal</p></td>
</tr>
<tr class="row-odd"><td><p>clock_period_margin</p></td>
<td><p>time</p></td>
<td><p>0 ns</p></td>
<td><p>Input clock period margin to specified
clock_period. Will check ‘T/2’ if input clock is
low when BFM is called and ‘T’ if input clock is
high.</p></td>
</tr>
<tr class="row-even"><td><p>clock_margin_severity</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-alert-level"><span class="std std-ref">t_alert_level</span></a></p></td>
<td><p>TB_ERROR</p></td>
<td><p>The above margin will have this severity</p></td>
</tr>
<tr class="row-odd"><td><p>setup_time</p></td>
<td><p>time</p></td>
<td><p>-1 ns</p></td>
<td><p>Generated signals setup time. Suggested value
is clock_period/4. An alert is reported if
setup_time exceeds clock_period/2.</p></td>
</tr>
<tr class="row-even"><td><p>hold_time</p></td>
<td><p>time</p></td>
<td><p>-1 ns</p></td>
<td><p>Generated signals hold time. Suggested value
is clock_period/4. An alert is reported if
hold_time exceeds clock_period/2.</p></td>
</tr>
<tr class="row-odd"><td><p>bfm_sync</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-bfm-sync"><span class="std std-ref">t_bfm_sync</span></a></p></td>
<td><p>SYNC_ON_CLOCK_ONLY</p></td>
<td><div class="line-block">
<div class="line">When set to SYNC_ON_CLOCK_ONLY the BFM will
enter on the first falling edge, estimate the
clock period,</div>
<div class="line">synchronize the output signals and exit ¼
clock period after a succeeding rising edge.</div>
<div class="line">When set to SYNC_WITH_SETUP_AND_HOLD the BFM
will use the configured setup_time, hold_time
and</div>
<div class="line">clock_period to synchronize output signals
with clock edges.</div>
</div>
</td>
</tr>
<tr class="row-even"><td><p>match_strictness</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-match-strictness"><span class="std std-ref">t_match_strictness</span></a></p></td>
<td><p>MATCH_EXACT</p></td>
<td><div class="line-block">
<div class="line">Matching strictness for std_logic values in
check procedures.</div>
<div class="line">MATCH_EXACT requires both values to be the
same. Note that the expected value can contain
the don’t care operator ‘-‘.</div>
<div class="line">MATCH_STD allows comparisons between ‘H’ and
‘1’, ‘L’ and ‘0’ and ‘-’ in both values.</div>
</div>
</td>
</tr>
<tr class="row-odd"><td><p>expected_response</p></td>
<td><p><a class="reference internal" href="#t-xresp">t_xresp</a></p></td>
<td><p>OKAY</p></td>
<td><p>Sets the expected response for both read and
write transactions</p></td>
</tr>
<tr class="row-even"><td><p>expected_response_severity</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-alert-level"><span class="std std-ref">t_alert_level</span></a></p></td>
<td><p>TB_FAILURE</p></td>
<td><p>A response mismatch will have this severity</p></td>
</tr>
<tr class="row-odd"><td><p>protection_setting</p></td>
<td><p><a class="reference internal" href="#t-axprot">t_axprot</a></p></td>
<td><p>UNPRIVILEGED_NONSECURE_DATA</p></td>
<td><p>Sets the access permissions (e.g. write to
data/instruction, privileged and secure access)</p></td>
</tr>
<tr class="row-even"><td><p>num_aw_pipe_stages</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td><p>Write Address Channel pipeline steps</p></td>
</tr>
<tr class="row-odd"><td><p>num_w_pipe_stages</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td><p>Write Data Channel pipeline steps</p></td>
</tr>
<tr class="row-even"><td><p>num_ar_pipe_stages</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td><p>Read Address Channel pipeline steps</p></td>
</tr>
<tr class="row-odd"><td><p>num_r_pipe_stages</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td><p>Read Data Channel pipeline steps</p></td>
</tr>
<tr class="row-even"><td><p>num_b_pipe_stages</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td><p>Response Channel pipeline steps</p></td>
</tr>
<tr class="row-odd"><td><p>id_for_bfm</p></td>
<td><p>t_msg_id</p></td>
<td><p>ID_BFM</p></td>
<td><p>Message ID used for logging general messages in
the BFM</p></td>
</tr>
<tr class="row-even"><td><p>id_for_bfm_wait</p></td>
<td><p>t_msg_id</p></td>
<td><p>ID_BFM_WAIT</p></td>
<td><p>Message ID used for logging waits in the BFM</p></td>
</tr>
<tr class="row-odd"><td><p>id_for_bfm_poll</p></td>
<td><p>t_msg_id</p></td>
<td><p>ID_BFM_POLL</p></td>
<td><p>Message ID used for logging polling in the BFM</p></td>
</tr>
</tbody>
</table>
</section>
<section id="methods">
<h3>Methods<a class="headerlink" href="#methods" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p>All signals are active high.</p></li>
<li><p>All parameters in brackets are optional.</p></li>
</ul>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The AXI4-Lite BFM procedures do not access the AXI channels independently. However, this is sufficient for most use cases. If
independent channel access is required, for instance simultaneous read and write accesses, use the <a class="reference internal" href="#vvc">VVC</a>.</p>
</div>
<section id="axilite-write">
<span id="axilite-write-bfm"></span><h4>axilite_write()<a class="headerlink" href="#axilite-write" title="Link to this heading"></a></h4>
<p>Writes the given data to the given address of the DUT, using the AXI4-Lite protocol. For protocol details, see the AXI4-Lite specification.
If the byte_enable argument is not used, it will be set to all ‘1’, i.e. all bytes are used.</p>
<p>The procedure reports an alert if:</p>
<blockquote>
<div><ul class="simple">
<li><p>Data length is neither 32 bit nor 64 bit (alert level: TB_ERROR)</p></li>
<li><p>wready does not occur within max_wait_cycles clock cycles (alert level: max_wait_cycles_severity, set in the config)</p></li>
<li><p>awready does not occur within max_wait_cycles clock cycles (alert level: max_wait_cycles_severity, set in the config)</p></li>
<li><p>bresp is not set to expected_response (set in the config) when bvalid is set to ‘1’ (alert level: expected_response_severity, set in the config)</p></li>
<li><p>bvalid is not set within max_wait_cycles clock cycles (alert level: max_wait_cycles_severity, set in the config)</p></li>
</ul>
</div></blockquote>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">axilite_write</span><span class="p">(</span><span class="n">addr_value</span><span class="p">,</span><span class="w"> </span><span class="n">data_value</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">byte_enable</span><span class="p">,]</span><span class="w"> </span><span class="n">msg</span><span class="p">,</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">axilite_if</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">scope</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">msg_id_panel</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">config</span><span class="p">]]])</span>
</pre></div>
</div>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Object</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Dir.</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>constant</p></td>
<td><p>addr_value</p></td>
<td><p>in</p></td>
<td><p>unsigned</p></td>
<td><p>The address of an AXI4-Lite accessible register</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>data_value</p></td>
<td><p>in</p></td>
<td><p>std_logic_vector</p></td>
<td><p>The data value to be written to the addressed register</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>byte_enable</p></td>
<td><p>in</p></td>
<td><p>std_logic_vector</p></td>
<td><p>This argument selects which bytes to use (all ‘1’ means
all bytes are updated)</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>msg</p></td>
<td><p>in</p></td>
<td><p>string</p></td>
<td><p>A custom message to be appended in the log/alert</p></td>
</tr>
<tr class="row-even"><td><p>signal</p></td>
<td><p>clk</p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>The clock signal used to read and write data in/out of
the AXI4-Lite BFM</p></td>
</tr>
<tr class="row-odd"><td><p>signal</p></td>
<td><p>axilite_if</p></td>
<td><p>inout</p></td>
<td><p><a class="reference internal" href="#t-axilite-if"><span class="std std-ref">t_axilite_if</span></a></p></td>
<td><p>AXI4-Lite signal interface record</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>scope</p></td>
<td><p>in</p></td>
<td><p>string</p></td>
<td><p>Describes the scope from which the log/alert originates.
Default value is C_BFM_SCOPE (“AXILITE_BFM”).</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>msg_id_panel</p></td>
<td><p>in</p></td>
<td><p>t_msg_id_panel</p></td>
<td><p>Controls verbosity within a specified scope. Default
value is shared_msg_id_panel.</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>config</p></td>
<td><p>in</p></td>
<td><p><a class="reference internal" href="#t-axilite-bfm-config"><span class="std std-ref">t_axilite_bfm_config</span></a></p></td>
<td><p>Configuration of BFM behavior and restrictions. Default
value is C_AXILITE_BFM_CONFIG_DEFAULT.</p></td>
</tr>
</tbody>
</table>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Examples:</span>
<span class="n">axilite_write</span><span class="p">(</span><span class="mh">x&quot;00101155&quot;</span><span class="p">,</span><span class="w"> </span><span class="mh">x&quot;AAAA&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Writing data to Peripheral 1&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">axilite_if</span><span class="p">,</span><span class="w"> </span><span class="n">C_SCOPE</span><span class="p">,</span><span class="w"> </span><span class="n">shared_msg_id_panel</span><span class="p">,</span><span class="w"> </span><span class="n">C_AXILITE_BFM_CONFIG_DEFAULT</span><span class="p">);</span>
<span class="n">axilite_write</span><span class="p">(</span><span class="n">C_ADDR_PERIPHERAL_1</span><span class="p">,</span><span class="w"> </span><span class="mh">x&quot;00F1&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Writing first byte to Peripheral 1&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">axilite_if</span><span class="p">,</span><span class="w"> </span><span class="n">C_SCOPE</span><span class="p">,</span><span class="w"> </span><span class="n">shared_msg_id_panel</span><span class="p">,</span><span class="w"> </span><span class="n">C_AXILITE_BFM_CONFIG_DEFAULT</span><span class="p">);</span>

<span class="c1">-- Suggested usage (requires local overload, see &#39;Local BFM overloads&#39; section):</span>
<span class="n">axilite_write</span><span class="p">(</span><span class="n">C_ADDR_DMA</span><span class="p">,</span><span class="w"> </span><span class="mh">x&quot;AAAA&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Writing data to DMA&quot;</span><span class="p">);</span>
</pre></div>
</div>
</section>
<section id="axilite-read">
<span id="axilite-read-bfm"></span><h4>axilite_read()<a class="headerlink" href="#axilite-read" title="Link to this heading"></a></h4>
<p>Reads data from the DUT at the given address, using the AXI4-Lite protocol. For protocol details, see the AXI4-Lite specification.
The read data is placed on the output ‘data_value’ when the read has completed.</p>
<p>The procedure reports an alert if:</p>
<blockquote>
<div><ul class="simple">
<li><p>The read data length (rdata) is neither 32 bit nor 64 bit (alert level: TB_ERROR)</p></li>
<li><p>arready does not occur within max_wait_cycles clock cycles (alert level: max_wait_cycles_severity, set in the config)</p></li>
<li><p>rresp is not set to expected_response (set in the config) when rvalid is set to ‘1’ (alert level: expected_response_severity, set in the config)</p></li>
<li><p>rvalid is not set within max_wait_cycles clock cycles (alert level: max_wait_cycles_severity, set in the config)</p></li>
</ul>
</div></blockquote>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">axilite_read</span><span class="p">(</span><span class="n">addr_value</span><span class="p">,</span><span class="w"> </span><span class="n">data_value</span><span class="p">,</span><span class="w"> </span><span class="n">msg</span><span class="p">,</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">axilite_if</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">scope</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">msg_id_panel</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">config</span><span class="p">]]])</span>
</pre></div>
</div>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Object</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Dir.</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>constant</p></td>
<td><p>addr_value</p></td>
<td><p>in</p></td>
<td><p>unsigned</p></td>
<td><p>The address of an AXI4-Lite accessible register</p></td>
</tr>
<tr class="row-odd"><td><p>variable</p></td>
<td><p>data_value</p></td>
<td><p>out</p></td>
<td><p>std_logic_vector</p></td>
<td><p>The data value to be read from the addressed register</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>msg</p></td>
<td><p>in</p></td>
<td><p>string</p></td>
<td><p>A custom message to be appended in the log/alert</p></td>
</tr>
<tr class="row-odd"><td><p>signal</p></td>
<td><p>clk</p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>The clock signal used to read and write data in/out of
the AXI4-Lite BFM</p></td>
</tr>
<tr class="row-even"><td><p>signal</p></td>
<td><p>axilite_if</p></td>
<td><p>inout</p></td>
<td><p><a class="reference internal" href="#t-axilite-if"><span class="std std-ref">t_axilite_if</span></a></p></td>
<td><p>AXI4-Lite signal interface record</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>scope</p></td>
<td><p>in</p></td>
<td><p>string</p></td>
<td><p>Describes the scope from which the log/alert originates.
Default value is C_BFM_SCOPE (“AXILITE_BFM”).</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>msg_id_panel</p></td>
<td><p>in</p></td>
<td><p>t_msg_id_panel</p></td>
<td><p>Controls verbosity within a specified scope. Default
value is shared_msg_id_panel.</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>config</p></td>
<td><p>in</p></td>
<td><p><a class="reference internal" href="#t-axilite-bfm-config"><span class="std std-ref">t_axilite_bfm_config</span></a></p></td>
<td><p>Configuration of BFM behavior and restrictions. Default
value is C_AXILITE_BFM_CONFIG_DEFAULT.</p></td>
</tr>
</tbody>
</table>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Examples:</span>
<span class="n">axilite_read</span><span class="p">(</span><span class="n">C_ADDR_PERIPHERAL_1</span><span class="p">,</span><span class="w"> </span><span class="n">v_data_out</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Read from Peripheral 1&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">axilite_if</span><span class="p">,</span><span class="w"> </span><span class="n">C_SCOPE</span><span class="p">,</span><span class="w"> </span><span class="n">shared_msg_id_panel</span><span class="p">,</span><span class="w"> </span><span class="n">C_AXILITE_BFM_CONFIG_DEFAULT</span><span class="p">);</span>

<span class="c1">-- Suggested usage (requires local overload, see &#39;Local BFM overloads&#39; section):</span>
<span class="n">axilite_read</span><span class="p">(</span><span class="n">C_ADDR_IO</span><span class="p">,</span><span class="w"> </span><span class="n">v_data_out</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Reading from IO device&quot;</span><span class="p">);</span>
</pre></div>
</div>
</section>
<section id="axilite-check">
<span id="axilite-check-bfm"></span><h4>axilite_check()<a class="headerlink" href="#axilite-check" title="Link to this heading"></a></h4>
<p>Reads data from the DUT at the given address, using the AXI4-Lite protocol. For protocol details, see the AXI4-Lite specification.
After reading data from the AXI4-Lite bus, the read data is compared with the expected data, and if they don’t match, an alert with
severity ‘alert_level’ is reported. The procedure also report alerts for the same conditions as the <a class="reference internal" href="#axilite-read-bfm"><span class="std std-ref">axilite_read()</span></a> procedure.</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">axilite_check</span><span class="p">(</span><span class="n">addr_value</span><span class="p">,</span><span class="w"> </span><span class="n">data_exp</span><span class="p">,</span><span class="w"> </span><span class="n">msg</span><span class="p">,</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">axilite_if</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">alert_level</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">scope</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">msg_id_panel</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">config</span><span class="p">]]]])</span>
</pre></div>
</div>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Object</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Dir.</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>constant</p></td>
<td><p>addr_value</p></td>
<td><p>in</p></td>
<td><p>unsigned</p></td>
<td><p>The address of an AXI4-Lite accessible register</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>data_exp</p></td>
<td><p>in</p></td>
<td><p>std_logic_vector</p></td>
<td><p>The data value to expect when reading the addressed
register</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>msg</p></td>
<td><p>in</p></td>
<td><p>string</p></td>
<td><p>A custom message to be appended in the log/alert</p></td>
</tr>
<tr class="row-odd"><td><p>signal</p></td>
<td><p>clk</p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>The clock signal used to read and write data in/out of
the AXI4-Lite BFM</p></td>
</tr>
<tr class="row-even"><td><p>signal</p></td>
<td><p>axilite_if</p></td>
<td><p>inout</p></td>
<td><p><a class="reference internal" href="#t-axilite-if"><span class="std std-ref">t_axilite_if</span></a></p></td>
<td><p>AXI4-Lite signal interface record</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>alert_level</p></td>
<td><p>in</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-alert-level"><span class="std std-ref">t_alert_level</span></a></p></td>
<td><p>Sets the severity for the alert. Default value is ERROR.</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>scope</p></td>
<td><p>in</p></td>
<td><p>string</p></td>
<td><p>Describes the scope from which the log/alert originates.
Default value is C_BFM_SCOPE (“AXILITE_BFM”).</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>msg_id_panel</p></td>
<td><p>in</p></td>
<td><p>t_msg_id_panel</p></td>
<td><p>Controls verbosity within a specified scope. Default
value is shared_msg_id_panel.</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>config</p></td>
<td><p>in</p></td>
<td><p><a class="reference internal" href="#t-axilite-bfm-config"><span class="std std-ref">t_axilite_bfm_config</span></a></p></td>
<td><p>Configuration of BFM behavior and restrictions. Default
value is C_AXILITE_BFM_CONFIG_DEFAULT.</p></td>
</tr>
</tbody>
</table>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Examples:</span>
<span class="n">axilite_check</span><span class="p">(</span><span class="n">C_ADDR_PERIPHERAL_1</span><span class="p">,</span><span class="w"> </span><span class="mh">x&quot;3B&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Check data from Peripheral 1&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">axilite_if</span><span class="p">,</span><span class="w"> </span><span class="n">C_SCOPE</span><span class="p">,</span><span class="w"> </span><span class="n">shared_msg_id_panel</span><span class="p">,</span><span class="w"> </span><span class="n">ERROR</span><span class="p">,</span><span class="w"> </span><span class="n">C_AXILITE_BFM_CONFIG_DEFAULT</span><span class="p">);</span>

<span class="c1">-- Suggested usage (requires local overload, see &#39;Local BFM overloads&#39; section):</span>
<span class="n">axilite_check</span><span class="p">(</span><span class="n">C_ADDR_UART_RX</span><span class="p">,</span><span class="w"> </span><span class="mh">x&quot;3B&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Checking data in UART RX register&quot;</span><span class="p">);</span>
</pre></div>
</div>
</section>
<section id="init-axilite-if-signals">
<span id="init-axilite-if-signals-bfm"></span><h4>init_axilite_if_signals()<a class="headerlink" href="#init-axilite-if-signals" title="Link to this heading"></a></h4>
<p>Initializes the AXI4-Lite interface. All the BFM outputs are set to ‘0’, and BFM inputs are set to ‘Z’. awprot and arprot are set
to UNPRIVILEGED_NONSECURE_DATA (“010”).</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">t_axilite_if</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">init_axilite_if_signals</span><span class="p">(</span><span class="n">addr_width</span><span class="p">,</span><span class="w"> </span><span class="n">data_width</span><span class="p">)</span>
</pre></div>
</div>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Object</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Dir.</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>constant</p></td>
<td><p>addr_width</p></td>
<td><p>in</p></td>
<td><p>natural</p></td>
<td><p>Width of the address signals</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>data_width</p></td>
<td><p>in</p></td>
<td><p>natural</p></td>
<td><p>Width of the data signals</p></td>
</tr>
</tbody>
</table>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Examples:</span>
<span class="n">axilite_if</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">init_axilite_if_signals</span><span class="p">(</span><span class="n">addr_width</span><span class="p">,</span><span class="w"> </span><span class="n">data_width</span><span class="p">)</span>
</pre></div>
</div>
</section>
</section>
<section id="local-types">
<h3>Local types<a class="headerlink" href="#local-types" title="Link to this heading"></a></h3>
<section id="t-axilite-write-address-channel">
<h4>t_axilite_write_address_channel<a class="headerlink" href="#t-axilite-write-address-channel" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Record element</p></th>
<th class="head"><p>Type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>awaddr</p></td>
<td><p>std_logic_vector</p></td>
</tr>
<tr class="row-odd"><td><p>awvalid</p></td>
<td><p>std_logic</p></td>
</tr>
<tr class="row-even"><td><p>awprot</p></td>
<td><p>std_logic_vector(2 downto 0)</p></td>
</tr>
<tr class="row-odd"><td><p>awready</p></td>
<td><p>std_logic</p></td>
</tr>
</tbody>
</table>
</section>
<section id="t-axilite-write-data-channel">
<h4>t_axilite_write_data_channel<a class="headerlink" href="#t-axilite-write-data-channel" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Record element</p></th>
<th class="head"><p>Type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>wdata</p></td>
<td><p>std_logic_vector</p></td>
</tr>
<tr class="row-odd"><td><p>wstrb</p></td>
<td><p>std_logic_vector</p></td>
</tr>
<tr class="row-even"><td><p>wvalid</p></td>
<td><p>std_logic</p></td>
</tr>
<tr class="row-odd"><td><p>wready</p></td>
<td><p>std_logic</p></td>
</tr>
</tbody>
</table>
</section>
<section id="t-axilite-write-response-channel">
<h4>t_axilite_write_response_channel<a class="headerlink" href="#t-axilite-write-response-channel" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Record element</p></th>
<th class="head"><p>Type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>bready</p></td>
<td><p>std_logic</p></td>
</tr>
<tr class="row-odd"><td><p>bresp</p></td>
<td><p>std_logic_vector(1 downto 0)</p></td>
</tr>
<tr class="row-even"><td><p>bvalid</p></td>
<td><p>std_logic</p></td>
</tr>
</tbody>
</table>
</section>
<section id="t-axilite-read-address-channel">
<h4>t_axilite_read_address_channel<a class="headerlink" href="#t-axilite-read-address-channel" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Record element</p></th>
<th class="head"><p>Type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>araddr</p></td>
<td><p>std_logic_vector</p></td>
</tr>
<tr class="row-odd"><td><p>arvalid</p></td>
<td><p>std_logic</p></td>
</tr>
<tr class="row-even"><td><p>arprot</p></td>
<td><p>std_logic_vector(2 downto 0)</p></td>
</tr>
<tr class="row-odd"><td><p>arready</p></td>
<td><p>std_logic</p></td>
</tr>
</tbody>
</table>
</section>
<section id="t-axilite-read-data-channel">
<h4>t_axilite_read_data_channel<a class="headerlink" href="#t-axilite-read-data-channel" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Record element</p></th>
<th class="head"><p>Type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>rready</p></td>
<td><p>std_logic</p></td>
</tr>
<tr class="row-odd"><td><p>rdata</p></td>
<td><p>std_logic_vector</p></td>
</tr>
<tr class="row-even"><td><p>rresp</p></td>
<td><p>std_logic_vector(1 downto 0)</p></td>
</tr>
<tr class="row-odd"><td><p>rvalid</p></td>
<td><p>std_logic</p></td>
</tr>
</tbody>
</table>
</section>
<section id="t-axprot">
<h4>t_axprot<a class="headerlink" href="#t-axprot" title="Link to this heading"></a></h4>
<p>UNPRIVILEGED_NONSECURE_DATA, UNPRIVILEGED_NONSECURE_INSTRUCTION, UNPRIVILEGED_SECURE_DATA, UNPRIVILEGED_SECURE_INSTRUCTION,
PRIVILEGED_NONSECURE_DATA, PRIVILEGED_NONSECURE_INSTRUCTION, PRIVILEGED_SECURE_DATA, PRIVILEGED_SECURE_INSTRUCTION</p>
</section>
<section id="t-xresp">
<h4>t_xresp<a class="headerlink" href="#t-xresp" title="Link to this heading"></a></h4>
<p>OKAY, SLVERR, DECERR, ILLEGAL</p>
</section>
</section>
<section id="local-bfm-overloads">
<h3>Local BFM overloads<a class="headerlink" href="#local-bfm-overloads" title="Link to this heading"></a></h3>
<p>A good approach for better readability and maintainability is to make simple, local overloads for the BFM procedures in the TB
process. This allows calling the BFM procedures with the key parameters only, e.g.</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">axilite_write</span><span class="p">(</span><span class="n">C_ADDR_PERIPHERAL_1</span><span class="p">,</span><span class="w"> </span><span class="n">C_TEST_DATA</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Sending data to Peripheral 1&quot;</span><span class="p">);</span>
</pre></div>
</div>
<p>rather than</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">axilite_write</span><span class="p">(</span><span class="n">C_ADDR_PERIPHERAL_1</span><span class="p">,</span><span class="w"> </span><span class="n">C_TEST_DATA</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Sending data to Peripheral 1&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">axilite_if</span><span class="p">,</span><span class="w"> </span><span class="n">C_SCOPE</span><span class="p">,</span><span class="w"> </span><span class="n">shared_msg_id_panel</span><span class="p">,</span><span class="w"> </span><span class="n">C_AXILITE_BFM_CONFIG_DEFAULT</span><span class="p">);</span>
</pre></div>
</div>
<p>By defining the local overload as e.g.</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="k">procedure</span><span class="w"> </span><span class="n">axilite_write</span><span class="p">(</span>
<span class="w">  </span><span class="k">constant</span><span class="w"> </span><span class="n">addr_value</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">;</span>
<span class="w">  </span><span class="k">constant</span><span class="w"> </span><span class="n">data_value</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">;</span>
<span class="w">  </span><span class="k">constant</span><span class="w"> </span><span class="n">msg</span><span class="w">          </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">string</span>
<span class="p">)</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">  </span><span class="n">axilite_write</span><span class="p">(</span>
<span class="w">    </span><span class="n">addr_value</span><span class="p">,</span><span class="w">                  </span><span class="c1">-- Keep as is</span>
<span class="w">    </span><span class="n">data_value</span><span class="p">,</span><span class="w">                  </span><span class="c1">-- Keep as is</span>
<span class="w">    </span><span class="n">msg</span><span class="p">,</span><span class="w">                         </span><span class="c1">-- Keep as is</span>
<span class="w">    </span><span class="n">clk</span><span class="p">,</span><span class="w">                         </span><span class="c1">-- Signal must be visible in local process scope</span>
<span class="w">    </span><span class="n">axilite_if</span><span class="p">,</span><span class="w">                  </span><span class="c1">-- Signal must be visible in local process scope</span>
<span class="w">    </span><span class="n">C_SCOPE</span><span class="p">,</span><span class="w">                     </span><span class="c1">-- Setting a default value</span>
<span class="w">    </span><span class="n">shared_msg_id_panel</span><span class="p">,</span><span class="w">         </span><span class="c1">-- Use global, shared msg_id_panel</span>
<span class="w">    </span><span class="n">C_AXILITE_BFM_CONFIG_LOCAL</span><span class="p">);</span><span class="w"> </span><span class="c1">-- Use locally defined configuration or C_AXILITE_BFM_CONFIG_DEFAULT</span>
<span class="k">end</span><span class="w"> </span><span class="k">procedure</span><span class="p">;</span>
</pre></div>
</div>
<p>Using a local overload like this also allows the following – if wanted:</p>
<ul class="simple">
<li><p>Have address value as natural – and convert in the overload</p></li>
<li><p>Set up defaults for constants. May be different for two overloads of the same BFM</p></li>
<li><p>Apply dedicated message ID panel to allow dedicated verbosity control</p></li>
</ul>
</section>
<section id="compilation">
<h3>Compilation<a class="headerlink" href="#compilation" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p>This BFM package may only be compiled with VHDL-2008 or newer. It is dependent on the <a class="reference internal" href="utility_library.html#utility-library"><span class="std std-ref">Utility Library</span></a>, which is only
compatible with VHDL-2008 or newer.</p></li>
<li><p>After UVVM-Util has been compiled, the BFM package can be compiled into any desired library.</p></li>
<li><p>See <a class="reference internal" href="vvc_framework.html#vvc-framework-compile-scripts"><span class="std std-ref">Essential Mechanisms - Compile Scripts</span></a> for information about compile scripts.</p></li>
</ul>
<section id="simulator-compatibility-and-setup">
<h4>Simulator compatibility and setup<a class="headerlink" href="#simulator-compatibility-and-setup" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>See <a class="reference internal" href="uvvm_intro.html#uvvm-prerequisites"><span class="std std-ref">Prerequisites</span></a> for a list of supported simulators.</p></li>
<li><p>For required simulator setup see <a class="reference internal" href="utility_library.html#util-simulator-compatibility"><span class="std std-ref">UVVM-Util Simulator compatibility and setup</span></a>.</p></li>
</ul>
</section>
</section>
<section id="additional-documentation">
<h3>Additional Documentation<a class="headerlink" href="#additional-documentation" title="Link to this heading"></a></h3>
<p>For more information on the AXI4-Lite specification, refer to “AMBA® AXI™ and ACE™ Protocol Specification”, Part B (ARM IHI 0022G),
available from ARM.</p>
<div class="admonition important">
<p class="admonition-title">Important</p>
<ul class="simple">
<li><p>This is a simplified Bus Functional Model (BFM) for AXI4-Lite.</p></li>
<li><p>The given BFM complies with the basic AXI4-Lite protocol and thus allows a normal access towards an AXI4-Lite interface.</p></li>
<li><p>This BFM is not an AXI4-Lite protocol checker.</p></li>
<li><p>For a more advanced BFM please contact UVVM support at <a class="reference external" href="mailto:info&#37;&#52;&#48;uvvm&#46;org">info<span>&#64;</span>uvvm<span>&#46;</span>org</a></p></li>
</ul>
</div>
<div class="line-block">
<div class="line"><br /></div>
</div>
<hr class="docutils" />
</section>
</section>
<section id="vvc">
<h2>VVC<a class="headerlink" href="#vvc" title="Link to this heading"></a></h2>
<ul class="simple">
<li><p>VVC functionality is implemented in axilite_vvc.vhd</p></li>
<li><p>For general information see <a class="reference internal" href="vvc_framework.html#vvc-framework-essential-mechanisms"><span class="std std-ref">VVC Framework - Essential Mechanisms</span></a>.</p></li>
</ul>
<section id="entity">
<h3>Entity<a class="headerlink" href="#entity" title="Link to this heading"></a></h3>
<section id="generics">
<h4>Generics<a class="headerlink" href="#generics" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>GC_ADDR_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>8</p></td>
<td><p>Width of the AXI4-Lite address bus</p></td>
</tr>
<tr class="row-odd"><td><p>GC_DATA_WIDTH</p></td>
<td><p>integer</p></td>
<td><p>32</p></td>
<td><p>Width of the AXI4-Lite data bus</p></td>
</tr>
<tr class="row-even"><td><p>GC_INSTANCE_IDX</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td><p>Instance number to assign the VVC</p></td>
</tr>
<tr class="row-odd"><td><p>GC_AXILITE_CONFIG</p></td>
<td><p><a class="reference internal" href="#t-axilite-bfm-config"><span class="std std-ref">t_axilite_bfm_config</span></a></p></td>
<td><p>C_AXILITE_BFM_CONFIG_DEFAULT</p></td>
<td><p>Configuration for the AXI4-Lite BFM</p></td>
</tr>
<tr class="row-even"><td><p>GC_CMD_QUEUE_COUNT_MAX</p></td>
<td><p>natural</p></td>
<td><p>C_CMD_QUEUE_COUNT_MAX</p></td>
<td><p>Absolute maximum number of commands in the VVC
command queue</p></td>
</tr>
<tr class="row-odd"><td><p>GC_CMD_QUEUE_COUNT_THRESHOLD</p></td>
<td><p>natural</p></td>
<td><p>C_CMD_QUEUE_COUNT_THRESHOLD</p></td>
<td><p>An alert will be generated when reaching this
threshold to indicate that the command queue is
almost full. The queue will still accept new commands until it reaches GC_CMD_QUEUE_COUNT_MAX.</p></td>
</tr>
<tr class="row-even"><td><p>GC_CMD_QUEUE_COUNT_THRESHOLD_SEVERITY</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-alert-level"><span class="std std-ref">t_alert_level</span></a></p></td>
<td><p>C_CMD_QUEUE_COUNT_THRESHOLD_SEVERITY</p></td>
<td><p>Alert severity which will be used when command
queue reaches GC_CMD_QUEUE_COUNT_THRESHOLD</p></td>
</tr>
<tr class="row-odd"><td><p>GC_RESULT_QUEUE_COUNT_MAX</p></td>
<td><p>natural</p></td>
<td><p>C_RESULT_QUEUE_COUNT_MAX</p></td>
<td><p>Maximum number of unfetched results before
result_queue is full</p></td>
</tr>
<tr class="row-even"><td><p>GC_RESULT_QUEUE_COUNT_THRESHOLD</p></td>
<td><p>natural</p></td>
<td><p>C_RESULT_QUEUE_COUNT_THRESHOLD</p></td>
<td><p>An alert will be issued if result queue exceeds
this count. Used for early warning if result
queue is almost full. Will be ignored if set to
0.</p></td>
</tr>
<tr class="row-odd"><td><p>GC_RESULT_QUEUE_COUNT_THRESHOLD_SEVERITY</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-alert-level"><span class="std std-ref">t_alert_level</span></a></p></td>
<td><p>C_RESULT_QUEUE _COUNT_THRESHOLD_SEVERITY</p></td>
<td><p>Severity of alert to be initiated if exceeding
GC_RESULT_QUEUE_COUNT_THRESHOLD</p></td>
</tr>
</tbody>
</table>
</section>
<section id="signals">
<h4>Signals<a class="headerlink" href="#signals" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Object</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Dir.</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>signal</p></td>
<td><p>clk</p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>VVC Clock signal</p></td>
</tr>
<tr class="row-odd"><td><p>signal</p></td>
<td><p>axilite_vvc_master_if</p></td>
<td><p>inout</p></td>
<td><p><a class="reference internal" href="#t-axilite-if"><span class="std std-ref">t_axilite_if</span></a></p></td>
<td><p>AXI4-Lite signal interface record</p></td>
</tr>
</tbody>
</table>
<p>In this VVC, the interface has been encapsulated in a signal record of type t_axilite_if in order to improve readability of the code.
Since the AXI4-Lite interface buses can be of arbitrary size, the interface vectors have been left unconstrained. These unconstrained
vectors need to be constrained when the interface signals are instantiated. For this interface, it could look like:</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="k">signal</span><span class="w"> </span><span class="n">axilite_if</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">t_axilite_if</span><span class="p">(</span><span class="n">write_address_channel</span><span class="p">(</span><span class="n">awaddr</span><span class="p">(</span><span class="n">C_ADDR_WIDTH</span><span class="w">    </span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)),</span>
<span class="w">                                 </span><span class="n">write_data_channel</span><span class="w">   </span><span class="p">(</span><span class="n">wdata</span><span class="w"> </span><span class="p">(</span><span class="n">C_DATA_WIDTH</span><span class="w">    </span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">),</span>
<span class="w">                                                       </span><span class="n">wstrb</span><span class="w"> </span><span class="p">((</span><span class="n">C_DATA_WIDTH</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)),</span>
<span class="w">                                 </span><span class="n">read_address_channel</span><span class="w"> </span><span class="p">(</span><span class="n">araddr</span><span class="p">(</span><span class="n">C_ADDR_WIDTH</span><span class="w">    </span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)),</span>
<span class="w">                                 </span><span class="n">read_data_channel</span><span class="w">    </span><span class="p">(</span><span class="n">rdata</span><span class="w"> </span><span class="p">(</span><span class="n">C_DATA_WIDTH</span><span class="w">    </span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)));</span>
</pre></div>
</div>
</section>
</section>
<section id="id1">
<h3>Configuration Record<a class="headerlink" href="#id1" title="Link to this heading"></a></h3>
<p><strong>vvc_config</strong> accessible via <strong>shared_axilite_vvc_config</strong></p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Record element</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>inter_bfm_delay</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-inter-bfm-delay"><span class="std std-ref">t_inter_bfm_delay</span></a></p></td>
<td><p>C_AXILITE_INTER_BFM_DELAY_DEFAULT</p></td>
<td><div class="line-block">
<div class="line">Delay between any requested BFM accesses
towards the DUT.</div>
<div class="line">TIME_START2START: Time from a BFM start to the
next BFM start (a TB_WARNING will be issued if
access takes longer than TIME_START2START).</div>
<div class="line">TIME_FINISH2START: Time from a BFM end to the
next BFM start.</div>
<div class="line">Any insert_delay() command will add to the
above minimum delays, giving for instance the
ability to skew the BFM starting time.</div>
</div>
</td>
</tr>
<tr class="row-odd"><td><p>cmd_queue_count_max</p></td>
<td><p>natural</p></td>
<td><p>C_CMD_QUEUE_COUNT_MAX</p></td>
<td><p>Maximum pending number in command queue before
queue is full. Adding additional commands will
result in an ERROR.</p></td>
</tr>
<tr class="row-even"><td><p>cmd_queue_count_threshold</p></td>
<td><p>natural</p></td>
<td><p>C_CMD_QUEUE_COUNT_THRESHOLD</p></td>
<td><p>An alert will be issued if command queue exceeds
this count. Used for early warning if command
queue is almost full. Will be ignored if set to
0.</p></td>
</tr>
<tr class="row-odd"><td><p>cmd_queue_count_threshold_severity</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-alert-level"><span class="std std-ref">t_alert_level</span></a></p></td>
<td><p>C_CMD_QUEUE_COUNT_THRESHOLD_SEERITY</p></td>
<td><p>Severity of alert to be initiated if exceeding
cmd_queue_count_threshold</p></td>
</tr>
<tr class="row-even"><td><p>result_queue_count_max</p></td>
<td><p>natural</p></td>
<td><p>C_RESULT_QUEUE_COUNT_MAX</p></td>
<td><p>Maximum number of unfetched results before
result_queue is full</p></td>
</tr>
<tr class="row-odd"><td><p>result_queue_count_threshold</p></td>
<td><p>natural</p></td>
<td><p>C_RESULT_QUEUE_COUNT_THRESHOLD</p></td>
<td><p>An alert will be issued if result queue exceeds
this count. Used for early warning if result
queue is almost full. Will be ignored if set to
0.</p></td>
</tr>
<tr class="row-even"><td><p>result_queue_count_threshold_severity</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-alert-level"><span class="std std-ref">t_alert_level</span></a></p></td>
<td><p>C_RESULT_QUEUE_COUNT_THRESHOLD_SEVERITY</p></td>
<td><p>Severity of alert to be initiated if exceeding
result_queue_count_threshold</p></td>
</tr>
<tr class="row-odd"><td><p>bfm_config</p></td>
<td><p><a class="reference internal" href="#t-axilite-bfm-config"><span class="std std-ref">t_axilite_bfm_config</span></a></p></td>
<td><p>C_AXILITE_BFM_CONFIG_DEFAULT</p></td>
<td><p>Configuration for the AXI4-Lite BFM</p></td>
</tr>
<tr class="row-even"><td><p>msg_id_panel</p></td>
<td><p>t_msg_id_panel</p></td>
<td><p>C_VVC_MSG_ID_PANEL_DEFAULT</p></td>
<td><p>VVC dedicated message ID panel. See
<a class="reference internal" href="vvc_framework.html#vvc-framework-verbosity-ctrl"><span class="std std-ref">Scope of Verbosity Control</span></a> for how to
use verbosity control.</p></td>
</tr>
<tr class="row-odd"><td><p>force_single_pending_transac/
tion</p></td>
<td><p>boolean</p></td>
<td><p>false</p></td>
<td><p>Waits until the previous transaction is
completed before starting the next one</p></td>
</tr>
<tr class="row-even"><td><p>unwanted_activity_severity</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-alert-level"><span class="std std-ref">t_alert_level</span></a></p></td>
<td><p>C_UNWANTED_ACTIVITY_SEVERITY</p></td>
<td><p>Severity of alert to be issued if unwanted
activity on the DUT outputs is detected. It is
enabled with ERROR severity by default.</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>cmd/result queue parameters in the configuration record are unused and will be removed in v3.0, use instead the entity generic constants.</p>
</div>
<p>The configuration record can be accessed from the Central Testbench Sequencer through the shared variable array, e.g.</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">shared_axilite_vvc_config</span><span class="p">(</span><span class="mi">1</span><span class="p">).</span><span class="n">inter_bfm_delay</span><span class="p">.</span><span class="n">delay_in_time</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="mi">50</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span>
<span class="n">shared_axilite_vvc_config</span><span class="p">(</span><span class="mi">1</span><span class="p">).</span><span class="n">bfm_config</span><span class="p">.</span><span class="n">clock_period</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="mi">10</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span>
</pre></div>
</div>
</section>
<section id="status-record">
<h3>Status Record<a class="headerlink" href="#status-record" title="Link to this heading"></a></h3>
<p><strong>vvc_status</strong> accessible via <strong>shared_axilite_vvc_status</strong></p>
<p>The current status of the VVC can be retrieved during simulation. This is achieved by reading from the shared variable from the
test sequencer. The record contents can be seen below:</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Record element</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>current_cmd_idx</p></td>
<td><p>natural</p></td>
<td><p>Command index currently running</p></td>
</tr>
<tr class="row-odd"><td><p>previous_cmd_idx</p></td>
<td><p>natural</p></td>
<td><p>Previous command index to run</p></td>
</tr>
<tr class="row-even"><td><p>pending_cmd_idx</p></td>
<td><p>natural</p></td>
<td><p>Pending number of commands in the command queue</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id2">
<h3>Methods<a class="headerlink" href="#id2" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p>All VVC procedures are defined in vvc_methods_pkg.vhd (dedicated to this VVC).</p></li>
<li><p>See <a class="reference internal" href="vvc_framework.html#vvc-framework-methods"><span class="std std-ref">Common VVC Methods</span></a> for procedures which are common to all VVCs.</p></li>
<li><p>It is also possible to send a multicast to all instances of a VVC with ALL_INSTANCES as parameter for vvc_instance_idx.</p></li>
<li><p>All parameters in brackets are optional.</p></li>
</ul>
<div class="admonition caution">
<p class="admonition-title">Caution</p>
<p>Orange description is preliminary.</p>
</div>
<style> .orange {color:orange} </style><section id="axilite-write-vvc">
<span id="id3"></span><h4>axilite_write()<a class="headerlink" href="#axilite-write-vvc" title="Link to this heading"></a></h4>
<p>Adds a write command to the AXI4-Lite VVC executor queue, which will distribute this command to the various channel executors which
in turn will run as soon as all preceding commands have completed. When the command is scheduled to run, the executors call the
AXI4-Lite procedures in axilite_channel_handler_pkg.vhd. This procedure can be called with or without byte_enable constant. When
not set, byte_enable is set to all ‘1’, indicating that all bytes are valid.</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">axilite_write</span><span class="p">(</span><span class="n">VVCT</span><span class="p">,</span><span class="w"> </span><span class="n">vvc_instance_idx</span><span class="p">,</span><span class="w"> </span><span class="n">addr</span><span class="p">,</span><span class="w"> </span><span class="n">data</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">byte_enable</span><span class="p">,]</span><span class="w"> </span><span class="n">msg</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">scope</span><span class="p">])</span>
</pre></div>
</div>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Object</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Dir.</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>signal</p></td>
<td><p>VVCT</p></td>
<td><p>inout</p></td>
<td><p>t_vvc_target_record</p></td>
<td><p>VVC target type compiled into each VVC in order to
differentiate between VVCs</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>vvc_instance_idx</p></td>
<td><p>in</p></td>
<td><p>integer</p></td>
<td><p>Instance number of the VVC</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>addr</p></td>
<td><p>in</p></td>
<td><p>unsigned</p></td>
<td><p>The address of an AXI4-Lite accessible register</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>data</p></td>
<td><p>in</p></td>
<td><p>std_logic_vector</p></td>
<td><p>The data value to be written to the addressed register</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>byte_enable</p></td>
<td><p>in</p></td>
<td><p>std_logic_vector</p></td>
<td><p>This argument selects which bytes to use (all ‘1’ means
all bytes are updated)</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>msg</p></td>
<td><p>in</p></td>
<td><p>string</p></td>
<td><p>A custom message to be appended in the log/alert</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>scope</p></td>
<td><p>in</p></td>
<td><p>string</p></td>
<td><p>Describes the scope from which the log/alert originates.
Default value is C_VVC_CMD_SCOPE_DEFAULT.</p></td>
</tr>
</tbody>
</table>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Examples:</span>
<span class="n">axilite_write</span><span class="p">(</span><span class="n">AXILITE_VVCT</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="mh">x&quot;0011A000&quot;</span><span class="p">,</span><span class="w"> </span><span class="mh">x&quot;F102&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Writing data to Peripheral 1&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">C_SCOPE</span><span class="p">);</span>
<span class="n">axilite_write</span><span class="p">(</span><span class="n">AXILITE_VVCT</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">C_ADDR_PERIPHERAL_1</span><span class="p">,</span><span class="w"> </span><span class="mh">x&quot;F102&quot;</span><span class="p">,</span><span class="w"> </span><span class="mb">b&quot;11&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Writing data to Peripheral 1&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">C_SCOPE</span><span class="p">);</span>
<span class="n">axilite_write</span><span class="p">(</span><span class="n">AXILITE_VVCT</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">C_ADDR_DMA</span><span class="p">,</span><span class="w"> </span><span class="mh">x&quot;1155F102&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Writing data to DMA&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">C_SCOPE</span><span class="p">);</span>
</pre></div>
</div>
</section>
<section id="axilite-read-vvc">
<span id="id4"></span><h4>axilite_read()<a class="headerlink" href="#axilite-read-vvc" title="Link to this heading"></a></h4>
<p>Adds a read command to the AXI4-Lite VVC executor queue, which will distribute this command to the various channel executors which
in turn will run as soon as all preceding commands have completed. When the command is scheduled to run, the executors call the
AXI4-Lite procedures in axilite_channel_handler_pkg.vhd.</p>
<p>The value read from DUT will not be returned in this procedure call since it is non-blocking for the sequencer/caller, but the read
data will be stored in the VVC for a potential future fetch (see example with fetch_result below).
<span class="orange">If the data_routing is set to TO_SB, the read data will be sent to the AXI4-Lite VVC dedicated scoreboard where it will be
checked against the expected value (provided by the testbench).</span></p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">axilite_read</span><span class="p">(</span><span class="n">VVCT</span><span class="p">,</span><span class="w"> </span><span class="n">vvc_instance_idx</span><span class="p">,</span><span class="w"> </span><span class="n">addr</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">data_routing</span><span class="p">,]</span><span class="w"> </span><span class="n">msg</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">scope</span><span class="p">])</span>
</pre></div>
</div>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Object</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Dir.</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>signal</p></td>
<td><p>VVCT</p></td>
<td><p>inout</p></td>
<td><p>t_vvc_target_record</p></td>
<td><p>VVC target type compiled into each VVC in order to
differentiate between VVCs</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>vvc_instance_idx</p></td>
<td><p>in</p></td>
<td><p>integer</p></td>
<td><p>Instance number of the VVC</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>addr</p></td>
<td><p>in</p></td>
<td><p>unsigned</p></td>
<td><p>The address of an AXI4-Lite accessible register</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>data_routing</p></td>
<td><p>in</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-data-routing"><span class="std std-ref">t_data_routing</span></a></p></td>
<td><p>Selects the destination of the read data</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>msg</p></td>
<td><p>in</p></td>
<td><p>string</p></td>
<td><p>A custom message to be appended in the log/alert</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>scope</p></td>
<td><p>in</p></td>
<td><p>string</p></td>
<td><p>Describes the scope from which the log/alert originates.
Default value is C_VVC_CMD_SCOPE_DEFAULT.</p></td>
</tr>
</tbody>
</table>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Examples:</span>
<span class="n">axilite_read</span><span class="p">(</span><span class="n">AXILITE_VVCT</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="mh">x&quot;00099555&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Read from Peripheral 1&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">C_SCOPE</span><span class="p">);</span>
<span class="n">axilite_read</span><span class="p">(</span><span class="n">AXILITE_VVCT</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">C_ADDR_IO</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Read from IO device&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">C_SCOPE</span><span class="p">);</span>

<span class="c1">-- Example with fetch_result() call: Result is placed in v_result</span>
<span class="k">variable</span><span class="w"> </span><span class="n">v_cmd_idx</span><span class="w">         </span><span class="o">:</span><span class="w"> </span><span class="kt">natural</span><span class="p">;</span><span class="w">                       </span><span class="c1">-- Command index for the last read</span>
<span class="k">variable</span><span class="w"> </span><span class="n">v_result</span><span class="w">          </span><span class="o">:</span><span class="w"> </span><span class="nn">work</span><span class="p">.</span><span class="n">vvc_cmd_pkg</span><span class="p">.</span><span class="n">t_vvc_result</span><span class="p">;</span><span class="w"> </span><span class="c1">-- Result from read</span>
<span class="p">...</span>
<span class="n">axilite_read</span><span class="p">(</span><span class="n">AXILITE_VVCT</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="mh">x&quot;112252AA&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Read from Peripheral 1&quot;</span><span class="p">);</span>
<span class="n">v_cmd_idx</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">get_last_received_cmd_idx</span><span class="p">(</span><span class="n">AXILITE_VVCT</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="n">await_completion</span><span class="p">(</span><span class="n">AXILITE_VVCT</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">v_cmd_idx</span><span class="p">,</span><span class="w"> </span><span class="mi">100</span><span class="w"> </span><span class="n">ns</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Wait for read to finish&quot;</span><span class="p">);</span>
<span class="n">fetch_result</span><span class="p">(</span><span class="n">AXILITE_VVCT</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">v_cmd_idx</span><span class="p">,</span><span class="w"> </span><span class="n">v_result</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Fetching result from read operation&quot;</span><span class="p">);</span>
</pre></div>
</div>
<div class="admonition hint">
<p class="admonition-title">Hint</p>
<p><a class="reference internal" href="vvc_framework.html#t-vvc-result"><span class="std std-ref">t_vvc_result</span></a> is defined in the corresponding vvc_cmd_pkg.vhd for the VIP.</p>
</div>
</section>
<section id="axilite-check-vvc">
<span id="id5"></span><h4>axilite_check()<a class="headerlink" href="#axilite-check-vvc" title="Link to this heading"></a></h4>
<p>Adds a check command to the AXI4-Lite VVC executor queue, which will distribute this command to the various channel executors which
in turn will run as soon as all preceding commands have completed. When the command is scheduled to run, the executors call the
AXI4-lite procedures in axilite_channel_handler_pkg.vhd. The axilite_check() procedure will perform a read operation, then check
if the read data is equal to the ‘data’ parameter. If the read data is not equal to the expected data, an alert with severity
‘alert_level’ will be issued. The read data will not be stored by this procedure.</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">axilite_check</span><span class="p">(</span><span class="n">VVCT</span><span class="p">,</span><span class="w"> </span><span class="n">vvc_instance_idx</span><span class="p">,</span><span class="w"> </span><span class="n">addr</span><span class="p">,</span><span class="w"> </span><span class="n">data</span><span class="p">,</span><span class="w"> </span><span class="n">msg</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">alert_level</span><span class="p">,</span><span class="w"> </span><span class="p">[</span><span class="n">scope</span><span class="p">]])</span>
</pre></div>
</div>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Object</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Dir.</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>signal</p></td>
<td><p>VVCT</p></td>
<td><p>inout</p></td>
<td><p>t_vvc_target_record</p></td>
<td><p>VVC target type compiled into each VVC in order to
differentiate between VVCs</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>vvc_instance_idx</p></td>
<td><p>in</p></td>
<td><p>integer</p></td>
<td><p>Instance number of the VVC</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>addr</p></td>
<td><p>in</p></td>
<td><p>unsigned</p></td>
<td><p>The address of an AXI4-Lite accessible register</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>data</p></td>
<td><p>in</p></td>
<td><p>std_logic_vector</p></td>
<td><p>The data value to expect when reading the addressed
register</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>msg</p></td>
<td><p>in</p></td>
<td><p>string</p></td>
<td><p>A custom message to be appended in the log/alert</p></td>
</tr>
<tr class="row-odd"><td><p>constant</p></td>
<td><p>alert_level</p></td>
<td><p>in</p></td>
<td><p><a class="reference internal" href="types_pkg.html#t-alert-level"><span class="std std-ref">t_alert_level</span></a></p></td>
<td><p>Sets the severity for the alert. Default value is ERROR.</p></td>
</tr>
<tr class="row-even"><td><p>constant</p></td>
<td><p>scope</p></td>
<td><p>in</p></td>
<td><p>string</p></td>
<td><p>Describes the scope from which the log/alert originates.
Default value is C_VVC_CMD_SCOPE_DEFAULT.</p></td>
</tr>
</tbody>
</table>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Examples:</span>
<span class="n">axilite_check</span><span class="p">(</span><span class="n">AXILITE_VVCT</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="mh">x&quot;00099555&quot;</span><span class="p">,</span><span class="w"> </span><span class="mh">x&quot;393B&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Check data from Peripheral 1&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">ERROR</span><span class="p">,</span><span class="w"> </span><span class="n">C_SCOPE</span><span class="p">);</span>
</pre></div>
</div>
</section>
</section>
<section id="activity-watchdog">
<h3>Activity Watchdog<a class="headerlink" href="#activity-watchdog" title="Link to this heading"></a></h3>
<p>The VVCs support a centralized VVC activity register which the activity watchdog uses to monitor the VVC activities. The VVCs will
register their presence to the VVC activity register at start-up, and report when ACTIVE and INACTIVE, using dedicated VVC
activity register methods, and trigger the global_trigger_vvc_activity_register signal during simulations. The activity watchdog
is continuously monitoring the VVC activity register for VVC inactivity and raises an alert if no VVC activity is registered
within the specified timeout period.</p>
<p>Include <code class="docutils literal notranslate"><span class="pre">activity_watchdog(num_exp_vvc,</span> <span class="pre">timeout,</span> <span class="pre">[alert_level,</span> <span class="pre">[msg]])</span></code> in the testbench to start using the activity watchdog.
Note that setting the exact number of expected VVCs in the VVC activity register can be omitted by setting num_exp_vvc = 0.</p>
<p>More information can be found in <a class="reference internal" href="vvc_framework.html#vvc-framework-activity-watchdog"><span class="std std-ref">Essential Mechanisms - Activity Watchdog</span></a>.</p>
</section>
<section id="transaction-info">
<h3>Transaction Info<a class="headerlink" href="#transaction-info" title="Link to this heading"></a></h3>
<p>This VVC supports transaction info, a UVVM concept for distributing transaction information in a controlled manner within the
complete testbench environment. The transaction info may be used in many different ways, but the main purpose is to share
information directly from the VVC to a DUT model.</p>
<table class="docutils align-default" id="id9">
<caption><span class="caption-text">AXI4-Lite transaction info record fields. Transaction Type: t_base_transaction (BT) - accessible via <strong>shared_axilite_vvc_transaction_info.bt_wr</strong> and
       <strong>shared_axilite_vvc_transaction_info.bt_rd</strong></span><a class="headerlink" href="#id9" title="Link to this table"></a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Info field</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>operation</p></td>
<td><p>t_operation</p></td>
<td><p>NO_OPERATION</p></td>
<td><p>Current VVC operation, e.g. INSERT_DELAY,
POLL_UNTIL, READ, WRITE</p></td>
</tr>
<tr class="row-odd"><td><p>vvc_meta</p></td>
<td><p>t_vvc_meta</p></td>
<td><p>C_VVC_META_DEFAULT</p></td>
<td><p>VVC meta data of the executing VVC command</p></td>
</tr>
<tr class="row-even"><td><p>-&gt; msg</p></td>
<td><p>string</p></td>
<td><p>“”</p></td>
<td><p>Message of executing VVC command</p></td>
</tr>
<tr class="row-odd"><td><p>-&gt; cmd_idx</p></td>
<td><p>integer</p></td>
<td><p>-1</p></td>
<td><p>Command index of executing VVC command</p></td>
</tr>
<tr class="row-even"><td><p>transaction_status</p></td>
<td><p>t_transaction_status</p></td>
<td><p>INACTIVE</p></td>
<td><p>Set to INACTIVE, IN_PROGRESS, FAILED or
SUCCEEDED during a transaction</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default" id="id10">
<caption><span class="caption-text">AXI4-Lite transaction info record fields. Transaction type: t_arw_transaction (ST) - accessible via <strong>shared_axilite_vvc_transaction_info.st_aw</strong> and
       <strong>shared_axilite_vvc_transaction_info.st_ar</strong></span><a class="headerlink" href="#id10" title="Link to this table"></a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Info field</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>operation</p></td>
<td><p>t_operation</p></td>
<td><p>NO_OPERATION</p></td>
<td><p>Current VVC operation, e.g. INSERT_DELAY,
POLL_UNTIL, READ, WRITE</p></td>
</tr>
<tr class="row-odd"><td><p>arwaddr</p></td>
<td><p>unsigned(31 downto 0)</p></td>
<td><p>0x0</p></td>
<td><p>The address for a read or write transaction</p></td>
</tr>
<tr class="row-even"><td><p>vvc_meta</p></td>
<td><p>t_vvc_meta</p></td>
<td><p>C_VVC_META_DEFAULT</p></td>
<td><p>VVC meta data of the executing VVC command</p></td>
</tr>
<tr class="row-odd"><td><p>-&gt; msg</p></td>
<td><p>string</p></td>
<td><p>“”</p></td>
<td><p>Message of executing VVC command</p></td>
</tr>
<tr class="row-even"><td><p>-&gt; cmd_idx</p></td>
<td><p>integer</p></td>
<td><p>-1</p></td>
<td><p>Command index of executing VVC command</p></td>
</tr>
<tr class="row-odd"><td><p>transaction_status</p></td>
<td><p>t_transaction_status</p></td>
<td><p>INACTIVE</p></td>
<td><p>Set to INACTIVE, IN_PROGRESS, FAILED or
SUCCEEDED during a transaction</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default" id="id11">
<caption><span class="caption-text">AXI4-Lite transaction info record fields. Transaction type: t_w_transaction (ST) - accessible via <strong>shared_axilite_vvc_transaction_info.st_w</strong></span><a class="headerlink" href="#id11" title="Link to this table"></a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Info field</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>operation</p></td>
<td><p>t_operation</p></td>
<td><p>NO_OPERATION</p></td>
<td><p>Current VVC operation, e.g. INSERT_DELAY,
POLL_UNTIL, READ, WRITE</p></td>
</tr>
<tr class="row-odd"><td><p>wdata</p></td>
<td><p>std_logic_vector(255 downto
0)</p></td>
<td><p>0x0</p></td>
<td><p>Write data</p></td>
</tr>
<tr class="row-even"><td><p>wstrb</p></td>
<td><p>std_logic_vector(31 downto 0)</p></td>
<td><p>0x0</p></td>
<td><p>Write strobe</p></td>
</tr>
<tr class="row-odd"><td><p>vvc_meta</p></td>
<td><p>t_vvc_meta</p></td>
<td><p>C_VVC_META_DEFAULT</p></td>
<td><p>VVC meta data of the executing VVC command</p></td>
</tr>
<tr class="row-even"><td><p>-&gt; msg</p></td>
<td><p>string</p></td>
<td><p>“”</p></td>
<td><p>Message of executing VVC command</p></td>
</tr>
<tr class="row-odd"><td><p>-&gt; cmd_idx</p></td>
<td><p>integer</p></td>
<td><p>-1</p></td>
<td><p>Command index of executing VVC command</p></td>
</tr>
<tr class="row-even"><td><p>transaction_status</p></td>
<td><p>t_transaction_status</p></td>
<td><p>INACTIVE</p></td>
<td><p>Set to INACTIVE, IN_PROGRESS, FAILED or
SUCCEEDED during a transaction</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default" id="id12">
<caption><span class="caption-text">AXI4-Lite transaction info record fields. Transaction type: t_b_transaction (ST) - accessible via <strong>shared_axilite_vvc_transaction_info.st_b</strong></span><a class="headerlink" href="#id12" title="Link to this table"></a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Info field</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>operation</p></td>
<td><p>t_operation</p></td>
<td><p>NO_OPERATION</p></td>
<td><p>Current VVC operation, e.g. INSERT_DELAY,
POLL_UNTIL, READ, WRITE</p></td>
</tr>
<tr class="row-odd"><td><p>vvc_meta</p></td>
<td><p>t_vvc_meta</p></td>
<td><p>C_VVC_META_DEFAULT</p></td>
<td><p>VVC meta data of the executing VVC command</p></td>
</tr>
<tr class="row-even"><td><p>-&gt; msg</p></td>
<td><p>string</p></td>
<td><p>“”</p></td>
<td><p>Message of executing VVC command</p></td>
</tr>
<tr class="row-odd"><td><p>-&gt; cmd_idx</p></td>
<td><p>integer</p></td>
<td><p>-1</p></td>
<td><p>Command index of executing VVC command</p></td>
</tr>
<tr class="row-even"><td><p>transaction_status</p></td>
<td><p>t_transaction_status</p></td>
<td><p>INACTIVE</p></td>
<td><p>Set to INACTIVE, IN_PROGRESS, FAILED or
SUCCEEDED during a transaction</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default" id="id13">
<caption><span class="caption-text">AXI4-Lite transaction info record fields. Transaction type: t_r_transaction (ST) - accessible via <strong>shared_axilite_vvc_transaction_info.st_r</strong></span><a class="headerlink" href="#id13" title="Link to this table"></a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Info field</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>operation</p></td>
<td><p>t_operation</p></td>
<td><p>NO_OPERATION</p></td>
<td><p>Current VVC operation, e.g. INSERT_DELAY,
POLL_UNTIL, READ, WRITE</p></td>
</tr>
<tr class="row-odd"><td><p>rdata</p></td>
<td><p>std_logic_vector(255 downto
0)</p></td>
<td><p>0x0</p></td>
<td><p>Read data</p></td>
</tr>
<tr class="row-even"><td><p>vvc_meta</p></td>
<td><p>t_vvc_meta</p></td>
<td><p>C_VVC_META_DEFAULT</p></td>
<td><p>VVC meta data of the executing VVC command</p></td>
</tr>
<tr class="row-odd"><td><p>-&gt; msg</p></td>
<td><p>string</p></td>
<td><p>“”</p></td>
<td><p>Message of executing VVC command</p></td>
</tr>
<tr class="row-even"><td><p>-&gt; cmd_idx</p></td>
<td><p>integer</p></td>
<td><p>-1</p></td>
<td><p>Command index of executing VVC command</p></td>
</tr>
<tr class="row-odd"><td><p>transaction_status</p></td>
<td><p>t_transaction_status</p></td>
<td><p>INACTIVE</p></td>
<td><p>Set to INACTIVE, IN_PROGRESS, FAILED or
SUCCEEDED during a transaction</p></td>
</tr>
</tbody>
</table>
<p>More information can be found in <a class="reference internal" href="vvc_framework.html#vvc-framework-transaction-info"><span class="std std-ref">Essential Mechanisms - Distribution of Transaction Info</span></a>.</p>
</section>
<section id="scoreboard">
<h3>Scoreboard<a class="headerlink" href="#scoreboard" title="Link to this heading"></a></h3>
<p>This VVC has built in Scoreboard functionality where data can be routed by setting the TO_SB parameter in supported method calls,
i.e. axilite_read(). Note that the data is only stored in the scoreboard and not accessible with the fetch_result() method when the
TO_SB parameter is applied. The AXI4-Lite scoreboard is accessible from the testbench as a shared variable AXILITE_VVC_SB, located
in the vvc_methods_pkg.vhd, e.g.</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">AXILITE_VVC_SB</span><span class="p">.</span><span class="n">add_expected</span><span class="p">(</span><span class="n">C_AXILITE_VVC_IDX</span><span class="p">,</span><span class="w"> </span><span class="n">pad_axilite_sb</span><span class="p">(</span><span class="n">v_expected</span><span class="p">),</span><span class="w"> </span><span class="s">&quot;Adding expected&quot;</span><span class="p">);</span>
</pre></div>
</div>
<p>The AXI4-Lite scoreboard is per default 256 bits wide standard logic vector. When sending expected result to the scoreboard, where
the result width is smaller than the default scoreboard width, we recommend zero-padding the data with the pad_axilite_sb()
function, e.g.</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">AXILITE_VVC_SB</span><span class="p">.</span><span class="n">add_expected</span><span class="p">(</span><span class="o">&lt;</span><span class="n">AXI</span><span class="o">-</span><span class="n">Lite</span><span class="w"> </span><span class="n">VVC</span><span class="w"> </span><span class="n">instance</span><span class="w"> </span><span class="n">number</span><span class="o">&gt;</span><span class="p">,</span><span class="w"> </span><span class="n">pad_axilite_sb</span><span class="p">(</span><span class="o">&lt;</span><span class="n">exp</span><span class="w"> </span><span class="n">data</span><span class="o">&gt;</span><span class="p">));</span>
</pre></div>
</div>
<p>See the <a class="reference internal" href="vip_scoreboard.html#vip-scoreboard"><span class="std std-ref">Bitvis VIP Scoreboard</span></a> for a complete list of available commands and additional information. All of the listed Generic
Scoreboard commands are available for the AXI4-Lite VVC scoreboard using the AXILITE_VVC_SB.</p>
</section>
<section id="unwanted-activity-detection">
<h3>Unwanted Activity Detection<a class="headerlink" href="#unwanted-activity-detection" title="Link to this heading"></a></h3>
<p>This VVC supports detection of unwanted activity from the DUT. This mechanism will give an alert if the DUT generates any unexpected
bus activity. It assures that no data is output from the DUT when it is not expected, i.e. read/receive/check/expect VVC methods are
not called. Once the VVC is inactive, it starts to monitor continuously on the DUT outputs. When unwanted activity is detected, the
VVC issues an alert.</p>
<p>The unwanted activity detection can be configured from the central testbench sequencer, where the severity of alert can be changed
to a different value. To disable this feature in the testbench, e.g.</p>
<div class="highlight-VHDL notranslate"><div class="highlight"><pre><span></span><span class="n">shared_axilite_vvc_config</span><span class="p">(</span><span class="n">C_VVC_INDEX</span><span class="p">).</span><span class="n">unwanted_activity_severity</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">NO_ALERT</span><span class="p">;</span>
</pre></div>
</div>
<p>Note that the ready signals (awready, wready, arready) are not monitored in this VVC. The ready signals are allowed to be set
independently of the valid signals (awvalid, wvalid, arvalid), and there is no method to differentiate between the unwanted activity
and intended activity. See the AXI4-Lite protocol specification for more information.</p>
<p>The unwanted activity detection is ignored when the valid signals (bvalid, rvalid) go low within one clock period after the VVC
becomes inactive. This is to handle the situation when the read command exits before the next rising edge, causing signal transitions
during the first clock cycle after the VVC is inactive.</p>
<p>For AXI4-Lite VVC, the unwanted activity detection feature is enabled by default with severity ERROR.</p>
<p>More information can be found in <a class="reference internal" href="vvc_framework.html#vvc-framework-unwanted-activity"><span class="std std-ref">Essential Mechanisms - Unwanted Activity Detection</span></a>.</p>
</section>
<section id="id6">
<h3>Compilation<a class="headerlink" href="#id6" title="Link to this heading"></a></h3>
<p>The AXI4-Lite VVC must be compiled with VHDL-2008 or newer. It is dependent on the following libraries:</p>
<blockquote>
<div><ul class="simple">
<li><p>UVVM Utility Library (UVVM-Util)</p></li>
<li><p>UVVM VVC Framework</p></li>
<li><p>Bitvis VIP Scoreboard</p></li>
<li><p>AXI4-Lite BFM</p></li>
</ul>
</div></blockquote>
<p>Before compiling the AXI4-Lite VVC, assure that uvvm_util, uvvm_vvc_framework and bitvis_vip_scoreboard have been compiled.</p>
<p>See <a class="reference internal" href="vvc_framework.html#vvc-framework-compile-scripts"><span class="std std-ref">Essential Mechanisms - Compile Scripts</span></a> for information about compile scripts.</p>
<table class="docutils align-default" id="id14">
<caption><span class="caption-text">Compile order for the AXI4-Lite VVC</span><a class="headerlink" href="#id14" title="Link to this table"></a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Compile to library</p></th>
<th class="head"><p>File</p></th>
<th class="head"><p>Comment</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>bitvis_vip_axilite</p></td>
<td><p>axilite_bfm_pkg.vhd</p></td>
<td><p>AXI4-Lite BFM</p></td>
</tr>
<tr class="row-odd"><td><p>bitvis_vip_axilite</p></td>
<td><p>transaction_pkg.vhd</p></td>
<td><p>AXI4-Lite transaction package with DTT types,
constants, etc.</p></td>
</tr>
<tr class="row-even"><td><p>bitvis_vip_axilite</p></td>
<td><p>vvc_cmd_pkg.vhd</p></td>
<td><p>AXI4-Lite VVC command types and operations</p></td>
</tr>
<tr class="row-odd"><td><p>bitvis_vip_axilite</p></td>
<td><p>axilite_channel_handler_pkg.vhd</p></td>
<td><p>Package containing procedures for accessing
AXI4-Lite channels. Only for use by the VVC.</p></td>
</tr>
<tr class="row-even"><td><p>bitvis_vip_axilite</p></td>
<td><p>../uvvm_vvc_framework/src_target_dependent/td_target_support_pkg.vhd</p></td>
<td><p>UVVM VVC target support package, compiled into
this VVC library</p></td>
</tr>
<tr class="row-odd"><td><p>bitvis_vip_axilite</p></td>
<td><p>../uvvm_vvc_framework/src_target_dependent/td_vvc_framework_common_methods_pkg.vhd</p></td>
<td><p>Common UVVM framework methods compiled into the
this VVC library</p></td>
</tr>
<tr class="row-even"><td><p>bitvis_vip_axilite</p></td>
<td><p>vvc_sb_pkg.vhd</p></td>
<td><p>AXI4-Lite VVC scoreboard</p></td>
</tr>
<tr class="row-odd"><td><p>bitvis_vip_axilite</p></td>
<td><p>vvc_methods_pkg.vhd</p></td>
<td><p>AXI4-Lite VVC methods</p></td>
</tr>
<tr class="row-even"><td><p>bitvis_vip_axilite</p></td>
<td><p>../uvvm_vvc_framework/src_target_dependent/td_queue_pkg.vhd</p></td>
<td><p>UVVM queue package for this VVC</p></td>
</tr>
<tr class="row-odd"><td><p>bitvis_vip_axilite</p></td>
<td><p>../uvvm_vvc_framework/src_target_dependent/td_vvc_entity_support_pkg.vhd</p></td>
<td><p>UVVM VVC entity support compiled into this
VVC library</p></td>
</tr>
<tr class="row-even"><td><p>bitvis_vip_axilite</p></td>
<td><p>axilite_vvc.vhd</p></td>
<td><p>AXI4-Lite VVC</p></td>
</tr>
<tr class="row-odd"><td><p>bitvis_vip_axilite</p></td>
<td><p>vvc_context.vhd</p></td>
<td><p>AXI4-Lite VVC context file</p></td>
</tr>
</tbody>
</table>
<section id="id7">
<h4>Simulator compatibility and setup<a class="headerlink" href="#id7" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>See <a class="reference internal" href="uvvm_intro.html#uvvm-prerequisites"><span class="std std-ref">Prerequisites</span></a> for a list of supported simulators.</p></li>
<li><p>For required simulator setup see <a class="reference internal" href="utility_library.html#util-simulator-compatibility"><span class="std std-ref">UVVM-Util Simulator compatibility and setup</span></a>.</p></li>
</ul>
</section>
</section>
<section id="id8">
<h3>Additional Documentation<a class="headerlink" href="#id8" title="Link to this heading"></a></h3>
<p>For more information on the AXI4-Lite specification, refer to “AMBA® AXI™ and ACE™ Protocol Specification”, Part B (ARM IHI 0022G),
available from ARM.</p>
<div class="admonition important">
<p class="admonition-title">Important</p>
<ul class="simple">
<li><p>This is a simplified Verification IP (VIP) for AXI4-Lite.</p></li>
<li><p>The given VIP complies with the basic AXI4-Lite protocol and thus allows a normal access towards an AXI4-Lite interface.</p></li>
<li><p>This VIP is not an AXI4-Lite protocol checker.</p></li>
<li><p>For a more advanced VIP please contact UVVM support at <a class="reference external" href="mailto:info&#37;&#52;&#48;uvvm&#46;org">info<span>&#64;</span>uvvm<span>&#46;</span>org</a></p></li>
</ul>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Disclaimer: This IP and any part thereof are provided “as is”, without warranty of any kind, express or implied, including but
not limited to the warranties of merchantability, fitness for a particular purpose and non-infringement. In no event shall the
authors or copyright holders be liable for any claim, damages or other liability, whether in an action of contract, tort or
otherwise, arising from, out of or in connection with this IP.</p>
</div>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="vip_axi.html" class="btn btn-neutral float-left" title="Bitvis VIP AXI4" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="vip_axistream.html" class="btn btn-neutral float-right" title="Bitvis VIP AXI4-Stream" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, UVVM.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>  

  <style>
         .wy-nav-content { max-width: none; }
  </style>



</body>
</html>