
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120616                       # Number of seconds simulated
sim_ticks                                120616425790                       # Number of ticks simulated
final_tick                               1178475247103                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63215                       # Simulator instruction rate (inst/s)
host_op_rate                                    83134                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3619697                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893840                       # Number of bytes of host memory used
host_seconds                                 33322.25                       # Real time elapsed on the host
sim_insts                                  2106475206                       # Number of instructions simulated
sim_ops                                    2770200850                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3121792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2060416                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5185280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       925568                       # Number of bytes written to this memory
system.physmem.bytes_written::total            925568                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24389                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16097                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 40510                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7231                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7231                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25881981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14857                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17082383                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42989833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10612                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14857                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25469                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7673648                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7673648                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7673648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25881981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14857                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17082383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50663481                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144797631                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23182201                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19091110                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932740                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9376063                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672333                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437028                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87662                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104486089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128072622                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23182201                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109361                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27195009                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263283                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5694009                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12104494                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141673760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.101143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114478751     80.80%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782424      1.96%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364730      1.67%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381816      1.68%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267955      1.60%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124752      0.79%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779081      0.55%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978332      1.40%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515919      9.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141673760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160101                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.884494                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103310594                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7115159                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26845835                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109981                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4292182                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731632                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6472                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154471671                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51242                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4292182                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103827668                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4467755                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1474210                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429256                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1182681                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153014075                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1650                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400246                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625329                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        31684                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214087139                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713198551                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713198551                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45827914                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33569                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17547                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3814150                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15185113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7898972                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310383                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1689298                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149151364                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33568                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139223037                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       107311                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25203067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57094038                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1524                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141673760                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.982702                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581743                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84277463     59.49%     59.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23733409     16.75%     76.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11963235      8.44%     84.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7809188      5.51%     90.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6906280      4.87%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704454      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065343      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118958      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95430      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141673760                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976950     74.83%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156087     11.96%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172468     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114989240     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013344      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361265     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843166      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139223037                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.961501                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305505                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009377                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421532650                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174388678                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135108706                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140528542                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202324                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2972984                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1033                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          693                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157302                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          594                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4292182                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3755943                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       257373                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149184932                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1167734                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15185113                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7898972                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17546                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        205515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13113                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          693                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149850                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235461                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136848332                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112307                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374705                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21953843                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19297835                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841536                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.945101                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135114525                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135108706                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81542152                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221192576                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.933086                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368648                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26772265                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957624                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137381578                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891109                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708629                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88281077     64.26%     64.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22507897     16.38%     80.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808954      7.87%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817711      3.51%     92.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763412      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537731      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561043      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095607      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008146      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137381578                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008146                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283567613                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302680737                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3123871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.447976                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.447976                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.690619                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.690619                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618407238                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186435102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145845566                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144797631                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21196630                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18578220                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1652874                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10584667                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10245958                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1473821                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51857                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111866588                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117815608                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21196630                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11719779                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23969562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5401221                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2084697                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12749818                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1041826                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141659541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.945688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.314480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117689979     83.08%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1206313      0.85%     83.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2207658      1.56%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1851978      1.31%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3395391      2.40%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3677358      2.60%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          800030      0.56%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          627021      0.44%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10203813      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141659541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146388                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.813657                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110958211                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3175401                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23768497                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23657                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3733774                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2272972                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4926                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132930734                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3733774                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111404139                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1603042                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       754480                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23334687                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       829418                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131994142                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84070                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       512962                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175264493                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    598835387                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    598835387                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141421197                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33843290                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18822                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9418                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2578679                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22009295                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4258457                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76790                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       946273                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130453447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18820                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122589527                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99287                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21606088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46272260                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141659541                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865381                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477017                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90620126     63.97%     63.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20799817     14.68%     78.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10438843      7.37%     86.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6832946      4.82%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7137023      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3686933      2.60%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1654978      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       410439      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78436      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141659541                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         308154     59.92%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        129655     25.21%     85.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76494     14.87%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96750773     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1025375      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9404      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20577242     16.79%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4226733      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122589527                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.846627                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             514303                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004195                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387452185                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152078657                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119819835                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123103830                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       227500                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3986179                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          302                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       128217                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3733774                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1095460                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49966                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130472267                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46638                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22009295                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4258457                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9418                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32193                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          183                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          302                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       801475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       980359                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1781834                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121271453                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20260783                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1318074                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24487330                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18687789                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4226547                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.837524                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119927490                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119819835                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69202787                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164179585                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.827499                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421507                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95041328                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107942697                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22530495                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18804                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1657375                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137925766                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.782614                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659218                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97846329     70.94%     70.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15548317     11.27%     82.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11243114      8.15%     90.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2513636      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2859941      2.07%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1015749      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4243308      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       854089      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1801283      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137925766                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95041328                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107942697                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22153355                       # Number of memory references committed
system.switch_cpus1.commit.loads             18023115                       # Number of loads committed
system.switch_cpus1.commit.membars               9402                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16905832                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94221344                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1457309                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1801283                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266597675                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          264680262                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3138090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95041328                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107942697                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95041328                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.523523                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.523523                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.656374                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.656374                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       561113576                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157378974                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139495173                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18804                       # number of misc regfile writes
system.l20.replacements                         24399                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552776                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28495                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.399052                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.596736                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.395167                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3128.584654                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           964.423443                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000390                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000341                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.763815                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.235455                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        74009                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  74009                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16138                       # number of Writeback hits
system.l20.Writeback_hits::total                16138                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        74009                       # number of demand (read+write) hits
system.l20.demand_hits::total                   74009                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        74009                       # number of overall hits
system.l20.overall_hits::total                  74009                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24389                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24399                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24389                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24399                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24389                       # number of overall misses
system.l20.overall_misses::total                24399                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2114178                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5714197225                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5716311403                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2114178                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5714197225                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5716311403                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2114178                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5714197225                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5716311403                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98398                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98408                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16138                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16138                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98398                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98408                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98398                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98408                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247861                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.247937                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247861                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.247937                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247861                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.247937                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 211417.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 234294.035221                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 234284.659330                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 211417.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 234294.035221                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 234284.659330                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 211417.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 234294.035221                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 234284.659330                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4741                       # number of writebacks
system.l20.writebacks::total                     4741                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24389                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24399                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24389                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24399                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24389                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24399                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1515766                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4251614178                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4253129944                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1515766                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4251614178                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4253129944                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1515766                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4251614178                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4253129944                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247861                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.247937                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247861                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.247937                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247861                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.247937                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151576.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174325.071877                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174315.748350                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 151576.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174325.071877                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174315.748350                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 151576.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174325.071877                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174315.748350                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16112                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          149108                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20208                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.378662                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           68.379033                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.792805                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3132.987843                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           891.840319                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016694                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000682                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.764890                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.217734                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30918                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30918                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7978                       # number of Writeback hits
system.l21.Writeback_hits::total                 7978                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30918                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30918                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30918                       # number of overall hits
system.l21.overall_hits::total                  30918                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16097                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16111                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16097                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16111                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16097                       # number of overall misses
system.l21.overall_misses::total                16111                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4135377                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4441353383                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4445488760                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4135377                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4441353383                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4445488760                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4135377                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4441353383                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4445488760                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47015                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47029                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7978                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7978                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47015                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47029                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47015                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47029                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342380                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342576                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342380                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342576                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342380                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342576                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 295384.071429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 275911.870721                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 275928.791509                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 295384.071429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 275911.870721                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 275928.791509                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 295384.071429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 275911.870721                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 275928.791509                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2490                       # number of writebacks
system.l21.writebacks::total                     2490                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16097                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16111                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16097                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16111                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16097                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16111                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3294576                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3474196311                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3477490887                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3294576                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3474196311                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3477490887                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3294576                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3474196311                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3477490887                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342380                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342576                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342380                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342576                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342380                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342576                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 235326.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 215828.807293                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 215845.750543                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 235326.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 215828.807293                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 215845.750543                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 235326.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 215828.807293                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 215845.750543                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941590                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012112145                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840203.900000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941590                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015932                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881317                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12104484                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12104484                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12104484                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12104484                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12104484                       # number of overall hits
system.cpu0.icache.overall_hits::total       12104484                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2302178                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2302178                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2302178                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2302178                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2302178                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2302178                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12104494                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12104494                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12104494                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12104494                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12104494                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12104494                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 230217.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 230217.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 230217.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 230217.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 230217.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 230217.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2197178                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2197178                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2197178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2197178                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2197178                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2197178                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 219717.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 219717.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 219717.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98398                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191220971                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98654                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1938.299217                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.499845                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.500155                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916015                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083985                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10956564                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10956564                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17143                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17143                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18665984                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18665984                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18665984                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18665984                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       408998                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       408998                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       409103                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        409103                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       409103                       # number of overall misses
system.cpu0.dcache.overall_misses::total       409103                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  46131789995                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  46131789995                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11411194                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11411194                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  46143201189                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  46143201189                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  46143201189                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  46143201189                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365562                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365562                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075087                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075087                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075087                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075087                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035986                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035986                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021447                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021447                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021447                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021447                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112792.214131                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112792.214131                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 108678.038095                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 108678.038095                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112791.158190                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112791.158190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112791.158190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112791.158190                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16138                       # number of writebacks
system.cpu0.dcache.writebacks::total            16138                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       310600                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       310600                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       310705                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       310705                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       310705                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       310705                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98398                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98398                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98398                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98398                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98398                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10804060909                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10804060909                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10804060909                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10804060909                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10804060909                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10804060909                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008658                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008658                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005158                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005158                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005158                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005158                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109799.598661                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109799.598661                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109799.598661                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109799.598661                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109799.598661                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109799.598661                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995677                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924215792                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708347.120148                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995677                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12749802                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12749802                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12749802                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12749802                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12749802                       # number of overall hits
system.cpu1.icache.overall_hits::total       12749802                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4740327                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4740327                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4740327                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4740327                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4740327                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4740327                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12749818                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12749818                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12749818                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12749818                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12749818                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12749818                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 296270.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 296270.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 296270.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 296270.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 296270.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 296270.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4267777                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4267777                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4267777                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4267777                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4267777                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4267777                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 304841.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 304841.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 304841.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 304841.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 304841.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 304841.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47015                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227431747                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47271                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4811.231982                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.348724                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.651276                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825581                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174419                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18332305                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18332305                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4111420                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4111420                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9416                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9416                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9402                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9402                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22443725                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22443725                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22443725                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22443725                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180762                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180762                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180762                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180762                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180762                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180762                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  30095845939                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  30095845939                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  30095845939                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  30095845939                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  30095845939                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  30095845939                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18513067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18513067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4111420                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4111420                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9402                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9402                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22624487                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22624487                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22624487                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22624487                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009764                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009764                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007990                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007990                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007990                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007990                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 166494.318159                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 166494.318159                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 166494.318159                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 166494.318159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 166494.318159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 166494.318159                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7978                       # number of writebacks
system.cpu1.dcache.writebacks::total             7978                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       133747                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       133747                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       133747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       133747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       133747                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       133747                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47015                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47015                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47015                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47015                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47015                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47015                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6589037230                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6589037230                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6589037230                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6589037230                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6589037230                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6589037230                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140147.553547                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 140147.553547                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 140147.553547                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 140147.553547                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 140147.553547                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 140147.553547                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
