<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NXP: Drivers/dma.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="s32k1xx_cookbook_logo.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NXP
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dma.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dma_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY NXP &quot;AS IS&quot; AND ANY EXPRESSED OR</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT,</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;device_registers.h&quot;</span>   <span class="comment">/* include peripheral declarations */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="dma_8h.html">dma.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="dma_8c.html#ac9bd7cd4fa45259a2b793f2f792b15a6">   18</a></span>&#160;uint8_t <a class="code" href="dma_8c.html#ac9bd7cd4fa45259a2b793f2f792b15a6">TCD0_Source</a>[] = {<span class="stringliteral">&quot;Hello World&quot;</span>};    <span class="comment">/*&lt; TCD 0 source (11 byte string)   */</span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="dma_8c.html#ae45fa5e43f416b019ba78316f011ce29">   19</a></span>&#160;uint8_t <span class="keyword">volatile</span> <a class="code" href="dma_8c.html#ae45fa5e43f416b019ba78316f011ce29">TCD0_Dest</a> = 0;             <span class="comment">/*&lt; TCD 0 destination (1 byte)  */</span></div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="dma_8c.html#ad834bd609eb0f5d723251ef42b658c0e">   20</a></span>&#160;uint8_t <span class="keyword">volatile</span> <a class="code" href="dma_8c.html#ad834bd609eb0f5d723251ef42b658c0e">TCD_LC_Dest</a>[11];           <span class="comment">/*&lt; Linking Channel destination (11 byte string) */</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="dma_8c.html#a5218b2cd3b0a40424f6b519c4ee1ccba">   21</a></span>&#160;uint32_t <span class="keyword">volatile</span> <a class="code" href="dma_8c.html#a5218b2cd3b0a40424f6b519c4ee1ccba">ADC_SC1A_CH</a>[3] = {8,9,12}; <span class="comment">/*&lt; Array to set up the external channels to measure: */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;                                            <span class="comment">/*&lt; 8 -&gt; PTB13, 9-&gt; PTB14, 12-&gt; Potentiometer           */</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="dma_8c.html#ae091b89bd1449d4ca651555a0b5092a6">   23</a></span>&#160;uint32_t <span class="keyword">volatile</span> <a class="code" href="dma_8c.html#ae091b89bd1449d4ca651555a0b5092a6">ADC_Results</a>[16];          <span class="comment">/*&lt; Destination of the results of each ADC sample made */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="dma_8h.html#aa66c347825b338e479bcda339736f4af">   25</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="dma_8c.html#aa66c347825b338e479bcda339736f4af">DMA_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;{</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; <span class="comment">/* This is an initialization place holder for:                                             */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; <span class="comment">/* 1. Enabling DMA MUX clock PCC_PCCn[PCC_DMAMUX_INDEX] (not needed when START bit used)   */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; <span class="comment">/* 2. Enabling desired channels by setting ERQ bit (not needed when START bit used)        */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;}</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="dma_8h.html#afed8cea4cbb2a61498e98db87414956b">   39</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="dma_8c.html#afed8cea4cbb2a61498e98db87414956b">DMA_TCD_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;{</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  DMA-&gt;TCD[0].SADDR        = DMA_TCD_SADDR_SADDR((uint32_t <span class="keyword">volatile</span>) &amp;<a class="code" href="dma_8c.html#ac9bd7cd4fa45259a2b793f2f792b15a6">TCD0_Source</a>); <span class="comment">/* Source Address. */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  DMA-&gt;TCD[0].SOFF         = DMA_TCD_SOFF_SOFF(1);   <span class="comment">/* Src. addr add 1 byte after Transfers   */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  DMA-&gt;TCD[0].ATTR         = DMA_TCD_ATTR_SMOD(0)  | <span class="comment">/* Src. modulo feature not used */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                             DMA_TCD_ATTR_SSIZE(0) | <span class="comment">/* Src. read 2**0 =1 byte per transfer */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                             DMA_TCD_ATTR_DMOD(0)  | <span class="comment">/* Dest. modulo feature not used */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                             DMA_TCD_ATTR_DSIZE(0);  <span class="comment">/* Dest. write 2**0 =1 byte per trans. */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  DMA-&gt;TCD[0].NBYTES.MLNO  = DMA_TCD_NBYTES_MLNO_NBYTES(1); <span class="comment">/* Transfer 1 byte /minor loop */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  DMA-&gt;TCD[0].SLAST        = DMA_TCD_SLAST_SLAST(-11);      <span class="comment">/* Src addr change after major loop */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  DMA-&gt;TCD[0].DADDR        = DMA_TCD_DADDR_DADDR((uint32_t <span class="keyword">volatile</span>) &amp;<a class="code" href="dma_8c.html#ae45fa5e43f416b019ba78316f011ce29">TCD0_Dest</a>);   <span class="comment">/* Destination Address. */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  DMA-&gt;TCD[0].DOFF         = DMA_TCD_DOFF_DOFF(0);              <span class="comment">/* No dest adr offset after transfer */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  DMA-&gt;TCD[0].CITER.ELINKNO= DMA_TCD_CITER_ELINKNO_CITER(11) |  <span class="comment">/* 11 minor loop iterations */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                             DMA_TCD_CITER_ELINKNO_ELINK(0);    <span class="comment">/* No minor loop chan link */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  DMA-&gt;TCD[0].DLASTSGA     = DMA_TCD_DLASTSGA_DLASTSGA(0); <span class="comment">/* No dest chg after major loop */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  DMA-&gt;TCD[0].CSR          = DMA_TCD_CSR_START(0)       |  <span class="comment">/* Clear START status flag */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                             DMA_TCD_CSR_INTMAJOR(0)    |  <span class="comment">/* No IRQ after major loop */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                             DMA_TCD_CSR_INTHALF(0)     |  <span class="comment">/* No IRQ after 1/2 major loop */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                             DMA_TCD_CSR_DREQ(1)        |  <span class="comment">/* Disable chan after major loop */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                             DMA_TCD_CSR_ESG(0)         |  <span class="comment">/* Disable Scatter Gather */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                             DMA_TCD_CSR_MAJORELINK(0)  |  <span class="comment">/* No major loop chan link */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                             DMA_TCD_CSR_ACTIVE(0)      |  <span class="comment">/* Clear ACTIVE status flag */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                             DMA_TCD_CSR_DONE(0)        |  <span class="comment">/* Clear DONE status flag */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                             DMA_TCD_CSR_MAJORLINKCH(0) |  <span class="comment">/* Chan # if major loop ch link */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                             DMA_TCD_CSR_BWC(0);           <span class="comment">/* No eDMA stalls after R/W */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  DMA-&gt;TCD[0].BITER.ELINKNO= DMA_TCD_BITER_ELINKNO_BITER(11) |  <span class="comment">/* Initial iteration count */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                             DMA_TCD_BITER_ELINKNO_ELINK(0);    <span class="comment">/* No minor loop chan link */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;}</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="dma_8h.html#a8cbd87ef958678509004a1e6c0ebfe07">   72</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="dma_8c.html#a8cbd87ef958678509004a1e6c0ebfe07">DMA_SG_init</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    PCC-&gt;PCCn[PCC_DMAMUX_INDEX] |= PCC_PCCn_CGC_MASK;   <span class="comment">/* Enable clock for DMAMUX */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    DMAMUX-&gt;CHCFG[0] = DMAMUX_CHCFG_SOURCE(EDMA_REQ_DMAMUX_ALWAYS_ENABLED0) | DMAMUX_CHCFG_ENBL_MASK;   <span class="comment">/* Keep the trigger always enabled for DMACH0 and turn on Enable CH0 */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="dma_8h.html#a02a9bc6b498a6a2168921dbe7324d6a1">   93</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="dma_8c.html#a02a9bc6b498a6a2168921dbe7324d6a1">DMA_TCDm_config</a>(uint32_t * buff_source, uint8_t <a class="code" href="main__dmasg_8c.html#a18a002ccef5ceab145570860644dfc74">SOFF</a>, uint32_t * buff_dest, uint8_t <a class="code" href="main__dmasg_8c.html#a435b5f89aa442dc492e806f754a205db">DOFF</a>, uint32_t size, <a class="code" href="struct_t_c_d__t.html">TCD_t</a> * TCDm )</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;{</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#a63a33729da6d6e7d0e0ed1f49e2da615">SADDR</a>         = DMA_TCD_SADDR_SADDR((uint32_t) buff_source); <span class="comment">/* Source Address */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#aff15d2b9dbaf0ddb629b8ba42ba57e6d">SOFF</a>          = DMA_TCD_SOFF_SOFF(<a class="code" href="main__dmasg_8c.html#a18a002ccef5ceab145570860644dfc74">SOFF</a>);   <span class="comment">/* Src. addr add 1 byte after Transfers   */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#af8fc8e797faf30eb6383c4511c512800">ATTR</a>          = DMA_TCD_ATTR_SMOD(0)  | <span class="comment">/* Src. modulo feature not used */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                          DMA_TCD_ATTR_SSIZE(0) | <span class="comment">/* Src. read 2**0 =1 byte per transfer */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                          DMA_TCD_ATTR_DMOD(0)  | <span class="comment">/* Dest. modulo feature not used */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                          DMA_TCD_ATTR_DSIZE(0);  <span class="comment">/* Dest. write 2**0 =1 byte per trans. */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#acd11dd792dfbaabb4e86107b0e9a119b">NBYTES_MLOFFNO</a>= DMA_TCD_NBYTES_MLNO_NBYTES(1); <span class="comment">/* Transfer 1 byte /minor loop */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#a2fdd04173a110329507fc1cc8c2686f3">SLAST</a>         = DMA_TCD_SLAST_SLAST(-(<a class="code" href="main__dmasg_8c.html#a18a002ccef5ceab145570860644dfc74">SOFF</a>*size));        <span class="comment">/* No Src addr change after major loop */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#a7e143a539767eacd107932f997259b9e">DADDR</a>         = DMA_TCD_DADDR_DADDR((uint32_t) buff_dest);    <span class="comment">/* Destination Address. */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#a095f723d937de65545cd1925de2bb8bf">DOFF</a>          = DMA_TCD_DOFF_DOFF(<a class="code" href="main__dmasg_8c.html#a435b5f89aa442dc492e806f754a205db">DOFF</a>);              <span class="comment">/* No dest adr offset after transfer */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#a7bd8806aa46b4d7599ebe92d75d14dcc">CITER_ELINKNO</a> = DMA_TCD_CITER_ELINKNO_CITER(size) |   <span class="comment">/* size defines the quantity of minor loop iterations */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                          DMA_TCD_CITER_ELINKNO_ELINK(0);       <span class="comment">/* No minor loop chan link */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#adb260879bfe335d966740096c0927f90">DLASTSGA</a>      = DMA_TCD_DLASTSGA_DLASTSGA(-(<a class="code" href="main__dmasg_8c.html#a435b5f89aa442dc492e806f754a205db">DOFF</a>*size)); <span class="comment">/* Dest chg depends on DOFF after major loop */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#af2e725197651b1194d5681acea948611">CSR</a>           = DMA_TCD_CSR_START(0)       |  <span class="comment">/* Clear START status flag */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                          DMA_TCD_CSR_INTMAJOR(1)    |  <span class="comment">/* IRQ after major loop */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                          DMA_TCD_CSR_INTHALF(0)     |  <span class="comment">/* No IRQ after 1/2 major loop */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                          DMA_TCD_CSR_DREQ(1)        |  <span class="comment">/* Disable chan after major loop */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                          DMA_TCD_CSR_ESG(0)         |  <span class="comment">/* Disable Scatter Gather */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                          DMA_TCD_CSR_MAJORELINK(0)  |  <span class="comment">/* No major loop chan link */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                          DMA_TCD_CSR_ACTIVE(0)      |  <span class="comment">/* Clear ACTIVE status flag */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                          DMA_TCD_CSR_DONE(0)        |  <span class="comment">/* Clear DONE status flag */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                          DMA_TCD_CSR_MAJORLINKCH(0) |  <span class="comment">/* Chan # if major loop ch link */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                          DMA_TCD_CSR_BWC(0);           <span class="comment">/* No eDMA stalls after R/W */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#a720fc3570b17b6ddc641ef9de5226656">BITER_ELINKNO</a> = DMA_TCD_BITER_ELINKNO_BITER(size) |  <span class="comment">/* size defines the initial iteration count */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                          DMA_TCD_BITER_ELINKNO_ELINK(0);    <span class="comment">/* No minor loop chan link */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;}</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="dma_8h.html#a68c917508bcf39ab1cdd2ba538b1fdbd">  136</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="dma_8c.html#a68c917508bcf39ab1cdd2ba538b1fdbd">DMA_TCD_Push</a>(uint8_t ch, <a class="code" href="struct_t_c_d__t.html">TCD_t</a> * TCDm )</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;{</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;   DMA-&gt;TCD[ch].SADDR        = TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#a63a33729da6d6e7d0e0ed1f49e2da615">SADDR</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;   DMA-&gt;TCD[ch].SOFF         = TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#aff15d2b9dbaf0ddb629b8ba42ba57e6d">SOFF</a>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;   DMA-&gt;TCD[ch].ATTR         = TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#af8fc8e797faf30eb6383c4511c512800">ATTR</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;   DMA-&gt;TCD[ch].NBYTES.MLNO  = TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#acd11dd792dfbaabb4e86107b0e9a119b">NBYTES_MLOFFNO</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;   DMA-&gt;TCD[ch].SLAST        = TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#a2fdd04173a110329507fc1cc8c2686f3">SLAST</a>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;   DMA-&gt;TCD[ch].DADDR        = TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#a7e143a539767eacd107932f997259b9e">DADDR</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;   DMA-&gt;TCD[ch].DOFF         = TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#a095f723d937de65545cd1925de2bb8bf">DOFF</a>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;   DMA-&gt;TCD[ch].CITER.ELINKNO= TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#a7bd8806aa46b4d7599ebe92d75d14dcc">CITER_ELINKNO</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;   DMA-&gt;TCD[ch].DLASTSGA     = TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#adb260879bfe335d966740096c0927f90">DLASTSGA</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;   DMA-&gt;TCD[ch].CSR          = TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#af2e725197651b1194d5681acea948611">CSR</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;   DMA-&gt;TCD[ch].BITER.ELINKNO= TCDm-&gt;<a class="code" href="struct_t_c_d__t.html#a720fc3570b17b6ddc641ef9de5226656">BITER_ELINKNO</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;}</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="dma_8h.html#aa61a0cb8616e30d449a54e355f15548d">  166</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="dma_8c.html#aa61a0cb8616e30d449a54e355f15548d">DMA_Config</a>(uint32_t Destination[4]){</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    SIM-&gt;PLATCGC |= SIM_PLATCGC_CGCDMA_MASK;            <span class="comment">/* DMA Clock Gating Control Enable */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    PCC-&gt;PCCn[PCC_DMAMUX_INDEX] |= PCC_PCCn_CGC_MASK;   <span class="comment">/* Enable DMA Clock */</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    DMAMUX-&gt;CHCFG[3] &amp;=~ DMAMUX_CHCFG_ENBL_MASK;        <span class="comment">/* Disabling the DMA channel 3 */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    DMAMUX-&gt;CHCFG[3] |= DMAMUX_CHCFG_SOURCE(42);        <span class="comment">/* ADC0 COCO is the source of the DMA channel 3 */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    DMAMUX-&gt;CHCFG[3] |= DMAMUX_CHCFG_ENBL_MASK;         <span class="comment">/* Enable the DMA channel 3 */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">/* Configure TCD*/</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="comment">//Source</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    DMA-&gt;TCD[3].SADDR = (uint32_t)&amp;ADC0-&gt;R[4];      <span class="comment">/* Data Source */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    DMA-&gt;TCD[3].SOFF = DMA_TCD_SOFF_SOFF(2);        <span class="comment">/* Offset Source 1 Byte */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    DMA-&gt;TCD[3].SLAST = DMA_TCD_SLAST_SLAST(-20);   <span class="comment">/* An adjust of -5 is needed because are 4 channels*/</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="comment">//Destination</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    DMA-&gt;TCD[3].DADDR = (uint32_t)&amp;Destination[0];          <span class="comment">/* Data Destination */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    DMA-&gt;TCD[3].DOFF = DMA_TCD_DOFF_DOFF(2);                <span class="comment">/* Offset Source 1 Byte */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    DMA-&gt;TCD[3].DLASTSGA = DMA_TCD_DLASTSGA_DLASTSGA(-20);  <span class="comment">/* An adjust of -5 is needed */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    DMA-&gt;TCD[3].ATTR = DMA_TCD_ATTR_SSIZE(1)|   <span class="comment">/* 16 bits transfer from Source */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                       DMA_TCD_ATTR_DSIZE(1);   <span class="comment">/* 16 bits receive to Destination */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    DMA-&gt;TCD[3].NBYTES.MLOFFNO = DMA_TCD_NBYTES_MLOFFYES_NBYTES(2);     <span class="comment">/* Minor Byte Transfer Count is 2-bytes */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    DMA-&gt;TCD[3].CITER.ELINKYES = DMA_TCD_CITER_ELINKYES_CITER_LE(10);   <span class="comment">/* Current Major Iteration Count is 1 */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    DMA-&gt;TCD[3].BITER.ELINKYES = DMA_TCD_BITER_ELINKYES_BITER(10);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    DMA-&gt;TCD[3].CSR = DMA_TCD_CSR_MAJORELINK_MASK|  <span class="comment">/* The channel-to-channel linking is enable */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                      DMA_TCD_CSR_MAJORLINKCH(1);   <span class="comment">/* The channel is not explicitly started*/</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    DMA-&gt;ERQ |= DMA_ERQ_ERQ3_MASK;    <span class="comment">/* The DMA request signal for CH3 is enabled */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;}</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="dma_8h.html#a9eeaa165b27172ee325cd5c68b6b28ca">  204</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="dma_8c.html#a9eeaa165b27172ee325cd5c68b6b28ca">DMAMUX_LC_init</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    PCC-&gt;PCCn[PCC_DMAMUX_INDEX] |= PCC_PCCn_CGC_MASK;   <span class="comment">/* Enable clock for DMAMUX */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    DMAMUX-&gt;CHCFG[0] = DMAMUX_CHCFG_SOURCE(EDMA_REQ_DMAMUX_ALWAYS_ENABLED0) | DMAMUX_CHCFG_ENBL_MASK;   <span class="comment">/* Keep the trigger always enabled for DMACH0 and turn on Enable CH0 */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="dma_8h.html#a7d2049ce972a1b6f42213bc8f6a02d38">  218</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="dma_8c.html#a7d2049ce972a1b6f42213bc8f6a02d38">DMA_TCD_LC_Config</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;      DMA-&gt;TCD[0].SADDR        = DMA_TCD_SADDR_SADDR((uint32_t <span class="keyword">volatile</span>) &amp;<a class="code" href="dma_8c.html#ac9bd7cd4fa45259a2b793f2f792b15a6">TCD0_Source</a>[0]); <span class="comment">/* Source Address. */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      DMA-&gt;TCD[0].SOFF         = DMA_TCD_SOFF_SOFF(1);   <span class="comment">/* Src. addr add 1 byte after Transfers   */</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      DMA-&gt;TCD[0].ATTR         = DMA_TCD_ATTR_SMOD(0)  | <span class="comment">/* Src. modulo feature not used */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                 DMA_TCD_ATTR_SSIZE(0) | <span class="comment">/* Src. read 2**0 =1 byte per transfer */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                 DMA_TCD_ATTR_DMOD(0)  | <span class="comment">/* Dest. modulo feature not used */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                 DMA_TCD_ATTR_DSIZE(0);  <span class="comment">/* Dest. write 2**0 =1 byte per trans. */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;      DMA-&gt;TCD[0].NBYTES.MLNO  = DMA_TCD_NBYTES_MLNO_NBYTES(1); <span class="comment">/* Transfer 1 byte /minor loop */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      DMA-&gt;TCD[0].SLAST        = DMA_TCD_SLAST_SLAST(-6);       <span class="comment">/* Src addr change -6 bytes after major loop */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      DMA-&gt;TCD[0].DADDR        = DMA_TCD_DADDR_DADDR((uint32_t <span class="keyword">volatile</span>) &amp;<a class="code" href="dma_8c.html#ad834bd609eb0f5d723251ef42b658c0e">TCD_LC_Dest</a>[0]);  <span class="comment">/* Destination Address. */</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;      DMA-&gt;TCD[0].DOFF         = DMA_TCD_DOFF_DOFF(1);              <span class="comment">/* Dest. adr add 1 byte after transfers */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      DMA-&gt;TCD[0].CITER.ELINKYES= DMA_TCD_CITER_ELINKYES_CITER_LE(6)|   <span class="comment">/* 6 minor loop iterations */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                 DMA_TCD_CITER_ELINKYES_ELINK_MASK| <span class="comment">/* Enable Linking Channel after Minor Loop */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                 DMA_TCD_CITER_ELINKYES_LINKCH(1);  <span class="comment">/* Link to channel 1 after minor loop */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      DMA-&gt;TCD[0].DLASTSGA     = DMA_TCD_DLASTSGA_DLASTSGA(-6); <span class="comment">/* Dest. chg -6 bytes after major loop */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;      DMA-&gt;TCD[0].CSR          = DMA_TCD_CSR_START(0)       |  <span class="comment">/* Clear START status flag */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                 DMA_TCD_CSR_INTMAJOR(0)    |  <span class="comment">/* No IRQ after major loop */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                 DMA_TCD_CSR_INTHALF(0)     |  <span class="comment">/* No IRQ after 1/2 major loop */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                 DMA_TCD_CSR_DREQ(1)        |  <span class="comment">/* Disable chan after major loop */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                 DMA_TCD_CSR_ESG(0)         |  <span class="comment">/* Disable Scatter Gather */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                 DMA_TCD_CSR_MAJORELINK(0)  |  <span class="comment">/* Activate major loop chan link */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                 DMA_TCD_CSR_ACTIVE(0)      |  <span class="comment">/* Clear ACTIVE status flag */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                 DMA_TCD_CSR_DONE(0)        |  <span class="comment">/* Clear DONE status flag */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                 DMA_TCD_CSR_MAJORLINKCH(0) |  <span class="comment">/* Chan # if major loop ch link (Channel 1 in this case) */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                 DMA_TCD_CSR_BWC(0);           <span class="comment">/* No eDMA stalls after R/W */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      DMA-&gt;TCD[0].BITER.ELINKYES= DMA_TCD_BITER_ELINKYES_BITER(6) |  <span class="comment">/* Initial iteration count */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                 DMA_TCD_BITER_ELINKYES_ELINK_MASK|   <span class="comment">/*  Minor loop Linking Channel */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                 DMA_TCD_BITER_ELINKYES_LINKCH(1);  <span class="comment">/* Minor Loop to CH 1 */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      <span class="comment">/*Set up DMA TCD CH 1 */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      DMA-&gt;TCD[1].SADDR        = DMA_TCD_SADDR_SADDR((uint32_t <span class="keyword">volatile</span>) &amp;<a class="code" href="dma_8c.html#ac9bd7cd4fa45259a2b793f2f792b15a6">TCD0_Source</a>[6]); <span class="comment">/* Source Address. */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      DMA-&gt;TCD[1].SOFF         = DMA_TCD_SOFF_SOFF(1);   <span class="comment">/* Src. addr add 1 byte after Transfers   */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      DMA-&gt;TCD[1].ATTR         = DMA_TCD_ATTR_SMOD(0)  | <span class="comment">/* Src. modulo feature not used */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                  DMA_TCD_ATTR_SSIZE(0) | <span class="comment">/* Src. read 2**0 =1 byte per transfer */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                  DMA_TCD_ATTR_DMOD(0)  | <span class="comment">/* Dest. modulo feature not used */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                  DMA_TCD_ATTR_DSIZE(0);  <span class="comment">/* Dest. write 2**0 =1 byte per trans. */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      DMA-&gt;TCD[1].NBYTES.MLNO  = DMA_TCD_NBYTES_MLNO_NBYTES(1); <span class="comment">/* Transfer 1 byte /minor loop */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      DMA-&gt;TCD[1].SLAST        = DMA_TCD_SLAST_SLAST(-5);       <span class="comment">/* Src addr change -5 bytes after major loop */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      DMA-&gt;TCD[1].DADDR        = DMA_TCD_DADDR_DADDR((uint32_t <span class="keyword">volatile</span>) &amp;<a class="code" href="dma_8c.html#ad834bd609eb0f5d723251ef42b658c0e">TCD_LC_Dest</a>[6]);  <span class="comment">/* Destination Address. */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      DMA-&gt;TCD[1].DOFF         = DMA_TCD_DOFF_DOFF(1);              <span class="comment">/* Dest. adr add 1 byte after transfer */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      DMA-&gt;TCD[1].CITER.ELINKNO= DMA_TCD_CITER_ELINKNO_CITER(5) |   <span class="comment">/* 5 minor loop iterations */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                 DMA_TCD_CITER_ELINKNO_ELINK(0);    <span class="comment">/* No minor loop chan link */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      DMA-&gt;TCD[1].DLASTSGA     = DMA_TCD_DLASTSGA_DLASTSGA(-5); <span class="comment">/* Dest chg -5 bytes after major loop */</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      DMA-&gt;TCD[1].CSR          = DMA_TCD_CSR_START(0)       |  <span class="comment">/* Clear START status flag */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                               DMA_TCD_CSR_INTMAJOR(1)    |  <span class="comment">/* IRQ after major loop */</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                               DMA_TCD_CSR_INTHALF(0)     |  <span class="comment">/* No IRQ after 1/2 major loop */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                               DMA_TCD_CSR_DREQ(1)        |  <span class="comment">/* Disable chan after major loop */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                               DMA_TCD_CSR_ESG(0)         |  <span class="comment">/* Disable Scatter Gather */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                               DMA_TCD_CSR_MAJORELINK(0)  |  <span class="comment">/* No major loop chan link */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                               DMA_TCD_CSR_ACTIVE(0)      |  <span class="comment">/* Clear ACTIVE status flag */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                               DMA_TCD_CSR_DONE(0)        |  <span class="comment">/* Clear DONE status flag */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                               DMA_TCD_CSR_MAJORLINKCH(0) |  <span class="comment">/* Chan # if major loop ch link */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                               DMA_TCD_CSR_BWC(0);           <span class="comment">/* No eDMA stalls after R/W */</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      DMA-&gt;TCD[1].BITER.ELINKNO= DMA_TCD_BITER_ELINKNO_BITER(5) |  <span class="comment">/* Initial iteration count */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                               DMA_TCD_BITER_ELINKNO_ELINK(0);    <span class="comment">/* No major loop chan link */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="dma_8h.html#aab51525c8b185e23e32e3f1d41e25c8b">  289</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="dma_8c.html#aab51525c8b185e23e32e3f1d41e25c8b">DMAMUX_FlexScan_init</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    PCC-&gt;PCCn[PCC_DMAMUX_INDEX] |= PCC_PCCn_CGC_MASK;   <span class="comment">/* Enable clock for DMAMUX */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    DMAMUX-&gt;CHCFG[0] = DMAMUX_CHCFG_SOURCE(EDMA_REQ_ADC0) | DMAMUX_CHCFG_ENBL_MASK; <span class="comment">/* Set to receive trigger from the ADC to DMACH0 and turn on Enable CH0 */</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;}</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="dma_8h.html#a7028ef23e3bd7321fddcf63a72ec0382">  303</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="dma_8c.html#a7028ef23e3bd7321fddcf63a72ec0382">DMA_TCD_FlexScan_Config</a>(<span class="keywordtype">void</span>){</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      DMA-&gt;TCD[0].SADDR        = DMA_TCD_SADDR_SADDR((uint32_t <span class="keyword">volatile</span>) &amp;(ADC0-&gt;R[0])); <span class="comment">/* Source Address to ADC0 Result Register */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      DMA-&gt;TCD[0].SOFF         = DMA_TCD_SOFF_SOFF(0);   <span class="comment">/* Stay the same source address after Transfers   */</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      DMA-&gt;TCD[0].ATTR         = DMA_TCD_ATTR_SMOD(0)  | <span class="comment">/* Src. modulo feature not used */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                 DMA_TCD_ATTR_SSIZE(2) | <span class="comment">/* Src. read 32 bits per transfer */</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                                 DMA_TCD_ATTR_DMOD(0)  | <span class="comment">/* Dest. modulo feature not used */</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                                 DMA_TCD_ATTR_DSIZE(2);  <span class="comment">/* Dest. write 32 bits per trans. */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      DMA-&gt;TCD[0].NBYTES.MLNO  = DMA_TCD_NBYTES_MLNO_NBYTES(4); <span class="comment">/* Transfer 4 byte /minor loop */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      DMA-&gt;TCD[0].SLAST        = DMA_TCD_SLAST_SLAST(0);        <span class="comment">/* No Source Address change after major loop */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      DMA-&gt;TCD[0].DADDR        = DMA_TCD_DADDR_DADDR((uint32_t <span class="keyword">volatile</span>) &amp;<a class="code" href="dma_8c.html#ae091b89bd1449d4ca651555a0b5092a6">ADC_Results</a>[0]);  <span class="comment">/* Destination Address to ADC_Results array. */</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      DMA-&gt;TCD[0].DOFF         = DMA_TCD_DOFF_DOFF(4);              <span class="comment">/* Dest. adr add 4 bytes after transfers */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;      DMA-&gt;TCD[0].CITER.ELINKYES=DMA_TCD_CITER_ELINKYES_CITER_LE(12)|   <span class="comment">/* 12 minor loop iterations */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                 DMA_TCD_CITER_ELINKYES_ELINK_MASK| <span class="comment">/* Enable Linking Channel after Minor Loop */</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                 DMA_TCD_CITER_ELINKYES_LINKCH(1);  <span class="comment">/* Link to channel 1 after minor loop */</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      DMA-&gt;TCD[0].DLASTSGA     = DMA_TCD_DLASTSGA_DLASTSGA(-48); <span class="comment">/* Dest. chg -48 bytes after major loop */</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      DMA-&gt;TCD[0].CSR          = DMA_TCD_CSR_START(0)       |  <span class="comment">/* Clear START status flag */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                 DMA_TCD_CSR_INTMAJOR(1)    |  <span class="comment">/* IRQ after major loop */</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                                 DMA_TCD_CSR_INTHALF(0)     |  <span class="comment">/* No IRQ after 1/2 major loop */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                                 DMA_TCD_CSR_DREQ(1)        |  <span class="comment">/* Disable chan after major loop */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                                 DMA_TCD_CSR_ESG(0)         |  <span class="comment">/* Disable Scatter Gather */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                 DMA_TCD_CSR_MAJORELINK(1)  |  <span class="comment">/* Activate major loop chan link */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                 DMA_TCD_CSR_ACTIVE(0)      |  <span class="comment">/* Clear ACTIVE status flag */</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                 DMA_TCD_CSR_DONE(0)        |  <span class="comment">/* Clear DONE status flag */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                                 DMA_TCD_CSR_MAJORLINKCH(1) |  <span class="comment">/* Chan # if major loop ch link (Channel 1 in this case) */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                                 DMA_TCD_CSR_BWC(0);           <span class="comment">/* No eDMA stalls after R/W */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      DMA-&gt;TCD[0].BITER.ELINKYES= DMA_TCD_BITER_ELINKYES_BITER(12)|  <span class="comment">/* Initial iteration count */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                                 DMA_TCD_BITER_ELINKYES_ELINK_MASK| <span class="comment">/* Enable Linking Channel after Minor Loop */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                                 DMA_TCD_BITER_ELINKYES_LINKCH(1); <span class="comment">/* Minor loop Linking Channel */</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <span class="comment">/*Set up DMA TCD CH 1 */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      DMA-&gt;TCD[1].SADDR        = DMA_TCD_SADDR_SADDR((uint32_t <span class="keyword">volatile</span>) &amp;<a class="code" href="dma_8c.html#a5218b2cd3b0a40424f6b519c4ee1ccba">ADC_SC1A_CH</a>[0]); <span class="comment">/* Source Address to Array with ADC channels to read */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      DMA-&gt;TCD[1].SOFF         = DMA_TCD_SOFF_SOFF(4);   <span class="comment">/* Src. addr add 4 byte after Transfers   */</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      DMA-&gt;TCD[1].ATTR         = DMA_TCD_ATTR_SMOD(0)  | <span class="comment">/* Src. modulo feature not used */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                                  DMA_TCD_ATTR_SSIZE(2) | <span class="comment">/* Src. read 32 bits per transfer */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                  DMA_TCD_ATTR_DMOD(0)  | <span class="comment">/* Dest. modulo feature not used */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                  DMA_TCD_ATTR_DSIZE(2);  <span class="comment">/* Dest. write 32 bits per trans. */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      DMA-&gt;TCD[1].NBYTES.MLNO  = DMA_TCD_NBYTES_MLNO_NBYTES(4); <span class="comment">/* Transfers 4 byte /minor loop */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      DMA-&gt;TCD[1].SLAST        = DMA_TCD_SLAST_SLAST(-12);      <span class="comment">/* Src addr change -12 bytes after major loop */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      DMA-&gt;TCD[1].DADDR        = DMA_TCD_DADDR_DADDR((uint32_t <span class="keyword">volatile</span>) &amp;(ADC0-&gt;SC1[0]));  <span class="comment">/* Destination Address to ADC SC1_A register*/</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      DMA-&gt;TCD[1].DOFF         = DMA_TCD_DOFF_DOFF(0);              <span class="comment">/* No destination change after transfer */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;      DMA-&gt;TCD[1].CITER.ELINKNO= DMA_TCD_CITER_ELINKNO_CITER(3) |   <span class="comment">/* 3 minor loop iterations */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                                 DMA_TCD_CITER_ELINKNO_ELINK(0);    <span class="comment">/* No minor loop chan link */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      DMA-&gt;TCD[1].DLASTSGA     = DMA_TCD_DLASTSGA_DLASTSGA(0); <span class="comment">/* Dest chg -5 bytes after major loop */</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      DMA-&gt;TCD[1].CSR          = DMA_TCD_CSR_START(0)       |  <span class="comment">/* Clear START status flag */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                               DMA_TCD_CSR_INTMAJOR(1)    |  <span class="comment">/* No IRQ after major loop */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                               DMA_TCD_CSR_INTHALF(0)     |  <span class="comment">/* No IRQ after 1/2 major loop */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                               DMA_TCD_CSR_DREQ(1)        |  <span class="comment">/* Disable chan after major loop */</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                               DMA_TCD_CSR_ESG(0)         |  <span class="comment">/* Disable Scatter Gather */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                               DMA_TCD_CSR_MAJORELINK(0)  |  <span class="comment">/* No major loop chan link */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                               DMA_TCD_CSR_ACTIVE(0)      |  <span class="comment">/* Clear ACTIVE status flag */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                               DMA_TCD_CSR_DONE(0)        |  <span class="comment">/* Clear DONE status flag */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                               DMA_TCD_CSR_MAJORLINKCH(0) |  <span class="comment">/* Chan # if major loop ch link */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                               DMA_TCD_CSR_BWC(0);           <span class="comment">/* No eDMA stalls after R/W */</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;      DMA-&gt;TCD[1].BITER.ELINKNO= DMA_TCD_BITER_ELINKNO_BITER(3) |  <span class="comment">/* Initial iteration count */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                               DMA_TCD_BITER_ELINKNO_ELINK(0);    <span class="comment">/* No major loop chan link */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="ttc" id="struct_t_c_d__t_html_a7bd8806aa46b4d7599ebe92d75d14dcc"><div class="ttname"><a href="struct_t_c_d__t.html#a7bd8806aa46b4d7599ebe92d75d14dcc">TCD_t::CITER_ELINKNO</a></div><div class="ttdeci">uint16_t CITER_ELINKNO</div><div class="ttdef"><b>Definition:</b> <a href="dma_8h_source.html#l00035">dma.h:35</a></div></div>
<div class="ttc" id="dma_8h_html"><div class="ttname"><a href="dma_8h.html">dma.h</a></div></div>
<div class="ttc" id="dma_8c_html_ae45fa5e43f416b019ba78316f011ce29"><div class="ttname"><a href="dma_8c.html#ae45fa5e43f416b019ba78316f011ce29">TCD0_Dest</a></div><div class="ttdeci">uint8_t volatile TCD0_Dest</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00019">dma.c:19</a></div></div>
<div class="ttc" id="dma_8c_html_ad834bd609eb0f5d723251ef42b658c0e"><div class="ttname"><a href="dma_8c.html#ad834bd609eb0f5d723251ef42b658c0e">TCD_LC_Dest</a></div><div class="ttdeci">uint8_t volatile TCD_LC_Dest[11]</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00020">dma.c:20</a></div></div>
<div class="ttc" id="dma_8c_html_ae091b89bd1449d4ca651555a0b5092a6"><div class="ttname"><a href="dma_8c.html#ae091b89bd1449d4ca651555a0b5092a6">ADC_Results</a></div><div class="ttdeci">uint32_t volatile ADC_Results[16]</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00023">dma.c:23</a></div></div>
<div class="ttc" id="dma_8c_html_aab51525c8b185e23e32e3f1d41e25c8b"><div class="ttname"><a href="dma_8c.html#aab51525c8b185e23e32e3f1d41e25c8b">DMAMUX_FlexScan_init</a></div><div class="ttdeci">void DMAMUX_FlexScan_init(void)</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00289">dma.c:289</a></div></div>
<div class="ttc" id="struct_t_c_d__t_html_aff15d2b9dbaf0ddb629b8ba42ba57e6d"><div class="ttname"><a href="struct_t_c_d__t.html#aff15d2b9dbaf0ddb629b8ba42ba57e6d">TCD_t::SOFF</a></div><div class="ttdeci">uint16_t SOFF</div><div class="ttdef"><b>Definition:</b> <a href="dma_8h_source.html#l00022">dma.h:22</a></div></div>
<div class="ttc" id="struct_t_c_d__t_html"><div class="ttname"><a href="struct_t_c_d__t.html">TCD_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dma_8h_source.html#l00019">dma.h:19</a></div></div>
<div class="ttc" id="dma_8c_html_a7028ef23e3bd7321fddcf63a72ec0382"><div class="ttname"><a href="dma_8c.html#a7028ef23e3bd7321fddcf63a72ec0382">DMA_TCD_FlexScan_Config</a></div><div class="ttdeci">void DMA_TCD_FlexScan_Config(void)</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00303">dma.c:303</a></div></div>
<div class="ttc" id="struct_t_c_d__t_html_a7e143a539767eacd107932f997259b9e"><div class="ttname"><a href="struct_t_c_d__t.html#a7e143a539767eacd107932f997259b9e">TCD_t::DADDR</a></div><div class="ttdeci">uint32_t DADDR</div><div class="ttdef"><b>Definition:</b> <a href="dma_8h_source.html#l00031">dma.h:31</a></div></div>
<div class="ttc" id="struct_t_c_d__t_html_a63a33729da6d6e7d0e0ed1f49e2da615"><div class="ttname"><a href="struct_t_c_d__t.html#a63a33729da6d6e7d0e0ed1f49e2da615">TCD_t::SADDR</a></div><div class="ttdeci">uint32_t SADDR</div><div class="ttdef"><b>Definition:</b> <a href="dma_8h_source.html#l00021">dma.h:21</a></div></div>
<div class="ttc" id="struct_t_c_d__t_html_a2fdd04173a110329507fc1cc8c2686f3"><div class="ttname"><a href="struct_t_c_d__t.html#a2fdd04173a110329507fc1cc8c2686f3">TCD_t::SLAST</a></div><div class="ttdeci">uint32_t SLAST</div><div class="ttdef"><b>Definition:</b> <a href="dma_8h_source.html#l00030">dma.h:30</a></div></div>
<div class="ttc" id="dma_8c_html_afed8cea4cbb2a61498e98db87414956b"><div class="ttname"><a href="dma_8c.html#afed8cea4cbb2a61498e98db87414956b">DMA_TCD_init</a></div><div class="ttdeci">void DMA_TCD_init(void)</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00039">dma.c:39</a></div></div>
<div class="ttc" id="dma_8c_html_a7d2049ce972a1b6f42213bc8f6a02d38"><div class="ttname"><a href="dma_8c.html#a7d2049ce972a1b6f42213bc8f6a02d38">DMA_TCD_LC_Config</a></div><div class="ttdeci">void DMA_TCD_LC_Config(void)</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00218">dma.c:218</a></div></div>
<div class="ttc" id="dma_8c_html_a9eeaa165b27172ee325cd5c68b6b28ca"><div class="ttname"><a href="dma_8c.html#a9eeaa165b27172ee325cd5c68b6b28ca">DMAMUX_LC_init</a></div><div class="ttdeci">void DMAMUX_LC_init(void)</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00204">dma.c:204</a></div></div>
<div class="ttc" id="main__dmasg_8c_html_a435b5f89aa442dc492e806f754a205db"><div class="ttname"><a href="main__dmasg_8c.html#a435b5f89aa442dc492e806f754a205db">DOFF</a></div><div class="ttdeci">#define DOFF</div><div class="ttdef"><b>Definition:</b> <a href="main__dmasg_8c_source.html#l00021">main_dmasg.c:21</a></div></div>
<div class="ttc" id="struct_t_c_d__t_html_af8fc8e797faf30eb6383c4511c512800"><div class="ttname"><a href="struct_t_c_d__t.html#af8fc8e797faf30eb6383c4511c512800">TCD_t::ATTR</a></div><div class="ttdeci">uint16_t ATTR</div><div class="ttdef"><b>Definition:</b> <a href="dma_8h_source.html#l00023">dma.h:23</a></div></div>
<div class="ttc" id="struct_t_c_d__t_html_a095f723d937de65545cd1925de2bb8bf"><div class="ttname"><a href="struct_t_c_d__t.html#a095f723d937de65545cd1925de2bb8bf">TCD_t::DOFF</a></div><div class="ttdeci">uint16_t DOFF</div><div class="ttdef"><b>Definition:</b> <a href="dma_8h_source.html#l00032">dma.h:32</a></div></div>
<div class="ttc" id="dma_8c_html_a68c917508bcf39ab1cdd2ba538b1fdbd"><div class="ttname"><a href="dma_8c.html#a68c917508bcf39ab1cdd2ba538b1fdbd">DMA_TCD_Push</a></div><div class="ttdeci">void DMA_TCD_Push(uint8_t ch, TCD_t *TCDm)</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00136">dma.c:136</a></div></div>
<div class="ttc" id="struct_t_c_d__t_html_af2e725197651b1194d5681acea948611"><div class="ttname"><a href="struct_t_c_d__t.html#af2e725197651b1194d5681acea948611">TCD_t::CSR</a></div><div class="ttdeci">uint16_t CSR</div><div class="ttdef"><b>Definition:</b> <a href="dma_8h_source.html#l00039">dma.h:39</a></div></div>
<div class="ttc" id="dma_8c_html_a8cbd87ef958678509004a1e6c0ebfe07"><div class="ttname"><a href="dma_8c.html#a8cbd87ef958678509004a1e6c0ebfe07">DMA_SG_init</a></div><div class="ttdeci">void DMA_SG_init(void)</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00072">dma.c:72</a></div></div>
<div class="ttc" id="main__dmasg_8c_html_a18a002ccef5ceab145570860644dfc74"><div class="ttname"><a href="main__dmasg_8c.html#a18a002ccef5ceab145570860644dfc74">SOFF</a></div><div class="ttdeci">#define SOFF</div><div class="ttdef"><b>Definition:</b> <a href="main__dmasg_8c_source.html#l00020">main_dmasg.c:20</a></div></div>
<div class="ttc" id="struct_t_c_d__t_html_adb260879bfe335d966740096c0927f90"><div class="ttname"><a href="struct_t_c_d__t.html#adb260879bfe335d966740096c0927f90">TCD_t::DLASTSGA</a></div><div class="ttdeci">uint32_t DLASTSGA</div><div class="ttdef"><b>Definition:</b> <a href="dma_8h_source.html#l00038">dma.h:38</a></div></div>
<div class="ttc" id="struct_t_c_d__t_html_acd11dd792dfbaabb4e86107b0e9a119b"><div class="ttname"><a href="struct_t_c_d__t.html#acd11dd792dfbaabb4e86107b0e9a119b">TCD_t::NBYTES_MLOFFNO</a></div><div class="ttdeci">uint32_t NBYTES_MLOFFNO</div><div class="ttdef"><b>Definition:</b> <a href="dma_8h_source.html#l00027">dma.h:27</a></div></div>
<div class="ttc" id="dma_8c_html_ac9bd7cd4fa45259a2b793f2f792b15a6"><div class="ttname"><a href="dma_8c.html#ac9bd7cd4fa45259a2b793f2f792b15a6">TCD0_Source</a></div><div class="ttdeci">uint8_t TCD0_Source[]</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00018">dma.c:18</a></div></div>
<div class="ttc" id="dma_8c_html_a5218b2cd3b0a40424f6b519c4ee1ccba"><div class="ttname"><a href="dma_8c.html#a5218b2cd3b0a40424f6b519c4ee1ccba">ADC_SC1A_CH</a></div><div class="ttdeci">uint32_t volatile ADC_SC1A_CH[3]</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00021">dma.c:21</a></div></div>
<div class="ttc" id="dma_8c_html_a02a9bc6b498a6a2168921dbe7324d6a1"><div class="ttname"><a href="dma_8c.html#a02a9bc6b498a6a2168921dbe7324d6a1">DMA_TCDm_config</a></div><div class="ttdeci">void DMA_TCDm_config(uint32_t *buff_source, uint8_t SOFF, uint32_t *buff_dest, uint8_t DOFF, uint32_t size, TCD_t *TCDm)</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00093">dma.c:93</a></div></div>
<div class="ttc" id="dma_8c_html_aa66c347825b338e479bcda339736f4af"><div class="ttname"><a href="dma_8c.html#aa66c347825b338e479bcda339736f4af">DMA_init</a></div><div class="ttdeci">void DMA_init(void)</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00025">dma.c:25</a></div></div>
<div class="ttc" id="struct_t_c_d__t_html_a720fc3570b17b6ddc641ef9de5226656"><div class="ttname"><a href="struct_t_c_d__t.html#a720fc3570b17b6ddc641ef9de5226656">TCD_t::BITER_ELINKNO</a></div><div class="ttdeci">uint16_t BITER_ELINKNO</div><div class="ttdef"><b>Definition:</b> <a href="dma_8h_source.html#l00042">dma.h:42</a></div></div>
<div class="ttc" id="dma_8c_html_aa61a0cb8616e30d449a54e355f15548d"><div class="ttname"><a href="dma_8c.html#aa61a0cb8616e30d449a54e355f15548d">DMA_Config</a></div><div class="ttdeci">void DMA_Config(uint32_t Destination[4])</div><div class="ttdef"><b>Definition:</b> <a href="dma_8c_source.html#l00166">dma.c:166</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
