
DIO_ASSIGHNMENTS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003d4  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000428  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  00000428  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000458  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000088  00000000  00000000  00000494  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000c75  00000000  00000000  0000051c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000074c  00000000  00000000  00001191  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000065d  00000000  00000000  000018dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000bc  00000000  00000000  00001f3c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000465  00000000  00000000  00001ff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000558  00000000  00000000  0000245d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000058  00000000  00000000  000029b5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
   8:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
   c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  10:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  14:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  18:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  1c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  20:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  24:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  28:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  2c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  30:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  34:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  38:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  3c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  40:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  44:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  48:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  4c:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  50:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__bad_interrupt>
  54:	b6 01       	movw	r22, r12
  56:	ba 01       	movw	r22, r20
  58:	be 01       	movw	r22, r28
  5a:	c2 01       	movw	r24, r4
  5c:	c6 01       	movw	r24, r12
  5e:	ca 01       	movw	r24, r20
  60:	ce 01       	movw	r24, r28
  62:	d2 01       	movw	r26, r4
  64:	d6 01       	movw	r26, r12
  66:	da 01       	movw	r26, r20

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf e5       	ldi	r28, 0x5F	; 95
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61
  74:	0e 94 40 01 	call	0x280	; 0x280 <main>
  78:	0c 94 e8 01 	jmp	0x3d0	; 0x3d0 <_exit>

0000007c <__bad_interrupt>:
  7c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000080 <DIO_SetPinValue>:
		break;
		default:
		break;
		
	}
}
  80:	41 30       	cpi	r20, 0x01	; 1
  82:	a1 f5       	brne	.+104    	; 0xec <DIO_SetPinValue+0x6c>
  84:	81 30       	cpi	r24, 0x01	; 1
  86:	89 f0       	breq	.+34     	; 0xaa <DIO_SetPinValue+0x2a>
  88:	28 f0       	brcs	.+10     	; 0x94 <DIO_SetPinValue+0x14>
  8a:	82 30       	cpi	r24, 0x02	; 2
  8c:	c9 f0       	breq	.+50     	; 0xc0 <DIO_SetPinValue+0x40>
  8e:	83 30       	cpi	r24, 0x03	; 3
  90:	11 f1       	breq	.+68     	; 0xd6 <DIO_SetPinValue+0x56>
  92:	08 95       	ret
  94:	2b b3       	in	r18, 0x1b	; 27
  96:	81 e0       	ldi	r24, 0x01	; 1
  98:	90 e0       	ldi	r25, 0x00	; 0
  9a:	02 c0       	rjmp	.+4      	; 0xa0 <DIO_SetPinValue+0x20>
  9c:	88 0f       	add	r24, r24
  9e:	99 1f       	adc	r25, r25
  a0:	6a 95       	dec	r22
  a2:	e2 f7       	brpl	.-8      	; 0x9c <DIO_SetPinValue+0x1c>
  a4:	82 2b       	or	r24, r18
  a6:	8b bb       	out	0x1b, r24	; 27
  a8:	08 95       	ret
  aa:	28 b3       	in	r18, 0x18	; 24
  ac:	81 e0       	ldi	r24, 0x01	; 1
  ae:	90 e0       	ldi	r25, 0x00	; 0
  b0:	02 c0       	rjmp	.+4      	; 0xb6 <DIO_SetPinValue+0x36>
  b2:	88 0f       	add	r24, r24
  b4:	99 1f       	adc	r25, r25
  b6:	6a 95       	dec	r22
  b8:	e2 f7       	brpl	.-8      	; 0xb2 <DIO_SetPinValue+0x32>
  ba:	82 2b       	or	r24, r18
  bc:	88 bb       	out	0x18, r24	; 24
  be:	08 95       	ret
  c0:	25 b3       	in	r18, 0x15	; 21
  c2:	81 e0       	ldi	r24, 0x01	; 1
  c4:	90 e0       	ldi	r25, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <DIO_SetPinValue+0x4c>
  c8:	88 0f       	add	r24, r24
  ca:	99 1f       	adc	r25, r25
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <DIO_SetPinValue+0x48>
  d0:	82 2b       	or	r24, r18
  d2:	85 bb       	out	0x15, r24	; 21
  d4:	08 95       	ret
  d6:	22 b3       	in	r18, 0x12	; 18
  d8:	81 e0       	ldi	r24, 0x01	; 1
  da:	90 e0       	ldi	r25, 0x00	; 0
  dc:	02 c0       	rjmp	.+4      	; 0xe2 <DIO_SetPinValue+0x62>
  de:	88 0f       	add	r24, r24
  e0:	99 1f       	adc	r25, r25
  e2:	6a 95       	dec	r22
  e4:	e2 f7       	brpl	.-8      	; 0xde <DIO_SetPinValue+0x5e>
  e6:	82 2b       	or	r24, r18
  e8:	82 bb       	out	0x12, r24	; 18
  ea:	08 95       	ret
  ec:	41 11       	cpse	r20, r1
  ee:	37 c0       	rjmp	.+110    	; 0x15e <DIO_SetPinValue+0xde>
  f0:	81 30       	cpi	r24, 0x01	; 1
  f2:	91 f0       	breq	.+36     	; 0x118 <DIO_SetPinValue+0x98>
  f4:	28 f0       	brcs	.+10     	; 0x100 <DIO_SetPinValue+0x80>
  f6:	82 30       	cpi	r24, 0x02	; 2
  f8:	d9 f0       	breq	.+54     	; 0x130 <DIO_SetPinValue+0xb0>
  fa:	83 30       	cpi	r24, 0x03	; 3
  fc:	29 f1       	breq	.+74     	; 0x148 <DIO_SetPinValue+0xc8>
  fe:	08 95       	ret
 100:	2b b3       	in	r18, 0x1b	; 27
 102:	81 e0       	ldi	r24, 0x01	; 1
 104:	90 e0       	ldi	r25, 0x00	; 0
 106:	02 c0       	rjmp	.+4      	; 0x10c <DIO_SetPinValue+0x8c>
 108:	88 0f       	add	r24, r24
 10a:	99 1f       	adc	r25, r25
 10c:	6a 95       	dec	r22
 10e:	e2 f7       	brpl	.-8      	; 0x108 <DIO_SetPinValue+0x88>
 110:	80 95       	com	r24
 112:	82 23       	and	r24, r18
 114:	8b bb       	out	0x1b, r24	; 27
 116:	08 95       	ret
 118:	28 b3       	in	r18, 0x18	; 24
 11a:	81 e0       	ldi	r24, 0x01	; 1
 11c:	90 e0       	ldi	r25, 0x00	; 0
 11e:	02 c0       	rjmp	.+4      	; 0x124 <DIO_SetPinValue+0xa4>
 120:	88 0f       	add	r24, r24
 122:	99 1f       	adc	r25, r25
 124:	6a 95       	dec	r22
 126:	e2 f7       	brpl	.-8      	; 0x120 <DIO_SetPinValue+0xa0>
 128:	80 95       	com	r24
 12a:	82 23       	and	r24, r18
 12c:	88 bb       	out	0x18, r24	; 24
 12e:	08 95       	ret
 130:	25 b3       	in	r18, 0x15	; 21
 132:	81 e0       	ldi	r24, 0x01	; 1
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	02 c0       	rjmp	.+4      	; 0x13c <DIO_SetPinValue+0xbc>
 138:	88 0f       	add	r24, r24
 13a:	99 1f       	adc	r25, r25
 13c:	6a 95       	dec	r22
 13e:	e2 f7       	brpl	.-8      	; 0x138 <DIO_SetPinValue+0xb8>
 140:	80 95       	com	r24
 142:	82 23       	and	r24, r18
 144:	85 bb       	out	0x15, r24	; 21
 146:	08 95       	ret
 148:	22 b3       	in	r18, 0x12	; 18
 14a:	81 e0       	ldi	r24, 0x01	; 1
 14c:	90 e0       	ldi	r25, 0x00	; 0
 14e:	02 c0       	rjmp	.+4      	; 0x154 <DIO_SetPinValue+0xd4>
 150:	88 0f       	add	r24, r24
 152:	99 1f       	adc	r25, r25
 154:	6a 95       	dec	r22
 156:	e2 f7       	brpl	.-8      	; 0x150 <DIO_SetPinValue+0xd0>
 158:	80 95       	com	r24
 15a:	82 23       	and	r24, r18
 15c:	82 bb       	out	0x12, r24	; 18
 15e:	08 95       	ret

00000160 <DIO_SetPinDirection>:
 160:	41 30       	cpi	r20, 0x01	; 1
 162:	a1 f5       	brne	.+104    	; 0x1cc <DIO_SetPinDirection+0x6c>
 164:	81 30       	cpi	r24, 0x01	; 1
 166:	89 f0       	breq	.+34     	; 0x18a <DIO_SetPinDirection+0x2a>
 168:	28 f0       	brcs	.+10     	; 0x174 <DIO_SetPinDirection+0x14>
 16a:	82 30       	cpi	r24, 0x02	; 2
 16c:	c9 f0       	breq	.+50     	; 0x1a0 <DIO_SetPinDirection+0x40>
 16e:	83 30       	cpi	r24, 0x03	; 3
 170:	11 f1       	breq	.+68     	; 0x1b6 <DIO_SetPinDirection+0x56>
 172:	08 95       	ret
 174:	2a b3       	in	r18, 0x1a	; 26
 176:	81 e0       	ldi	r24, 0x01	; 1
 178:	90 e0       	ldi	r25, 0x00	; 0
 17a:	02 c0       	rjmp	.+4      	; 0x180 <DIO_SetPinDirection+0x20>
 17c:	88 0f       	add	r24, r24
 17e:	99 1f       	adc	r25, r25
 180:	6a 95       	dec	r22
 182:	e2 f7       	brpl	.-8      	; 0x17c <DIO_SetPinDirection+0x1c>
 184:	82 2b       	or	r24, r18
 186:	8a bb       	out	0x1a, r24	; 26
 188:	08 95       	ret
 18a:	27 b3       	in	r18, 0x17	; 23
 18c:	81 e0       	ldi	r24, 0x01	; 1
 18e:	90 e0       	ldi	r25, 0x00	; 0
 190:	02 c0       	rjmp	.+4      	; 0x196 <DIO_SetPinDirection+0x36>
 192:	88 0f       	add	r24, r24
 194:	99 1f       	adc	r25, r25
 196:	6a 95       	dec	r22
 198:	e2 f7       	brpl	.-8      	; 0x192 <DIO_SetPinDirection+0x32>
 19a:	82 2b       	or	r24, r18
 19c:	87 bb       	out	0x17, r24	; 23
 19e:	08 95       	ret
 1a0:	24 b3       	in	r18, 0x14	; 20
 1a2:	81 e0       	ldi	r24, 0x01	; 1
 1a4:	90 e0       	ldi	r25, 0x00	; 0
 1a6:	02 c0       	rjmp	.+4      	; 0x1ac <DIO_SetPinDirection+0x4c>
 1a8:	88 0f       	add	r24, r24
 1aa:	99 1f       	adc	r25, r25
 1ac:	6a 95       	dec	r22
 1ae:	e2 f7       	brpl	.-8      	; 0x1a8 <DIO_SetPinDirection+0x48>
 1b0:	82 2b       	or	r24, r18
 1b2:	84 bb       	out	0x14, r24	; 20
 1b4:	08 95       	ret
 1b6:	21 b3       	in	r18, 0x11	; 17
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	90 e0       	ldi	r25, 0x00	; 0
 1bc:	02 c0       	rjmp	.+4      	; 0x1c2 <DIO_SetPinDirection+0x62>
 1be:	88 0f       	add	r24, r24
 1c0:	99 1f       	adc	r25, r25
 1c2:	6a 95       	dec	r22
 1c4:	e2 f7       	brpl	.-8      	; 0x1be <DIO_SetPinDirection+0x5e>
 1c6:	82 2b       	or	r24, r18
 1c8:	81 bb       	out	0x11, r24	; 17
 1ca:	08 95       	ret
 1cc:	41 11       	cpse	r20, r1
 1ce:	37 c0       	rjmp	.+110    	; 0x23e <DIO_SetPinDirection+0xde>
 1d0:	81 30       	cpi	r24, 0x01	; 1
 1d2:	91 f0       	breq	.+36     	; 0x1f8 <DIO_SetPinDirection+0x98>
 1d4:	28 f0       	brcs	.+10     	; 0x1e0 <DIO_SetPinDirection+0x80>
 1d6:	82 30       	cpi	r24, 0x02	; 2
 1d8:	d9 f0       	breq	.+54     	; 0x210 <DIO_SetPinDirection+0xb0>
 1da:	83 30       	cpi	r24, 0x03	; 3
 1dc:	29 f1       	breq	.+74     	; 0x228 <DIO_SetPinDirection+0xc8>
 1de:	08 95       	ret
 1e0:	2a b3       	in	r18, 0x1a	; 26
 1e2:	81 e0       	ldi	r24, 0x01	; 1
 1e4:	90 e0       	ldi	r25, 0x00	; 0
 1e6:	02 c0       	rjmp	.+4      	; 0x1ec <DIO_SetPinDirection+0x8c>
 1e8:	88 0f       	add	r24, r24
 1ea:	99 1f       	adc	r25, r25
 1ec:	6a 95       	dec	r22
 1ee:	e2 f7       	brpl	.-8      	; 0x1e8 <DIO_SetPinDirection+0x88>
 1f0:	80 95       	com	r24
 1f2:	82 23       	and	r24, r18
 1f4:	8a bb       	out	0x1a, r24	; 26
 1f6:	08 95       	ret
 1f8:	27 b3       	in	r18, 0x17	; 23
 1fa:	81 e0       	ldi	r24, 0x01	; 1
 1fc:	90 e0       	ldi	r25, 0x00	; 0
 1fe:	02 c0       	rjmp	.+4      	; 0x204 <DIO_SetPinDirection+0xa4>
 200:	88 0f       	add	r24, r24
 202:	99 1f       	adc	r25, r25
 204:	6a 95       	dec	r22
 206:	e2 f7       	brpl	.-8      	; 0x200 <DIO_SetPinDirection+0xa0>
 208:	80 95       	com	r24
 20a:	82 23       	and	r24, r18
 20c:	87 bb       	out	0x17, r24	; 23
 20e:	08 95       	ret
 210:	24 b3       	in	r18, 0x14	; 20
 212:	81 e0       	ldi	r24, 0x01	; 1
 214:	90 e0       	ldi	r25, 0x00	; 0
 216:	02 c0       	rjmp	.+4      	; 0x21c <DIO_SetPinDirection+0xbc>
 218:	88 0f       	add	r24, r24
 21a:	99 1f       	adc	r25, r25
 21c:	6a 95       	dec	r22
 21e:	e2 f7       	brpl	.-8      	; 0x218 <DIO_SetPinDirection+0xb8>
 220:	80 95       	com	r24
 222:	82 23       	and	r24, r18
 224:	84 bb       	out	0x14, r24	; 20
 226:	08 95       	ret
 228:	21 b3       	in	r18, 0x11	; 17
 22a:	81 e0       	ldi	r24, 0x01	; 1
 22c:	90 e0       	ldi	r25, 0x00	; 0
 22e:	02 c0       	rjmp	.+4      	; 0x234 <DIO_SetPinDirection+0xd4>
 230:	88 0f       	add	r24, r24
 232:	99 1f       	adc	r25, r25
 234:	6a 95       	dec	r22
 236:	e2 f7       	brpl	.-8      	; 0x230 <DIO_SetPinDirection+0xd0>
 238:	80 95       	com	r24
 23a:	82 23       	and	r24, r18
 23c:	81 bb       	out	0x11, r24	; 17
 23e:	08 95       	ret

00000240 <DIO_SetPortValue>:

void DIO_SetPortValue(u8 port, u8 Value){ //11111111==255
	switch(port){
 240:	81 30       	cpi	r24, 0x01	; 1
 242:	41 f0       	breq	.+16     	; 0x254 <DIO_SetPortValue+0x14>
 244:	28 f0       	brcs	.+10     	; 0x250 <DIO_SetPortValue+0x10>
 246:	82 30       	cpi	r24, 0x02	; 2
 248:	39 f0       	breq	.+14     	; 0x258 <DIO_SetPortValue+0x18>
 24a:	83 30       	cpi	r24, 0x03	; 3
 24c:	39 f0       	breq	.+14     	; 0x25c <DIO_SetPortValue+0x1c>
 24e:	08 95       	ret
		case Port_A:
		PORTA=Value;
 250:	6b bb       	out	0x1b, r22	; 27
		break;
 252:	08 95       	ret
		case Port_B:
		PORTB=Value;
 254:	68 bb       	out	0x18, r22	; 24
		break;
 256:	08 95       	ret
		case Port_C:
		PORTC=Value;
 258:	65 bb       	out	0x15, r22	; 21
		break;
 25a:	08 95       	ret
		case Port_D:
		PORTD=Value;
 25c:	62 bb       	out	0x12, r22	; 18
 25e:	08 95       	ret

00000260 <DIO_SetPortDirection>:
		
	}
}

void DIO_SetPortDirection(u8 port, u8 Direction){
	switch(port){
 260:	81 30       	cpi	r24, 0x01	; 1
 262:	41 f0       	breq	.+16     	; 0x274 <DIO_SetPortDirection+0x14>
 264:	28 f0       	brcs	.+10     	; 0x270 <DIO_SetPortDirection+0x10>
 266:	82 30       	cpi	r24, 0x02	; 2
 268:	39 f0       	breq	.+14     	; 0x278 <DIO_SetPortDirection+0x18>
 26a:	83 30       	cpi	r24, 0x03	; 3
 26c:	39 f0       	breq	.+14     	; 0x27c <DIO_SetPortDirection+0x1c>
 26e:	08 95       	ret
		case Port_A:
		DDRA=Direction;
 270:	6a bb       	out	0x1a, r22	; 26
		break;
 272:	08 95       	ret
		case Port_B:
		DDRB=Direction;
 274:	67 bb       	out	0x17, r22	; 23
		break;
 276:	08 95       	ret
		case Port_C:
		DDRC=Direction;
 278:	64 bb       	out	0x14, r22	; 20
		break;
 27a:	08 95       	ret
		case Port_D:
		DDRD=Direction;
 27c:	61 bb       	out	0x11, r22	; 17
 27e:	08 95       	ret

00000280 <main>:



int main(void)
{
	DIO_SetPinDirection(Port_A,Pin_0,output);
 280:	41 e0       	ldi	r20, 0x01	; 1
 282:	60 e0       	ldi	r22, 0x00	; 0
 284:	80 e0       	ldi	r24, 0x00	; 0
 286:	0e 94 b0 00 	call	0x160	; 0x160 <DIO_SetPinDirection>
	DIO_SetPinDirection(Port_A,Pin_1,output);
 28a:	41 e0       	ldi	r20, 0x01	; 1
 28c:	61 e0       	ldi	r22, 0x01	; 1
 28e:	80 e0       	ldi	r24, 0x00	; 0
 290:	0e 94 b0 00 	call	0x160	; 0x160 <DIO_SetPinDirection>
	DIO_SetPinDirection(Port_A,Pin_2,output);
 294:	41 e0       	ldi	r20, 0x01	; 1
 296:	62 e0       	ldi	r22, 0x02	; 2
 298:	80 e0       	ldi	r24, 0x00	; 0
 29a:	0e 94 b0 00 	call	0x160	; 0x160 <DIO_SetPinDirection>
	DIO_SetPortDirection(Port_C,Port_output);
 29e:	6f ef       	ldi	r22, 0xFF	; 255
 2a0:	82 e0       	ldi	r24, 0x02	; 2
 2a2:	0e 94 30 01 	call	0x260	; 0x260 <DIO_SetPortDirection>
	DIO_SetPortDirection(Port_D,Port_output);
 2a6:	6f ef       	ldi	r22, 0xFF	; 255
 2a8:	83 e0       	ldi	r24, 0x03	; 3
 2aa:	0e 94 30 01 	call	0x260	; 0x260 <DIO_SetPortDirection>
	
    
    while (1) 
    {
		
		label: for(u8 i=0;i<3;i++){
 2ae:	c0 e0       	ldi	r28, 0x00	; 0
 2b0:	4f c0       	rjmp	.+158    	; 0x350 <main+0xd0>
			SEG_vidDisplay(SEG_u8PORT1,i);
 2b2:	6c 2f       	mov	r22, r28
 2b4:	82 e0       	ldi	r24, 0x02	; 2
 2b6:	0e 94 ac 01 	call	0x358	; 0x358 <SEG_vidDisplay>
			for(u8 j=0;j<=9;j++){
 2ba:	d0 e0       	ldi	r29, 0x00	; 0
 2bc:	45 c0       	rjmp	.+138    	; 0x348 <main+0xc8>
				
				SEG_vidDisplay(SEG_u8PORT2,j);
 2be:	6d 2f       	mov	r22, r29
 2c0:	83 e0       	ldi	r24, 0x03	; 3
 2c2:	0e 94 ac 01 	call	0x358	; 0x358 <SEG_vidDisplay>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2c6:	2f ef       	ldi	r18, 0xFF	; 255
 2c8:	89 e6       	ldi	r24, 0x69	; 105
 2ca:	98 e1       	ldi	r25, 0x18	; 24
 2cc:	21 50       	subi	r18, 0x01	; 1
 2ce:	80 40       	sbci	r24, 0x00	; 0
 2d0:	90 40       	sbci	r25, 0x00	; 0
 2d2:	e1 f7       	brne	.-8      	; 0x2cc <main+0x4c>
 2d4:	00 c0       	rjmp	.+0      	; 0x2d6 <main+0x56>
 2d6:	00 00       	nop
				_delay_ms(1000);
				if(i==0 && j==0){
 2d8:	c1 11       	cpse	r28, r1
 2da:	08 c0       	rjmp	.+16     	; 0x2ec <main+0x6c>
 2dc:	d1 11       	cpse	r29, r1
 2de:	06 c0       	rjmp	.+12     	; 0x2ec <main+0x6c>
				DIO_SetPinValue(Port_A,Pin_0,1);	
 2e0:	41 e0       	ldi	r20, 0x01	; 1
 2e2:	60 e0       	ldi	r22, 0x00	; 0
 2e4:	80 e0       	ldi	r24, 0x00	; 0
 2e6:	0e 94 40 00 	call	0x80	; 0x80 <DIO_SetPinValue>
 2ea:	2d c0       	rjmp	.+90     	; 0x346 <main+0xc6>
				}
				else if(i==1&&j==0){
 2ec:	c1 30       	cpi	r28, 0x01	; 1
 2ee:	69 f4       	brne	.+26     	; 0x30a <main+0x8a>
 2f0:	d1 11       	cpse	r29, r1
 2f2:	0b c0       	rjmp	.+22     	; 0x30a <main+0x8a>
					DIO_SetPinValue(Port_A,Pin_0,0);
 2f4:	40 e0       	ldi	r20, 0x00	; 0
 2f6:	60 e0       	ldi	r22, 0x00	; 0
 2f8:	80 e0       	ldi	r24, 0x00	; 0
 2fa:	0e 94 40 00 	call	0x80	; 0x80 <DIO_SetPinValue>
					DIO_SetPinValue(Port_A,Pin_1,1);
 2fe:	41 e0       	ldi	r20, 0x01	; 1
 300:	61 e0       	ldi	r22, 0x01	; 1
 302:	80 e0       	ldi	r24, 0x00	; 0
 304:	0e 94 40 00 	call	0x80	; 0x80 <DIO_SetPinValue>
 308:	1e c0       	rjmp	.+60     	; 0x346 <main+0xc6>
				}
				else if(i==1&&j==3){
 30a:	c1 30       	cpi	r28, 0x01	; 1
 30c:	69 f4       	brne	.+26     	; 0x328 <main+0xa8>
 30e:	d3 30       	cpi	r29, 0x03	; 3
 310:	59 f4       	brne	.+22     	; 0x328 <main+0xa8>
					DIO_SetPinValue(Port_A,Pin_1,0);
 312:	40 e0       	ldi	r20, 0x00	; 0
 314:	61 e0       	ldi	r22, 0x01	; 1
 316:	80 e0       	ldi	r24, 0x00	; 0
 318:	0e 94 40 00 	call	0x80	; 0x80 <DIO_SetPinValue>
					DIO_SetPinValue(Port_A,Pin_2,1);
 31c:	41 e0       	ldi	r20, 0x01	; 1
 31e:	62 e0       	ldi	r22, 0x02	; 2
 320:	80 e0       	ldi	r24, 0x00	; 0
 322:	0e 94 40 00 	call	0x80	; 0x80 <DIO_SetPinValue>
 326:	0f c0       	rjmp	.+30     	; 0x346 <main+0xc6>
				}
				else if(i==2&&j==3){
 328:	c2 30       	cpi	r28, 0x02	; 2
 32a:	69 f4       	brne	.+26     	; 0x346 <main+0xc6>
 32c:	d3 30       	cpi	r29, 0x03	; 3
 32e:	59 f4       	brne	.+22     	; 0x346 <main+0xc6>
					DIO_SetPinValue(Port_A,Pin_2,0);
 330:	40 e0       	ldi	r20, 0x00	; 0
 332:	62 e0       	ldi	r22, 0x02	; 2
 334:	80 e0       	ldi	r24, 0x00	; 0
 336:	0e 94 40 00 	call	0x80	; 0x80 <DIO_SetPinValue>
					DIO_SetPinValue(Port_A,Pin_0,1);
 33a:	41 e0       	ldi	r20, 0x01	; 1
 33c:	60 e0       	ldi	r22, 0x00	; 0
 33e:	80 e0       	ldi	r24, 0x00	; 0
 340:	0e 94 40 00 	call	0x80	; 0x80 <DIO_SetPinValue>
				goto label;}
 344:	b4 cf       	rjmp	.-152    	; 0x2ae <main+0x2e>
    while (1) 
    {
		
		label: for(u8 i=0;i<3;i++){
			SEG_vidDisplay(SEG_u8PORT1,i);
			for(u8 j=0;j<=9;j++){
 346:	df 5f       	subi	r29, 0xFF	; 255
 348:	da 30       	cpi	r29, 0x0A	; 10
 34a:	08 f4       	brcc	.+2      	; 0x34e <main+0xce>
 34c:	b8 cf       	rjmp	.-144    	; 0x2be <main+0x3e>
	
    
    while (1) 
    {
		
		label: for(u8 i=0;i<3;i++){
 34e:	cf 5f       	subi	r28, 0xFF	; 255
 350:	c3 30       	cpi	r28, 0x03	; 3
 352:	08 f4       	brcc	.+2      	; 0x356 <main+0xd6>
 354:	ae cf       	rjmp	.-164    	; 0x2b2 <main+0x32>
 356:	ab cf       	rjmp	.-170    	; 0x2ae <main+0x2e>

00000358 <SEG_vidDisplay>:



void SEG_vidDisplay(u8 PORT,u8 num){
	
	switch(num){
 358:	46 2f       	mov	r20, r22
 35a:	50 e0       	ldi	r21, 0x00	; 0
 35c:	4a 30       	cpi	r20, 0x0A	; 10
 35e:	51 05       	cpc	r21, r1
 360:	68 f5       	brcc	.+90     	; 0x3bc <SEG_vidDisplay+0x64>
 362:	fa 01       	movw	r30, r20
 364:	e6 5d       	subi	r30, 0xD6	; 214
 366:	ff 4f       	sbci	r31, 0xFF	; 255
 368:	0c 94 e2 01 	jmp	0x3c4	; 0x3c4 <__tablejump2__>
		case 0:
		DIO_SetPortValue(PORT,0b00111111);
 36c:	6f e3       	ldi	r22, 0x3F	; 63
 36e:	0e 94 20 01 	call	0x240	; 0x240 <DIO_SetPortValue>
		
		break;
 372:	08 95       	ret

		case 1:
		DIO_SetPortValue(PORT,0b00000110);
 374:	66 e0       	ldi	r22, 0x06	; 6
 376:	0e 94 20 01 	call	0x240	; 0x240 <DIO_SetPortValue>
		
		break;
 37a:	08 95       	ret

		case 2:
		DIO_SetPortValue(PORT,0b01011011);
 37c:	6b e5       	ldi	r22, 0x5B	; 91
 37e:	0e 94 20 01 	call	0x240	; 0x240 <DIO_SetPortValue>
		
		break;
 382:	08 95       	ret

		case 3:
		DIO_SetPortValue(PORT,0b01001111);
 384:	6f e4       	ldi	r22, 0x4F	; 79
 386:	0e 94 20 01 	call	0x240	; 0x240 <DIO_SetPortValue>
		
		break;
 38a:	08 95       	ret

		case 4:
		DIO_SetPortValue(PORT,0b01100110);
 38c:	66 e6       	ldi	r22, 0x66	; 102
 38e:	0e 94 20 01 	call	0x240	; 0x240 <DIO_SetPortValue>
		break;
 392:	08 95       	ret

		case 5:
		DIO_SetPortValue(PORT,0b01101101);
 394:	6d e6       	ldi	r22, 0x6D	; 109
 396:	0e 94 20 01 	call	0x240	; 0x240 <DIO_SetPortValue>
		break;
 39a:	08 95       	ret

		case 6:
		DIO_SetPortValue(PORT,0b01111101);
 39c:	6d e7       	ldi	r22, 0x7D	; 125
 39e:	0e 94 20 01 	call	0x240	; 0x240 <DIO_SetPortValue>
		break;
 3a2:	08 95       	ret

		case 7:
		DIO_SetPortValue(PORT,0b00000111);
 3a4:	67 e0       	ldi	r22, 0x07	; 7
 3a6:	0e 94 20 01 	call	0x240	; 0x240 <DIO_SetPortValue>
		break;
 3aa:	08 95       	ret

		case 8:
		DIO_SetPortValue(PORT,0b01111111);
 3ac:	6f e7       	ldi	r22, 0x7F	; 127
 3ae:	0e 94 20 01 	call	0x240	; 0x240 <DIO_SetPortValue>
		break;
 3b2:	08 95       	ret

		case 9:
		DIO_SetPortValue(PORT,0b01101111);
 3b4:	6f e6       	ldi	r22, 0x6F	; 111
 3b6:	0e 94 20 01 	call	0x240	; 0x240 <DIO_SetPortValue>
		break; 
 3ba:	08 95       	ret
		
			default:
			DIO_SetPortValue(PORT,0b00111111);
 3bc:	6f e3       	ldi	r22, 0x3F	; 63
 3be:	0e 94 20 01 	call	0x240	; 0x240 <DIO_SetPortValue>
 3c2:	08 95       	ret

000003c4 <__tablejump2__>:
 3c4:	ee 0f       	add	r30, r30
 3c6:	ff 1f       	adc	r31, r31
 3c8:	05 90       	lpm	r0, Z+
 3ca:	f4 91       	lpm	r31, Z
 3cc:	e0 2d       	mov	r30, r0
 3ce:	09 94       	ijmp

000003d0 <_exit>:
 3d0:	f8 94       	cli

000003d2 <__stop_program>:
 3d2:	ff cf       	rjmp	.-2      	; 0x3d2 <__stop_program>
