$comment
	File created using the following command:
		vcd file mux8to1.msim.vcd -direction
$end
$date
	Thu Jun 05 00:21:55 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mux8to1_vlg_vec_tst $end
$var reg 8 ! din [7:0] $end
$var reg 3 " sel [2:0] $end
$var wire 1 # dout $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + dout~output_o $end
$var wire 1 , sel[1]~input_o $end
$var wire 1 - din[7]~input_o $end
$var wire 1 . din[6]~input_o $end
$var wire 1 / din[4]~input_o $end
$var wire 1 0 sel[0]~input_o $end
$var wire 1 1 din[5]~input_o $end
$var wire 1 2 m1|m2|c~0_combout $end
$var wire 1 3 m1|m2|c~1_combout $end
$var wire 1 4 sel[2]~input_o $end
$var wire 1 5 din[3]~input_o $end
$var wire 1 6 din[1]~input_o $end
$var wire 1 7 din[0]~input_o $end
$var wire 1 8 din[2]~input_o $end
$var wire 1 9 m1|m2|c~2_combout $end
$var wire 1 : m1|m2|c~3_combout $end
$var wire 1 ; m1|m2|c~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
$end
#10000
b10000 !
b100 "
14
1/
0$
12
13
1;
1+
1#
#20000
b0 !
b0 "
04
0/
1$
02
0;
03
0+
0#
#30000
b100000 !
b1 "
b101 "
10
14
11
0$
12
13
1;
1+
1#
#40000
b0 !
b100 "
b0 "
00
04
01
1$
02
0;
03
0+
0#
#50000
b1000 !
b10 "
b11 "
10
1,
15
0$
19
12
1:
1;
1+
1#
#60000
b0 !
b1 "
b0 "
00
0,
05
1$
09
02
13
0:
03
0;
0+
0#
#1000000
