// Seed: 2728675538
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_7 = 1'b0, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  module_0(
      id_8, id_12, id_4, id_4
  );
endmodule
