[Project]
Current Flow=Multivendor
VCS=0
version=4
Current Config=compile
[Configurations]
compile=test
[Library]
test=.\test\test.lib
[$LibMap$]
test=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=ONLY_IMPL
ON_SERVERFARM_SYNTH=0
ON_SERVERFARM_IMPL=0
ON_SERVERFARM_SIM=0
[IMPLEMENTATION]
UCF=
[HierarchyViewer]
HierarchyInformation=tb_behavioral_1_bit_full_adder|behavioral|0
ShowHide=ShowTopLevel
Selected=
[Files]
/behavioral_1_bit_full_adder.vhd=-1
/tb_behavioral_1_bit_full_adder.vhd=-1
/One_bit_full_adder_behavioral.asdb=-1
/One_bit_full_adder_behavioral.awc=-1
/One_bit_full_adder_behavioral_1.asdb=-1
/One_bit_full_adder_behavioral_1.awc=-1
[Files.Data]
.\src\behavioral_1_bit_full_adder.vhd=VHDL Source Code
.\src\tb_behavioral_1_bit_full_adder.vhd=VHDL Source Code
.\src\One_bit_full_adder_behavioral.asdb=Accelerated Waveform File
.\src\One_bit_full_adder_behavioral.awc=Accelerated Waveform Configuration
.\src\One_bit_full_adder_behavioral_1.asdb=Accelerated Waveform File
.\src\One_bit_full_adder_behavioral_1.awc=Accelerated Waveform Configuration
