library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity InstructionRegister is
    Port ( INSTR : in  STD_LOGIC_VECTOR(31 downto 0);
           IL : in  STD_LOGIC;
           OPCODE : out  STD_LOGIC_VECTOR(16 downto 0);
           DR : out  STD_LOGIC_VECTOR(4 downto 0);
           SA : out  STD_LOGIC_VECTOR(4 downto 0);
           SB : out  STD_LOGIC_VECTOR(4 downto 0));
end InstructionRegister;

architecture Behavioral of InstructionRegister is
begin
    OPCODE <= INSTR(31 downto 15) after 1ns when IL = '1';
    DR <= INSTR(14 downto 10) after 1ns when IL = '1';
    SA <= INSTR(9 downto 5) after 1ns when IL = '1';
    SB <= INSTR(4 downto 0) after 1ns when IL = '1';

end Behavioral;