(S (NP (DT This) (NN paper)) (VP (VBZ describes) (NP (NP (DT a) (JJ flexible) (NN architecture)) (PP (IN for) (S (VP (VBG implementing) (NP (NP (DT a) (JJ new) (JJ fast) (NN computation)) (PP (IN of) (NP (DT the) (JJ discrete) (NNP Fourier) (CC and) (NNP Hartley) (NNS transforms))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (VP (VBN based) (PP (IN on) (NP (DT a) (JJ matrix) (NNP Laurent) (NN series))))))))))))) (. .))
(S (NP (DT The) (NN device)) (VP (VBZ calculates) (NP (DT the) (NNS transforms)) (PP (VBN based) (PP (IN on) (NP (DT a) (JJ single) (NN bit) (NN selection) (NN operator))))) (. .))
(S (NP (DT The) (NN hardware) (NN structure) (CC and) (NN synthesis)) (VP (VBP are) (VP (VBN presented) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBD handled) (NP (DT a) (JJ 16-point) (NN fast) (NN transform)) (PP (IN in) (NP (CD 65) (NNS nsec))) (, ,) (PP (IN with) (NP (DT a) (NNP Xilinx) (NNP SPARTAN) (CD 3E) (NN device)))))))) (. .))
