EBUSY,VAR_0
HW_BEACON_BASE0,VAR_1
HW_BEACON_BASE1,VAR_2
HW_BEACON_BASE2,VAR_3
HW_BEACON_BASE3,VAR_4
M2H_CMD_DONE_CSR,VAR_5
MAC_CSR1,VAR_6
MAC_CSR10,VAR_7
MAC_CSR13,VAR_8
MAC_CSR1_BBP_RESET,VAR_9
MAC_CSR1_HOST_READY,VAR_10
MAC_CSR1_SOFT_RESET,VAR_11
MAC_CSR6,VAR_12
MAC_CSR9,VAR_13
MAC_CSR9_CW_SELECT,VAR_14
PCI_CFG_CSR,VAR_15
PHY_CSR1,VAR_16
PHY_CSR5,VAR_17
PHY_CSR6,VAR_18
PHY_CSR7,VAR_19
SEC_CSR0,VAR_20
SEC_CSR1,VAR_21
SEC_CSR5,VAR_22
STATE_AWAKE,VAR_23
STA_CSR0,VAR_24
STA_CSR1,VAR_25
STA_CSR2,VAR_26
TEST_MODE_CSR,VAR_27
TXRX_CSR0,VAR_28
TXRX_CSR0_AUTO_TX_SEQ,VAR_29
TXRX_CSR0_DISABLE_RX,VAR_30
TXRX_CSR0_TX_WITHOUT_WAITING,VAR_31
TXRX_CSR1,VAR_32
TXRX_CSR15,VAR_33
TXRX_CSR1_BBP_ID0,VAR_34
TXRX_CSR1_BBP_ID0_VALID,VAR_35
TXRX_CSR1_BBP_ID1,VAR_36
TXRX_CSR1_BBP_ID1_VALID,VAR_37
TXRX_CSR1_BBP_ID2,VAR_38
TXRX_CSR1_BBP_ID2_VALID,VAR_39
TXRX_CSR1_BBP_ID3,VAR_40
TXRX_CSR1_BBP_ID3_VALID,VAR_41
TXRX_CSR2,VAR_42
TXRX_CSR2_BBP_ID0,VAR_43
TXRX_CSR2_BBP_ID0_VALID,VAR_44
TXRX_CSR2_BBP_ID1,VAR_45
TXRX_CSR2_BBP_ID1_VALID,VAR_46
TXRX_CSR2_BBP_ID2,VAR_47
TXRX_CSR2_BBP_ID2_VALID,VAR_48
TXRX_CSR2_BBP_ID3,VAR_49
TXRX_CSR2_BBP_ID3_VALID,VAR_50
TXRX_CSR3,VAR_51
TXRX_CSR3_BBP_ID0,VAR_52
TXRX_CSR3_BBP_ID0_VALID,VAR_53
TXRX_CSR3_BBP_ID1,VAR_54
TXRX_CSR3_BBP_ID1_VALID,VAR_55
TXRX_CSR3_BBP_ID2,VAR_56
TXRX_CSR3_BBP_ID2_VALID,VAR_57
TXRX_CSR7,VAR_58
TXRX_CSR7_ACK_CTS_12MBS,VAR_59
TXRX_CSR7_ACK_CTS_18MBS,VAR_60
TXRX_CSR7_ACK_CTS_6MBS,VAR_61
TXRX_CSR7_ACK_CTS_9MBS,VAR_62
TXRX_CSR8,VAR_63
TXRX_CSR8_ACK_CTS_24MBS,VAR_64
TXRX_CSR8_ACK_CTS_36MBS,VAR_65
TXRX_CSR8_ACK_CTS_48MBS,VAR_66
TXRX_CSR8_ACK_CTS_54MBS,VAR_67
TXRX_CSR9,VAR_68
TXRX_CSR9_BEACON_GEN,VAR_69
TXRX_CSR9_BEACON_INTERVAL,VAR_70
TXRX_CSR9_TBTT_ENABLE,VAR_71
TXRX_CSR9_TIMESTAMP_COMPENSATE,VAR_72
TXRX_CSR9_TSF_SYNC,VAR_73
TXRX_CSR9_TSF_TICKING,VAR_74
rt2x00_set_field32,FUNC_0
rt2x00mmio_register_read,FUNC_1
rt2x00mmio_register_write,FUNC_2
stub1,FUNC_3
rt61pci_init_registers,FUNC_4
rt2x00dev,VAR_75
reg,VAR_76
