xst -intstyle ise -ifn "C:/Users/Justin/Lab_A/Lab_A_Verilog.xst" -ofn "C:/Users/Justin/Lab_A/Lab_A_Verilog.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7a100t-csg324-2L Lab_A_Verilog.ngc Lab_A_Verilog.ngd  
map -intstyle ise -p xc7a100t-csg324-2L -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o Lab_A_Verilog_map.ncd Lab_A_Verilog.ngd Lab_A_Verilog.pcf 
par -w -intstyle ise -ol high -mt off Lab_A_Verilog_map.ncd Lab_A_Verilog.ncd Lab_A_Verilog.pcf 
trce -intstyle ise -v 3 -s 2L -n 3 -fastpaths -xml Lab_A_Verilog.twx Lab_A_Verilog.ncd -o Lab_A_Verilog.twr Lab_A_Verilog.pcf 
