// Seed: 642097344
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4,
    input supply1 id_5
);
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2
    , id_28,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    input supply1 id_8,
    input tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input wor id_12,
    input tri id_13,
    inout tri0 id_14,
    input uwire id_15,
    input wor id_16,
    output uwire id_17,
    input wor id_18,
    input tri1 id_19,
    input wand id_20,
    input uwire id_21,
    output tri1 id_22,
    input supply1 id_23,
    input wand id_24,
    input wor id_25,
    input supply0 id_26
);
  assign id_28 = 1'b0;
  module_0(
      id_8, id_25, id_16, id_18, id_6, id_21
  );
  assign id_28 = id_11;
  xor (
      id_22,
      id_6,
      id_2,
      id_0,
      id_14,
      id_3,
      id_20,
      id_28,
      id_16,
      id_24,
      id_25,
      id_26,
      id_10,
      id_9,
      id_7,
      id_11,
      id_5,
      id_8
  );
  timeprecision 1ps;
endmodule
