Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Sep  3 22:11:12 2017
| Host         : timbox running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file factorise_timing_summary_routed.rpt -rpx factorise_timing_summary_routed.rpx
| Design       : factorise
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: s_sendresult_mux_priority_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sendmessage_i/s_busy_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.213        0.000                      0                22337        0.029        0.000                      0                22337        4.500        0.000                       0                 10323  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.213        0.000                      0                22337        0.029        0.000                      0                22337        4.500        0.000                       0                 10323  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[32].DivTestX/s_inter_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.910ns  (logic 0.642ns (6.478%)  route 9.268ns (93.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.554     5.075    clk_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  s_divtest_top_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  s_divtest_top_reg[48]/Q
                         net (fo=135, routed)         9.268    14.861    GEN_DivTest[32].DivTestX/s_divtest_top_reg[63]_0[48]
    SLICE_X5Y115         LUT3 (Prop_lut3_I0_O)        0.124    14.985 r  GEN_DivTest[32].DivTestX/s_inter[48]_i_1__61/O
                         net (fo=1, routed)           0.000    14.985    GEN_DivTest[32].DivTestX/s_inter[48]_i_1__61_n_0
    SLICE_X5Y115         FDRE                                         r  GEN_DivTest[32].DivTestX/s_inter_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.676    15.017    GEN_DivTest[32].DivTestX/CLK
    SLICE_X5Y115         FDRE                                         r  GEN_DivTest[32].DivTestX/s_inter_reg[48]/C
                         clock pessimism              0.187    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X5Y115         FDRE (Setup_fdre_C_D)        0.029    15.198    GEN_DivTest[32].DivTestX/s_inter_reg[48]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -14.985    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[36].DivTestX/s_inter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.847ns  (logic 0.580ns (5.890%)  route 9.267ns (94.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.557     5.078    clk_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  s_divtest_top_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  s_divtest_top_reg[16]/Q
                         net (fo=142, routed)         9.267    14.801    GEN_DivTest[36].DivTestX/Q[16]
    SLICE_X0Y117         LUT3 (Prop_lut3_I0_O)        0.124    14.925 r  GEN_DivTest[36].DivTestX/s_inter[16]_i_1__51/O
                         net (fo=1, routed)           0.000    14.925    GEN_DivTest[36].DivTestX/s_inter[16]_i_1__51_n_0
    SLICE_X0Y117         FDRE                                         r  GEN_DivTest[36].DivTestX/s_inter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.675    15.016    GEN_DivTest[36].DivTestX/CLK
    SLICE_X0Y117         FDRE                                         r  GEN_DivTest[36].DivTestX/s_inter_reg[16]/C
                         clock pessimism              0.187    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.029    15.197    GEN_DivTest[36].DivTestX/s_inter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -14.925    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[42].DivTestX/s_inter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.792ns  (logic 0.580ns (5.923%)  route 9.212ns (94.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.557     5.078    clk_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  s_divtest_top_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.456     5.534 r  s_divtest_top_reg[27]/Q
                         net (fo=142, routed)         9.212    14.746    GEN_DivTest[42].DivTestX/s_divtest_top_reg[63]_0[27]
    SLICE_X1Y140         LUT3 (Prop_lut3_I0_O)        0.124    14.870 r  GEN_DivTest[42].DivTestX/s_inter[27]_i_1__57/O
                         net (fo=1, routed)           0.000    14.870    GEN_DivTest[42].DivTestX/s_inter[27]_i_1__57_n_0
    SLICE_X1Y140         FDRE                                         r  GEN_DivTest[42].DivTestX/s_inter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.681    15.022    GEN_DivTest[42].DivTestX/CLK
    SLICE_X1Y140         FDRE                                         r  GEN_DivTest[42].DivTestX/s_inter_reg[27]/C
                         clock pessimism              0.187    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.031    15.205    GEN_DivTest[42].DivTestX/s_inter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[29].DivTestX/s_inter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 0.608ns (6.231%)  route 9.149ns (93.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.558     5.079    clk_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  s_divtest_top_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     5.535 r  s_divtest_top_reg[15]/Q
                         net (fo=142, routed)         9.149    14.684    GEN_DivTest[29].DivTestX/s_divtest_top_reg[63]_0[15]
    SLICE_X9Y130         LUT3 (Prop_lut3_I0_O)        0.152    14.836 r  GEN_DivTest[29].DivTestX/s_inter[15]_i_1__28/O
                         net (fo=1, routed)           0.000    14.836    GEN_DivTest[29].DivTestX/s_inter[15]_i_1__28_n_0
    SLICE_X9Y130         FDRE                                         r  GEN_DivTest[29].DivTestX/s_inter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.604    14.945    GEN_DivTest[29].DivTestX/CLK
    SLICE_X9Y130         FDRE                                         r  GEN_DivTest[29].DivTestX/s_inter_reg[15]/C
                         clock pessimism              0.187    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X9Y130         FDRE (Setup_fdre_C_D)        0.075    15.172    GEN_DivTest[29].DivTestX/s_inter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -14.836    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[60].DivTestX/s_inter_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 0.642ns (6.571%)  route 9.128ns (93.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.554     5.075    clk_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  s_divtest_top_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  s_divtest_top_reg[49]/Q
                         net (fo=135, routed)         9.128    14.721    GEN_DivTest[60].DivTestX/Q[49]
    SLICE_X54Y146        LUT3 (Prop_lut3_I0_O)        0.124    14.845 r  GEN_DivTest[60].DivTestX/s_inter[49]_i_1__34/O
                         net (fo=1, routed)           0.000    14.845    GEN_DivTest[60].DivTestX/s_inter[49]_i_1__34_n_0
    SLICE_X54Y146        FDRE                                         r  GEN_DivTest[60].DivTestX/s_inter_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.613    14.954    GEN_DivTest[60].DivTestX/CLK
    SLICE_X54Y146        FDRE                                         r  GEN_DivTest[60].DivTestX/s_inter_reg[49]/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X54Y146        FDRE (Setup_fdre_C_D)        0.077    15.183    GEN_DivTest[60].DivTestX/s_inter_reg[49]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[36].DivTestX/s_inter_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 0.642ns (6.577%)  route 9.119ns (93.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.554     5.075    clk_IBUF_BUFG
    SLICE_X12Y61         FDRE                                         r  s_divtest_top_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  s_divtest_top_reg[48]/Q
                         net (fo=135, routed)         9.119    14.712    GEN_DivTest[36].DivTestX/Q[48]
    SLICE_X0Y125         LUT3 (Prop_lut3_I0_O)        0.124    14.836 r  GEN_DivTest[36].DivTestX/s_inter[48]_i_1__51/O
                         net (fo=1, routed)           0.000    14.836    GEN_DivTest[36].DivTestX/s_inter[48]_i_1__51_n_0
    SLICE_X0Y125         FDRE                                         r  GEN_DivTest[36].DivTestX/s_inter_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.666    15.007    GEN_DivTest[36].DivTestX/CLK
    SLICE_X0Y125         FDRE                                         r  GEN_DivTest[36].DivTestX/s_inter_reg[48]/C
                         clock pessimism              0.187    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.029    15.188    GEN_DivTest[36].DivTestX/s_inter_reg[48]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -14.836    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[50].DivTestX/s_inter_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.739ns  (logic 0.608ns (6.243%)  route 9.131ns (93.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  s_divtest_top_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  s_divtest_top_reg[54]/Q
                         net (fo=135, routed)         9.131    14.660    GEN_DivTest[50].DivTestX/s_divtest_top_reg[63]_0[54]
    SLICE_X57Y131        LUT3 (Prop_lut3_I0_O)        0.152    14.812 r  GEN_DivTest[50].DivTestX/s_inter[54]_i_1__43/O
                         net (fo=1, routed)           0.000    14.812    GEN_DivTest[50].DivTestX/s_inter[54]_i_1__43_n_0
    SLICE_X57Y131        FDRE                                         r  GEN_DivTest[50].DivTestX/s_inter_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.603    14.944    GEN_DivTest[50].DivTestX/CLK
    SLICE_X57Y131        FDRE                                         r  GEN_DivTest[50].DivTestX/s_inter_reg[54]/C
                         clock pessimism              0.187    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X57Y131        FDRE (Setup_fdre_C_D)        0.075    15.171    GEN_DivTest[50].DivTestX/s_inter_reg[54]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -14.812    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[30].DivTestX/s_inter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.728ns  (logic 0.608ns (6.250%)  route 9.120ns (93.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.557     5.078    clk_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  s_divtest_top_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  s_divtest_top_reg[18]/Q
                         net (fo=142, routed)         9.120    14.654    GEN_DivTest[30].DivTestX/s_divtest_top_reg[63]_0[18]
    SLICE_X11Y119        LUT3 (Prop_lut3_I0_O)        0.152    14.806 r  GEN_DivTest[30].DivTestX/s_inter[18]_i_1__29/O
                         net (fo=1, routed)           0.000    14.806    GEN_DivTest[30].DivTestX/s_inter[18]_i_1__29_n_0
    SLICE_X11Y119        FDRE                                         r  GEN_DivTest[30].DivTestX/s_inter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.604    14.945    GEN_DivTest[30].DivTestX/CLK
    SLICE_X11Y119        FDRE                                         r  GEN_DivTest[30].DivTestX/s_inter_reg[18]/C
                         clock pessimism              0.187    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X11Y119        FDRE (Setup_fdre_C_D)        0.075    15.172    GEN_DivTest[30].DivTestX/s_inter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -14.806    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[56].DivTestX/s_inter_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.678ns  (logic 0.580ns (5.993%)  route 9.098ns (94.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.552     5.073    clk_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  s_divtest_top_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.456     5.529 r  s_divtest_top_reg[54]/Q
                         net (fo=135, routed)         9.098    14.627    GEN_DivTest[56].DivTestX/s_divtest_top_reg[63][54]
    SLICE_X55Y122        LUT3 (Prop_lut3_I0_O)        0.124    14.751 r  GEN_DivTest[56].DivTestX/s_inter[54]_i_1__38/O
                         net (fo=1, routed)           0.000    14.751    GEN_DivTest[56].DivTestX/s_inter[54]_i_1__38_n_0
    SLICE_X55Y122        FDRE                                         r  GEN_DivTest[56].DivTestX/s_inter_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.599    14.940    GEN_DivTest[56].DivTestX/CLK
    SLICE_X55Y122        FDRE                                         r  GEN_DivTest[56].DivTestX/s_inter_reg[54]/C
                         clock pessimism              0.187    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X55Y122        FDRE (Setup_fdre_C_D)        0.032    15.124    GEN_DivTest[56].DivTestX/s_inter_reg[54]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 s_divtest_top_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[60].DivTestX/s_inter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.710ns  (logic 0.774ns (7.971%)  route 8.936ns (92.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.557     5.078    clk_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  s_divtest_top_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.478     5.556 r  s_divtest_top_reg[5]/Q
                         net (fo=135, routed)         8.936    14.492    GEN_DivTest[60].DivTestX/Q[5]
    SLICE_X54Y133        LUT3 (Prop_lut3_I0_O)        0.296    14.788 r  GEN_DivTest[60].DivTestX/s_inter[5]_i_1__34/O
                         net (fo=1, routed)           0.000    14.788    GEN_DivTest[60].DivTestX/s_inter[5]_i_1__34_n_0
    SLICE_X54Y133        FDRE                                         r  GEN_DivTest[60].DivTestX/s_inter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       1.606    14.947    GEN_DivTest[60].DivTestX/CLK
    SLICE_X54Y133        FDRE                                         r  GEN_DivTest[60].DivTestX/s_inter_reg[5]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X54Y133        FDRE (Setup_fdre_C_D)        0.079    15.178    GEN_DivTest[60].DivTestX/s_inter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -14.788    
  -------------------------------------------------------------------
                         slack                                  0.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 GEN_DivTest[10].DivTestX/s_bottom_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[10].DivTestX/s_bottom_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.087%)  route 0.208ns (49.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.595     1.478    GEN_DivTest[10].DivTestX/CLK
    SLICE_X60Y49         FDRE                                         r  GEN_DivTest[10].DivTestX/s_bottom_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  GEN_DivTest[10].DivTestX/s_bottom_reg[42]/Q
                         net (fo=5, routed)           0.208     1.850    GEN_DivTest[10].DivTestX/s_bottom_reg_n_0_[42]
    SLICE_X60Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.895 r  GEN_DivTest[10].DivTestX/s_bottom[41]_i_1__7/O
                         net (fo=1, routed)           0.000     1.895    GEN_DivTest[10].DivTestX/s_bottom[41]_i_1__7_n_0
    SLICE_X60Y50         FDRE                                         r  GEN_DivTest[10].DivTestX/s_bottom_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.863     1.990    GEN_DivTest[10].DivTestX/CLK
    SLICE_X60Y50         FDRE                                         r  GEN_DivTest[10].DivTestX/s_bottom_reg[41]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.120     1.866    GEN_DivTest[10].DivTestX/s_bottom_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 GEN_DivTest[46].DivTestX/s_bottom_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[46].DivTestX/s_bottom_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.295%)  route 0.199ns (51.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.561     1.444    GEN_DivTest[46].DivTestX/CLK
    SLICE_X37Y94         FDRE                                         r  GEN_DivTest[46].DivTestX/s_bottom_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  GEN_DivTest[46].DivTestX/s_bottom_reg[19]/Q
                         net (fo=5, routed)           0.199     1.784    GEN_DivTest[46].DivTestX/s_bottom_reg_n_0_[19]
    SLICE_X35Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  GEN_DivTest[46].DivTestX/s_bottom[18]_i_1__48/O
                         net (fo=1, routed)           0.000     1.829    GEN_DivTest[46].DivTestX/s_bottom[18]_i_1__48_n_0
    SLICE_X35Y95         FDRE                                         r  GEN_DivTest[46].DivTestX/s_bottom_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.828     1.956    GEN_DivTest[46].DivTestX/CLK
    SLICE_X35Y95         FDRE                                         r  GEN_DivTest[46].DivTestX/s_bottom_reg[18]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)         0.091     1.798    GEN_DivTest[46].DivTestX/s_bottom_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 GEN_DivTest[46].DivTestX/s_bottom_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[46].DivTestX/s_bottom_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.170%)  route 0.200ns (51.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.561     1.444    GEN_DivTest[46].DivTestX/CLK
    SLICE_X37Y94         FDRE                                         r  GEN_DivTest[46].DivTestX/s_bottom_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  GEN_DivTest[46].DivTestX/s_bottom_reg[19]/Q
                         net (fo=5, routed)           0.200     1.785    GEN_DivTest[46].DivTestX/s_bottom_reg_n_0_[19]
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.830 r  GEN_DivTest[46].DivTestX/s_bottom[20]_i_1__48/O
                         net (fo=1, routed)           0.000     1.830    GEN_DivTest[46].DivTestX/s_bottom[20]_i_1__48_n_0
    SLICE_X35Y95         FDRE                                         r  GEN_DivTest[46].DivTestX/s_bottom_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.828     1.956    GEN_DivTest[46].DivTestX/CLK
    SLICE_X35Y95         FDRE                                         r  GEN_DivTest[46].DivTestX/s_bottom_reg[20]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)         0.092     1.799    GEN_DivTest[46].DivTestX/s_bottom_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 GEN_DivTest[13].DivTestX/s_bottom_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[13].DivTestX/s_bottom_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.655%)  route 0.213ns (53.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.565     1.448    GEN_DivTest[13].DivTestX/CLK
    SLICE_X9Y50          FDRE                                         r  GEN_DivTest[13].DivTestX/s_bottom_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  GEN_DivTest[13].DivTestX/s_bottom_reg[37]/Q
                         net (fo=5, routed)           0.213     1.802    GEN_DivTest[13].DivTestX/s_bottom_reg_n_0_[37]
    SLICE_X9Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.847 r  GEN_DivTest[13].DivTestX/s_bottom[36]_i_1__4/O
                         net (fo=1, routed)           0.000     1.847    GEN_DivTest[13].DivTestX/s_bottom[36]_i_1__4_n_0
    SLICE_X9Y49          FDRE                                         r  GEN_DivTest[13].DivTestX/s_bottom_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.837     1.964    GEN_DivTest[13].DivTestX/CLK
    SLICE_X9Y49          FDRE                                         r  GEN_DivTest[13].DivTestX/s_bottom_reg[36]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.092     1.812    GEN_DivTest[13].DivTestX/s_bottom_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 readinput_i/s_wr_ramdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.868%)  route 0.219ns (63.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.556     1.439    readinput_i/CLK
    SLICE_X49Y28         FDRE                                         r  readinput_i/s_wr_ramdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  readinput_i/s_wr_ramdata_reg[7]/Q
                         net (fo=1, routed)           0.219     1.786    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X1Y12         RAMB18E1                                     r  dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.869     1.997    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.243     1.742    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 GEN_DivTest[46].DivTestX/s_bottom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[46].DivTestX/s_bottom_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.781%)  route 0.195ns (48.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.559     1.442    GEN_DivTest[46].DivTestX/CLK
    SLICE_X34Y91         FDRE                                         r  GEN_DivTest[46].DivTestX/s_bottom_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  GEN_DivTest[46].DivTestX/s_bottom_reg[1]/Q
                         net (fo=5, routed)           0.195     1.801    GEN_DivTest[46].DivTestX/s_bottom_reg_n_0_[1]
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  GEN_DivTest[46].DivTestX/s_bottom[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.846    GEN_DivTest[46].DivTestX/s_bottom[0]_i_1__5_n_0
    SLICE_X36Y91         FDRE                                         r  GEN_DivTest[46].DivTestX/s_bottom_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.828     1.956    GEN_DivTest[46].DivTestX/CLK
    SLICE_X36Y91         FDRE                                         r  GEN_DivTest[46].DivTestX/s_bottom_reg[0]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.091     1.798    GEN_DivTest[46].DivTestX/s_bottom_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 GEN_DivTest[22].DivTestX/s_bottom_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[22].DivTestX/s_bottom_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.971%)  route 0.237ns (56.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.592     1.475    GEN_DivTest[22].DivTestX/CLK
    SLICE_X7Y50          FDRE                                         r  GEN_DivTest[22].DivTestX/s_bottom_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  GEN_DivTest[22].DivTestX/s_bottom_reg[19]/Q
                         net (fo=5, routed)           0.237     1.853    GEN_DivTest[22].DivTestX/s_bottom_reg_n_0_[19]
    SLICE_X7Y49          LUT5 (Prop_lut5_I4_O)        0.045     1.898 r  GEN_DivTest[22].DivTestX/s_bottom[18]_i_1__21/O
                         net (fo=1, routed)           0.000     1.898    GEN_DivTest[22].DivTestX/s_bottom[18]_i_1__21_n_0
    SLICE_X7Y49          FDRE                                         r  GEN_DivTest[22].DivTestX/s_bottom_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.865     1.992    GEN_DivTest[22].DivTestX/CLK
    SLICE_X7Y49          FDRE                                         r  GEN_DivTest[22].DivTestX/s_bottom_reg[18]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.092     1.840    GEN_DivTest[22].DivTestX/s_bottom_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 GEN_DivTest[9].DivTestX/s_bottom_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[9].DivTestX/s_bottom_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.663%)  route 0.240ns (56.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.561     1.444    GEN_DivTest[9].DivTestX/CLK
    SLICE_X36Y54         FDRE                                         r  GEN_DivTest[9].DivTestX/s_bottom_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  GEN_DivTest[9].DivTestX/s_bottom_reg[49]/Q
                         net (fo=5, routed)           0.240     1.825    GEN_DivTest[9].DivTestX/s_bottom_reg_n_0_[49]
    SLICE_X32Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.870 r  GEN_DivTest[9].DivTestX/s_bottom[48]_i_1__8/O
                         net (fo=1, routed)           0.000     1.870    GEN_DivTest[9].DivTestX/s_bottom[48]_i_1__8_n_0
    SLICE_X32Y55         FDRE                                         r  GEN_DivTest[9].DivTestX/s_bottom_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.829     1.957    GEN_DivTest[9].DivTestX/CLK
    SLICE_X32Y55         FDRE                                         r  GEN_DivTest[9].DivTestX/s_bottom_reg[48]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y55         FDRE (Hold_fdre_C_D)         0.092     1.800    GEN_DivTest[9].DivTestX/s_bottom_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 readinput_i/s_wr_ramdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.202%)  route 0.246ns (65.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.556     1.439    readinput_i/CLK
    SLICE_X49Y28         FDRE                                         r  readinput_i/s_wr_ramdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  readinput_i/s_wr_ramdata_reg[4]/Q
                         net (fo=1, routed)           0.246     1.813    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X1Y12         RAMB18E1                                     r  dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.869     1.997    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.242     1.741    dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 GEN_DivTest[20].DivTestX/s_top_shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_DivTest[20].DivTestX/s_top_shift_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.212ns (46.649%)  route 0.242ns (53.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.558     1.441    GEN_DivTest[20].DivTestX/CLK
    SLICE_X38Y87         FDSE                                         r  GEN_DivTest[20].DivTestX/s_top_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDSE (Prop_fdse_C_Q)         0.164     1.605 r  GEN_DivTest[20].DivTestX/s_top_shift_reg[0]/Q
                         net (fo=23, routed)          0.242     1.848    GEN_DivTest[20].DivTestX/s_top_shift_reg__0[0]
    SLICE_X35Y88         LUT5 (Prop_lut5_I3_O)        0.048     1.896 r  GEN_DivTest[20].DivTestX/s_top_shift[4]_i_1__19/O
                         net (fo=1, routed)           0.000     1.896    GEN_DivTest[20].DivTestX/s_top_shift0__0__2[4]
    SLICE_X35Y88         FDSE                                         r  GEN_DivTest[20].DivTestX/s_top_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=10322, routed)       0.826     1.954    GEN_DivTest[20].DivTestX/CLK
    SLICE_X35Y88         FDSE                                         r  GEN_DivTest[20].DivTestX/s_top_shift_reg[4]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X35Y88         FDSE (Hold_fdse_C_D)         0.107     1.812    GEN_DivTest[20].DivTestX/s_top_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12   dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12   dataentry_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   stringsrom_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   stringsrom_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X1Y5    uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         10.000      7.424      RAMB36_X1Y5    uart_i/UART_0/U0/fifo_rx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y7    uart_i/UART_0/U0/fifo_tx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         10.000      7.424      RAMB36_X0Y7    uart_i/UART_0/U0/fifo_tx_queue/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y60   GEN_DivTest[12].DivTestX/s_perfect_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y133  GEN_DivTest[59].DivTestX/s_inter_reg[45]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y133  GEN_DivTest[59].DivTestX/s_inter_reg[50]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y133  GEN_DivTest[59].DivTestX/s_inter_reg[52]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y133  GEN_DivTest[59].DivTestX/s_inter_reg[53]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y133  GEN_DivTest[59].DivTestX/s_inter_reg[54]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y133  GEN_DivTest[59].DivTestX/s_inter_reg[57]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y133  GEN_DivTest[59].DivTestX/s_inter_reg[59]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y133  GEN_DivTest[59].DivTestX/s_inter_reg[61]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y119  GEN_DivTest[24].DivTestX/s_bottom_reg[41]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y120  GEN_DivTest[24].DivTestX/s_bottom_reg[45]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y107  GEN_DivTest[28].DivTestX/s_inter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y107  GEN_DivTest[28].DivTestX/s_inter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y118  GEN_DivTest[28].DivTestX/s_inter_reg[60]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y107  GEN_DivTest[28].DivTestX/s_inter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y107  GEN_DivTest[28].DivTestX/s_inter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y107  GEN_DivTest[28].DivTestX/s_inter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y107  GEN_DivTest[28].DivTestX/s_inter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y108  GEN_DivTest[28].DivTestX/s_inter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y108  GEN_DivTest[28].DivTestX/s_inter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y109  GEN_DivTest[28].DivTestX/s_inter_reg[9]/C



