{"vcs1":{"timestamp_begin":1695552340.469515408, "rt":19.06, "ut":17.57, "st":0.80}}
{"vcselab":{"timestamp_begin":1695552359.643845847, "rt":1.23, "ut":0.48, "st":0.17}}
{"link":{"timestamp_begin":1695552360.947366133, "rt":0.71, "ut":0.47, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695552339.602713455}
{"VCS_COMP_START_TIME": 1695552339.602713455}
{"VCS_COMP_END_TIME": 1695552361.822221175}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 385700}}
{"stitch_vcselab": {"peak_mem": 227828}}
