INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/arch_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/fuzzy_carnival_base.srcs/sources_1/bd/axi_interconnect_bd/hdl/axi_interconnect_bd_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_bd_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/rtl/fc_base_aggregation_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_base_aggregation_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/regbank/aggregation_engine_regbank_regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aggregation_engine_regbank_regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/sys_array_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_array_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/mac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/float_mac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/lib/fixed_point_mac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_mac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/rtl/fc_base_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_base_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/transformation_engine/rtl/fc_base_transformation_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_base_transformation_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/sim_tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module sim_tb_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/example_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_v2_2_prbs_mode_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_prbs_mode_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_v2_2_data_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_data_gen
INFO: [VRFC 10-311] analyzing module prbs_data_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_v2_2_data_chk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_data_chk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_v2_2_custom_mode_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_custom_mode_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_v2_2_boot_mode_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_boot_mode_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_v2_2_axi_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_v2_2_axi_tg_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_tg_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_v2_2_axi_opcode_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_opcode_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_rdimm_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rdimm_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_rcd_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rcd_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_dir_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_dimm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_dimm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_db_dly_dir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr_dly_dir_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_db_delay_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_db_delay_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/ddr4_bi_delay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bi_delay_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/StateTableCore.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/StateTable.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/imports/MemoryArray.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/aggregation_engine/tb/fc_base_aggregation_engine_tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/top/tb/fc_base_top_tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_base_top_tb_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/ip/transformation_engine/tb/fc_base_transformation_engine_tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transformation_engine_tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pg519/nfshome/fuzzy_carnival/fuzzy_carnival_base/fuzzy_carnival_base.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
