
*** Running vivado
    with args -log toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source toplevel.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 451.168 ; gain = 160.191
Command: synth_design -top toplevel -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-86] Your Synthesis license expires in 25 day(s)
INFO: [Common 17-1540] The version limit for your license is '2020.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8924 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 713.637 ; gain = 238.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/toplevel.v:24]
INFO: [Synth 8-6157] synthesizing module 'udp_rcv' [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/udp_rcv.v:16]
WARNING: [Synth 8-6014] Unused sequential element source_port_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/udp_rcv.v:40]
WARNING: [Synth 8-6014] Unused sequential element checksum_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/udp_rcv.v:43]
INFO: [Synth 8-6155] done synthesizing module 'udp_rcv' (1#1) [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/udp_rcv.v:16]
INFO: [Synth 8-6157] synthesizing module 'udp_send' [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/udp_send.v:16]
INFO: [Synth 8-6155] done synthesizing module 'udp_send' (2#1) [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/udp_send.v:16]
INFO: [Synth 8-6157] synthesizing module 'recv_buffer' [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/recv_buffer.v:13]
WARNING: [Synth 8-6014] Unused sequential element arp_buffer_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/recv_buffer.v:33]
INFO: [Synth 8-6155] done synthesizing module 'recv_buffer' (3#1) [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/recv_buffer.v:13]
INFO: [Synth 8-6157] synthesizing module 'arp_rcv' [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/arp_rcv.v:14]
WARNING: [Synth 8-6014] Unused sequential element HTYPE_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/arp_rcv.v:41]
WARNING: [Synth 8-6014] Unused sequential element PTYPE_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/arp_rcv.v:42]
WARNING: [Synth 8-6014] Unused sequential element HLEN_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/arp_rcv.v:44]
WARNING: [Synth 8-6014] Unused sequential element PLEN_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/arp_rcv.v:45]
WARNING: [Synth 8-6014] Unused sequential element THA_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/arp_rcv.v:47]
WARNING: [Synth 8-6014] Unused sequential element TPA_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/arp_rcv.v:49]
INFO: [Synth 8-6155] done synthesizing module 'arp_rcv' (4#1) [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/arp_rcv.v:14]
INFO: [Synth 8-6157] synthesizing module 'IP_recv' [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:7]
WARNING: [Synth 8-6090] variable 'tmp_accum1' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:85]
WARNING: [Synth 8-6090] variable 'tmp_accum2' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:86]
INFO: [Synth 8-251] stop [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:99]
INFO: [Synth 8-251] OPTIONS WERE INCLUDED! [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:108]
INFO: [Synth 8-251] something messed up here: xxxx xxxx xxxx [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:115]
INFO: [Synth 8-251] outputing: xxxxxxxx i have x words left [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:124]
WARNING: [Synth 8-6014] Unused sequential element proto_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:34]
WARNING: [Synth 8-6014] Unused sequential element accum1_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:40]
WARNING: [Synth 8-6014] Unused sequential element accum2_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:41]
WARNING: [Synth 8-6014] Unused sequential element tmp_accum1_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:54]
WARNING: [Synth 8-6014] Unused sequential element tmp_accum2_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:56]
WARNING: [Synth 8-6014] Unused sequential element checksum_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:67]
WARNING: [Synth 8-6014] Unused sequential element tmp_accum3_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:95]
WARNING: [Synth 8-6014] Unused sequential element final_accum_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:96]
INFO: [Synth 8-6155] done synthesizing module 'IP_recv' (5#1) [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_cache' [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/mac_cache.v:12]
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element found_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/mac_cache.v:43]
INFO: [Synth 8-6155] done synthesizing module 'mac_cache' (6#1) [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/mac_cache.v:12]
INFO: [Synth 8-6157] synthesizing module 'IP_send' [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_send.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_send.v:67]
WARNING: [Synth 8-6014] Unused sequential element isvalid_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_send.v:49]
WARNING: [Synth 8-6014] Unused sequential element tmp_accum1_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_send.v:70]
WARNING: [Synth 8-6014] Unused sequential element tmp_accum2_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_send.v:88]
INFO: [Synth 8-6155] done synthesizing module 'IP_send' (7#1) [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_send.v:21]
INFO: [Synth 8-6157] synthesizing module 'arp_send' [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/arp_send.v:30]
INFO: [Synth 8-226] default block is never used [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/arp_send.v:84]
INFO: [Synth 8-6155] done synthesizing module 'arp_send' (8#1) [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/arp_send.v:30]
INFO: [Synth 8-6157] synthesizing module 'send_buffer' [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/send_buffer.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/send_buffer.v:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/send_buffer.v:138]
INFO: [Synth 8-251] arp request time! [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/send_buffer.v:201]
INFO: [Synth 8-251] found translation in mac cache! [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/send_buffer.v:206]
INFO: [Synth 8-251] waiting for reply! [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/send_buffer.v:221]
INFO: [Synth 8-251] got translation! [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/send_buffer.v:229]
INFO: [Synth 8-251] timeout! [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/send_buffer.v:236]
WARNING: [Synth 8-567] referenced signal 'axi_ip_index' should be on the sensitivity list [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/send_buffer.v:260]
WARNING: [Synth 8-567] referenced signal 'axi_arp_index' should be on the sensitivity list [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/send_buffer.v:264]
WARNING: [Synth 8-6014] Unused sequential element ri_buf_wait_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/send_buffer.v:130]
WARNING: [Synth 8-6014] Unused sequential element ri_buf_wait_reg was removed.  [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/send_buffer.v:239]
INFO: [Synth 8-6155] done synthesizing module 'send_buffer' (9#1) [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/send_buffer.v:20]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (10#1) [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/toplevel.v:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 806.102 ; gain = 331.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 806.102 ; gain = 331.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 806.102 ; gain = 331.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/udp_rcv.v:48]
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'udp_rcv'
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'udp_send'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'recv_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'word_counter_reg' in module 'arp_rcv'
INFO: [Synth 8-5544] ROM "SHA" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPA" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_recv.v:37]
INFO: [Synth 8-802] inferred FSM for state register 'cnt_reg' in module 'IP_recv'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/anjan/udp_stack/udp_stack.srcs/sources_1/new/IP_send.v:67]
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'word_counter_reg' in module 'arp_send'
INFO: [Synth 8-5544] ROM "word_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ra_state_reg' in module 'send_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'ri_state_reg' in module 'send_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'mac_state_reg' in module 'send_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              000
                 iSTATE0 |                             0010 |                              001
                 iSTATE1 |                             0100 |                              010
                 iSTATE2 |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'one-hot' in module 'udp_rcv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE0 |                              010 |                              001
                 iSTATE1 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'one-hot' in module 'udp_send'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'recv_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                              000
                 iSTATE0 |                          0000010 |                              001
                 iSTATE1 |                          0000100 |                              010
                 iSTATE2 |                          0001000 |                              011
                 iSTATE3 |                          0010000 |                              100
                 iSTATE4 |                          0100000 |                              101
                 iSTATE5 |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'word_counter_reg' using encoding 'one-hot' in module 'arp_rcv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                 0000000000000000
                 iSTATE0 |                              001 |                 0000000000000001
                 iSTATE1 |                              010 |                 0000000000000010
                 iSTATE2 |                              011 |                 0000000000000011
                 iSTATE3 |                              100 |                 0000000000000100
                 iSTATE4 |                              101 |                 0000000000000101
                 iSTATE5 |                              110 |                 0000000000000110
                 iSTATE6 |                              111 |                 0000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_reg' using encoding 'sequential' in module 'IP_recv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'word_counter_reg' using encoding 'sequential' in module 'arp_send'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE2 |                               10 |                               11
                 iSTATE0 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mac_state_reg' using encoding 'sequential' in module 'send_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ri_state_reg' using encoding 'one-hot' in module 'send_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ra_state_reg' using encoding 'one-hot' in module 'send_buffer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1002.746 ; gain = 527.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 8     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               81 Bit    Registers := 8     
	               48 Bit    Registers := 9     
	               32 Bit    Registers := 291   
	               16 Bit    Registers := 14    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     81 Bit        Muxes := 40    
	   7 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 11    
	   4 Input     48 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 36    
	   7 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 352   
	   4 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 279   
	   7 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module udp_rcv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
Module udp_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 4     
Module recv_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module arp_rcv 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module IP_recv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 8     
Module mac_cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               81 Bit    Registers := 8     
	               48 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     81 Bit        Muxes := 40    
	   2 Input     48 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
Module IP_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	   8 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 6     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 44    
	   8 Input      1 Bit        Muxes := 15    
Module arp_send 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 5     
Module send_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 266   
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 269   
	   4 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 275   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'IP_recv_module/head_length_reg[0]' (FDE) to 'IP_recv_module/head_length_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IP_recv_module/head_length_reg[1] )
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[0]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[1]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[2]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[3]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[4]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[5]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[6]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[7]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[8]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[9]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[10]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[11]' (FDSE) to 'arp_send_module/HLEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[12]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[13]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[14]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PTYPE_reg[15]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PLEN_reg[0]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[0]' (FDSE) to 'arp_send_module/HLEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PLEN_reg[1]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[1]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PLEN_reg[2]' (FDSE) to 'arp_send_module/HLEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[2]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PLEN_reg[3]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[3]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PLEN_reg[4]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[4]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PLEN_reg[5]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[5]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PLEN_reg[6]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[6]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/PLEN_reg[7]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[7]' (FDRE) to 'arp_send_module/HLEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HLEN_reg[0]' (FDRE) to 'arp_send_module/HLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[8]' (FDRE) to 'arp_send_module/HLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HLEN_reg[1]' (FDSE) to 'arp_send_module/HLEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[9]' (FDRE) to 'arp_send_module/HLEN_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\arp_send_module/HLEN_reg[2] )
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[10]' (FDRE) to 'arp_send_module/HLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HLEN_reg[3]' (FDRE) to 'arp_send_module/HLEN_reg[4]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[11]' (FDRE) to 'arp_send_module/HLEN_reg[4]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HLEN_reg[4]' (FDRE) to 'arp_send_module/HLEN_reg[5]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[12]' (FDRE) to 'arp_send_module/HLEN_reg[5]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HLEN_reg[5]' (FDRE) to 'arp_send_module/HLEN_reg[6]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[13]' (FDRE) to 'arp_send_module/HLEN_reg[6]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HLEN_reg[6]' (FDRE) to 'arp_send_module/HLEN_reg[7]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HTYPE_reg[14]' (FDRE) to 'arp_send_module/HLEN_reg[7]'
INFO: [Synth 8-3886] merging instance 'arp_send_module/HLEN_reg[7]' (FDRE) to 'arp_send_module/HTYPE_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\arp_send_module/HTYPE_reg[15] )
INFO: [Synth 8-3886] merging instance 'IP_send_module/cnt_reg[15]' (FDE) to 'IP_send_module/cnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'IP_send_module/cnt_reg[14]' (FDE) to 'IP_send_module/cnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'IP_send_module/cnt_reg[13]' (FDE) to 'IP_send_module/cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'IP_send_module/cnt_reg[12]' (FDE) to 'IP_send_module/cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'IP_send_module/cnt_reg[11]' (FDE) to 'IP_send_module/cnt_reg[10]'
INFO: [Synth 8-3886] merging instance 'IP_send_module/cnt_reg[10]' (FDE) to 'IP_send_module/cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'IP_send_module/cnt_reg[9]' (FDE) to 'IP_send_module/cnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'IP_send_module/cnt_reg[8]' (FDE) to 'IP_send_module/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'IP_send_module/cnt_reg[7]' (FDE) to 'IP_send_module/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'IP_send_module/cnt_reg[6]' (FDE) to 'IP_send_module/cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'IP_send_module/cnt_reg[5]' (FDE) to 'IP_send_module/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'IP_send_module/cnt_reg[4]' (FDE) to 'IP_send_module/cnt_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IP_send_module/cnt_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 1305.289 ; gain = 830.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:32 . Memory (MB): peak = 1305.289 ; gain = 830.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:39 . Memory (MB): peak = 1305.289 ; gain = 830.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:48 . Memory (MB): peak = 1305.289 ; gain = 830.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:48 . Memory (MB): peak = 1305.289 ; gain = 830.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:49 . Memory (MB): peak = 1305.289 ; gain = 830.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:49 . Memory (MB): peak = 1305.289 ; gain = 830.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:49 . Memory (MB): peak = 1305.289 ; gain = 830.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:49 . Memory (MB): peak = 1305.289 ; gain = 830.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   107|
|3     |LUT1   |    58|
|4     |LUT2   |    88|
|5     |LUT3   |   156|
|6     |LUT4   |    99|
|7     |LUT5   |   550|
|8     |LUT6   |  2774|
|9     |MUXF7  |  1088|
|10    |MUXF8  |   544|
|11    |FDRE   | 10759|
|12    |FDSE   |    22|
|13    |IBUF   |   146|
|14    |OBUF   |   220|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+------------+------+
|      |Instance             |Module      |Cells |
+------+---------------------+------------+------+
|1     |top                  |            | 16612|
|2     |  IP_recv_module     |IP_recv     |   181|
|3     |  IP_send_module     |IP_send     |   819|
|4     |  arp_recv_module    |arp_rcv     |   355|
|5     |  arp_send_module    |arp_send    |   456|
|6     |  mac_cache_module   |mac_cache   |  1027|
|7     |  recv_buffer_module |recv_buffer |    79|
|8     |  send_buffer_module |send_buffer | 12955|
|9     |  udp_rcv_module     |udp_rcv     |   163|
|10    |  udp_send_module    |udp_send    |   210|
+------+---------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:49 . Memory (MB): peak = 1305.289 ; gain = 830.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:01:49 . Memory (MB): peak = 1305.289 ; gain = 830.254
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:49 . Memory (MB): peak = 1305.289 ; gain = 830.254
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.370 . Memory (MB): peak = 1305.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1305.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:02:06 . Memory (MB): peak = 1305.289 ; gain = 854.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1305.289 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/anjan/udp_stack/udp_stack.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 18 15:17:31 2021...
