#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan  3 20:00:48 2021
# Process ID: 2816
# Current directory: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/LED_test_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1180 C:\Users\kibii\OneDrive\Studienkolleg\Vivado\LED_test_2\LED_test_2.xpr
# Log file: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/LED_test_2/vivado.log
# Journal file: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/LED_test_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kibii/OneDrive/Studienkolleg/Vivado/LED_test_2/LED_test_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 768.043 ; gain = 88.570
update_compile_order -fileset sources_1
create_project StepperMotor_halfstep C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 806.832 ; gain = 20.316
file mkdir C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/constrs_1
file mkdir C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/constrs_1/new
close [ open C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/constrs_1/new/Red_Pitaya.xdc w ]
add_files -fileset constrs_1 C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/constrs_1/new/Red_Pitaya.xdc
current_project LED_test_2
reorder_files -fileset constrs_1 -before C:/Users/kibii/OneDrive/Studienkolleg/Vivado/LED_test_2/LED_test_2.srcs/constrs_1/new/Red_Pitaya.xdc C:/Users/kibii/OneDrive/Studienkolleg/Vivado/LED_test_2/LED_test_2.srcs/constrs_1/new/Red_Pitaya.xdc
current_project StepperMotor_halfstep
file mkdir C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/new
close [ open C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/new/stepper_driver.v w ]
add_files C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/new/stepper_driver.v
update_compile_order -fileset sources_1
create_bd_design "system"
Wrote  : <C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/system.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 907.098 ; gain = 67.875
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_RESET0_N]
endgroup
set_property name FCLK_CLK0 [get_bd_ports FCLK_CLK0_0]
generate_target all [get_files  C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/system.bd]
Wrote  : <C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1035.629 ; gain = 121.875
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_processing_system7_0_0_synth_1
[Sun Jan  3 20:11:02 2021] Launched system_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.runs/system_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/system.bd] -directory C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.ip_user_files -ipstatic_source_dir C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.cache/compile_simlib/modelsim} {questa=C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.cache/compile_simlib/questa} {riviera=C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.cache/compile_simlib/riviera} {activehdl=C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/new/stepper_halfstep_top.v w ]
add_files C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.srcs/sources_1/new/stepper_halfstep_top.v
update_compile_order -fileset sources_1
set_property top stepper_halfstep_top [current_fileset]
update_compile_order -fileset sources_1
current_project LED_test_2
current_project StepperMotor_halfstep
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan  3 20:28:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.runs/synth_1/runme.log
[Sun Jan  3 20:28:23 2021] Launched impl_1...
Run output will be captured here: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan  3 20:30:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.runs/synth_1/runme.log
[Sun Jan  3 20:30:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/kibii/OneDrive/Studienkolleg/Vivado/StepperMotor_halfstep/StepperMotor_halfstep.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.666 . Memory (MB): peak = 1827.316 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.667 . Memory (MB): peak = 1827.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2004.410 ; gain = 869.906
current_project LED_test_2
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  3 22:26:25 2021...
