{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695729363155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695729363155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 20:56:03 2023 " "Processing started: Tue Sep 26 20:56:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695729363155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695729363155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off work2 -c work2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off work2 -c work2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695729363155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695729363391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695729363391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file work2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 work2 " "Found entity 1: work2" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week4/work2/work2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695729369291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695729369291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourregister " "Found entity 1: fourregister" {  } { { "fourregister.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week4/work2/fourregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695729369291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695729369291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file work5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 work5 " "Found entity 1: work5" {  } { { "work5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week4/work2/work5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695729369291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695729369291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "work5 " "Elaborating entity \"work5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695729369307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourregister fourregister:inst " "Elaborating entity \"fourregister\" for hierarchy \"fourregister:inst\"" {  } { { "work5.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/week4/work2/work5.bdf" { { 216 392 488 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695729369330 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "work2 inst1 " "Block or symbol \"work2\" of instance \"inst1\" overlaps another block or symbol" {  } { { "fourregister.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week4/work2/fourregister.bdf" { { 232 328 424 360 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1695729369330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "work2 fourregister:inst\|work2:inst1 " "Elaborating entity \"work2\" for hierarchy \"fourregister:inst\|work2:inst1\"" {  } { { "fourregister.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/week4/work2/fourregister.bdf" { { 232 328 424 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695729369330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX fourregister:inst\|work2:inst1\|BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"fourregister:inst\|work2:inst1\|BUSMUX:inst\"" {  } { { "work2.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/week4/work2/work2.bdf" { { 240 456 568 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695729369338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fourregister:inst\|work2:inst1\|BUSMUX:inst " "Elaborated megafunction instantiation \"fourregister:inst\|work2:inst1\|BUSMUX:inst\"" {  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week4/work2/work2.bdf" { { 240 456 568 328 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695729369338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fourregister:inst\|work2:inst1\|BUSMUX:inst " "Instantiated megafunction \"fourregister:inst\|work2:inst1\|BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695729369338 ""}  } { { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week4/work2/work2.bdf" { { 240 456 568 328 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695729369338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux fourregister:inst\|work2:inst1\|BUSMUX:inst\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"fourregister:inst\|work2:inst1\|BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695729369338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fourregister:inst\|work2:inst1\|BUSMUX:inst\|lpm_mux:\$00000 fourregister:inst\|work2:inst1\|BUSMUX:inst " "Elaborated megafunction instantiation \"fourregister:inst\|work2:inst1\|BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"fourregister:inst\|work2:inst1\|BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "work2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/week4/work2/work2.bdf" { { 240 456 568 328 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695729369354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "C:/intelFPGA_lite/20.1/week4/work2/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695729369370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695729369370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc fourregister:inst\|work2:inst1\|BUSMUX:inst\|lpm_mux:\$00000\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"fourregister:inst\|work2:inst1\|BUSMUX:inst\|lpm_mux:\$00000\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695729369386 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695729369700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695729369904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695729369904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695729369921 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695729369921 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695729369921 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695729369921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695729369936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 20:56:09 2023 " "Processing ended: Tue Sep 26 20:56:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695729369936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695729369936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695729369936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695729369936 ""}
