git clone --depth 1 --no-tags https://github.com/Casey-Richter/ECE287-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/728832349
git clone --depth 1 --no-tags https://github.com/doobishi/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/731483714
git clone --depth 1 --no-tags https://github.com/michaelmoran23/EC311-Final-Project---Artix-7.git f:/verilog_sva_gh_scraper/data/full_repos/727765867
git clone --depth 1 --no-tags https://github.com/coleshaigec/EC311_Project.git f:/verilog_sva_gh_scraper/data/full_repos/727798485
git clone --depth 1 --no-tags https://github.com/saif9795/4bit-Comparator-Circuit..git f:/verilog_sva_gh_scraper/data/full_repos/731313168
git clone --depth 1 --no-tags https://github.com/JakeHafele101/Digital-ASIC-Fabrication-Senior-Design.git f:/verilog_sva_gh_scraper/data/full_repos/731295120
git clone --depth 1 --no-tags https://github.com/kiriane-c/SnakeGame.git f:/verilog_sva_gh_scraper/data/full_repos/731583507
git clone --depth 1 --no-tags https://github.com/Erfanjz7/tic_tac_toe.git f:/verilog_sva_gh_scraper/data/full_repos/731999166
git clone --depth 1 --no-tags https://github.com/xueayi/iverilog_auto.git f:/verilog_sva_gh_scraper/data/full_repos/729599198
git clone --depth 1 --no-tags https://github.com/AliMaher15/UART.git f:/verilog_sva_gh_scraper/data/full_repos/730899440
git clone --depth 1 --no-tags https://github.com/rajib216/DNN-Hardware-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/727163965
git clone --depth 1 --no-tags https://github.com/farizii/UART-.git f:/verilog_sva_gh_scraper/data/full_repos/729269711
git clone --depth 1 --no-tags https://github.com/TheBossPenguin/MoonLanders.git f:/verilog_sva_gh_scraper/data/full_repos/729428070
git clone --depth 1 --no-tags https://github.com/IamMrTeapot/VerilogFinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/728597582
git clone --depth 1 --no-tags https://github.com/kvosic/kvosic_ws23_demo.git f:/verilog_sva_gh_scraper/data/full_repos/729057825
git clone --depth 1 --no-tags https://github.com/JayDao-itivnu/gfmpw_bec.git f:/verilog_sva_gh_scraper/data/full_repos/729377222
git clone --depth 1 --no-tags https://github.com/suitehome/baseball_final.git f:/verilog_sva_gh_scraper/data/full_repos/731049356
git clone --depth 1 --no-tags https://github.com/Tinsrice/Pump_system.git f:/verilog_sva_gh_scraper/data/full_repos/730994265
git clone --depth 1 --no-tags https://github.com/Khoulykid/DD1-Project-2.git f:/verilog_sva_gh_scraper/data/full_repos/729751175
git clone --depth 1 --no-tags https://github.com/sookyungg/CSE3016_ComputerLab2.git f:/verilog_sva_gh_scraper/data/full_repos/729517450
git clone --depth 1 --no-tags https://github.com/yoshiki9636/my-systolic.git f:/verilog_sva_gh_scraper/data/full_repos/729527358
git clone --depth 1 --no-tags https://github.com/HaSSaN46310/112-1-Quartus-FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/727628216
git clone --depth 1 --no-tags https://github.com/VijayaKannamaneni5G/common_source_codes.git f:/verilog_sva_gh_scraper/data/full_repos/724457014
git clone --depth 1 --no-tags https://github.com/MuhammedHayta/processor-design-cse3215.git f:/verilog_sva_gh_scraper/data/full_repos/724735701
git clone --depth 1 --no-tags https://github.com/BHa2R00/audio_ns.git f:/verilog_sva_gh_scraper/data/full_repos/732451038
git clone --depth 1 --no-tags https://github.com/Emmett81/Usti.git f:/verilog_sva_gh_scraper/data/full_repos/729974877
git clone --depth 1 --no-tags https://github.com/PPgodddd/risc-v-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/726733708
git clone --depth 1 --no-tags https://github.com/maishimozato/simonGame.git f:/verilog_sva_gh_scraper/data/full_repos/726817865
git clone --depth 1 --no-tags https://github.com/shenao66/order11.git f:/verilog_sva_gh_scraper/data/full_repos/728486904
git clone --depth 1 --no-tags https://github.com/Sanmml/DDS_POLY_GFMPW1.git f:/verilog_sva_gh_scraper/data/full_repos/730347876
git clone --depth 1 --no-tags https://github.com/tom89622/Pipelined-MIPS-Lite-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/727235549
git clone --depth 1 --no-tags https://github.com/Hatemxiv/Sequence-detector.git f:/verilog_sva_gh_scraper/data/full_repos/725706730
git clone --depth 1 --no-tags https://github.com/adtrujillo/i2c_io_expander.git f:/verilog_sva_gh_scraper/data/full_repos/724278247
git clone --depth 1 --no-tags https://github.com/KevinZhuGit/ECE352.git f:/verilog_sva_gh_scraper/data/full_repos/724650899
git clone --depth 1 --no-tags https://github.com/kaveri307/Palindrome-detector.git f:/verilog_sva_gh_scraper/data/full_repos/724578791
git clone --depth 1 --no-tags https://github.com/klin02/UCAS-COD-Lab-2022.git f:/verilog_sva_gh_scraper/data/full_repos/724946842
git clone --depth 1 --no-tags https://github.com/encdrm/verilog_stack.git f:/verilog_sva_gh_scraper/data/full_repos/725370632
git clone --depth 1 --no-tags https://github.com/encdrm/verilog_ring_buffer.git f:/verilog_sva_gh_scraper/data/full_repos/725370260
git clone --depth 1 --no-tags https://github.com/anhnt060901/caravel_unnicass_gf180mcuD.git f:/verilog_sva_gh_scraper/data/full_repos/726128068
git clone --depth 1 --no-tags https://github.com/noldona/EEL4744_Final.git f:/verilog_sva_gh_scraper/data/full_repos/726262833
git clone --depth 1 --no-tags https://github.com/hsoeta/TestBench_source.git f:/verilog_sva_gh_scraper/data/full_repos/726050935
git clone --depth 1 --no-tags https://github.com/jasteve4/MicroMotorControllerV4.git f:/verilog_sva_gh_scraper/data/full_repos/726156092
git clone --depth 1 --no-tags https://github.com/Adromidous/SAP-1.git f:/verilog_sva_gh_scraper/data/full_repos/726280599
git clone --depth 1 --no-tags https://github.com/Mplaban/Three-Stage-Pipelined-RISC-V-Processor-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/726759660
git clone --depth 1 --no-tags https://github.com/Mplaban/-CISC-Processor-MIN-Architecture-.git f:/verilog_sva_gh_scraper/data/full_repos/726702654
git clone --depth 1 --no-tags https://github.com/madMAx43v3r/mmx-fpga-source.git f:/verilog_sva_gh_scraper/data/full_repos/725931806
git clone --depth 1 --no-tags https://github.com/RimLutienpeist/FILE_89620.git f:/verilog_sva_gh_scraper/data/full_repos/727006273
git clone --depth 1 --no-tags https://github.com/rudra-101/FIFO-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/727083904
git clone --depth 1 --no-tags https://github.com/S-Vighnesh/pes_3bit_rc_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/727370835
git clone --depth 1 --no-tags https://github.com/agrimshar/No-Internet-Dinosaur-Game-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/727556705
git clone --depth 1 --no-tags https://github.com/fuyamaoka/Maze-Game.git f:/verilog_sva_gh_scraper/data/full_repos/728033362
git clone --depth 1 --no-tags https://github.com/jlperki3/ECE-310.git f:/verilog_sva_gh_scraper/data/full_repos/727965960
git clone --depth 1 --no-tags https://github.com/nurjahan-shiah/Verilog_FGPA_Digital_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/728838932
git clone --depth 1 --no-tags https://github.com/JJJB0103/RiscV-32I-Pipeline-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/729166421
git clone --depth 1 --no-tags https://github.com/xhebox/caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/729403524
git clone --depth 1 --no-tags https://github.com/kirollos21/8-Bit-Signed-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/724130204
git clone --depth 1 --no-tags https://github.com/mohithmvs/CS6320.git f:/verilog_sva_gh_scraper/data/full_repos/729686047
git clone --depth 1 --no-tags https://github.com/yashwant4125/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/730140312
git clone --depth 1 --no-tags https://github.com/JJ486/cod23-grp57.git f:/verilog_sva_gh_scraper/data/full_repos/728560146
git clone --depth 1 --no-tags https://github.com/sumansamui/VLSI_architechture_2D_Convolution.git f:/verilog_sva_gh_scraper/data/full_repos/729846974
git clone --depth 1 --no-tags https://github.com/HoldenGs/snake_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/727118124
git clone --depth 1 --no-tags https://github.com/sungsungwu/soc_lab6.git f:/verilog_sva_gh_scraper/data/full_repos/730279711
git clone --depth 1 --no-tags https://github.com/VolcanoKing370/hdlbits_solutions.git f:/verilog_sva_gh_scraper/data/full_repos/730320407
git clone --depth 1 --no-tags https://github.com/Cborgg/Verilog-Programs.git f:/verilog_sva_gh_scraper/data/full_repos/731069578
git clone --depth 1 --no-tags https://github.com/N-E-E/simple-rv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/731131941
git clone --depth 1 --no-tags https://github.com/sweerasingha/Vlog_Day01.git f:/verilog_sva_gh_scraper/data/full_repos/731154588
git clone --depth 1 --no-tags https://github.com/browns47/browns47.git f:/verilog_sva_gh_scraper/data/full_repos/732235313
git clone --depth 1 --no-tags https://github.com/donny0101/ece260a_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/732293237
git clone --depth 1 --no-tags https://github.com/EC311-Final-Project-1/Code.git f:/verilog_sva_gh_scraper/data/full_repos/727461836
git clone --depth 1 --no-tags https://github.com/AsterZC19/ComputerOrganization.git f:/verilog_sva_gh_scraper/data/full_repos/728523602
git clone --depth 1 --no-tags https://github.com/coknut25/EC311-Tile_Flip.git f:/verilog_sva_gh_scraper/data/full_repos/728331802
git clone --depth 1 --no-tags https://github.com/moniquer-m/HDL-AlarmClock.git f:/verilog_sva_gh_scraper/data/full_repos/731360185
git clone --depth 1 --no-tags https://github.com/KarthikTotager/100-days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/724133194
git clone --depth 1 --no-tags https://github.com/NeroKode/RNBIP_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/730294047
git clone --depth 1 --no-tags https://github.com/OrGolan12/RISCV_OB.git f:/verilog_sva_gh_scraper/data/full_repos/730334024
git clone --depth 1 --no-tags https://github.com/Sanaa35/ECE287_Connect_Four.git f:/verilog_sva_gh_scraper/data/full_repos/732321779
git clone --depth 1 --no-tags https://github.com/Musab1Blaser/8BitPool.git f:/verilog_sva_gh_scraper/data/full_repos/730547611
git clone --depth 1 --no-tags https://github.com/lyinx-linyuxi/GenshinMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/730557377
git clone --depth 1 --no-tags https://github.com/CS3710TeamProject/Project.git f:/verilog_sva_gh_scraper/data/full_repos/724848783
git clone --depth 1 --no-tags https://github.com/WangNe2207/LabHDL.git f:/verilog_sva_gh_scraper/data/full_repos/727655169
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/RISC-V-32-bits.git f:/verilog_sva_gh_scraper/data/full_repos/729350094
git clone --depth 1 --no-tags https://github.com/mtsanic/UCF_EEL5722C.git f:/verilog_sva_gh_scraper/data/full_repos/729312948
git clone --depth 1 --no-tags https://github.com/fatmaaymanm/ATM-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/725159299
git clone --depth 1 --no-tags https://github.com/Smriti0531/100-days-of-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/730565145
git clone --depth 1 --no-tags https://github.com/saimkrua/HW_SYN_PROJ_PONG_GAME.git f:/verilog_sva_gh_scraper/data/full_repos/728964073
git clone --depth 1 --no-tags https://github.com/srikanta171/Greatest_common_Divisor.git f:/verilog_sva_gh_scraper/data/full_repos/732043250
git clone --depth 1 --no-tags https://github.com/Unintei/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/732301197
git clone --depth 1 --no-tags https://github.com/fangfang0930/GR202300909PCB_TEST.git f:/verilog_sva_gh_scraper/data/full_repos/724406189
git clone --depth 1 --no-tags https://github.com/andrastantos/unic.git f:/verilog_sva_gh_scraper/data/full_repos/730420736
git clone --depth 1 --no-tags https://github.com/WongChaoya/datafusion.git f:/verilog_sva_gh_scraper/data/full_repos/729046534
git clone --depth 1 --no-tags https://github.com/xltangcs/AXIS_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/723962097
git clone --depth 1 --no-tags https://github.com/PaulaDariasSosa/EdC-2022.git f:/verilog_sva_gh_scraper/data/full_repos/724813437
git clone --depth 1 --no-tags https://github.com/NSampathIIITB/Multi-Bit-MAC-implemented-using-Radix-4-Booth-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/725190196
git clone --depth 1 --no-tags https://github.com/ColdWallet-DescDeHardware/rom.git f:/verilog_sva_gh_scraper/data/full_repos/725801947
git clone --depth 1 --no-tags https://github.com/SruthyKS17/FPGA_PROJECT_2023.git f:/verilog_sva_gh_scraper/data/full_repos/725506597
git clone --depth 1 --no-tags https://github.com/Vijayavarshini-575/new_repository.git f:/verilog_sva_gh_scraper/data/full_repos/726493583
git clone --depth 1 --no-tags https://github.com/Harris-C137/ECE756-Discrete-Gate-Sizer.git f:/verilog_sva_gh_scraper/data/full_repos/726570626
git clone --depth 1 --no-tags https://github.com/gavinlebo/RISC-V-Singe-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/727087328
git clone --depth 1 --no-tags https://github.com/LancelotShih/momentumGO2.git f:/verilog_sva_gh_scraper/data/full_repos/726658102
git clone --depth 1 --no-tags https://github.com/ECMG19/Efabless-caravel.git f:/verilog_sva_gh_scraper/data/full_repos/727442259
