<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: core_feature_base.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.0.2</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('core__feature__base_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">core_feature_base.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2019 Nuclei Limited. All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not use this file except in compliance with the License.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef __CORE_FEATURE_BASE__</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define __CORE_FEATURE_BASE__</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;riscv_encoding.h&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __RISCV_XLEN</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">  #ifndef __riscv_xlen</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">   41</a></span>&#160;<span class="preprocessor">    #define __RISCV_XLEN    32</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  #else</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">    #define __RISCV_XLEN    __riscv_xlen</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __RISCV_XLEN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__Registers.html#ga9fe08aae694cff694dde8758e73f4e3e">   49</a></span>&#160;  <span class="keyword">typedef</span> uint32_t <a class="code" href="group__NMSIS__Core__Registers.html#ga9fe08aae694cff694dde8758e73f4e3e">rv_csr_t</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">typedef</span> uint64_t <a class="code" href="group__NMSIS__Core__Registers.html#ga9fe08aae694cff694dde8758e73f4e3e">rv_csr_t</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keyword">typedef</span> uint32_t <a class="code" href="group__NMSIS__Core__Registers.html#ga9fe08aae694cff694dde8758e73f4e3e">rv_csr_t</a>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; <span class="comment">/* End of Doxygen Group NMSIS_Core_Registers */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html">   66</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a7d03318d070023b589d0493a6fc0c77c">   68</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a7d03318d070023b589d0493a6fc0c77c">a</a>:1;                           </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#aa79af012ee1e6de37eae3bb515ee01ea">   69</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#aa79af012ee1e6de37eae3bb515ee01ea">b</a>:1;                           </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#affcb644a18834c71c22c7a3d0717d3f3">   70</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#affcb644a18834c71c22c7a3d0717d3f3">c</a>:1;                           </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a25171c57dba66f92acc7166020e095cd">   71</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a25171c57dba66f92acc7166020e095cd">d</a>:1;                           </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a745359a52dfafcf113c23bcd8c29ec8c">   72</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a745359a52dfafcf113c23bcd8c29ec8c">e</a>:1;                           </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a4023363711be3ef80da807a0728930ea">   73</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a4023363711be3ef80da807a0728930ea">f</a>:1;                           </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a5ffa39768567ee68ba9ddca749749094">   74</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a5ffa39768567ee68ba9ddca749749094">g</a>:1;                           </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#add06ba0ef4b0e8b34c94b7d097c5b8b6">   75</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#add06ba0ef4b0e8b34c94b7d097c5b8b6">h</a>:1;                           </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a388f9e4fdb069e9c0f3853ef8f9f3a04">   76</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a388f9e4fdb069e9c0f3853ef8f9f3a04">i</a>:1;                           </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a4256c5f7bf0017aa46de265af7ad2e73">   77</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a4256c5f7bf0017aa46de265af7ad2e73">j</a>:1;                           </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#adfa269cf0add951fbec17e4ef58dfc1d">   78</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#adfa269cf0add951fbec17e4ef58dfc1d">_reserved1</a>:1;                  </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#ad3eee1620420ed061491fd48c9483a33">   79</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#ad3eee1620420ed061491fd48c9483a33">l</a>:1;                           </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#ae9efe222b556250575bbdb7754ee4df0">   80</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#ae9efe222b556250575bbdb7754ee4df0">m</a>:1;                           </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a08ef7ab18dc90635a062fc702a5b9839">   81</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a08ef7ab18dc90635a062fc702a5b9839">n</a>:1;                           </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#ad74583efcf15a844c3403f2e5623b8d3">   82</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#ad74583efcf15a844c3403f2e5623b8d3">_reserved2</a>:1;                  </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a1aeda1a8f5b0920ce7fb005fd45851b1">   83</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a1aeda1a8f5b0920ce7fb005fd45851b1">p</a>:1;                           </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a293b7c69518f3fd68f566485d50e83e2">   84</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a293b7c69518f3fd68f566485d50e83e2">q</a>:1;                           </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a18e3e874f5d6e2f7bdeab8cf3caf657b">   85</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a18e3e874f5d6e2f7bdeab8cf3caf657b">_resreved3</a>:1;                  </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a79e1df39597bf8184932682bba4e59b1">   86</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a79e1df39597bf8184932682bba4e59b1">s</a>:1;                           </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a8bf50ec00d685519fd3238a4b2222b50">   87</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a8bf50ec00d685519fd3238a4b2222b50">t</a>:1;                           </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a746597b02ac481d6f16e9f10c311d85b">   88</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a746597b02ac481d6f16e9f10c311d85b">u</a>:1;                           </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a24a555a6f05561ed548f05b37ad48df9">   89</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a24a555a6f05561ed548f05b37ad48df9">v</a>:1;                           </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#adc432fcf6a2a187caee977c2987f1b8c">   90</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#adc432fcf6a2a187caee977c2987f1b8c">_reserved4</a>:1;                  </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#ad127ca5673c61354060d7eb77f31ecb4">   91</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#ad127ca5673c61354060d7eb77f31ecb4">x</a>:1;                           </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        rv_csr_t _reserved5:38;                 </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        rv_csr_t mxl:2;                         </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a02d0ff9e6c8d54a24be971221e4cbd5a">   96</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a02d0ff9e6c8d54a24be971221e4cbd5a">_reserved5</a>:6;                  </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="unionCSR__MISA__Type.html#a6f3250a719eb460653f2f4f6f2bc76f8">   97</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MISA__Type.html#a6f3250a719eb460653f2f4f6f2bc76f8">mxl</a>:2;                         </div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    } b;                                        </div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    rv_csr_t d;                                 </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;} <a class="code" href="unionCSR__MISA__Type.html">CSR_MISA_Type</a>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html">  106</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        rv_csr_t _reserved0:3;                  </div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        rv_csr_t mie:1;                         </div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        rv_csr_t _reserved1:3;                  </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        rv_csr_t mpie:1;                        </div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        rv_csr_t _reserved2:3;                  </div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        rv_csr_t mpp:2;                         </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        rv_csr_t fs:2;                          </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        rv_csr_t xs:2;                          </div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        rv_csr_t mprv:1;                        </div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        rv_csr_t _reserved3:14;                 </div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        rv_csr_t uxl:2;                         </div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        rv_csr_t _reserved6:29;                 </div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        rv_csr_t sd:1;                          </div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#ae8ca70d836ff92b95d206e681d081329">  123</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#ae8ca70d836ff92b95d206e681d081329">_reserved0</a>:1;                  </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a39782c19cb5e81a9bb2ac6231b11edcd">  124</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#a39782c19cb5e81a9bb2ac6231b11edcd">sie</a>:1;                         </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a3f2fb6067e213b937b77c8c72b5a2793">  125</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#a3f2fb6067e213b937b77c8c72b5a2793">_reserved1</a>:1;                  </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a8fe9b86b3d0ddb66537db55e8fe1b96b">  126</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#a8fe9b86b3d0ddb66537db55e8fe1b96b">mie</a>:1;                         </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a6ec97869161f24ac6ccdf52d0d9bf2de">  127</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#a6ec97869161f24ac6ccdf52d0d9bf2de">_reserved2</a>:1;                  </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a2da21bb426da143dfba005be019592b3">  128</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#a2da21bb426da143dfba005be019592b3">spie</a>:1;                        </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a3c5132f10bbe90eef8a8256edd1e2907">  129</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#a3c5132f10bbe90eef8a8256edd1e2907">_reserved3</a>:1;                  </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a1053ed8fd8525df9fbd32c4890bcfe42">  130</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#a1053ed8fd8525df9fbd32c4890bcfe42">mpie</a>:1;                        </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a225f2f406e336a6035544c2b718d3d7e">  131</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#a225f2f406e336a6035544c2b718d3d7e">_reserved4</a>:3;                  </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a54f1b11a82d0c710c8568703e006bbe8">  132</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#a54f1b11a82d0c710c8568703e006bbe8">mpp</a>:2;                         </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a0b85d89e89118380007d94c4c2adb0f2">  133</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#a0b85d89e89118380007d94c4c2adb0f2">fs</a>:2;                          </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#ab2648a5652adc6cd1dd02e3e47d4cd87">  134</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#ab2648a5652adc6cd1dd02e3e47d4cd87">xs</a>:2;                          </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a5319b79ff9ccab347d70716fc7ad5bf5">  135</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#a5319b79ff9ccab347d70716fc7ad5bf5">mprv</a>:1;                        </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#aa7bf6ccb81c68ffcda46390640774413">  136</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#aa7bf6ccb81c68ffcda46390640774413">sum</a>:1;                         </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a9d5d7b260d563a82fad02c6940902ef0">  137</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#a9d5d7b260d563a82fad02c6940902ef0">_reserved6</a>:12;                 </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#a07006b8b4c0dc88ca1e1a2145a9bce36">  138</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#a07006b8b4c0dc88ca1e1a2145a9bce36">sd</a>:1;                          </div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    } b;                                        </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="unionCSR__MSTATUS__Type.html#ad6ccdd78fc15b0b10a9e82e3c25dd98a">  141</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MSTATUS__Type.html#ad6ccdd78fc15b0b10a9e82e3c25dd98a">d</a>;                                 </div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;} <a class="code" href="unionCSR__MSTATUS__Type.html">CSR_MSTATUS_Type</a>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="unionCSR__MTVEC__Type.html">  147</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="unionCSR__MTVEC__Type.html#aaedacb992928db5f3486342eadf944e8">  149</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MTVEC__Type.html#aaedacb992928db5f3486342eadf944e8">mode</a>:6;                        </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        rv_csr_t addr:58;                       </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="unionCSR__MTVEC__Type.html#a0d0fea678e6ad934c29011cfd49e9271">  153</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MTVEC__Type.html#a0d0fea678e6ad934c29011cfd49e9271">addr</a>:26;                       </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    } b;                                        </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="unionCSR__MTVEC__Type.html#a78064f13f73bd2c7367fd6dbc8cf356e">  156</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MTVEC__Type.html#a78064f13f73bd2c7367fd6dbc8cf356e">d</a>;                                 </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;} <a class="code" href="unionCSR__MTVEC__Type.html">CSR_MTVEC_Type</a>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html">  162</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#a1cb072e5e7ddb5d23103e5b7ccd4754b">  164</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCAUSE__Type.html#a1cb072e5e7ddb5d23103e5b7ccd4754b">exccode</a>:12;                    </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#a219408dc82a540a8f1984de4754103c5">  165</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCAUSE__Type.html#a219408dc82a540a8f1984de4754103c5">_reserved0</a>:4;                  </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#a12e8d8f10c411011485f89d8c8096adb">  166</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCAUSE__Type.html#a12e8d8f10c411011485f89d8c8096adb">mpil</a>:8;                        </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#a71022f579628a81dc0ac558cbc513421">  167</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCAUSE__Type.html#a71022f579628a81dc0ac558cbc513421">_reserved1</a>:3;                  </div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#a4c04623f4c35a7b546e42c0b39d37d5e">  168</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCAUSE__Type.html#a4c04623f4c35a7b546e42c0b39d37d5e">mpie</a>:1;                        </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#a00a27e55a870e69d2747ee2d78b5d3e6">  169</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCAUSE__Type.html#a00a27e55a870e69d2747ee2d78b5d3e6">mpp</a>:2;                         </div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#ab67f23d9962f57913aa683f01a8a2008">  170</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCAUSE__Type.html#ab67f23d9962f57913aa683f01a8a2008">minhv</a>:1;                       </div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        rv_csr_t _reserved2:32;                 </div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        rv_csr_t interrupt:1;                   </div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#ae7500724c75e2815c3624f91df4e7e1d">  175</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCAUSE__Type.html#ae7500724c75e2815c3624f91df4e7e1d">interrupt</a>:1;                   </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    } b;                                        </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="unionCSR__MCAUSE__Type.html#ae5bdc279496969b722055aae0c118460">  178</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MCAUSE__Type.html#ae5bdc279496969b722055aae0c118460">d</a>;                                 </div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;} <a class="code" href="unionCSR__MCAUSE__Type.html">CSR_MCAUSE_Type</a>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="unionCSR__MCOUNTINHIBIT__Type.html">  184</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="unionCSR__MCOUNTINHIBIT__Type.html#a254ee53372453cbf96ed0626ba892748">  186</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCOUNTINHIBIT__Type.html#a254ee53372453cbf96ed0626ba892748">cy</a>:1;                          </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="unionCSR__MCOUNTINHIBIT__Type.html#ac263b873022f7faf2083ef0e200ddc6e">  187</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCOUNTINHIBIT__Type.html#ac263b873022f7faf2083ef0e200ddc6e">_reserved0</a>:1;                  </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="unionCSR__MCOUNTINHIBIT__Type.html#aa701cdd635c06458c4a2857f709be409">  188</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCOUNTINHIBIT__Type.html#aa701cdd635c06458c4a2857f709be409">ir</a>:1;                          </div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        rv_csr_t _reserved1:61;                 </div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="unionCSR__MCOUNTINHIBIT__Type.html#aab234a4dac2d08f648cb47df509efaeb">  192</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCOUNTINHIBIT__Type.html#aab234a4dac2d08f648cb47df509efaeb">_reserved1</a>:29;                 </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    } b;                                        </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="unionCSR__MCOUNTINHIBIT__Type.html#aa9ba6784709e8ba39c6e094156916dc2">  195</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MCOUNTINHIBIT__Type.html#aa9ba6784709e8ba39c6e094156916dc2">d</a>;                                 </div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;} <a class="code" href="unionCSR__MCOUNTINHIBIT__Type.html">CSR_MCOUNTINHIBIT_Type</a>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="unionCSR__MSUBM__Type.html">  201</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="unionCSR__MSUBM__Type.html#a4df7db7411e57be8ab1826f81ca37514">  203</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSUBM__Type.html#a4df7db7411e57be8ab1826f81ca37514">_reserved0</a>:6;                  </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="unionCSR__MSUBM__Type.html#a1bea0e7308519e40a3134f8d92bca435">  204</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSUBM__Type.html#a1bea0e7308519e40a3134f8d92bca435">typ</a>:2;                         </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="unionCSR__MSUBM__Type.html#a77220967d0a04f29fb37b9730afc8059">  205</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSUBM__Type.html#a77220967d0a04f29fb37b9730afc8059">ptyp</a>:2;                        </div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        rv_csr_t _reserved1:54;                 </div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="unionCSR__MSUBM__Type.html#a1d0316c0cbd4c58115811939f05334d0">  209</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSUBM__Type.html#a1d0316c0cbd4c58115811939f05334d0">_reserved1</a>:22;                 </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    } b;                                        </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="unionCSR__MSUBM__Type.html#ab188dee35d91c5cd832a5295b4e21e98">  212</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MSUBM__Type.html#ab188dee35d91c5cd832a5295b4e21e98">d</a>;                                 </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;} <a class="code" href="unionCSR__MSUBM__Type.html">CSR_MSUBM_Type</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="unionCSR__MDCAUSE__Type.html">  218</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="unionCSR__MDCAUSE__Type.html#aea660f37d75c94912e4d9aeb883885e0">  220</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDCAUSE__Type.html#aea660f37d75c94912e4d9aeb883885e0">mdcause</a>:2;                     </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="unionCSR__MDCAUSE__Type.html#afb35b39064208f0ebcba3d508899178d">  221</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDCAUSE__Type.html#afb35b39064208f0ebcba3d508899178d">_reserved0</a>:<a class="code" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a>-2;     </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    } b;                                        </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="unionCSR__MDCAUSE__Type.html#ad6457904e00ed5093adaf60dc65a478c">  223</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MDCAUSE__Type.html#ad6457904e00ed5093adaf60dc65a478c">d</a>;                                 </div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;} <a class="code" href="unionCSR__MDCAUSE__Type.html">CSR_MDCAUSE_Type</a>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html">  229</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#aa6e5c778c686f03d8b7f050bb6558f73">  231</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MMISCCTRL__Type.html#aa6e5c778c686f03d8b7f050bb6558f73">_reserved0</a>:3;                  </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#ab4bb604620ef0eb2b13778e892f3b44c">  232</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MMISCCTRL__Type.html#ab4bb604620ef0eb2b13778e892f3b44c">bpu</a>:1;                         </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#a2ec8d9def938eec6f784c348308dd153">  233</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MMISCCTRL__Type.html#a2ec8d9def938eec6f784c348308dd153">_reserved1</a>:2;                  </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#abfbd87cd64cdc521f49d43ab17c7dd7a">  234</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MMISCCTRL__Type.html#abfbd87cd64cdc521f49d43ab17c7dd7a">misalign</a>:1;                    </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#a7cf36aebc77aad6f2e9daaa99048d6ce">  235</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MMISCCTRL__Type.html#a7cf36aebc77aad6f2e9daaa99048d6ce">_reserved2</a>:2;                  </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#ab819b8f5dc4a6ad8256834fdae9c952f">  236</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MMISCCTRL__Type.html#ab819b8f5dc4a6ad8256834fdae9c952f">nmi_cause</a>:1;                   </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        rv_csr_t _reserved3:54;                 </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#a22bacba1282cd1dba8e3a1b8f3ee8458">  240</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MMISCCTRL__Type.html#a22bacba1282cd1dba8e3a1b8f3ee8458">_reserved3</a>:22;                 </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    } b;                                        </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="unionCSR__MMISCCTRL__Type.html#a17abdfbefca3554c1cf1f8c86a5c3925">  243</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MMISCCTRL__Type.html#a17abdfbefca3554c1cf1f8c86a5c3925">d</a>;                                 </div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;} <a class="code" href="unionCSR__MMISCCTRL__Type.html">CSR_MMISCCTRL_Type</a>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__Base__Registers.html#ga56f425a6599bc28e3921326cf5bbd040">  246</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="unionCSR__MMISCCTRL__Type.html">CSR_MMISCCTRL_Type</a> <a class="code" href="group__NMSIS__Core__Base__Registers.html#ga56f425a6599bc28e3921326cf5bbd040">CSR_MMISCCTL_Type</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html">  251</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#a7398a02e986db63fe68ffdc03ad87cc6">  253</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#a7398a02e986db63fe68ffdc03ad87cc6">ic_en</a>:1;                       </div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#a1b0609a9cc0d369b71cb1b444905d8b8">  254</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#a1b0609a9cc0d369b71cb1b444905d8b8">ic_scpd_mod</a>:1;                 </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#a86e99f8eeffa4d51b4947d0f2f458397">  255</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#a86e99f8eeffa4d51b4947d0f2f458397">ic_ecc_en</a>:1;                   </div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#ac62d18e3aea0b24660201b2e029cdb6c">  256</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#ac62d18e3aea0b24660201b2e029cdb6c">ic_ecc_excp_en</a>:1;              </div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#a356268c2e14a2b979923b4e247cc4f7e">  257</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#a356268c2e14a2b979923b4e247cc4f7e">ic_rwtecc</a>:1;                   </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#a4a87581325e9c55c525ad1c7a179c2a4">  258</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#a4a87581325e9c55c525ad1c7a179c2a4">ic_rwdecc</a>:1;                   </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#a4f186396041a45e5192b2884946694c3">  259</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#a4f186396041a45e5192b2884946694c3">_reserved0</a>:10;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#acb7d5418b6e9562883657c691d998989">  260</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#acb7d5418b6e9562883657c691d998989">dc_en</a>:1;                       </div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#ac1d1cb9764a25b7c6cdc3cc691b8cbf6">  261</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#ac1d1cb9764a25b7c6cdc3cc691b8cbf6">dc_ecc_en</a>:1;                   </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#a84b8a5a58cf75f886b21a90763ec2f86">  262</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#a84b8a5a58cf75f886b21a90763ec2f86">dc_ecc_excp_en</a>:1;              </div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#a2ca3c9c38e7cc9afdb16ed1bdb135951">  263</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#a2ca3c9c38e7cc9afdb16ed1bdb135951">dc_rwtecc</a>:1;                   </div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#a0ab28a3d063e3e969cf0a73ca1a2832b">  264</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#a0ab28a3d063e3e969cf0a73ca1a2832b">dc_rwdecc</a>:1;                   </div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#a73cc081f5608c93a0afc796f9512a84a">  265</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#a73cc081f5608c93a0afc796f9512a84a">_reserved1</a>:<a class="code" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a>-21;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    } b;                                        </div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="unionCSR__MCACHECTL__Type.html#a4b815d0133f4cd0dee7a321028800caf">  267</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MCACHECTL__Type.html#a4b815d0133f4cd0dee7a321028800caf">d</a>;                                 </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;} <a class="code" href="unionCSR__MCACHECTL__Type.html">CSR_MCACHECTL_Type</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html">  273</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#aea49d991ccf84140f2871c3d2e9577a1">  275</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSAVESTATUS__Type.html#aea49d991ccf84140f2871c3d2e9577a1">mpie1</a>:1;                       </div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a5d06b2cf1ffb09a323db34953a1a1117">  276</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSAVESTATUS__Type.html#a5d06b2cf1ffb09a323db34953a1a1117">mpp1</a>:2;                        </div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#abe13779fb93f296a38bc80cc75d7ffbc">  277</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSAVESTATUS__Type.html#abe13779fb93f296a38bc80cc75d7ffbc">_reserved0</a>:3;                  </div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a71bcf16bcab565b98e2cd135054daceb">  278</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSAVESTATUS__Type.html#a71bcf16bcab565b98e2cd135054daceb">ptyp1</a>:2;                       </div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a3b59f01dc6696bb3861f392e12cd83a1">  279</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSAVESTATUS__Type.html#a3b59f01dc6696bb3861f392e12cd83a1">mpie2</a>:1;                       </div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a507ac66274667f23d4c1c8fb175456b0">  280</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSAVESTATUS__Type.html#a507ac66274667f23d4c1c8fb175456b0">mpp2</a>:2;                        </div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a60c203ffddd944222ed36856c707b51c">  281</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSAVESTATUS__Type.html#a60c203ffddd944222ed36856c707b51c">_reserved1</a>:3;                  </div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a98cbf02beb8dc8fc1eee27ada6ebf5a4">  282</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSAVESTATUS__Type.html#a98cbf02beb8dc8fc1eee27ada6ebf5a4">ptyp2</a>:2;                       </div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#if defined(__RISCV_XLEN) &amp;&amp; __RISCV_XLEN == 64</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        rv_csr_t _reserved2:48;                 </div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a8e050bc641728ef17037ab95a2b64293">  286</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MSAVESTATUS__Type.html#a8e050bc641728ef17037ab95a2b64293">_reserved2</a>:16;                 </div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    } b;                                        </div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="unionCSR__MSAVESTATUS__Type.html#a3830cba893f489931a838102f870bb54">  289</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MSAVESTATUS__Type.html#a3830cba893f489931a838102f870bb54">w</a>;                                 </div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;} <a class="code" href="unionCSR__MSAVESTATUS__Type.html">CSR_MSAVESTATUS_Type</a>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="unionCSR__MILMCTL__Type.html">  295</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="unionCSR__MILMCTL__Type.html#ac892992420e34c4990a7e85ed034260e">  297</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MILMCTL__Type.html#ac892992420e34c4990a7e85ed034260e">ilm_en</a>:1;                      </div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="unionCSR__MILMCTL__Type.html#a79054a48492cc7cac50cb8f125a11c3a">  298</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MILMCTL__Type.html#a79054a48492cc7cac50cb8f125a11c3a">ilm_ecc_en</a>:1;                  </div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="unionCSR__MILMCTL__Type.html#a7507f7d08202fed762566b3cbd6984b1">  299</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MILMCTL__Type.html#a7507f7d08202fed762566b3cbd6984b1">ilm_ecc_excp_en</a>:1;             </div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="unionCSR__MILMCTL__Type.html#a77cb8ee0a260c92560375825903c791b">  300</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MILMCTL__Type.html#a77cb8ee0a260c92560375825903c791b">ilm_rwecc</a>:1;                   </div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="unionCSR__MILMCTL__Type.html#a31c9512c856b4285967a7a1d0bdceab2">  301</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MILMCTL__Type.html#a31c9512c856b4285967a7a1d0bdceab2">_reserved0</a>:6;                  </div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="unionCSR__MILMCTL__Type.html#af90ed19eceb2b20a7eb2974e59d0a5ae">  302</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MILMCTL__Type.html#af90ed19eceb2b20a7eb2974e59d0a5ae">ilm_bpa</a>:<a class="code" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a>-10;       </div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    } b;                                        </div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="unionCSR__MILMCTL__Type.html#a0568601f07d8122b6791cb832c3c43ec">  304</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MILMCTL__Type.html#a0568601f07d8122b6791cb832c3c43ec">d</a>;                                 </div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;} <a class="code" href="unionCSR__MILMCTL__Type.html">CSR_MILMCTL_Type</a>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="unionCSR__MDLMCTL__Type.html">  310</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="unionCSR__MDLMCTL__Type.html#a18b13acd38c328d22c3dd8278bb76501">  312</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDLMCTL__Type.html#a18b13acd38c328d22c3dd8278bb76501">dlm_en</a>:1;                      </div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="unionCSR__MDLMCTL__Type.html#a649937c80a8243f16fdd2194d019bacb">  313</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDLMCTL__Type.html#a649937c80a8243f16fdd2194d019bacb">dlm_ecc_en</a>:1;                  </div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="unionCSR__MDLMCTL__Type.html#afdd466303d9baded6a1f3808aa61a115">  314</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDLMCTL__Type.html#afdd466303d9baded6a1f3808aa61a115">dlm_ecc_excp_en</a>:1;             </div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="unionCSR__MDLMCTL__Type.html#a32b840f5de8f452ac8ed32b2bac1b3d1">  315</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDLMCTL__Type.html#a32b840f5de8f452ac8ed32b2bac1b3d1">dlm_rwecc</a>:1;                   </div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="unionCSR__MDLMCTL__Type.html#a178d709c71080cf5977c08734963c2f6">  316</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDLMCTL__Type.html#a178d709c71080cf5977c08734963c2f6">_reserved0</a>:6;                  </div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="unionCSR__MDLMCTL__Type.html#a2818a047f0411e86358ee943206000c1">  317</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDLMCTL__Type.html#a2818a047f0411e86358ee943206000c1">dlm_bpa</a>:<a class="code" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a>-10;       </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    } b;                                        </div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="unionCSR__MDLMCTL__Type.html#af387f099dd532d49257a478b27123b52">  319</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MDLMCTL__Type.html#af387f099dd532d49257a478b27123b52">d</a>;                                 </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;} <a class="code" href="unionCSR__MDLMCTL__Type.html">CSR_MDLMCTL_Type</a>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html">  325</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html#a0cabeec34cf8e2a11c9c59221f855164">  327</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCFGINFO__Type.html#a0cabeec34cf8e2a11c9c59221f855164">tee</a>:1;                         </div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html#a5b360486d7355839b07d1d19960b9fb4">  328</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCFGINFO__Type.html#a5b360486d7355839b07d1d19960b9fb4">ecc</a>:1;                         </div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html#a73946e52a5708c7b47db9cd06d913838">  329</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCFGINFO__Type.html#a73946e52a5708c7b47db9cd06d913838">clic</a>:1;                        </div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html#a63fec79c30424766b3597579b9a06f0e">  330</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCFGINFO__Type.html#a63fec79c30424766b3597579b9a06f0e">plic</a>:1;                        </div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html#aff4ecb10cddcc291ee6ab6070de0d1a6">  331</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCFGINFO__Type.html#aff4ecb10cddcc291ee6ab6070de0d1a6">fio</a>:1;                         </div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html#a6fbc432ae53334fb3276a2daca081d15">  332</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCFGINFO__Type.html#a6fbc432ae53334fb3276a2daca081d15">ppi</a>:1;                         </div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html#a852a362daa1ccb36d779a07764e844e6">  333</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCFGINFO__Type.html#a852a362daa1ccb36d779a07764e844e6">nice</a>:1;                        </div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html#aae8758186672b5ef00e04346322e2fe9">  334</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCFGINFO__Type.html#aae8758186672b5ef00e04346322e2fe9">ilm</a>:1;                         </div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html#adb720ece0db9e5c82b381a6af4944fea">  335</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCFGINFO__Type.html#adb720ece0db9e5c82b381a6af4944fea">dlm</a>:1;                         </div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html#a1a0b0e69e1a487c28babba52092e2940">  336</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCFGINFO__Type.html#a1a0b0e69e1a487c28babba52092e2940">icache</a>:1;                      </div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html#abbcd95938dd7523fe44c94f88fc2772b">  337</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCFGINFO__Type.html#abbcd95938dd7523fe44c94f88fc2772b">dcache</a>:1;                      </div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html#a43cdb8bb44c25bfc5eb829a4bf3718c3">  338</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MCFGINFO__Type.html#a43cdb8bb44c25bfc5eb829a4bf3718c3">_reserved0</a>:<a class="code" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a>-11;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    } b;                                        </div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="unionCSR__MCFGINFO__Type.html#a50dd63592fa2d4e4540132f068cee0cd">  340</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MCFGINFO__Type.html#a50dd63592fa2d4e4540132f068cee0cd">d</a>;                                 </div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;} <a class="code" href="unionCSR__MCFGINFO__Type.html">CSR_MCFGINFO_Type</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="unionCSR__MICFGINFO__Type.html">  346</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="unionCSR__MICFGINFO__Type.html#a2071a4d9337c8db3b55419e531c0f095">  348</a></span>&#160;        rv_csr_t <span class="keyword">set</span>:4;                         </div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="unionCSR__MICFGINFO__Type.html#aff94588787995de0fdbf41a2cee027a7">  349</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MICFGINFO__Type.html#aff94588787995de0fdbf41a2cee027a7">way</a>:3;                         </div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="unionCSR__MICFGINFO__Type.html#aa4534ca8d572c6ad46ab5d36fcf4ef8b">  350</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MICFGINFO__Type.html#aa4534ca8d572c6ad46ab5d36fcf4ef8b">lsize</a>:3;                       </div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="unionCSR__MICFGINFO__Type.html#ab8e47775ac97141dd90469564c99f598">  351</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MICFGINFO__Type.html#ab8e47775ac97141dd90469564c99f598">cache_ecc</a>:1;                   </div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="unionCSR__MICFGINFO__Type.html#a75f76b3f8eea0ed1ff1e358f639a8db5">  352</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MICFGINFO__Type.html#a75f76b3f8eea0ed1ff1e358f639a8db5">_reserved0</a>:5;</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="unionCSR__MICFGINFO__Type.html#a124f5dd34305eceb2fe7444328b714c2">  353</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MICFGINFO__Type.html#a124f5dd34305eceb2fe7444328b714c2">lm_size</a>:5;                     </div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="unionCSR__MICFGINFO__Type.html#aeaab24911ca8c0c5dd80d2daffe88c8c">  354</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MICFGINFO__Type.html#aeaab24911ca8c0c5dd80d2daffe88c8c">lm_xonly</a>:1;                    </div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="unionCSR__MICFGINFO__Type.html#a420f1ef39fa0ce7165a4c22ab0a9696e">  355</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MICFGINFO__Type.html#a420f1ef39fa0ce7165a4c22ab0a9696e">lm_ecc</a>:1;                      </div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="unionCSR__MICFGINFO__Type.html#a95f943b3ddce6a9e910d75da888d9d23">  356</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MICFGINFO__Type.html#a95f943b3ddce6a9e910d75da888d9d23">_reserved1</a>:<a class="code" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a>-23;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    } b;                                        </div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="unionCSR__MICFGINFO__Type.html#a019a0f2a482a3f2c7cf882a4295ac322">  358</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MICFGINFO__Type.html#a019a0f2a482a3f2c7cf882a4295ac322">d</a>;                                 </div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;} <a class="code" href="unionCSR__MICFGINFO__Type.html">CSR_MICFGINFO_Type</a>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="unionCSR__MDCFGINFO__Type.html">  364</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="unionCSR__MDCFGINFO__Type.html#a023b173b517068119914ee656fc7a95b">  366</a></span>&#160;        rv_csr_t <span class="keyword">set</span>:4;                         </div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="unionCSR__MDCFGINFO__Type.html#af9523adb1cddd68b9ebcf3684c676373">  367</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDCFGINFO__Type.html#af9523adb1cddd68b9ebcf3684c676373">way</a>:3;                         </div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="unionCSR__MDCFGINFO__Type.html#ab3ce74a5f243a63facff399be7643d89">  368</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDCFGINFO__Type.html#ab3ce74a5f243a63facff399be7643d89">lsize</a>:3;                       </div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="unionCSR__MDCFGINFO__Type.html#a754ba23246054e1a6eed7b15884a7b8a">  369</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDCFGINFO__Type.html#a754ba23246054e1a6eed7b15884a7b8a">cache_ecc</a>:1;                   </div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="unionCSR__MDCFGINFO__Type.html#a333717d8ebf97d34c4b16376165d75d6">  370</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDCFGINFO__Type.html#a333717d8ebf97d34c4b16376165d75d6">_reserved0</a>:5;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="unionCSR__MDCFGINFO__Type.html#adca07e70d18b1ff255415c6addcec359">  371</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDCFGINFO__Type.html#adca07e70d18b1ff255415c6addcec359">lm_size</a>:5;                     </div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="unionCSR__MDCFGINFO__Type.html#a03f46ebc4ad02853aeb23f6393af879f">  372</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDCFGINFO__Type.html#a03f46ebc4ad02853aeb23f6393af879f">lm_xonly</a>:1;                    </div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="unionCSR__MDCFGINFO__Type.html#a21c2b66473db29a108862083aa33ee99">  373</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDCFGINFO__Type.html#a21c2b66473db29a108862083aa33ee99">lm_ecc</a>:1;                      </div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="unionCSR__MDCFGINFO__Type.html#a6b960e8dad7dc4765ccecd3bc39b8324">  374</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MDCFGINFO__Type.html#a6b960e8dad7dc4765ccecd3bc39b8324">_reserved1</a>:<a class="code" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a>-23;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    } b;                                        </div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="unionCSR__MDCFGINFO__Type.html#a458a2abb27aa334c0fda73efc7972aad">  376</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MDCFGINFO__Type.html#a458a2abb27aa334c0fda73efc7972aad">d</a>;                                 </div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;} <a class="code" href="unionCSR__MDCFGINFO__Type.html">CSR_MDCFGINFO_Type</a>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="unionCSR__MPPICFGINFO__Type.html">  382</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="unionCSR__MPPICFGINFO__Type.html#a0eb2a7df3561ad735893f146d2a8486c">  384</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MPPICFGINFO__Type.html#a0eb2a7df3561ad735893f146d2a8486c">_reserved0</a>:1;                  </div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="unionCSR__MPPICFGINFO__Type.html#a3651fb2680625f58d1f89dedcd4e4893">  385</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MPPICFGINFO__Type.html#a3651fb2680625f58d1f89dedcd4e4893">ppi_size</a>:5;                    </div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="unionCSR__MPPICFGINFO__Type.html#a3399bfc423e7ae9922c4230aa30f1e5b">  386</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MPPICFGINFO__Type.html#a3399bfc423e7ae9922c4230aa30f1e5b">_reserved1</a>:4;                  </div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="unionCSR__MPPICFGINFO__Type.html#a0231d5290407e502a3beeae1446ada69">  387</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MPPICFGINFO__Type.html#a0231d5290407e502a3beeae1446ada69">ppi_bpa</a>:<a class="code" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a>-10;       </div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    } b;                                        </div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="unionCSR__MPPICFGINFO__Type.html#a3acaa252a892479c3374d93f3cbe136b">  389</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MPPICFGINFO__Type.html#a3acaa252a892479c3374d93f3cbe136b">d</a>;                                 </div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;} <a class="code" href="unionCSR__MPPICFGINFO__Type.html">CSR_MPPICFGINFO_Type</a>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="unionCSR__MFIOCFGINFO__Type.html">  395</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="unionCSR__MFIOCFGINFO__Type.html#a19c4f0a9343bbb22d854c96b16f8a83f">  397</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MFIOCFGINFO__Type.html#a19c4f0a9343bbb22d854c96b16f8a83f">_reserved0</a>:1;                  </div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="unionCSR__MFIOCFGINFO__Type.html#a1f0e485583d3413b162d757e37e7cbef">  398</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MFIOCFGINFO__Type.html#a1f0e485583d3413b162d757e37e7cbef">fio_size</a>:5;                    </div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="unionCSR__MFIOCFGINFO__Type.html#aa96095fc84dafdb6399212fccb2aa26e">  399</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MFIOCFGINFO__Type.html#aa96095fc84dafdb6399212fccb2aa26e">_reserved1</a>:4;                  </div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="unionCSR__MFIOCFGINFO__Type.html#abd5dbf580d3e19843d2cbef403a4cb58">  400</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MFIOCFGINFO__Type.html#abd5dbf580d3e19843d2cbef403a4cb58">fio_bpa</a>:<a class="code" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a>-10;       </div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    } b;                                        </div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="unionCSR__MFIOCFGINFO__Type.html#a5c2b9f4806e17df73af867d7e9c41d52">  402</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MFIOCFGINFO__Type.html#a5c2b9f4806e17df73af867d7e9c41d52">d</a>;                                 </div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;} <a class="code" href="unionCSR__MFIOCFGINFO__Type.html">CSR_MFIOCFGINFO_Type</a>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="unionCSR__MECCLOCK__Type.html">  408</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="unionCSR__MECCLOCK__Type.html#a26ac4f59d6c768f1bd04bd0cb64e74fa">  410</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MECCLOCK__Type.html#a26ac4f59d6c768f1bd04bd0cb64e74fa">ecc_lock</a>:1;                    </div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="unionCSR__MECCLOCK__Type.html#a88140d21b5b24147761737d4b9cd5d85">  411</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MECCLOCK__Type.html#a88140d21b5b24147761737d4b9cd5d85">_reserved0</a>:<a class="code" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a>-1;     </div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    } b;                                        </div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="unionCSR__MECCLOCK__Type.html#adb7a90a3e474201d9461a572240eddaf">  413</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MECCLOCK__Type.html#adb7a90a3e474201d9461a572240eddaf">d</a>;                                 </div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;} <a class="code" href="unionCSR__MECCLOCK__Type.html">CSR_MECCLOCK_Type</a>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="unionCSR__MECCCODE__Type.html">  419</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="unionCSR__MECCCODE__Type.html#a8f0640f2f7cd3312e462c9692121ed22">  421</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MECCCODE__Type.html#a8f0640f2f7cd3312e462c9692121ed22">code</a>:9;                        </div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="unionCSR__MECCCODE__Type.html#ae0f74ab89c67ddddee98564a153c9b7b">  422</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MECCCODE__Type.html#ae0f74ab89c67ddddee98564a153c9b7b">_reserved0</a>:7;                  </div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="unionCSR__MECCCODE__Type.html#a2dece93fddce6fe3b986cae29302e028">  423</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MECCCODE__Type.html#a2dece93fddce6fe3b986cae29302e028">ramid</a>:5;                       </div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="unionCSR__MECCCODE__Type.html#a1405a793cf94059253bc6447436fcf66">  424</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MECCCODE__Type.html#a1405a793cf94059253bc6447436fcf66">_reserved1</a>:3;                  </div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="unionCSR__MECCCODE__Type.html#ae1440a1a88e3b3e63b7f8c1e27cd83af">  425</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MECCCODE__Type.html#ae1440a1a88e3b3e63b7f8c1e27cd83af">sramid</a>:5;                      </div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="unionCSR__MECCCODE__Type.html#a5f360471c0c32ea33589a76118b8beac">  426</a></span>&#160;        rv_csr_t <a class="code" href="unionCSR__MECCCODE__Type.html#a5f360471c0c32ea33589a76118b8beac">_reserved2</a>:<a class="code" href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a>-29;    </div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    } b;                                        </div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="unionCSR__MECCCODE__Type.html#a3de5a1b1edf2ca4f244fb8f949fe3467">  428</a></span>&#160;    rv_csr_t <a class="code" href="unionCSR__MECCCODE__Type.html#a3de5a1b1edf2ca4f244fb8f949fe3467">d</a>;                                 </div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;} <a class="code" href="unionCSR__MECCCODE__Type.html">CSR_MECCCODE_Type</a>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160; <span class="comment">/* End of Doxygen Group NMSIS_Core_Base_Registers */</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/* ###########################  Core Function Access  ########################### */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#gab68e26f20086bc54e8fc3af533c8ed7f">  459</a></span>&#160;<span class="preprocessor">#define __RV_CSR_SWAP(csr, val)                                 \</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">    ({                                                          \</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">        register rv_csr_t __v = (unsigned long)(val);           \</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrrw %0, &quot; STRINGIFY(csr) &quot;, %1&quot;       \</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">                     : &quot;=r&quot;(__v)                                \</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">                     : &quot;rK&quot;(__v)                                \</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">        __v;                                                    \</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">    })</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">  477</a></span>&#160;<span class="preprocessor">#define __RV_CSR_READ(csr)                                      \</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">    ({                                                          \</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">        register rv_csr_t __v;                                  \</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrr %0, &quot; STRINGIFY(csr)               \</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">                     : &quot;=r&quot;(__v)                                \</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">                     :                                          \</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">        __v;                                                    \</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">    })</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">  495</a></span>&#160;<span class="preprocessor">#define __RV_CSR_WRITE(csr, val)                                \</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">    ({                                                          \</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">        register rv_csr_t __v = (rv_csr_t)(val);                \</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrw &quot; STRINGIFY(csr) &quot;, %0&quot;            \</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">                     :                                          \</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">                     : &quot;rK&quot;(__v)                                \</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">    })</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga01a3710ed5d399eec664b69fd01b33fb">  514</a></span>&#160;<span class="preprocessor">#define __RV_CSR_READ_SET(csr, val)                             \</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">    ({                                                          \</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">        register rv_csr_t __v = (rv_csr_t)(val);                \</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrrs %0, &quot; STRINGIFY(csr) &quot;, %1&quot;       \</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">                     : &quot;=r&quot;(__v)                                \</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">                     : &quot;rK&quot;(__v)                                \</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">        __v;                                                    \</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">    })</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">  532</a></span>&#160;<span class="preprocessor">#define __RV_CSR_SET(csr, val)                                  \</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">    ({                                                          \</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">        register rv_csr_t __v = (rv_csr_t)(val);                \</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrs &quot; STRINGIFY(csr) &quot;, %0&quot;            \</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">                     :                                          \</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">                     : &quot;rK&quot;(__v)                                \</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">    })</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga1ead73950cec4e7221a24500846f39a2">  551</a></span>&#160;<span class="preprocessor">#define __RV_CSR_READ_CLEAR(csr, val)                           \</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">    ({                                                          \</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">        register rv_csr_t __v = (rv_csr_t)(val);                \</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrrc %0, &quot; STRINGIFY(csr) &quot;, %1&quot;       \</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">                     : &quot;=r&quot;(__v)                                \</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">                     : &quot;rK&quot;(__v)                                \</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">        __v;                                                    \</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">    })</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">  569</a></span>&#160;<span class="preprocessor">#define __RV_CSR_CLEAR(csr, val)                                \</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">    ({                                                          \</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">        register rv_csr_t __v = (rv_csr_t)(val);                \</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">        __ASM volatile(&quot;csrc &quot; STRINGIFY(csr) &quot;, %0&quot;            \</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">                     :                                          \</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">                     : &quot;rK&quot;(__v)                                \</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">                     : &quot;memory&quot;);                               \</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">    })</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#gae84bf4e95944e61937f4ed2453e5ef23">  585</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gae84bf4e95944e61937f4ed2453e5ef23">__enable_irq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;{</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;}</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga2299877e4ba3e162ca9dbabd6e0abef6">  596</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga2299877e4ba3e162ca9dbabd6e0abef6">__disable_irq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;{</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a>);</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;}</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga0d524220141962c60352cfe0a219bdb4">  607</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga0d524220141962c60352cfe0a219bdb4">__get_rv_cycle</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;{</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keyword">volatile</span> uint32_t high0, low, high;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    uint64_t full;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    high0 = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae3368bea588a2fcdf2e7d24707ef4dda">CSR_MCYCLEH</a>);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    high = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gae3368bea588a2fcdf2e7d24707ef4dda">CSR_MCYCLEH</a>);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">if</span> (high0 != high) {</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    }</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    full = (((uint64_t)high) &lt;&lt; 32) | low;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keywordflow">return</span> full;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a>);</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;}</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga0755f3835c1d5788f99547c185dab2d2">  634</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga0755f3835c1d5788f99547c185dab2d2">__get_rv_instret</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;{</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="keyword">volatile</span> uint32_t high0, low, high;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    uint64_t full;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    high0 = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaa59d1f570770dc3be6cd493cbb5a12e4">CSR_MINSTRETH</a>);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    high = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaa59d1f570770dc3be6cd493cbb5a12e4">CSR_MINSTRETH</a>);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="keywordflow">if</span> (high0 != high) {</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    }</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    full = (((uint64_t)high) &lt;&lt; 32) | low;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordflow">return</span> full;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a>);</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;}</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CSR__Register__Access.html#ga5f54b26adf57d254f6a589dab36bd28a">  662</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga5f54b26adf57d254f6a589dab36bd28a">__get_rv_time</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;{</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 32</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keyword">volatile</span> uint32_t high0, low, high;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    uint64_t full;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    high0 = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga2e2ce9bac3d1ad2128a4eb9438a1022d">CSR_TIMEH</a>);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    high = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga2e2ce9bac3d1ad2128a4eb9438a1022d">CSR_TIMEH</a>);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">if</span> (high0 != high) {</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        low = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    }</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    full = (((uint64_t)high) &lt;&lt; 32) | low;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="keywordflow">return</span> full;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#elif __RISCV_XLEN == 64</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#else // TODO Need cover for XLEN=128 case in future</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordflow">return</span> (uint64_t)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a>);</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;}</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160; <span class="comment">/* End of Doxygen Group NMSIS_Core_CSR_Register_Access */</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">/* ###########################  CPU Intrinsic Functions ########################### */</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga3113efdf11b109a9cbd50fae783d1adc">  702</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga3113efdf11b109a9cbd50fae783d1adc">__NOP</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;{</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;nop&quot;</span>);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;}</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga8bc0687a967ccba8e8adbe7abe5fe2f7">  716</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga8bc0687a967ccba8e8adbe7abe5fe2f7">__WFI</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;{</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9852d0d6221b272f8f5290c3445ee1ba">CSR_WFE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga20aa60b214851659e139accdc108f131">WFE_WFE</a>);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;wfi&quot;</span>);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;}</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gaca38170721a2eefd87017ed350162c4c">  729</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gaca38170721a2eefd87017ed350162c4c">__WFE</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;{</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9852d0d6221b272f8f5290c3445ee1ba">CSR_WFE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga20aa60b214851659e139accdc108f131">WFE_WFE</a>);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;wfi&quot;</span>);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9852d0d6221b272f8f5290c3445ee1ba">CSR_WFE</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga20aa60b214851659e139accdc108f131">WFE_WFE</a>);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;}</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga2d22b9286eefbf1e1b73ed50ce443183">  743</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga2d22b9286eefbf1e1b73ed50ce443183">__EBREAK</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;{</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;ebreak&quot;</span>);</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;}</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga639ad274fdb079a1219006725d772c6c">  754</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga639ad274fdb079a1219006725d772c6c">__ECALL</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;{</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;ecall&quot;</span>);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;}</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">  762</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> WFI_SleepMode {</div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2">  763</a></span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2">WFI_SHALLOW_SLEEP</a> = 0,      </div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f">  764</a></span>&#160;    <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f">WFI_DEEP_SLEEP</a> = 1          </div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;} <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">WFI_SleepMode_Type</a>;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga1a1db7d1454df1cf7b1214d18349cac1">  774</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga1a1db7d1454df1cf7b1214d18349cac1">__set_wfi_sleepmode</a>(<a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">WFI_SleepMode_Type</a> mode)</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;{</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7ee7f2cce602b8b3e2943bc2d0ca65cb">CSR_SLEEPVALUE</a>, mode);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;}</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gaa60612c5e378681f32e815743823ba15">  785</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gaa60612c5e378681f32e815743823ba15">__TXEVT</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;{</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga730f164e5d79c6b27d2187a1e7a17e25">CSR_TXEVT</a>, 0x1);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;}</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gadba90c4a57befeb5e4f739295af55e73">  795</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gadba90c4a57befeb5e4f739295af55e73">__enable_mcycle_counter</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;{</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a>);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;}</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gaf9ada8a615338120fa38a6e193fd7517">  805</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gaf9ada8a615338120fa38a6e193fd7517">__disable_mcycle_counter</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;{</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a>);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;}</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gae7bb45974eee5b66ea6332ba0ccf23d5">  815</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gae7bb45974eee5b66ea6332ba0ccf23d5">__enable_minstret_counter</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;{</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a>);</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;}</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gae1cb8d99e36d784e9071fec80e1f02fe">  825</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gae1cb8d99e36d784e9071fec80e1f02fe">__disable_minstret_counter</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;{</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a>);</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;}</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga1b25cc01665431cd509fd3c1be93a811">  835</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga1b25cc01665431cd509fd3c1be93a811">__enable_all_counter</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;{</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a>|<a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a>);</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;}</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga16f715797bba0ac2ed2e1820c63443cd">  845</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga16f715797bba0ac2ed2e1820c63443cd">__disable_all_counter</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;{</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a>|<a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a>);</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;}</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga101db0d567f4403490117d9bb0a8c9c0">  860</a></span>&#160;<span class="preprocessor">#define __FENCE(p, s) __ASM volatile (&quot;fence &quot; #p &quot;,&quot; #s : : : &quot;memory&quot;)</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5b4c34e720fb0c9e939540333dd640e6">  868</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga5b4c34e720fb0c9e939540333dd640e6">__FENCE_I</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;{</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;fence.i&quot;</span>);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;}</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga683c246c3fdba09511675365a2fa8bd3">  874</a></span>&#160;<span class="preprocessor">#define __RWMB()        __FENCE(iorw,iorw)</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga74918217f0fe94af72bfe5d406d4164b">  877</a></span>&#160;<span class="preprocessor">#define __RMB()         __FENCE(ir,ir)</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga4063a0176acd66b4cdad567b45f3249b">  880</a></span>&#160;<span class="preprocessor">#define __WMB()         __FENCE(ow,ow)</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga4e8baf26c3f68696f2b2ad0510eafdb5">  883</a></span>&#160;<span class="preprocessor">#define __SMP_RWMB()    __FENCE(rw,rw)</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga78c8abb848ec15a6e9dcce8c9e4dc1ba">  886</a></span>&#160;<span class="preprocessor">#define __SMP_RMB()     __FENCE(r,r)</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga96d95139b3239e90fad24caf26da2160">  889</a></span>&#160;<span class="preprocessor">#define __SMP_WMB()     __FENCE(w,w)</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga653c374f1130650b2f115a92bdf23f7b">  892</a></span>&#160;<span class="preprocessor">#define __CPU_RELAX()   __ASM volatile (&quot;&quot; : : : &quot;memory&quot;)</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">/* ===== Load/Store Operations ===== */</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga7f225699061594cd9a4d905a39cb9ae8">  902</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint8_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga7f225699061594cd9a4d905a39cb9ae8">__LB</a>(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr)</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;{</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    uint8_t result;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;lb %0, 0(%1)&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result) : <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;}</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga08a0019225f8ecc2e0a5bdcefa77ec6f">  916</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint16_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga08a0019225f8ecc2e0a5bdcefa77ec6f">__LH</a>(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr)</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;{</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    uint16_t result;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;lh %0, 0(%1)&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result) : <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;}</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gaf898279e3db81302391a698214744865">  930</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gaf898279e3db81302391a698214744865">__LW</a>(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr)</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;{</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    uint32_t result;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;lw %0, 0(%1)&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result) : <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;}</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#if __RISCV_XLEN != 32</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __LD(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr)</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;{</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    uint64_t result;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;ld %0, 0(%1)&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span> (result) : <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;}</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga85ee6d049f3b807b7c5f37513f6b95bd">  960</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga85ee6d049f3b807b7c5f37513f6b95bd">__SB</a>(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr, uint8_t val)</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;{</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;sb %0, 0(%1)&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (val), <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;}</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga10e81b063600f3abb562f7a6efa3aaca">  971</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga10e81b063600f3abb562f7a6efa3aaca">__SH</a>(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr, uint16_t val)</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;{</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;sh %0, 0(%1)&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (val), <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;}</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga9df58a7326fee34b546cae7d7d6e6de3">  982</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga9df58a7326fee34b546cae7d7d6e6de3">__SW</a>(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr, uint32_t val)</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;{</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;sw %0, 0(%1)&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (val), <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;}</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#if __RISCV_XLEN != 32</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> <span class="keywordtype">void</span> __SD(<span class="keyword">volatile</span> <span class="keywordtype">void</span> *addr, uint64_t val)</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;{</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;sd %0, 0(%1)&quot;</span> : : <span class="stringliteral">&quot;r&quot;</span> (val), <span class="stringliteral">&quot;r&quot;</span> (addr));</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;}</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga8dab656e3251b574311b852efa785109"> 1011</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga8dab656e3251b574311b852efa785109">__CAS_W</a>(<span class="keyword">volatile</span> uint32_t *addr, uint32_t oldval, uint32_t newval)</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;{</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="keyword">register</span> uint32_t result;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    <span class="keyword">register</span> uint32_t rc;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (                                \</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;            <span class="stringliteral">&quot;0:     lr.w %0, %2      \n&quot;</span>            \</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;            <span class="stringliteral">&quot;       bne  %0, %z3, 1f \n&quot;</span>            \</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;            <span class="stringliteral">&quot;       sc.w %1, %z4, %2 \n&quot;</span>            \</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;            <span class="stringliteral">&quot;       bnez %1, 0b      \n&quot;</span>            \</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;            <span class="stringliteral">&quot;1:\n&quot;</span>                                  \</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;            : <span class="stringliteral">&quot;=&amp;r&quot;</span>(result), <span class="stringliteral">&quot;=&amp;r&quot;</span>(rc), <span class="stringliteral">&quot;+A&quot;</span>(*addr) \</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;            : <span class="stringliteral">&quot;r&quot;</span>(oldval), <span class="stringliteral">&quot;r&quot;</span>(newval)              \</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;            : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;}</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga68f1ebfff49ba330ac04996d3e2b9df8"> 1035</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga68f1ebfff49ba330ac04996d3e2b9df8">__AMOSWAP_W</a>(<span class="keyword">volatile</span> uint32_t *addr, uint32_t newval)</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;{</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <span class="keyword">register</span> uint32_t result;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoswap.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(newval) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;}</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gac12ad95ec020f1c2c83c46231468a40e"> 1051</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gac12ad95ec020f1c2c83c46231468a40e">__AMOADD_W</a>(<span class="keyword">volatile</span> int32_t *addr, int32_t value)</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;{</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="keyword">register</span> int32_t result;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoadd.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;}</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga927482a006985e82d90512f19ea68f67"> 1067</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga927482a006985e82d90512f19ea68f67">__AMOAND_W</a>(<span class="keyword">volatile</span> int32_t *addr, int32_t value)</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;{</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="keyword">register</span> int32_t result;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoand.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;}</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gaa6f71a398756f05bbc1ef4b4a548174f"> 1083</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gaa6f71a398756f05bbc1ef4b4a548174f">__AMOOR_W</a>(<span class="keyword">volatile</span> int32_t *addr, int32_t value)</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;{</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <span class="keyword">register</span> int32_t result;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoor.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;}</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga69a2e79b90f42d82c236fae1aced5c73"> 1099</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga69a2e79b90f42d82c236fae1aced5c73">__AMOXOR_W</a>(<span class="keyword">volatile</span> int32_t *addr, int32_t value)</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;{</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <span class="keyword">register</span> int32_t result;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoxor.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;}</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga75a6dc5418991df25ef66de5e16dbd46"> 1115</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga75a6dc5418991df25ef66de5e16dbd46">__AMOMAXU_W</a>(<span class="keyword">volatile</span> uint32_t *addr, uint32_t value)</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;{</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <span class="keyword">register</span> uint32_t result;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomaxu.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;}</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga13034a453b85372f85974b178bd3ee6f"> 1131</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga13034a453b85372f85974b178bd3ee6f">__AMOMAX_W</a>(<span class="keyword">volatile</span> int32_t *addr, int32_t value)</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;{</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <span class="keyword">register</span> int32_t result;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomax.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;}</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#ga75515ac6719d3abca5030cb4fd2f4c2a"> 1147</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#ga75515ac6719d3abca5030cb4fd2f4c2a">__AMOMINU_W</a>(<span class="keyword">volatile</span> uint32_t *addr, uint32_t value)</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;{</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <span class="keyword">register</span> uint32_t result;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amominu.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;}</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group__NMSIS__Core__CPU__Intrinsic.html#gadd554cdf00f5417208433154e9c9228e"> 1163</a></span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t <a class="code" href="group__NMSIS__Core__CPU__Intrinsic.html#gadd554cdf00f5417208433154e9c9228e">__AMOMIN_W</a>(<span class="keyword">volatile</span> int32_t *addr, int32_t value)</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;{</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="keyword">register</span> int32_t result;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomin.w %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;}</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#if __RISCV_XLEN == 64</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __CAS_D(<span class="keyword">volatile</span> uint64_t *addr, uint64_t oldval, uint64_t newval)</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;{</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <span class="keyword">register</span> uint64_t result;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    <span class="keyword">register</span> uint64_t rc;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (                                \</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;            <span class="stringliteral">&quot;0:     lr.d %0, %2      \n&quot;</span>            \</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;            <span class="stringliteral">&quot;       bne  %0, %z3, 1f \n&quot;</span>            \</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;            <span class="stringliteral">&quot;       sc.d %1, %z4, %2 \n&quot;</span>            \</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;            <span class="stringliteral">&quot;       bnez %1, 0b      \n&quot;</span>            \</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;            <span class="stringliteral">&quot;1:\n&quot;</span>                                  \</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;            : <span class="stringliteral">&quot;=&amp;r&quot;</span>(result), <span class="stringliteral">&quot;=&amp;r&quot;</span>(rc), <span class="stringliteral">&quot;+A&quot;</span>(*addr) \</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;            : <span class="stringliteral">&quot;r&quot;</span>(oldval), <span class="stringliteral">&quot;r&quot;</span>(newval)              \</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;            : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;}</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __AMOSWAP_D(<span class="keyword">volatile</span> uint64_t *addr, uint64_t newval)</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;{</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="keyword">register</span> uint64_t result;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoswap.d %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(newval) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;}</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int64_t __AMOADD_D(<span class="keyword">volatile</span> int64_t *addr, int64_t value)</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;{</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="keyword">register</span> int64_t result;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoadd.d %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;}</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int64_t __AMOAND_D(<span class="keyword">volatile</span> int64_t *addr, int64_t value)</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;{</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <span class="keyword">register</span> int64_t result;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoand.d %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;}</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int64_t __AMOOR_D(<span class="keyword">volatile</span> int64_t *addr, int64_t value)</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;{</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="keyword">register</span> int64_t result;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoor.d %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;}</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int64_t __AMOXOR_D(<span class="keyword">volatile</span> int64_t *addr, int64_t value)</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;{</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <span class="keyword">register</span> int64_t result;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amoxor.d %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;}</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __AMOMAXU_D(<span class="keyword">volatile</span> uint64_t *addr, uint64_t value)</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;{</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <span class="keyword">register</span> uint64_t result;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomaxu.d %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;}</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int64_t __AMOMAX_D(<span class="keyword">volatile</span> int64_t *addr, int64_t value)</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;{</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <span class="keyword">register</span> int64_t result;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomax.d %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;}</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> uint64_t __AMOMINU_D(<span class="keyword">volatile</span> uint64_t *addr, uint64_t value)</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;{</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <span class="keyword">register</span> uint64_t result;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amominu.d %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;}</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<a class="code" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int64_t __AMOMIN_D(<span class="keyword">volatile</span> int64_t *addr, int64_t value)</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;{</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <span class="keyword">register</span> int64_t result;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;amomin.d %0, %2, %1&quot;</span> : \</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;            <span class="stringliteral">&quot;=r&quot;</span>(result), <span class="stringliteral">&quot;+A&quot;</span>(*addr) : <span class="stringliteral">&quot;r&quot;</span>(value) : <span class="stringliteral">&quot;memory&quot;</span>);</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    <span class="keywordflow">return</span> *addr;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;}</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __RISCV_XLEN == 64  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160; <span class="comment">/* End of Doxygen Group NMSIS_Core_CPU_Intrinsic */</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;}</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_FEATURE_BASE__ */</span><span class="preprocessor"></span></div><div class="ttc" id="unionCSR__MICFGINFO__Type_html_a420f1ef39fa0ce7165a4c22ab0a9696e"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html#a420f1ef39fa0ce7165a4c22ab0a9696e">CSR_MICFGINFO_Type::lm_ecc</a></div><div class="ttdeci">rv_csr_t lm_ecc</div><div class="ttdoc">ILM ECC present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00355">core_feature_base.h:355</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga7086e667c65affe87d2c32115193d736"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga7086e667c65affe87d2c32115193d736">CSR_MSTATUS</a></div><div class="ttdeci">#define CSR_MSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00399">riscv_encoding.h:399</a></div></div>
<div class="ttc" id="unionCSR__MFIOCFGINFO__Type_html_a1f0e485583d3413b162d757e37e7cbef"><div class="ttname"><a href="unionCSR__MFIOCFGINFO__Type.html#a1f0e485583d3413b162d757e37e7cbef">CSR_MFIOCFGINFO_Type::fio_size</a></div><div class="ttdeci">rv_csr_t fio_size</div><div class="ttdoc">FIO size, need to be 2^n size. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00398">core_feature_base.h:398</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga0755f3835c1d5788f99547c185dab2d2"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga0755f3835c1d5788f99547c185dab2d2">__get_rv_instret</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint64_t __get_rv_instret(void)</div><div class="ttdoc">Read whole 64 bits value of machine instruction-retired counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00634">core_feature_base.h:634</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a18e3e874f5d6e2f7bdeab8cf3caf657b"><div class="ttname"><a href="unionCSR__MISA__Type.html#a18e3e874f5d6e2f7bdeab8cf3caf657b">CSR_MISA_Type::_resreved3</a></div><div class="ttdeci">rv_csr_t _resreved3</div><div class="ttdoc">bit: 17 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00085">core_feature_base.h:85</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga639ad274fdb079a1219006725d772c6c"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga639ad274fdb079a1219006725d772c6c">__ECALL</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __ECALL(void)</div><div class="ttdoc">Environment Call Instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00754">core_feature_base.h:754</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_ad74583efcf15a844c3403f2e5623b8d3"><div class="ttname"><a href="unionCSR__MISA__Type.html#ad74583efcf15a844c3403f2e5623b8d3">CSR_MISA_Type::_reserved2</a></div><div class="ttdeci">rv_csr_t _reserved2</div><div class="ttdoc">bit: 14 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00082">core_feature_base.h:82</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_adfa269cf0add951fbec17e4ef58dfc1d"><div class="ttname"><a href="unionCSR__MISA__Type.html#adfa269cf0add951fbec17e4ef58dfc1d">CSR_MISA_Type::_reserved1</a></div><div class="ttdeci">rv_csr_t _reserved1</div><div class="ttdoc">bit: 10 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00078">core_feature_base.h:78</a></div></div>
<div class="ttc" id="unionCSR__MDLMCTL__Type_html_a2818a047f0411e86358ee943206000c1"><div class="ttname"><a href="unionCSR__MDLMCTL__Type.html#a2818a047f0411e86358ee943206000c1">CSR_MDLMCTL_Type::dlm_bpa</a></div><div class="ttdeci">rv_csr_t dlm_bpa</div><div class="ttdoc">DLM base address. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00317">core_feature_base.h:317</a></div></div>
<div class="ttc" id="unionCSR__MCAUSE__Type_html_a12e8d8f10c411011485f89d8c8096adb"><div class="ttname"><a href="unionCSR__MCAUSE__Type.html#a12e8d8f10c411011485f89d8c8096adb">CSR_MCAUSE_Type::mpil</a></div><div class="ttdeci">rv_csr_t mpil</div><div class="ttdoc">bit: 23..16 Previous interrupt level </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00166">core_feature_base.h:166</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_a1b0609a9cc0d369b71cb1b444905d8b8"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#a1b0609a9cc0d369b71cb1b444905d8b8">CSR_MCACHECTL_Type::ic_scpd_mod</a></div><div class="ttdeci">rv_csr_t ic_scpd_mod</div><div class="ttdoc">Scratchpad mode, 0: Scratchpad as ICache Data RAM, 1: Scratchpad as ILM SRAM. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00254">core_feature_base.h:254</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html">CSR_MCFGINFO_Type</a></div><div class="ttdoc">Union type to access MCFG_INFO CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00325">core_feature_base.h:325</a></div></div>
<div class="ttc" id="unionCSR__MMISCCTRL__Type_html_a17abdfbefca3554c1cf1f8c86a5c3925"><div class="ttname"><a href="unionCSR__MMISCCTRL__Type.html#a17abdfbefca3554c1cf1f8c86a5c3925">CSR_MMISCCTRL_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00243">core_feature_base.h:243</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_a4f186396041a45e5192b2884946694c3"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#a4f186396041a45e5192b2884946694c3">CSR_MCACHECTL_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00259">core_feature_base.h:259</a></div></div>
<div class="ttc" id="unionCSR__MCAUSE__Type_html_a71022f579628a81dc0ac558cbc513421"><div class="ttname"><a href="unionCSR__MCAUSE__Type.html#a71022f579628a81dc0ac558cbc513421">CSR_MCAUSE_Type::_reserved1</a></div><div class="ttdeci">rv_csr_t _reserved1</div><div class="ttdoc">bit: 26..24 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00167">core_feature_base.h:167</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga13034a453b85372f85974b178bd3ee6f"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga13034a453b85372f85974b178bd3ee6f">__AMOMAX_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE int32_t __AMOMAX_W(volatile int32_t *addr, int32_t value)</div><div class="ttdoc">Atomic signed MAX with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l01131">core_feature_base.h:1131</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a79e1df39597bf8184932682bba4e59b1"><div class="ttname"><a href="unionCSR__MISA__Type.html#a79e1df39597bf8184932682bba4e59b1">CSR_MISA_Type::s</a></div><div class="ttdeci">rv_csr_t s</div><div class="ttdoc">bit: 18 Supervisor mode implemented </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00086">core_feature_base.h:86</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00569">core_feature_base.h:569</a></div></div>
<div class="ttc" id="unionCSR__MDLMCTL__Type_html_afdd466303d9baded6a1f3808aa61a115"><div class="ttname"><a href="unionCSR__MDLMCTL__Type.html#afdd466303d9baded6a1f3808aa61a115">CSR_MDLMCTL_Type::dlm_ecc_excp_en</a></div><div class="ttdeci">rv_csr_t dlm_ecc_excp_en</div><div class="ttdoc">DLM ECC exception enable. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00314">core_feature_base.h:314</a></div></div>
<div class="ttc" id="unionCSR__MILMCTL__Type_html_a0568601f07d8122b6791cb832c3c43ec"><div class="ttname"><a href="unionCSR__MILMCTL__Type.html#a0568601f07d8122b6791cb832c3c43ec">CSR_MILMCTL_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00304">core_feature_base.h:304</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga5a7abfd3679706088142a50995c1bdb8"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga5a7abfd3679706088142a50995c1bdb8">CSR_MCYCLE</a></div><div class="ttdeci">#define CSR_MCYCLE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00439">riscv_encoding.h:439</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_ad127ca5673c61354060d7eb77f31ecb4"><div class="ttname"><a href="unionCSR__MISA__Type.html#ad127ca5673c61354060d7eb77f31ecb4">CSR_MISA_Type::x</a></div><div class="ttdeci">rv_csr_t x</div><div class="ttdoc">bit: 23 Non-standard extensions present </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00091">core_feature_base.h:91</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga69a2e79b90f42d82c236fae1aced5c73"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga69a2e79b90f42d82c236fae1aced5c73">__AMOXOR_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE int32_t __AMOXOR_W(volatile int32_t *addr, int32_t value)</div><div class="ttdoc">Atomic XOR with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l01099">core_feature_base.h:1099</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a388f9e4fdb069e9c0f3853ef8f9f3a04"><div class="ttname"><a href="unionCSR__MISA__Type.html#a388f9e4fdb069e9c0f3853ef8f9f3a04">CSR_MISA_Type::i</a></div><div class="ttdeci">rv_csr_t i</div><div class="ttdoc">bit: 8 RV32I/64I/128I base ISA </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00076">core_feature_base.h:76</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html_adb720ece0db9e5c82b381a6af4944fea"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html#adb720ece0db9e5c82b381a6af4944fea">CSR_MCFGINFO_Type::dlm</a></div><div class="ttdeci">rv_csr_t dlm</div><div class="ttdoc">DLM present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00335">core_feature_base.h:335</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html_abbcd95938dd7523fe44c94f88fc2772b"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html#abbcd95938dd7523fe44c94f88fc2772b">CSR_MCFGINFO_Type::dcache</a></div><div class="ttdeci">rv_csr_t dcache</div><div class="ttdoc">DCache present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00337">core_feature_base.h:337</a></div></div>
<div class="ttc" id="unionCSR__MFIOCFGINFO__Type_html_abd5dbf580d3e19843d2cbef403a4cb58"><div class="ttname"><a href="unionCSR__MFIOCFGINFO__Type.html#abd5dbf580d3e19843d2cbef403a4cb58">CSR_MFIOCFGINFO_Type::fio_bpa</a></div><div class="ttdeci">rv_csr_t fio_bpa</div><div class="ttdoc">FIO base address. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00400">core_feature_base.h:400</a></div></div>
<div class="ttc" id="unionCSR__MDLMCTL__Type_html_a649937c80a8243f16fdd2194d019bacb"><div class="ttname"><a href="unionCSR__MDLMCTL__Type.html#a649937c80a8243f16fdd2194d019bacb">CSR_MDLMCTL_Type::dlm_ecc_en</a></div><div class="ttdeci">rv_csr_t dlm_ecc_en</div><div class="ttdoc">DLM ECC eanble. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00313">core_feature_base.h:313</a></div></div>
<div class="ttc" id="unionCSR__MECCCODE__Type_html_a5f360471c0c32ea33589a76118b8beac"><div class="ttname"><a href="unionCSR__MECCCODE__Type.html#a5f360471c0c32ea33589a76118b8beac">CSR_MECCCODE_Type::_reserved2</a></div><div class="ttdeci">rv_csr_t _reserved2</div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00426">core_feature_base.h:426</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga9df58a7326fee34b546cae7d7d6e6de3"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga9df58a7326fee34b546cae7d7d6e6de3">__SW</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __SW(volatile void *addr, uint32_t val)</div><div class="ttdoc">Write 32bit value to address (32 bit) </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00982">core_feature_base.h:982</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_a73cc081f5608c93a0afc796f9512a84a"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#a73cc081f5608c93a0afc796f9512a84a">CSR_MCACHECTL_Type::_reserved1</a></div><div class="ttdeci">rv_csr_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00265">core_feature_base.h:265</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a293b7c69518f3fd68f566485d50e83e2"><div class="ttname"><a href="unionCSR__MISA__Type.html#a293b7c69518f3fd68f566485d50e83e2">CSR_MISA_Type::q</a></div><div class="ttdeci">rv_csr_t q</div><div class="ttdoc">bit: 16 Quad-precision floating-point extension </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00084">core_feature_base.h:84</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_ae8ca70d836ff92b95d206e681d081329"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#ae8ca70d836ff92b95d206e681d081329">CSR_MSTATUS_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdoc">bit: 0 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00123">core_feature_base.h:123</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga1a1db7d1454df1cf7b1214d18349cac1"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga1a1db7d1454df1cf7b1214d18349cac1">__set_wfi_sleepmode</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __set_wfi_sleepmode(WFI_SleepMode_Type mode)</div><div class="ttdoc">Set Sleep mode of WFI. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00774">core_feature_base.h:774</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html_aae8758186672b5ef00e04346322e2fe9"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html#aae8758186672b5ef00e04346322e2fe9">CSR_MCFGINFO_Type::ilm</a></div><div class="ttdeci">rv_csr_t ilm</div><div class="ttdoc">ILM present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00334">core_feature_base.h:334</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html_adca07e70d18b1ff255415c6addcec359"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#adca07e70d18b1ff255415c6addcec359">CSR_MDCFGINFO_Type::lm_size</a></div><div class="ttdeci">rv_csr_t lm_size</div><div class="ttdoc">DLM size, need to be 2^n size. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00371">core_feature_base.h:371</a></div></div>
<div class="ttc" id="unionCSR__MSAVESTATUS__Type_html_a8e050bc641728ef17037ab95a2b64293"><div class="ttname"><a href="unionCSR__MSAVESTATUS__Type.html#a8e050bc641728ef17037ab95a2b64293">CSR_MSAVESTATUS_Type::_reserved2</a></div><div class="ttdeci">rv_csr_t _reserved2</div><div class="ttdoc">bit: 16..31 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00286">core_feature_base.h:286</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_a86e99f8eeffa4d51b4947d0f2f458397"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#a86e99f8eeffa4d51b4947d0f2f458397">CSR_MCACHECTL_Type::ic_ecc_en</a></div><div class="ttdeci">rv_csr_t ic_ecc_en</div><div class="ttdoc">I-Cache ECC enable. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00255">core_feature_base.h:255</a></div></div>
<div class="ttc" id="unionCSR__MPPICFGINFO__Type_html_a3acaa252a892479c3374d93f3cbe136b"><div class="ttname"><a href="unionCSR__MPPICFGINFO__Type.html#a3acaa252a892479c3374d93f3cbe136b">CSR_MPPICFGINFO_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00389">core_feature_base.h:389</a></div></div>
<div class="ttc" id="unionCSR__MMISCCTRL__Type_html_aa6e5c778c686f03d8b7f050bb6558f73"><div class="ttname"><a href="unionCSR__MMISCCTRL__Type.html#aa6e5c778c686f03d8b7f050bb6558f73">CSR_MMISCCTRL_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdoc">bit: 0..2 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00231">core_feature_base.h:231</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html_a1a0b0e69e1a487c28babba52092e2940"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html#a1a0b0e69e1a487c28babba52092e2940">CSR_MCFGINFO_Type::icache</a></div><div class="ttdeci">rv_csr_t icache</div><div class="ttdoc">ICache present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00336">core_feature_base.h:336</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga5b4c34e720fb0c9e939540333dd640e6"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga5b4c34e720fb0c9e939540333dd640e6">__FENCE_I</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __FENCE_I(void)</div><div class="ttdoc">Fence.i Instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00868">core_feature_base.h:868</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a25171c57dba66f92acc7166020e095cd"><div class="ttname"><a href="unionCSR__MISA__Type.html#a25171c57dba66f92acc7166020e095cd">CSR_MISA_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">bit: 3 Double-precision floating-point extension </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00071">core_feature_base.h:71</a></div></div>
<div class="ttc" id="unionCSR__MDLMCTL__Type_html_a32b840f5de8f452ac8ed32b2bac1b3d1"><div class="ttname"><a href="unionCSR__MDLMCTL__Type.html#a32b840f5de8f452ac8ed32b2bac1b3d1">CSR_MDLMCTL_Type::dlm_rwecc</a></div><div class="ttdeci">rv_csr_t dlm_rwecc</div><div class="ttdoc">Control mecc_code write to dlm, simulate error injection. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00315">core_feature_base.h:315</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga08a0019225f8ecc2e0a5bdcefa77ec6f"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga08a0019225f8ecc2e0a5bdcefa77ec6f">__LH</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint16_t __LH(volatile void *addr)</div><div class="ttdoc">Load 16bit value from address (16 bit) </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00916">core_feature_base.h:916</a></div></div>
<div class="ttc" id="unionCSR__MSAVESTATUS__Type_html_a98cbf02beb8dc8fc1eee27ada6ebf5a4"><div class="ttname"><a href="unionCSR__MSAVESTATUS__Type.html#a98cbf02beb8dc8fc1eee27ada6ebf5a4">CSR_MSAVESTATUS_Type::ptyp2</a></div><div class="ttdeci">rv_csr_t ptyp2</div><div class="ttdoc">bit: 14..15 NMI/exception type of before second nestting </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00282">core_feature_base.h:282</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html_a0cabeec34cf8e2a11c9c59221f855164"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html#a0cabeec34cf8e2a11c9c59221f855164">CSR_MCFGINFO_Type::tee</a></div><div class="ttdeci">rv_csr_t tee</div><div class="ttdoc">TEE present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00327">core_feature_base.h:327</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_ad6ccdd78fc15b0b10a9e82e3c25dd98a"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#ad6ccdd78fc15b0b10a9e82e3c25dd98a">CSR_MSTATUS_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00141">core_feature_base.h:141</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_a9d5d7b260d563a82fad02c6940902ef0"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#a9d5d7b260d563a82fad02c6940902ef0">CSR_MSTATUS_Type::_reserved6</a></div><div class="ttdeci">rv_csr_t _reserved6</div><div class="ttdoc">bit: 19..30 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00137">core_feature_base.h:137</a></div></div>
<div class="ttc" id="unionCSR__MECCCODE__Type_html_a3de5a1b1edf2ca4f244fb8f949fe3467"><div class="ttname"><a href="unionCSR__MECCCODE__Type.html#a3de5a1b1edf2ca4f244fb8f949fe3467">CSR_MECCCODE_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00428">core_feature_base.h:428</a></div></div>
<div class="ttc" id="unionCSR__MFIOCFGINFO__Type_html_a5c2b9f4806e17df73af867d7e9c41d52"><div class="ttname"><a href="unionCSR__MFIOCFGINFO__Type.html#a5c2b9f4806e17df73af867d7e9c41d52">CSR_MFIOCFGINFO_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00402">core_feature_base.h:402</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga16f715797bba0ac2ed2e1820c63443cd"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga16f715797bba0ac2ed2e1820c63443cd">__disable_all_counter</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __disable_all_counter(void)</div><div class="ttdoc">Disable MCYCLE &amp; MINSTRET counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00845">core_feature_base.h:845</a></div></div>
<div class="ttc" id="unionCSR__MFIOCFGINFO__Type_html"><div class="ttname"><a href="unionCSR__MFIOCFGINFO__Type.html">CSR_MFIOCFGINFO_Type</a></div><div class="ttdoc">Union type to access MFIOCFG_INFO CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00395">core_feature_base.h:395</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga75515ac6719d3abca5030cb4fd2f4c2a"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga75515ac6719d3abca5030cb4fd2f4c2a">__AMOMINU_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __AMOMINU_W(volatile uint32_t *addr, uint32_t value)</div><div class="ttdoc">Atomic unsigned MIN with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l01147">core_feature_base.h:1147</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html_a43cdb8bb44c25bfc5eb829a4bf3718c3"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html#a43cdb8bb44c25bfc5eb829a4bf3718c3">CSR_MCFGINFO_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00338">core_feature_base.h:338</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_ab2648a5652adc6cd1dd02e3e47d4cd87"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#ab2648a5652adc6cd1dd02e3e47d4cd87">CSR_MSTATUS_Type::xs</a></div><div class="ttdeci">rv_csr_t xs</div><div class="ttdoc">bit: XS status flag </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00134">core_feature_base.h:134</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Registers_html_ga768dc3bf3c5e4e75e117c4a053b6d0f7"><div class="ttname"><a href="group__NMSIS__Core__Registers.html#ga768dc3bf3c5e4e75e117c4a053b6d0f7">__RISCV_XLEN</a></div><div class="ttdeci">#define __RISCV_XLEN</div><div class="ttdoc">Refer to the width of an integer register in bits(either 32 or 64) </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00041">core_feature_base.h:41</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_a3c5132f10bbe90eef8a8256edd1e2907"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#a3c5132f10bbe90eef8a8256edd1e2907">CSR_MSTATUS_Type::_reserved3</a></div><div class="ttdeci">rv_csr_t _reserved3</div><div class="ttdoc">bit: Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00129">core_feature_base.h:129</a></div></div>
<div class="ttc" id="unionCSR__MDCAUSE__Type_html_afb35b39064208f0ebcba3d508899178d"><div class="ttname"><a href="unionCSR__MDCAUSE__Type.html#afb35b39064208f0ebcba3d508899178d">CSR_MDCAUSE_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdoc">bit: 2..XLEN-1 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00221">core_feature_base.h:221</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html"><div class="ttname"><a href="unionCSR__MISA__Type.html">CSR_MISA_Type</a></div><div class="ttdoc">Union type to access MISA CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00066">core_feature_base.h:66</a></div></div>
<div class="ttc" id="unionCSR__MECCCODE__Type_html_ae1440a1a88e3b3e63b7f8c1e27cd83af"><div class="ttname"><a href="unionCSR__MECCCODE__Type.html#ae1440a1a88e3b3e63b7f8c1e27cd83af">CSR_MECCCODE_Type::sramid</a></div><div class="ttdeci">rv_csr_t sramid</div><div class="ttdoc">Indicate 1bit ECC error, software can clear these bits. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00425">core_feature_base.h:425</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html">CSR_MSTATUS_Type</a></div><div class="ttdoc">Union type to access MSTATUS CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00106">core_feature_base.h:106</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_a4b815d0133f4cd0dee7a321028800caf"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#a4b815d0133f4cd0dee7a321028800caf">CSR_MCACHECTL_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00267">core_feature_base.h:267</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga20aa60b214851659e139accdc108f131"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga20aa60b214851659e139accdc108f131">WFE_WFE</a></div><div class="ttdeci">#define WFE_WFE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00153">riscv_encoding.h:153</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga2299877e4ba3e162ca9dbabd6e0abef6"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga2299877e4ba3e162ca9dbabd6e0abef6">__disable_irq</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __disable_irq(void)</div><div class="ttdoc">Disable IRQ Interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00596">core_feature_base.h:596</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html_a75f76b3f8eea0ed1ff1e358f639a8db5"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html#a75f76b3f8eea0ed1ff1e358f639a8db5">CSR_MICFGINFO_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00352">core_feature_base.h:352</a></div></div>
<div class="ttc" id="unionCSR__MSAVESTATUS__Type_html_a507ac66274667f23d4c1c8fb175456b0"><div class="ttname"><a href="unionCSR__MSAVESTATUS__Type.html#a507ac66274667f23d4c1c8fb175456b0">CSR_MSAVESTATUS_Type::mpp2</a></div><div class="ttdeci">rv_csr_t mpp2</div><div class="ttdoc">bit: 9..10 privilede mode of second level NMI/exception nestting </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00280">core_feature_base.h:280</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html_aff4ecb10cddcc291ee6ab6070de0d1a6"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html#aff4ecb10cddcc291ee6ab6070de0d1a6">CSR_MCFGINFO_Type::fio</a></div><div class="ttdeci">rv_csr_t fio</div><div class="ttdoc">FIO present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00331">core_feature_base.h:331</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga9643607a23d4bc6a50a562d0a1f5a8f3"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9643607a23d4bc6a50a562d0a1f5a8f3">CSR_MCOUNTINHIBIT</a></div><div class="ttdeci">#define CSR_MCOUNTINHIBIT</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00609">riscv_encoding.h:609</a></div></div>
<div class="ttc" id="unionCSR__MSAVESTATUS__Type_html_a60c203ffddd944222ed36856c707b51c"><div class="ttname"><a href="unionCSR__MSAVESTATUS__Type.html#a60c203ffddd944222ed36856c707b51c">CSR_MSAVESTATUS_Type::_reserved1</a></div><div class="ttdeci">rv_csr_t _reserved1</div><div class="ttdoc">bit: 11..13 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00281">core_feature_base.h:281</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html_aeaab24911ca8c0c5dd80d2daffe88c8c"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html#aeaab24911ca8c0c5dd80d2daffe88c8c">CSR_MICFGINFO_Type::lm_xonly</a></div><div class="ttdeci">rv_csr_t lm_xonly</div><div class="ttdoc">ILM Execute only permission. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00354">core_feature_base.h:354</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_a2da21bb426da143dfba005be019592b3"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#a2da21bb426da143dfba005be019592b3">CSR_MSTATUS_Type::spie</a></div><div class="ttdeci">rv_csr_t spie</div><div class="ttdoc">bit: 3 Supervisor Privilede mode interrupt enable flag </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00128">core_feature_base.h:128</a></div></div>
<div class="ttc" id="unionCSR__MILMCTL__Type_html_a7507f7d08202fed762566b3cbd6984b1"><div class="ttname"><a href="unionCSR__MILMCTL__Type.html#a7507f7d08202fed762566b3cbd6984b1">CSR_MILMCTL_Type::ilm_ecc_excp_en</a></div><div class="ttdeci">rv_csr_t ilm_ecc_excp_en</div><div class="ttdoc">ILM ECC exception enable. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00299">core_feature_base.h:299</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga85ee6d049f3b807b7c5f37513f6b95bd"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga85ee6d049f3b807b7c5f37513f6b95bd">__SB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __SB(volatile void *addr, uint8_t val)</div><div class="ttdoc">Write 8bit value to address (8 bit) </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00960">core_feature_base.h:960</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga204b84adcbccada25ecd7aff3c5a31f5"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga204b84adcbccada25ecd7aff3c5a31f5">CSR_MINSTRET</a></div><div class="ttdeci">#define CSR_MINSTRET</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00440">riscv_encoding.h:440</a></div></div>
<div class="ttc" id="unionCSR__MMISCCTRL__Type_html_abfbd87cd64cdc521f49d43ab17c7dd7a"><div class="ttname"><a href="unionCSR__MMISCCTRL__Type.html#abfbd87cd64cdc521f49d43ab17c7dd7a">CSR_MMISCCTRL_Type::misalign</a></div><div class="ttdeci">rv_csr_t misalign</div><div class="ttdoc">bit: 6 misaligned access support flag </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00234">core_feature_base.h:234</a></div></div>
<div class="ttc" id="unionCSR__MSAVESTATUS__Type_html_a5d06b2cf1ffb09a323db34953a1a1117"><div class="ttname"><a href="unionCSR__MSAVESTATUS__Type.html#a5d06b2cf1ffb09a323db34953a1a1117">CSR_MSAVESTATUS_Type::mpp1</a></div><div class="ttdeci">rv_csr_t mpp1</div><div class="ttdoc">bit: 1..2 privilede mode of fisrt level NMI/exception nestting </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00276">core_feature_base.h:276</a></div></div>
<div class="ttc" id="unionCSR__MDCAUSE__Type_html_aea660f37d75c94912e4d9aeb883885e0"><div class="ttname"><a href="unionCSR__MDCAUSE__Type.html#aea660f37d75c94912e4d9aeb883885e0">CSR_MDCAUSE_Type::mdcause</a></div><div class="ttdeci">rv_csr_t mdcause</div><div class="ttdoc">bit: 0..1 More detailed exception information as MCAUSE supplement </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00220">core_feature_base.h:220</a></div></div>
<div class="ttc" id="unionCSR__MSUBM__Type_html_a1bea0e7308519e40a3134f8d92bca435"><div class="ttname"><a href="unionCSR__MSUBM__Type.html#a1bea0e7308519e40a3134f8d92bca435">CSR_MSUBM_Type::typ</a></div><div class="ttdeci">rv_csr_t typ</div><div class="ttdoc">bit: 6..7 current trap type </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00204">core_feature_base.h:204</a></div></div>
<div class="ttc" id="unionCSR__MPPICFGINFO__Type_html_a0231d5290407e502a3beeae1446ada69"><div class="ttname"><a href="unionCSR__MPPICFGINFO__Type.html#a0231d5290407e502a3beeae1446ada69">CSR_MPPICFGINFO_Type::ppi_bpa</a></div><div class="ttdeci">rv_csr_t ppi_bpa</div><div class="ttdoc">PPI base address. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00387">core_feature_base.h:387</a></div></div>
<div class="ttc" id="unionCSR__MECCCODE__Type_html_ae0f74ab89c67ddddee98564a153c9b7b"><div class="ttname"><a href="unionCSR__MECCCODE__Type.html#ae0f74ab89c67ddddee98564a153c9b7b">CSR_MECCCODE_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00422">core_feature_base.h:422</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html_ab3ce74a5f243a63facff399be7643d89"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#ab3ce74a5f243a63facff399be7643d89">CSR_MDCFGINFO_Type::lsize</a></div><div class="ttdeci">rv_csr_t lsize</div><div class="ttdoc">D-Cache line size. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00368">core_feature_base.h:368</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a4256c5f7bf0017aa46de265af7ad2e73"><div class="ttname"><a href="unionCSR__MISA__Type.html#a4256c5f7bf0017aa46de265af7ad2e73">CSR_MISA_Type::j</a></div><div class="ttdeci">rv_csr_t j</div><div class="ttdoc">bit: 9 Tentatively reserved for Dynamically Translated Languages extension </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00077">core_feature_base.h:77</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_a3f2fb6067e213b937b77c8c72b5a2793"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#a3f2fb6067e213b937b77c8c72b5a2793">CSR_MSTATUS_Type::_reserved1</a></div><div class="ttdeci">rv_csr_t _reserved1</div><div class="ttdoc">bit: 2 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00125">core_feature_base.h:125</a></div></div>
<div class="ttc" id="unionCSR__MDCAUSE__Type_html_ad6457904e00ed5093adaf60dc65a478c"><div class="ttname"><a href="unionCSR__MDCAUSE__Type.html#ad6457904e00ed5093adaf60dc65a478c">CSR_MDCAUSE_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00223">core_feature_base.h:223</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gadba90c4a57befeb5e4f739295af55e73"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gadba90c4a57befeb5e4f739295af55e73">__enable_mcycle_counter</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __enable_mcycle_counter(void)</div><div class="ttdoc">Enable MCYCLE counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00795">core_feature_base.h:795</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a8bf50ec00d685519fd3238a4b2222b50"><div class="ttname"><a href="unionCSR__MISA__Type.html#a8bf50ec00d685519fd3238a4b2222b50">CSR_MISA_Type::t</a></div><div class="ttdeci">rv_csr_t t</div><div class="ttdoc">bit: 19 Tentatively reserved for Transactional Memory extension </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00087">core_feature_base.h:87</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_affcb644a18834c71c22c7a3d0717d3f3"><div class="ttname"><a href="unionCSR__MISA__Type.html#affcb644a18834c71c22c7a3d0717d3f3">CSR_MISA_Type::c</a></div><div class="ttdeci">rv_csr_t c</div><div class="ttdoc">bit: 2 Compressed extension </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00070">core_feature_base.h:70</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga9852d0d6221b272f8f5290c3445ee1ba"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9852d0d6221b272f8f5290c3445ee1ba">CSR_WFE</a></div><div class="ttdeci">#define CSR_WFE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00639">riscv_encoding.h:639</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html_ab8e47775ac97141dd90469564c99f598"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html#ab8e47775ac97141dd90469564c99f598">CSR_MICFGINFO_Type::cache_ecc</a></div><div class="ttdeci">rv_csr_t cache_ecc</div><div class="ttdoc">I-Cache ECC present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00351">core_feature_base.h:351</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga75a6dc5418991df25ef66de5e16dbd46"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga75a6dc5418991df25ef66de5e16dbd46">__AMOMAXU_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __AMOMAXU_W(volatile uint32_t *addr, uint32_t value)</div><div class="ttdoc">Atomic unsigned MAX with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l01115">core_feature_base.h:1115</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga8bc0687a967ccba8e8adbe7abe5fe2f7"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga8bc0687a967ccba8e8adbe7abe5fe2f7">__WFI</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __WFI(void)</div><div class="ttdoc">Wait For Interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00716">core_feature_base.h:716</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html_a63fec79c30424766b3597579b9a06f0e"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html#a63fec79c30424766b3597579b9a06f0e">CSR_MCFGINFO_Type::plic</a></div><div class="ttdeci">rv_csr_t plic</div><div class="ttdoc">PLIC present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00330">core_feature_base.h:330</a></div></div>
<div class="ttc" id="unionCSR__MPPICFGINFO__Type_html_a0eb2a7df3561ad735893f146d2a8486c"><div class="ttname"><a href="unionCSR__MPPICFGINFO__Type.html#a0eb2a7df3561ad735893f146d2a8486c">CSR_MPPICFGINFO_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00384">core_feature_base.h:384</a></div></div>
<div class="ttc" id="unionCSR__MILMCTL__Type_html_a77cb8ee0a260c92560375825903c791b"><div class="ttname"><a href="unionCSR__MILMCTL__Type.html#a77cb8ee0a260c92560375825903c791b">CSR_MILMCTL_Type::ilm_rwecc</a></div><div class="ttdeci">rv_csr_t ilm_rwecc</div><div class="ttdoc">Control mecc_code write to ilm, simulate error injection. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00300">core_feature_base.h:300</a></div></div>
<div class="ttc" id="unionCSR__MTVEC__Type_html_aaedacb992928db5f3486342eadf944e8"><div class="ttname"><a href="unionCSR__MTVEC__Type.html#aaedacb992928db5f3486342eadf944e8">CSR_MTVEC_Type::mode</a></div><div class="ttdeci">rv_csr_t mode</div><div class="ttdoc">bit: 0..5 interrupt mode control </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00149">core_feature_base.h:149</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_ac62d18e3aea0b24660201b2e029cdb6c"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#ac62d18e3aea0b24660201b2e029cdb6c">CSR_MCACHECTL_Type::ic_ecc_excp_en</a></div><div class="ttdeci">rv_csr_t ic_ecc_excp_en</div><div class="ttdoc">I-Cache 2bit ECC error exception enable. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00256">core_feature_base.h:256</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga3113efdf11b109a9cbd50fae783d1adc"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga3113efdf11b109a9cbd50fae783d1adc">__NOP</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __NOP(void)</div><div class="ttdoc">NOP Instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00702">core_feature_base.h:702</a></div></div>
<div class="ttc" id="unionCSR__MPPICFGINFO__Type_html_a3651fb2680625f58d1f89dedcd4e4893"><div class="ttname"><a href="unionCSR__MPPICFGINFO__Type.html#a3651fb2680625f58d1f89dedcd4e4893">CSR_MPPICFGINFO_Type::ppi_size</a></div><div class="ttdeci">rv_csr_t ppi_size</div><div class="ttdoc">PPI size, need to be 2^n size. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00385">core_feature_base.h:385</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html_a95f943b3ddce6a9e910d75da888d9d23"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html#a95f943b3ddce6a9e910d75da888d9d23">CSR_MICFGINFO_Type::_reserved1</a></div><div class="ttdeci">rv_csr_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00356">core_feature_base.h:356</a></div></div>
<div class="ttc" id="unionCSR__MECCCODE__Type_html_a8f0640f2f7cd3312e462c9692121ed22"><div class="ttname"><a href="unionCSR__MECCCODE__Type.html#a8f0640f2f7cd3312e462c9692121ed22">CSR_MECCCODE_Type::code</a></div><div class="ttdeci">rv_csr_t code</div><div class="ttdoc">Used to inject ECC check code. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00421">core_feature_base.h:421</a></div></div>
<div class="ttc" id="unionCSR__MSAVESTATUS__Type_html"><div class="ttname"><a href="unionCSR__MSAVESTATUS__Type.html">CSR_MSAVESTATUS_Type</a></div><div class="ttdoc">Union type to access MSAVESTATUS CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00273">core_feature_base.h:273</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaa59d1f570770dc3be6cd493cbb5a12e4"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaa59d1f570770dc3be6cd493cbb5a12e4">CSR_MINSTRETH</a></div><div class="ttdeci">#define CSR_MINSTRETH</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00538">riscv_encoding.h:538</a></div></div>
<div class="ttc" id="unionCSR__MDLMCTL__Type_html_af387f099dd532d49257a478b27123b52"><div class="ttname"><a href="unionCSR__MDLMCTL__Type.html#af387f099dd532d49257a478b27123b52">CSR_MDLMCTL_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00319">core_feature_base.h:319</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga675e4d52a85bafc0a1663cf2f431583a"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga675e4d52a85bafc0a1663cf2f431583a">MCOUNTINHIBIT_CY</a></div><div class="ttdeci">#define MCOUNTINHIBIT_CY</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00158">riscv_encoding.h:158</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a24a555a6f05561ed548f05b37ad48df9"><div class="ttname"><a href="unionCSR__MISA__Type.html#a24a555a6f05561ed548f05b37ad48df9">CSR_MISA_Type::v</a></div><div class="ttdeci">rv_csr_t v</div><div class="ttdoc">bit: 21 Tentatively reserved for Vector extension </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00089">core_feature_base.h:89</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html_a73946e52a5708c7b47db9cd06d913838"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html#a73946e52a5708c7b47db9cd06d913838">CSR_MCFGINFO_Type::clic</a></div><div class="ttdeci">rv_csr_t clic</div><div class="ttdoc">CLIC present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00329">core_feature_base.h:329</a></div></div>
<div class="ttc" id="unionCSR__MECCCODE__Type_html_a1405a793cf94059253bc6447436fcf66"><div class="ttname"><a href="unionCSR__MECCCODE__Type.html#a1405a793cf94059253bc6447436fcf66">CSR_MECCCODE_Type::_reserved1</a></div><div class="ttdeci">rv_csr_t _reserved1</div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00424">core_feature_base.h:424</a></div></div>
<div class="ttc" id="unionCSR__MSUBM__Type_html"><div class="ttname"><a href="unionCSR__MSUBM__Type.html">CSR_MSUBM_Type</a></div><div class="ttdoc">Union type to access MSUBM CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00201">core_feature_base.h:201</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga927482a006985e82d90512f19ea68f67"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga927482a006985e82d90512f19ea68f67">__AMOAND_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE int32_t __AMOAND_W(volatile int32_t *addr, int32_t value)</div><div class="ttdoc">Atomic And with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l01067">core_feature_base.h:1067</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_a5319b79ff9ccab347d70716fc7ad5bf5"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#a5319b79ff9ccab347d70716fc7ad5bf5">CSR_MSTATUS_Type::mprv</a></div><div class="ttdeci">rv_csr_t mprv</div><div class="ttdoc">bit: Machine mode PMP </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00135">core_feature_base.h:135</a></div></div>
<div class="ttc" id="unionCSR__MCOUNTINHIBIT__Type_html"><div class="ttname"><a href="unionCSR__MCOUNTINHIBIT__Type.html">CSR_MCOUNTINHIBIT_Type</a></div><div class="ttdoc">Union type to access MCOUNTINHIBIT CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00184">core_feature_base.h:184</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_a84b8a5a58cf75f886b21a90763ec2f86"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#a84b8a5a58cf75f886b21a90763ec2f86">CSR_MCACHECTL_Type::dc_ecc_excp_en</a></div><div class="ttdeci">rv_csr_t dc_ecc_excp_en</div><div class="ttdoc">D-Cache 2bit ECC error exception enable. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00262">core_feature_base.h:262</a></div></div>
<div class="ttc" id="unionCSR__MDLMCTL__Type_html_a178d709c71080cf5977c08734963c2f6"><div class="ttname"><a href="unionCSR__MDLMCTL__Type.html#a178d709c71080cf5977c08734963c2f6">CSR_MDLMCTL_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00316">core_feature_base.h:316</a></div></div>
<div class="ttc" id="unionCSR__MFIOCFGINFO__Type_html_a19c4f0a9343bbb22d854c96b16f8a83f"><div class="ttname"><a href="unionCSR__MFIOCFGINFO__Type.html#a19c4f0a9343bbb22d854c96b16f8a83f">CSR_MFIOCFGINFO_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00397">core_feature_base.h:397</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html_a124f5dd34305eceb2fe7444328b714c2"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html#a124f5dd34305eceb2fe7444328b714c2">CSR_MICFGINFO_Type::lm_size</a></div><div class="ttdeci">rv_csr_t lm_size</div><div class="ttdoc">ILM size, need to be 2^n size. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00353">core_feature_base.h:353</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_gae8693a1f795a0f752391c609ce011cbf"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#gae8693a1f795a0f752391c609ce011cbf">MCOUNTINHIBIT_IR</a></div><div class="ttdeci">#define MCOUNTINHIBIT_IR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00157">riscv_encoding.h:157</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_a07006b8b4c0dc88ca1e1a2145a9bce36"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#a07006b8b4c0dc88ca1e1a2145a9bce36">CSR_MSTATUS_Type::sd</a></div><div class="ttdeci">rv_csr_t sd</div><div class="ttdoc">bit: Dirty status for XS or FS </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00138">core_feature_base.h:138</a></div></div>
<div class="ttc" id="unionCSR__MTVEC__Type_html"><div class="ttname"><a href="unionCSR__MTVEC__Type.html">CSR_MTVEC_Type</a></div><div class="ttdoc">Union type to access MTVEC CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00147">core_feature_base.h:147</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a7d03318d070023b589d0493a6fc0c77c"><div class="ttname"><a href="unionCSR__MISA__Type.html#a7d03318d070023b589d0493a6fc0c77c">CSR_MISA_Type::a</a></div><div class="ttdeci">rv_csr_t a</div><div class="ttdoc">bit: 0 Atomic extension </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00068">core_feature_base.h:68</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gaf898279e3db81302391a698214744865"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gaf898279e3db81302391a698214744865">__LW</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __LW(volatile void *addr)</div><div class="ttdoc">Load 32bit value from address (32 bit) </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00930">core_feature_base.h:930</a></div></div>
<div class="ttc" id="unionCSR__MSAVESTATUS__Type_html_abe13779fb93f296a38bc80cc75d7ffbc"><div class="ttname"><a href="unionCSR__MSAVESTATUS__Type.html#abe13779fb93f296a38bc80cc75d7ffbc">CSR_MSAVESTATUS_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdoc">bit: 3..5 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00277">core_feature_base.h:277</a></div></div>
<div class="ttc" id="unionCSR__MCAUSE__Type_html_ae5bdc279496969b722055aae0c118460"><div class="ttname"><a href="unionCSR__MCAUSE__Type.html#ae5bdc279496969b722055aae0c118460">CSR_MCAUSE_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00178">core_feature_base.h:178</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a26cef3a380cffa72dea68b994a3acc3f">WFI_DEEP_SLEEP</a></div><div class="ttdoc">Deep sleep mode, the core_clk and core_ano_clk will poweroff. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00764">core_feature_base.h:764</a></div></div>
<div class="ttc" id="unionCSR__MFIOCFGINFO__Type_html_aa96095fc84dafdb6399212fccb2aa26e"><div class="ttname"><a href="unionCSR__MFIOCFGINFO__Type.html#aa96095fc84dafdb6399212fccb2aa26e">CSR_MFIOCFGINFO_Type::_reserved1</a></div><div class="ttdeci">rv_csr_t _reserved1</div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00399">core_feature_base.h:399</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a1aeda1a8f5b0920ce7fb005fd45851b1"><div class="ttname"><a href="unionCSR__MISA__Type.html#a1aeda1a8f5b0920ce7fb005fd45851b1">CSR_MISA_Type::p</a></div><div class="ttdeci">rv_csr_t p</div><div class="ttdoc">bit: 15 Tentatively reserved for Packed-SIMD extension </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00083">core_feature_base.h:83</a></div></div>
<div class="ttc" id="unionCSR__MCAUSE__Type_html_a4c04623f4c35a7b546e42c0b39d37d5e"><div class="ttname"><a href="unionCSR__MCAUSE__Type.html#a4c04623f4c35a7b546e42c0b39d37d5e">CSR_MCAUSE_Type::mpie</a></div><div class="ttdeci">rv_csr_t mpie</div><div class="ttdoc">bit: 27 Interrupt enable flag before enter interrupt </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00168">core_feature_base.h:168</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga68f1ebfff49ba330ac04996d3e2b9df8"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga68f1ebfff49ba330ac04996d3e2b9df8">__AMOSWAP_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __AMOSWAP_W(volatile uint32_t *addr, uint32_t newval)</div><div class="ttdoc">Atomic Swap 32bit value into memory. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l01035">core_feature_base.h:1035</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4bbdf33e8b20f4cb020869e7394e388a"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4bbdf33e8b20f4cb020869e7394e388a">CSR_TIME</a></div><div class="ttdeci">#define CSR_TIME</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00359">riscv_encoding.h:359</a></div></div>
<div class="ttc" id="unionCSR__MCOUNTINHIBIT__Type_html_aab234a4dac2d08f648cb47df509efaeb"><div class="ttname"><a href="unionCSR__MCOUNTINHIBIT__Type.html#aab234a4dac2d08f648cb47df509efaeb">CSR_MCOUNTINHIBIT_Type::_reserved1</a></div><div class="ttdeci">rv_csr_t _reserved1</div><div class="ttdoc">bit: 3..31 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00192">core_feature_base.h:192</a></div></div>
<div class="ttc" id="unionCSR__MCOUNTINHIBIT__Type_html_a254ee53372453cbf96ed0626ba892748"><div class="ttname"><a href="unionCSR__MCOUNTINHIBIT__Type.html#a254ee53372453cbf96ed0626ba892748">CSR_MCOUNTINHIBIT_Type::cy</a></div><div class="ttdeci">rv_csr_t cy</div><div class="ttdoc">bit: 0 1 means disable mcycle counter </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00186">core_feature_base.h:186</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gae84bf4e95944e61937f4ed2453e5ef23"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gae84bf4e95944e61937f4ed2453e5ef23">__enable_irq</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __enable_irq(void)</div><div class="ttdoc">Enable IRQ Interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00585">core_feature_base.h:585</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_a7398a02e986db63fe68ffdc03ad87cc6"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#a7398a02e986db63fe68ffdc03ad87cc6">CSR_MCACHECTL_Type::ic_en</a></div><div class="ttdeci">rv_csr_t ic_en</div><div class="ttdoc">I-Cache enable. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00253">core_feature_base.h:253</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Base__Registers_html_ga56f425a6599bc28e3921326cf5bbd040"><div class="ttname"><a href="group__NMSIS__Core__Base__Registers.html#ga56f425a6599bc28e3921326cf5bbd040">CSR_MMISCCTL_Type</a></div><div class="ttdeci">CSR_MMISCCTRL_Type CSR_MMISCCTL_Type</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00246">core_feature_base.h:246</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga730f164e5d79c6b27d2187a1e7a17e25"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga730f164e5d79c6b27d2187a1e7a17e25">CSR_TXEVT</a></div><div class="ttdeci">#define CSR_TXEVT</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00638">riscv_encoding.h:638</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html_a852a362daa1ccb36d779a07764e844e6"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html#a852a362daa1ccb36d779a07764e844e6">CSR_MCFGINFO_Type::nice</a></div><div class="ttdeci">rv_csr_t nice</div><div class="ttdoc">NICE present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00333">core_feature_base.h:333</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_add06ba0ef4b0e8b34c94b7d097c5b8b6"><div class="ttname"><a href="unionCSR__MISA__Type.html#add06ba0ef4b0e8b34c94b7d097c5b8b6">CSR_MISA_Type::h</a></div><div class="ttdeci">rv_csr_t h</div><div class="ttdoc">bit: 7 Hypervisor extension </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00075">core_feature_base.h:75</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga5f54b26adf57d254f6a589dab36bd28a"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga5f54b26adf57d254f6a589dab36bd28a">__get_rv_time</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint64_t __get_rv_time(void)</div><div class="ttdoc">Read whole 64 bits value of real-time clock. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00662">core_feature_base.h:662</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html_a333717d8ebf97d34c4b16376165d75d6"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#a333717d8ebf97d34c4b16376165d75d6">CSR_MDCFGINFO_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00370">core_feature_base.h:370</a></div></div>
<div class="ttc" id="unionCSR__MMISCCTRL__Type_html_a2ec8d9def938eec6f784c348308dd153"><div class="ttname"><a href="unionCSR__MMISCCTRL__Type.html#a2ec8d9def938eec6f784c348308dd153">CSR_MMISCCTRL_Type::_reserved1</a></div><div class="ttdeci">rv_csr_t _reserved1</div><div class="ttdoc">bit: 4..5 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00233">core_feature_base.h:233</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_acb7d5418b6e9562883657c691d998989"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#acb7d5418b6e9562883657c691d998989">CSR_MCACHECTL_Type::dc_en</a></div><div class="ttdeci">rv_csr_t dc_en</div><div class="ttdoc">DCache enable. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00260">core_feature_base.h:260</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a02d0ff9e6c8d54a24be971221e4cbd5a"><div class="ttname"><a href="unionCSR__MISA__Type.html#a02d0ff9e6c8d54a24be971221e4cbd5a">CSR_MISA_Type::_reserved5</a></div><div class="ttdeci">rv_csr_t _reserved5</div><div class="ttdoc">bit: 24..29 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00096">core_feature_base.h:96</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html_a6fbc432ae53334fb3276a2daca081d15"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html#a6fbc432ae53334fb3276a2daca081d15">CSR_MCFGINFO_Type::ppi</a></div><div class="ttdeci">rv_csr_t ppi</div><div class="ttdoc">PPI present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00332">core_feature_base.h:332</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga225cb34e3b991318fa87f090cfc3fc5f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga225cb34e3b991318fa87f090cfc3fc5f">MSTATUS_MIE</a></div><div class="ttdeci">#define MSTATUS_MIE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00038">riscv_encoding.h:38</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html_a019a0f2a482a3f2c7cf882a4295ac322"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html#a019a0f2a482a3f2c7cf882a4295ac322">CSR_MICFGINFO_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00358">core_feature_base.h:358</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00477">core_feature_base.h:477</a></div></div>
<div class="ttc" id="unionCSR__MCAUSE__Type_html_a219408dc82a540a8f1984de4754103c5"><div class="ttname"><a href="unionCSR__MCAUSE__Type.html#a219408dc82a540a8f1984de4754103c5">CSR_MCAUSE_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdoc">bit: 15..12 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00165">core_feature_base.h:165</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html_a6b960e8dad7dc4765ccecd3bc39b8324"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#a6b960e8dad7dc4765ccecd3bc39b8324">CSR_MDCFGINFO_Type::_reserved1</a></div><div class="ttdeci">rv_csr_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00374">core_feature_base.h:374</a></div></div>
<div class="ttc" id="unionCSR__MECCLOCK__Type_html_a26ac4f59d6c768f1bd04bd0cb64e74fa"><div class="ttname"><a href="unionCSR__MECCLOCK__Type.html#a26ac4f59d6c768f1bd04bd0cb64e74fa">CSR_MECCLOCK_Type::ecc_lock</a></div><div class="ttdeci">rv_csr_t ecc_lock</div><div class="ttdoc">RW permission, ECC Lock configure. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00410">core_feature_base.h:410</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a4023363711be3ef80da807a0728930ea"><div class="ttname"><a href="unionCSR__MISA__Type.html#a4023363711be3ef80da807a0728930ea">CSR_MISA_Type::f</a></div><div class="ttdeci">rv_csr_t f</div><div class="ttdoc">bit: 5 Single-precision floating-point extension </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00073">core_feature_base.h:73</a></div></div>
<div class="ttc" id="unionCSR__MTVEC__Type_html_a78064f13f73bd2c7367fd6dbc8cf356e"><div class="ttname"><a href="unionCSR__MTVEC__Type.html#a78064f13f73bd2c7367fd6dbc8cf356e">CSR_MTVEC_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00156">core_feature_base.h:156</a></div></div>
<div class="ttc" id="unionCSR__MECCCODE__Type_html_a2dece93fddce6fe3b986cae29302e028"><div class="ttname"><a href="unionCSR__MECCCODE__Type.html#a2dece93fddce6fe3b986cae29302e028">CSR_MECCCODE_Type::ramid</a></div><div class="ttdeci">rv_csr_t ramid</div><div class="ttdoc">Indicate 2bit ECC error, software can clear these bits. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00423">core_feature_base.h:423</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a746597b02ac481d6f16e9f10c311d85b"><div class="ttname"><a href="unionCSR__MISA__Type.html#a746597b02ac481d6f16e9f10c311d85b">CSR_MISA_Type::u</a></div><div class="ttdeci">rv_csr_t u</div><div class="ttdoc">bit: 20 User mode implemented </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00088">core_feature_base.h:88</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html_a50dd63592fa2d4e4540132f068cee0cd"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html#a50dd63592fa2d4e4540132f068cee0cd">CSR_MCFGINFO_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00340">core_feature_base.h:340</a></div></div>
<div class="ttc" id="unionCSR__MPPICFGINFO__Type_html"><div class="ttname"><a href="unionCSR__MPPICFGINFO__Type.html">CSR_MPPICFGINFO_Type</a></div><div class="ttdoc">Union type to access MPPICFG_INFO CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00382">core_feature_base.h:382</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga0d524220141962c60352cfe0a219bdb4"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga0d524220141962c60352cfe0a219bdb4">__get_rv_cycle</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint64_t __get_rv_cycle(void)</div><div class="ttdoc">Read whole 64 bits value of mcycle counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00607">core_feature_base.h:607</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html_aa4534ca8d572c6ad46ab5d36fcf4ef8b"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html#aa4534ca8d572c6ad46ab5d36fcf4ef8b">CSR_MICFGINFO_Type::lsize</a></div><div class="ttdeci">rv_csr_t lsize</div><div class="ttdoc">I-Cache line size. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00350">core_feature_base.h:350</a></div></div>
<div class="ttc" id="unionCSR__MSUBM__Type_html_a1d0316c0cbd4c58115811939f05334d0"><div class="ttname"><a href="unionCSR__MSUBM__Type.html#a1d0316c0cbd4c58115811939f05334d0">CSR_MSUBM_Type::_reserved1</a></div><div class="ttdeci">rv_csr_t _reserved1</div><div class="ttdoc">bit: 10..31 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00209">core_feature_base.h:209</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a5ffa39768567ee68ba9ddca749749094"><div class="ttname"><a href="unionCSR__MISA__Type.html#a5ffa39768567ee68ba9ddca749749094">CSR_MISA_Type::g</a></div><div class="ttdeci">rv_csr_t g</div><div class="ttdoc">bit: 6 Additional standard extensions present </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00074">core_feature_base.h:74</a></div></div>
<div class="ttc" id="unionCSR__MDCAUSE__Type_html"><div class="ttname"><a href="unionCSR__MDCAUSE__Type.html">CSR_MDCAUSE_Type</a></div><div class="ttdoc">Union type to access MDCAUSE CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00218">core_feature_base.h:218</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_a4a87581325e9c55c525ad1c7a179c2a4"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#a4a87581325e9c55c525ad1c7a179c2a4">CSR_MCACHECTL_Type::ic_rwdecc</a></div><div class="ttdeci">rv_csr_t ic_rwdecc</div><div class="ttdoc">Control I-Cache Data Ram ECC code injection. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00258">core_feature_base.h:258</a></div></div>
<div class="ttc" id="unionCSR__MMISCCTRL__Type_html_ab819b8f5dc4a6ad8256834fdae9c952f"><div class="ttname"><a href="unionCSR__MMISCCTRL__Type.html#ab819b8f5dc4a6ad8256834fdae9c952f">CSR_MMISCCTRL_Type::nmi_cause</a></div><div class="ttdeci">rv_csr_t nmi_cause</div><div class="ttdoc">bit: 9 mnvec control and nmi mcase exccode </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00236">core_feature_base.h:236</a></div></div>
<div class="ttc" id="unionCSR__MCAUSE__Type_html_ab67f23d9962f57913aa683f01a8a2008"><div class="ttname"><a href="unionCSR__MCAUSE__Type.html#ab67f23d9962f57913aa683f01a8a2008">CSR_MCAUSE_Type::minhv</a></div><div class="ttdeci">rv_csr_t minhv</div><div class="ttdoc">bit: 30 Machine interrupt vector table </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00170">core_feature_base.h:170</a></div></div>
<div class="ttc" id="unionCSR__MECCLOCK__Type_html"><div class="ttname"><a href="unionCSR__MECCLOCK__Type.html">CSR_MECCLOCK_Type</a></div><div class="ttdoc">Union type to access MECC_LOCK CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00408">core_feature_base.h:408</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_a54f1b11a82d0c710c8568703e006bbe8"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#a54f1b11a82d0c710c8568703e006bbe8">CSR_MSTATUS_Type::mpp</a></div><div class="ttdeci">rv_csr_t mpp</div><div class="ttdoc">bit: mirror of Privilege Mode </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00132">core_feature_base.h:132</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gaca38170721a2eefd87017ed350162c4c"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gaca38170721a2eefd87017ed350162c4c">__WFE</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __WFE(void)</div><div class="ttdoc">Wait For Event. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00729">core_feature_base.h:729</a></div></div>
<div class="ttc" id="unionCSR__MMISCCTRL__Type_html_a7cf36aebc77aad6f2e9daaa99048d6ce"><div class="ttname"><a href="unionCSR__MMISCCTRL__Type.html#a7cf36aebc77aad6f2e9daaa99048d6ce">CSR_MMISCCTRL_Type::_reserved2</a></div><div class="ttdeci">rv_csr_t _reserved2</div><div class="ttdoc">bit: 7..8 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00235">core_feature_base.h:235</a></div></div>
<div class="ttc" id="unionCSR__MSAVESTATUS__Type_html_a3830cba893f489931a838102f870bb54"><div class="ttname"><a href="unionCSR__MSAVESTATUS__Type.html#a3830cba893f489931a838102f870bb54">CSR_MSAVESTATUS_Type::w</a></div><div class="ttdeci">rv_csr_t w</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00289">core_feature_base.h:289</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_a225f2f406e336a6035544c2b718d3d7e"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#a225f2f406e336a6035544c2b718d3d7e">CSR_MSTATUS_Type::_reserved4</a></div><div class="ttdeci">rv_csr_t _reserved4</div><div class="ttdoc">bit: Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00131">core_feature_base.h:131</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gadd554cdf00f5417208433154e9c9228e"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gadd554cdf00f5417208433154e9c9228e">__AMOMIN_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE int32_t __AMOMIN_W(volatile int32_t *addr, int32_t value)</div><div class="ttdoc">Atomic signed MIN with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l01163">core_feature_base.h:1163</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_ad3eee1620420ed061491fd48c9483a33"><div class="ttname"><a href="unionCSR__MISA__Type.html#ad3eee1620420ed061491fd48c9483a33">CSR_MISA_Type::l</a></div><div class="ttdeci">rv_csr_t l</div><div class="ttdoc">bit: 11 Tentatively reserved for Decimal Floating-Point extension </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00079">core_feature_base.h:79</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_a2ca3c9c38e7cc9afdb16ed1bdb135951"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#a2ca3c9c38e7cc9afdb16ed1bdb135951">CSR_MCACHECTL_Type::dc_rwtecc</a></div><div class="ttdeci">rv_csr_t dc_rwtecc</div><div class="ttdoc">Control D-Cache Tag Ram ECC code injection. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00263">core_feature_base.h:263</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html_af9523adb1cddd68b9ebcf3684c676373"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#af9523adb1cddd68b9ebcf3684c676373">CSR_MDCFGINFO_Type::way</a></div><div class="ttdeci">rv_csr_t way</div><div class="ttdoc">D-Cache way. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00367">core_feature_base.h:367</a></div></div>
<div class="ttc" id="unionCSR__MSUBM__Type_html_a4df7db7411e57be8ab1826f81ca37514"><div class="ttname"><a href="unionCSR__MSUBM__Type.html#a4df7db7411e57be8ab1826f81ca37514">CSR_MSUBM_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdoc">bit: 0..5 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00203">core_feature_base.h:203</a></div></div>
<div class="ttc" id="unionCSR__MECCLOCK__Type_html_adb7a90a3e474201d9461a572240eddaf"><div class="ttname"><a href="unionCSR__MECCLOCK__Type.html#adb7a90a3e474201d9461a572240eddaf">CSR_MECCLOCK_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00413">core_feature_base.h:413</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gac12ad95ec020f1c2c83c46231468a40e"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gac12ad95ec020f1c2c83c46231468a40e">__AMOADD_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE int32_t __AMOADD_W(volatile int32_t *addr, int32_t value)</div><div class="ttdoc">Atomic Add with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l01051">core_feature_base.h:1051</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html_a03f46ebc4ad02853aeb23f6393af879f"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#a03f46ebc4ad02853aeb23f6393af879f">CSR_MDCFGINFO_Type::lm_xonly</a></div><div class="ttdeci">rv_csr_t lm_xonly</div><div class="ttdoc">DLM Execute only permission. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00372">core_feature_base.h:372</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html">CSR_MCACHECTL_Type</a></div><div class="ttdoc">Union type to access MCACHE_CTL CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00251">core_feature_base.h:251</a></div></div>
<div class="ttc" id="unionCSR__MCAUSE__Type_html_ae7500724c75e2815c3624f91df4e7e1d"><div class="ttname"><a href="unionCSR__MCAUSE__Type.html#ae7500724c75e2815c3624f91df4e7e1d">CSR_MCAUSE_Type::interrupt</a></div><div class="ttdeci">rv_csr_t interrupt</div><div class="ttdoc">bit: 31 trap type. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00175">core_feature_base.h:175</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga8dab656e3251b574311b852efa785109"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga8dab656e3251b574311b852efa785109">__CAS_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __CAS_W(volatile uint32_t *addr, uint32_t oldval, uint32_t newval)</div><div class="ttdoc">Compare and Swap 32bit value using LR and SC. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l01011">core_feature_base.h:1011</a></div></div>
<div class="ttc" id="unionCSR__MILMCTL__Type_html"><div class="ttname"><a href="unionCSR__MILMCTL__Type.html">CSR_MILMCTL_Type</a></div><div class="ttdoc">Union type to access MILM_CTL CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00295">core_feature_base.h:295</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_adc432fcf6a2a187caee977c2987f1b8c"><div class="ttname"><a href="unionCSR__MISA__Type.html#adc432fcf6a2a187caee977c2987f1b8c">CSR_MISA_Type::_reserved4</a></div><div class="ttdeci">rv_csr_t _reserved4</div><div class="ttdoc">bit: 22 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00090">core_feature_base.h:90</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga10e81b063600f3abb562f7a6efa3aaca"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga10e81b063600f3abb562f7a6efa3aaca">__SH</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __SH(volatile void *addr, uint16_t val)</div><div class="ttdoc">Write 16bit value to address (16 bit) </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00971">core_feature_base.h:971</a></div></div>
<div class="ttc" id="unionCSR__MILMCTL__Type_html_a79054a48492cc7cac50cb8f125a11c3a"><div class="ttname"><a href="unionCSR__MILMCTL__Type.html#a79054a48492cc7cac50cb8f125a11c3a">CSR_MILMCTL_Type::ilm_ecc_en</a></div><div class="ttdeci">rv_csr_t ilm_ecc_en</div><div class="ttdoc">ILM ECC eanble. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00298">core_feature_base.h:298</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a08ef7ab18dc90635a062fc702a5b9839"><div class="ttname"><a href="unionCSR__MISA__Type.html#a08ef7ab18dc90635a062fc702a5b9839">CSR_MISA_Type::n</a></div><div class="ttdeci">rv_csr_t n</div><div class="ttdoc">bit: 13 User-level interrupts supported </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00081">core_feature_base.h:81</a></div></div>
<div class="ttc" id="unionCSR__MSUBM__Type_html_ab188dee35d91c5cd832a5295b4e21e98"><div class="ttname"><a href="unionCSR__MSUBM__Type.html#ab188dee35d91c5cd832a5295b4e21e98">CSR_MSUBM_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00212">core_feature_base.h:212</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_a356268c2e14a2b979923b4e247cc4f7e"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#a356268c2e14a2b979923b4e247cc4f7e">CSR_MCACHECTL_Type::ic_rwtecc</a></div><div class="ttdeci">rv_csr_t ic_rwtecc</div><div class="ttdoc">Control I-Cache Tag Ram ECC code injection. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00257">core_feature_base.h:257</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_aa79af012ee1e6de37eae3bb515ee01ea"><div class="ttname"><a href="unionCSR__MISA__Type.html#aa79af012ee1e6de37eae3bb515ee01ea">CSR_MISA_Type::b</a></div><div class="ttdeci">rv_csr_t b</div><div class="ttdoc">bit: 1 Tentatively reserved for Bit-Manipulation extension </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00069">core_feature_base.h:69</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_gab904513442afdf77d4f8c74f23cbb040"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a></div><div class="ttdeci">#define __STATIC_FORCEINLINE</div><div class="ttdoc">Define a static function that should be always inlined by the compiler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00074">nmsis_gcc.h:74</a></div></div>
<div class="ttc" id="unionCSR__MECCLOCK__Type_html_a88140d21b5b24147761737d4b9cd5d85"><div class="ttname"><a href="unionCSR__MECCLOCK__Type.html#a88140d21b5b24147761737d4b9cd5d85">CSR_MECCLOCK_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00411">core_feature_base.h:411</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html">CSR_MICFGINFO_Type</a></div><div class="ttdoc">Union type to access MICFG_INFO CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00346">core_feature_base.h:346</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gaa6f71a398756f05bbc1ef4b4a548174f"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gaa6f71a398756f05bbc1ef4b4a548174f">__AMOOR_W</a></div><div class="ttdeci">__STATIC_FORCEINLINE int32_t __AMOOR_W(volatile int32_t *addr, int32_t value)</div><div class="ttdoc">Atomic OR with 32bit value. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l01083">core_feature_base.h:1083</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Registers_html_ga9fe08aae694cff694dde8758e73f4e3e"><div class="ttname"><a href="group__NMSIS__Core__Registers.html#ga9fe08aae694cff694dde8758e73f4e3e">rv_csr_t</a></div><div class="ttdeci">uint32_t rv_csr_t</div><div class="ttdoc">Type of Control and Status Register(CSR), depends on the XLEN defined in RISC-V. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00049">core_feature_base.h:49</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a6f3250a719eb460653f2f4f6f2bc76f8"><div class="ttname"><a href="unionCSR__MISA__Type.html#a6f3250a719eb460653f2f4f6f2bc76f8">CSR_MISA_Type::mxl</a></div><div class="ttdeci">rv_csr_t mxl</div><div class="ttdoc">bit: 30..31 Machine XLEN </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00097">core_feature_base.h:97</a></div></div>
<div class="ttc" id="unionCSR__MSAVESTATUS__Type_html_a71bcf16bcab565b98e2cd135054daceb"><div class="ttname"><a href="unionCSR__MSAVESTATUS__Type.html#a71bcf16bcab565b98e2cd135054daceb">CSR_MSAVESTATUS_Type::ptyp1</a></div><div class="ttdeci">rv_csr_t ptyp1</div><div class="ttdoc">bit: 6..7 NMI/exception type of before first nestting </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00278">core_feature_base.h:278</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_aa7bf6ccb81c68ffcda46390640774413"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#aa7bf6ccb81c68ffcda46390640774413">CSR_MSTATUS_Type::sum</a></div><div class="ttdeci">rv_csr_t sum</div><div class="ttdoc">bit: Supervisor Mode load and store protection </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00136">core_feature_base.h:136</a></div></div>
<div class="ttc" id="unionCSR__MILMCTL__Type_html_af90ed19eceb2b20a7eb2974e59d0a5ae"><div class="ttname"><a href="unionCSR__MILMCTL__Type.html#af90ed19eceb2b20a7eb2974e59d0a5ae">CSR_MILMCTL_Type::ilm_bpa</a></div><div class="ttdeci">rv_csr_t ilm_bpa</div><div class="ttdoc">ILM base address. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00302">core_feature_base.h:302</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga7ee7f2cce602b8b3e2943bc2d0ca65cb"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga7ee7f2cce602b8b3e2943bc2d0ca65cb">CSR_SLEEPVALUE</a></div><div class="ttdeci">#define CSR_SLEEPVALUE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00637">riscv_encoding.h:637</a></div></div>
<div class="ttc" id="unionCSR__MILMCTL__Type_html_ac892992420e34c4990a7e85ed034260e"><div class="ttname"><a href="unionCSR__MILMCTL__Type.html#ac892992420e34c4990a7e85ed034260e">CSR_MILMCTL_Type::ilm_en</a></div><div class="ttdeci">rv_csr_t ilm_en</div><div class="ttdoc">ILM enable. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00297">core_feature_base.h:297</a></div></div>
<div class="ttc" id="unionCSR__MCOUNTINHIBIT__Type_html_aa9ba6784709e8ba39c6e094156916dc2"><div class="ttname"><a href="unionCSR__MCOUNTINHIBIT__Type.html#aa9ba6784709e8ba39c6e094156916dc2">CSR_MCOUNTINHIBIT_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00195">core_feature_base.h:195</a></div></div>
<div class="ttc" id="unionCSR__MPPICFGINFO__Type_html_a3399bfc423e7ae9922c4230aa30f1e5b"><div class="ttname"><a href="unionCSR__MPPICFGINFO__Type.html#a3399bfc423e7ae9922c4230aa30f1e5b">CSR_MPPICFGINFO_Type::_reserved1</a></div><div class="ttdeci">rv_csr_t _reserved1</div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00386">core_feature_base.h:386</a></div></div>
<div class="ttc" id="unionCSR__MECCCODE__Type_html"><div class="ttname"><a href="unionCSR__MECCCODE__Type.html">CSR_MECCCODE_Type</a></div><div class="ttdoc">Union type to access MECC_CODE CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00419">core_feature_base.h:419</a></div></div>
<div class="ttc" id="unionCSR__MCAUSE__Type_html_a00a27e55a870e69d2747ee2d78b5d3e6"><div class="ttname"><a href="unionCSR__MCAUSE__Type.html#a00a27e55a870e69d2747ee2d78b5d3e6">CSR_MCAUSE_Type::mpp</a></div><div class="ttdeci">rv_csr_t mpp</div><div class="ttdoc">bit: 29..28 Privilede mode flag before enter interrupt </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00169">core_feature_base.h:169</a></div></div>
<div class="ttc" id="unionCSR__MSUBM__Type_html_a77220967d0a04f29fb37b9730afc8059"><div class="ttname"><a href="unionCSR__MSUBM__Type.html#a77220967d0a04f29fb37b9730afc8059">CSR_MSUBM_Type::ptyp</a></div><div class="ttdeci">rv_csr_t ptyp</div><div class="ttdoc">bit: 8..9 previous trap type </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00205">core_feature_base.h:205</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_a39782c19cb5e81a9bb2ac6231b11edcd"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#a39782c19cb5e81a9bb2ac6231b11edcd">CSR_MSTATUS_Type::sie</a></div><div class="ttdeci">rv_csr_t sie</div><div class="ttdoc">bit: 1 supervisor interrupt enable flag </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00124">core_feature_base.h:124</a></div></div>
<div class="ttc" id="unionCSR__MCAUSE__Type_html_a1cb072e5e7ddb5d23103e5b7ccd4754b"><div class="ttname"><a href="unionCSR__MCAUSE__Type.html#a1cb072e5e7ddb5d23103e5b7ccd4754b">CSR_MCAUSE_Type::exccode</a></div><div class="ttdeci">rv_csr_t exccode</div><div class="ttdoc">bit: 11..0 exception or interrupt code </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00164">core_feature_base.h:164</a></div></div>
<div class="ttc" id="unionCSR__MMISCCTRL__Type_html_a22bacba1282cd1dba8e3a1b8f3ee8458"><div class="ttname"><a href="unionCSR__MMISCCTRL__Type.html#a22bacba1282cd1dba8e3a1b8f3ee8458">CSR_MMISCCTRL_Type::_reserved3</a></div><div class="ttdeci">rv_csr_t _reserved3</div><div class="ttdoc">bit: 10..31 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00240">core_feature_base.h:240</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gaa60612c5e378681f32e815743823ba15"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gaa60612c5e378681f32e815743823ba15">__TXEVT</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __TXEVT(void)</div><div class="ttdoc">Send TX Event. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00785">core_feature_base.h:785</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga2d22b9286eefbf1e1b73ed50ce443183"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga2d22b9286eefbf1e1b73ed50ce443183">__EBREAK</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __EBREAK(void)</div><div class="ttdoc">Breakpoint Instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00743">core_feature_base.h:743</a></div></div>
<div class="ttc" id="unionCSR__MTVEC__Type_html_a0d0fea678e6ad934c29011cfd49e9271"><div class="ttname"><a href="unionCSR__MTVEC__Type.html#a0d0fea678e6ad934c29011cfd49e9271">CSR_MTVEC_Type::addr</a></div><div class="ttdeci">rv_csr_t addr</div><div class="ttdoc">bit: 6..31 mtvec address </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00153">core_feature_base.h:153</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_ac1d1cb9764a25b7c6cdc3cc691b8cbf6"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#ac1d1cb9764a25b7c6cdc3cc691b8cbf6">CSR_MCACHECTL_Type::dc_ecc_en</a></div><div class="ttdeci">rv_csr_t dc_ecc_en</div><div class="ttdoc">D-Cache ECC enable. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00261">core_feature_base.h:261</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga5d9cca8c88cb703c619aff084e4e7648"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga5d9cca8c88cb703c619aff084e4e7648">WFI_SleepMode_Type</a></div><div class="ttdeci">WFI_SleepMode_Type</div><div class="ttdoc">WFI Sleep Mode enumeration. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00762">core_feature_base.h:762</a></div></div>
<div class="ttc" id="unionCSR__MILMCTL__Type_html_a31c9512c856b4285967a7a1d0bdceab2"><div class="ttname"><a href="unionCSR__MILMCTL__Type.html#a31c9512c856b4285967a7a1d0bdceab2">CSR_MILMCTL_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdoc">Reserved. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00301">core_feature_base.h:301</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_a1053ed8fd8525df9fbd32c4890bcfe42"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#a1053ed8fd8525df9fbd32c4890bcfe42">CSR_MSTATUS_Type::mpie</a></div><div class="ttdeci">rv_csr_t mpie</div><div class="ttdoc">bit: mirror of MIE flag </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00130">core_feature_base.h:130</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00532">core_feature_base.h:532</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_a6ec97869161f24ac6ccdf52d0d9bf2de"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#a6ec97869161f24ac6ccdf52d0d9bf2de">CSR_MSTATUS_Type::_reserved2</a></div><div class="ttdeci">rv_csr_t _reserved2</div><div class="ttdoc">bit: 4 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00127">core_feature_base.h:127</a></div></div>
<div class="ttc" id="unionCSR__MCAUSE__Type_html"><div class="ttname"><a href="unionCSR__MCAUSE__Type.html">CSR_MCAUSE_Type</a></div><div class="ttdoc">Union type to access MCAUSE CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00162">core_feature_base.h:162</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gae3368bea588a2fcdf2e7d24707ef4dda"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gae3368bea588a2fcdf2e7d24707ef4dda">CSR_MCYCLEH</a></div><div class="ttdeci">#define CSR_MCYCLEH</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00537">riscv_encoding.h:537</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga1b25cc01665431cd509fd3c1be93a811"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga1b25cc01665431cd509fd3c1be93a811">__enable_all_counter</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __enable_all_counter(void)</div><div class="ttdoc">Enable MCYCLE &amp; MINSTRET counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00835">core_feature_base.h:835</a></div></div>
<div class="ttc" id="unionCSR__MSAVESTATUS__Type_html_aea49d991ccf84140f2871c3d2e9577a1"><div class="ttname"><a href="unionCSR__MSAVESTATUS__Type.html#aea49d991ccf84140f2871c3d2e9577a1">CSR_MSAVESTATUS_Type::mpie1</a></div><div class="ttdeci">rv_csr_t mpie1</div><div class="ttdoc">bit: 0 interrupt enable flag of fisrt level NMI/exception nestting </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00275">core_feature_base.h:275</a></div></div>
<div class="ttc" id="unionCSR__MCFGINFO__Type_html_a5b360486d7355839b07d1d19960b9fb4"><div class="ttname"><a href="unionCSR__MCFGINFO__Type.html#a5b360486d7355839b07d1d19960b9fb4">CSR_MCFGINFO_Type::ecc</a></div><div class="ttdeci">rv_csr_t ecc</div><div class="ttdoc">ECC present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00328">core_feature_base.h:328</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html">CSR_MDCFGINFO_Type</a></div><div class="ttdoc">Union type to access MDCFG_INFO CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00364">core_feature_base.h:364</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gae7bb45974eee5b66ea6332ba0ccf23d5"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gae7bb45974eee5b66ea6332ba0ccf23d5">__enable_minstret_counter</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __enable_minstret_counter(void)</div><div class="ttdoc">Enable MINSTRET counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00815">core_feature_base.h:815</a></div></div>
<div class="ttc" id="unionCSR__MCACHECTL__Type_html_a0ab28a3d063e3e969cf0a73ca1a2832b"><div class="ttname"><a href="unionCSR__MCACHECTL__Type.html#a0ab28a3d063e3e969cf0a73ca1a2832b">CSR_MCACHECTL_Type::dc_rwdecc</a></div><div class="ttdeci">rv_csr_t dc_rwdecc</div><div class="ttdoc">Control D-Cache Data Ram ECC code injection. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00264">core_feature_base.h:264</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html_a754ba23246054e1a6eed7b15884a7b8a"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#a754ba23246054e1a6eed7b15884a7b8a">CSR_MDCFGINFO_Type::cache_ecc</a></div><div class="ttdeci">rv_csr_t cache_ecc</div><div class="ttdoc">D-Cache ECC present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00369">core_feature_base.h:369</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_ae9efe222b556250575bbdb7754ee4df0"><div class="ttname"><a href="unionCSR__MISA__Type.html#ae9efe222b556250575bbdb7754ee4df0">CSR_MISA_Type::m</a></div><div class="ttdeci">rv_csr_t m</div><div class="ttdoc">bit: 12 Integer Multiply/Divide extension </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00080">core_feature_base.h:80</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gae1cb8d99e36d784e9071fec80e1f02fe"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gae1cb8d99e36d784e9071fec80e1f02fe">__disable_minstret_counter</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __disable_minstret_counter(void)</div><div class="ttdoc">Disable MINSTRET counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00825">core_feature_base.h:825</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html_a21c2b66473db29a108862083aa33ee99"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#a21c2b66473db29a108862083aa33ee99">CSR_MDCFGINFO_Type::lm_ecc</a></div><div class="ttdeci">rv_csr_t lm_ecc</div><div class="ttdoc">DLM ECC present. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00373">core_feature_base.h:373</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gga5d9cca8c88cb703c619aff084e4e7648a791734cb0f58f266b18223e28e2feea2">WFI_SHALLOW_SLEEP</a></div><div class="ttdoc">Shallow sleep mode, the core_clk will poweroff. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00763">core_feature_base.h:763</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html_a458a2abb27aa334c0fda73efc7972aad"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#a458a2abb27aa334c0fda73efc7972aad">CSR_MDCFGINFO_Type::d</a></div><div class="ttdeci">rv_csr_t d</div><div class="ttdoc">Type used for csr data access. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00376">core_feature_base.h:376</a></div></div>
<div class="ttc" id="unionCSR__MISA__Type_html_a745359a52dfafcf113c23bcd8c29ec8c"><div class="ttname"><a href="unionCSR__MISA__Type.html#a745359a52dfafcf113c23bcd8c29ec8c">CSR_MISA_Type::e</a></div><div class="ttdeci">rv_csr_t e</div><div class="ttdoc">bit: 4 RV32E base ISA </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00072">core_feature_base.h:72</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_gaf9ada8a615338120fa38a6e193fd7517"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#gaf9ada8a615338120fa38a6e193fd7517">__disable_mcycle_counter</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __disable_mcycle_counter(void)</div><div class="ttdoc">Disable MCYCLE counter. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00805">core_feature_base.h:805</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga2e2ce9bac3d1ad2128a4eb9438a1022d"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga2e2ce9bac3d1ad2128a4eb9438a1022d">CSR_TIMEH</a></div><div class="ttdeci">#define CSR_TIMEH</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00506">riscv_encoding.h:506</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_a8fe9b86b3d0ddb66537db55e8fe1b96b"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#a8fe9b86b3d0ddb66537db55e8fe1b96b">CSR_MSTATUS_Type::mie</a></div><div class="ttdeci">rv_csr_t mie</div><div class="ttdoc">bit: 3 Machine mode interrupt enable flag </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00126">core_feature_base.h:126</a></div></div>
<div class="ttc" id="unionCSR__MMISCCTRL__Type_html_ab4bb604620ef0eb2b13778e892f3b44c"><div class="ttname"><a href="unionCSR__MMISCCTRL__Type.html#ab4bb604620ef0eb2b13778e892f3b44c">CSR_MMISCCTRL_Type::bpu</a></div><div class="ttdeci">rv_csr_t bpu</div><div class="ttdoc">bit: 3 dynamic prediction enable flag </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00232">core_feature_base.h:232</a></div></div>
<div class="ttc" id="unionCSR__MMISCCTRL__Type_html"><div class="ttname"><a href="unionCSR__MMISCCTRL__Type.html">CSR_MMISCCTRL_Type</a></div><div class="ttdoc">Union type to access MMISC_CTRL CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00229">core_feature_base.h:229</a></div></div>
<div class="ttc" id="unionCSR__MDLMCTL__Type_html"><div class="ttname"><a href="unionCSR__MDLMCTL__Type.html">CSR_MDLMCTL_Type</a></div><div class="ttdoc">Union type to access MDLM_CTL CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00310">core_feature_base.h:310</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
<div class="ttc" id="unionCSR__MDLMCTL__Type_html_a18b13acd38c328d22c3dd8278bb76501"><div class="ttname"><a href="unionCSR__MDLMCTL__Type.html#a18b13acd38c328d22c3dd8278bb76501">CSR_MDLMCTL_Type::dlm_en</a></div><div class="ttdeci">rv_csr_t dlm_en</div><div class="ttdoc">DLM enable. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00312">core_feature_base.h:312</a></div></div>
<div class="ttc" id="unionCSR__MCOUNTINHIBIT__Type_html_ac263b873022f7faf2083ef0e200ddc6e"><div class="ttname"><a href="unionCSR__MCOUNTINHIBIT__Type.html#ac263b873022f7faf2083ef0e200ddc6e">CSR_MCOUNTINHIBIT_Type::_reserved0</a></div><div class="ttdeci">rv_csr_t _reserved0</div><div class="ttdoc">bit: 1 Reserved </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00187">core_feature_base.h:187</a></div></div>
<div class="ttc" id="unionCSR__MSAVESTATUS__Type_html_a3b59f01dc6696bb3861f392e12cd83a1"><div class="ttname"><a href="unionCSR__MSAVESTATUS__Type.html#a3b59f01dc6696bb3861f392e12cd83a1">CSR_MSAVESTATUS_Type::mpie2</a></div><div class="ttdeci">rv_csr_t mpie2</div><div class="ttdoc">bit: 8 interrupt enable flag of second level NMI/exception nestting </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00279">core_feature_base.h:279</a></div></div>
<div class="ttc" id="unionCSR__MSTATUS__Type_html_a0b85d89e89118380007d94c4c2adb0f2"><div class="ttname"><a href="unionCSR__MSTATUS__Type.html#a0b85d89e89118380007d94c4c2adb0f2">CSR_MSTATUS_Type::fs</a></div><div class="ttdeci">rv_csr_t fs</div><div class="ttdoc">bit: FS status flag </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00133">core_feature_base.h:133</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CPU__Intrinsic_html_ga7f225699061594cd9a4d905a39cb9ae8"><div class="ttname"><a href="group__NMSIS__Core__CPU__Intrinsic.html#ga7f225699061594cd9a4d905a39cb9ae8">__LB</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint8_t __LB(volatile void *addr)</div><div class="ttdoc">Load 8bit value from address (8 bit) </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00902">core_feature_base.h:902</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html_aff94588787995de0fdbf41a2cee027a7"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html#aff94588787995de0fdbf41a2cee027a7">CSR_MICFGINFO_Type::way</a></div><div class="ttdeci">rv_csr_t way</div><div class="ttdoc">I-Cache way. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00349">core_feature_base.h:349</a></div></div>
<div class="ttc" id="unionCSR__MCOUNTINHIBIT__Type_html_aa701cdd635c06458c4a2857f709be409"><div class="ttname"><a href="unionCSR__MCOUNTINHIBIT__Type.html#aa701cdd635c06458c4a2857f709be409">CSR_MCOUNTINHIBIT_Type::ir</a></div><div class="ttdeci">rv_csr_t ir</div><div class="ttdoc">bit: 2 1 means disable minstret counter </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00188">core_feature_base.h:188</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_fc437b13d11bad19bfaa7c87d47c4a27.html">Core</a></li><li class="navelem"><a class="el" href="dir_67c180cbc6fc32f046c60186c8019c6e.html">Include</a></li><li class="navelem"><b>core_feature_base.h</b></li>
    <li class="footer">Generated on Mon Jan 10 2022 08:13:22 for NMSIS-Core by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
