Release 14.7 Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vsx475tff1759-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROA
CH2_base/implementation 

Using Flow File:
/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROA
CH2_base/implementation/fpga.flw 
Using Option File(s): 
 /home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vsx475tff1759-1 -nt timestamp -sd ../pcores -uc system.ucf
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system.ngc" system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6vsx475tff1759-1 -nt timestamp -sd ../pcores -uc system.ucf
/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_ROA
CH2_base/implementation/system.ngc system.ngd

Reading NGO file
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system.ngc" ...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_epb_opb_bridge_inst_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_xaui_infrastructure_inst_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_infrastructure_inst_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_epb_infrastructure_inst_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_opb0_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_xaui_phy_4_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_xaui_phy_5_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_reset_block_inst_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_sys_block_inst_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_xsg_core_config_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_dest_ip_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_dest_port_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_rxbadctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_rxctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_rxeofctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_rxofctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_rxs_ss_bram_ramblk_wrapper.n
gc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_rxs_ss_ctrl_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_rxs_ss_status_wrapper.ngc"..
.
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_rxvldctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_txctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_txfullctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_txofctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_txs_ss_bram_ramblk_wrapper.n
gc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_txs_ss_ctrl_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_txs_ss_status_wrapper.ngc"..
.
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_txvldctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_linkup_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_tx_cnt_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_rxbadctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_rxctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_rxeofctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_rxofctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_rxs_ss_bram_ramblk_wrapper.n
gc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_rxs_ss_ctrl_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_rxs_ss_status_wrapper.ngc"..
.
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_rxvldctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_txctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_txfullctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_txofctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_txs_ss_bram_ramblk_wrapper.n
gc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_txs_ss_ctrl_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_txs_ss_status_wrapper.ngc"..
.
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_txvldctr_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_linkup_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_rx_frame_cnt_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_led0_gbe0_pulse_tx_wrapper.ngc"..
.
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_led1_gbe0_up_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_led2_gbe1_pulse_rx_wrapper.ngc"..
.
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_led3_gbe1_up_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_pkt_sim_enable_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_pkt_sim_payload_len_wrapper.ngc".
..
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_pkt_sim_period_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_rst_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_tx_snapshot_ss_bram_ramblk_wrappe
r.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_tx_snapshot_ss_ctrl_wrapper.ngc".
..
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_tx_snapshot_ss_status_wrapper.ngc
"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_sfp_mdio_controller_inst_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_rxs_ss_bram_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe0_txs_ss_bram_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_rxs_ss_bram_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_gbe1_txs_ss_bram_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_roach2_tut_tge_tx_snapshot_ss_bram_wrapper.ngc".
..
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_opb1_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_opb2opb_bridge_opb1_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_opb2_wrapper.ngc"...
Loading design module
"/home/roach/seba/vector_voltmeter/models/tge/casper_model/roach2_tut_tge/XPS_RO
ACH2_base/implementation/system_opb2opb_bridge_opb2_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Full license for component <xaui> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

INFO:coreutil - Full license for component <xaui> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

INFO:coreutil - Full license for component <xaui> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

INFO:coreutil - Full license for component <xaui> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_in
   st/bufr_gtx_refclk<2>' of type BUFR has been changed from 'VIRTEX4' to
   'VIRTEX6' to correct post-ngdbuild and timing simulation for this primitive. 
   In order for functional simulation to be correct, the value of SIM_DEVICE
   should be changed in this same manner in the source netlist or constraint
   file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_in
   st/bufr_gtx_refclk<1>' of type BUFR has been changed from 'VIRTEX4' to
   'VIRTEX6' to correct post-ngdbuild and timing simulation for this primitive. 
   In order for functional simulation to be correct, the value of SIM_DEVICE
   should be changed in this same manner in the source netlist or constraint
   file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance
   'xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_in
   st/bufr_gtx_refclk<0>' of type BUFR has been changed from 'VIRTEX4' to
   'VIRTEX6' to correct post-ngdbuild and timing simulation for this primitive. 
   In order for functional simulation to be correct, the value of SIM_DEVICE
   should be changed in this same manner in the source netlist or constraint
   file.
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_n', used in period specification
   'TS_sys_clk_n', was traced into MMCM_ADV instance
   infrastructure_inst/MMCM_BASE_sys_clk. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_infrastructure_inst_infrastructure_inst_sys_clk_mmcm =
   PERIOD "infrastructure_inst_infrastructure_inst_sys_clk_mmcm" TS_sys_clk_n
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_n', used in period specification
   'TS_sys_clk_n', was traced into MMCM_ADV instance
   infrastructure_inst/MMCM_BASE_sys_clk. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_infrastructure_inst_infrastructure_inst_clk_200_mmcm =
   PERIOD "infrastructure_inst_infrastructure_inst_clk_200_mmcm" TS_sys_clk_n *
   2 HIGH 50%>

Done...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/default_clock_
   driver_roach2_tut_tge_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg
   _comp/fd_prim_array[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/bram_59040032f3/calc_add_2f4
   fde3cae/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
   _prim_array[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/bram_59040032f3/calc_add_2f4
   fde3cae/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
   _prim_array[1].bit_is_1.fdse_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/bram_59040032f3/calc_add_2f4
   fde3cae/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
   _prim_array[2].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe0_6764d6f24a/rxs_d041229ce3/ss_abea172265/basic_ctrl_427693ddd0/dram_m
   unge_62b13a46af/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/r
   eg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe0_6764d6f24a/txs_15ffa90bda/io_delay_2a470ca56b/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe0_6764d6f24a/txs_15ffa90bda/ss_730d486030/basic_ctrl_4d7b1b78da/dram_m
   unge_62b13a46af/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/r
   eg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe0_6764d6f24a/txs_15ffa90bda/ss_730d486030/bram_fb36d7be5a/calc_add_2f4
   fde3cae/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
   _prim_array[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe0_6764d6f24a/txs_15ffa90bda/ss_730d486030/bram_fb36d7be5a/calc_add_2f4
   fde3cae/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
   _prim_array[1].bit_is_1.fdse_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe0_6764d6f24a/txs_15ffa90bda/ss_730d486030/bram_fb36d7be5a/calc_add_2f4
   fde3cae/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
   _prim_array[2].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/rxs_57bb00bcdb/ss_566573045d/basic_ctrl_0282b1742b/dram_m
   unge_62b13a46af/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/r
   eg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/rxs_57bb00bcdb/ss_566573045d/bram_f0ccc8c0f8/calc_add_2f4
   fde3cae/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
   _prim_array[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/rxs_57bb00bcdb/ss_566573045d/bram_f0ccc8c0f8/calc_add_2f4
   fde3cae/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
   _prim_array[1].bit_is_1.fdse_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/rxs_57bb00bcdb/ss_566573045d/bram_f0ccc8c0f8/calc_add_2f4
   fde3cae/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
   _prim_array[2].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[33].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[35].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[36].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[37].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[38].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[39].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[40].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[41].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[42].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[43].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[44].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[45].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[46].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[47].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[48].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[49].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[50].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[51].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[52].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[53].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[54].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[55].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[56].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[57].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[58].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[59].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[60].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[61].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[62].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[63].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[64].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[65].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[66].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[67].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[68].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[69].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[70].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[71].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[72].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[73].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[74].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[75].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[76].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[77].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[78].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[79].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[80].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[81].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[82].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[83].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[84].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[85].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[86].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[87].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[88].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[89].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[90].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[91].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[92].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[93].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[94].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[95].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[96].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[97].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/io_delay_096bea0f21/register4/synth_reg_in
   st/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[101].bit_is_0.fdre_comp'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/ss_d4ee04435e/basic_ctrl_dc5773f283/dram_m
   unge_62b13a46af/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/r
   eg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/ss_d4ee04435e/bram_3cbe7c7739/calc_add_2f4
   fde3cae/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
   _prim_array[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/ss_d4ee04435e/bram_3cbe7c7739/calc_add_2f4
   fde3cae/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
   _prim_array[1].bit_is_1.fdse_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/gbe1_3bbccc3192/txs_490989f991/ss_d4ee04435e/bram_3cbe7c7739/calc_add_2f4
   fde3cae/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
   _prim_array[2].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/basic_ctrl_f6c118bebb/dram_munge_62b
   13a46af/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array
   [0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/bram_9050a6bfe2/calc_add_419c11f7cf/
   add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_ar
   ray[2].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/bram_9050a6bfe2/calc_add_419c11f7cf/
   add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_ar
   ray[1].bit_is_1.fdse_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'roach2_tut_tge_XSG_core_config/roach2_tut_tge_XSG_core_config/roach2_tut_tge
   _x0/tx_snapshot_6afa2e4baf/ss_eb1dda0448/bram_9050a6bfe2/calc_add_419c11f7cf/
   add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_ar
   ray[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/XFERACK_COPY_FF_I' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/RNW_INT_FF_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[31].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[30].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[29].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[28].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[27].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[26].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[25].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[24].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[23].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[22].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[21].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[20].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[19].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[18].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[17].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[16].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[15].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[14].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb1/opb2opb_bridge_opb1/ABUS_DEC_FF_GENERATE[13].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/XFERACK_COPY_FF_I' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/RNW_INT_FF_I' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[31].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[30].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[29].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[28].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[27].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[26].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[25].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[24].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[23].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[22].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[21].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[20].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[19].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[18].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[17].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[16].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[15].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[14].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb2opb_bridge_opb2/opb2opb_bridge_opb2/ABUS_DEC_FF_GENERATE[13].ABUS_FF_I'
   has unconnected output pin
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_31_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_30_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_29_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_28_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_27_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_26_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_25_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_24_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_15_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_14_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_13_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_12_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_11_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_10_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_9_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_8_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_7_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_6_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_5_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_4_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_3_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_2_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_1_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_n_0_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_31_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_30_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_29_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_28_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_27_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_26_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_25_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_24_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_15_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_14_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_13_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_12_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_11_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_10_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_9_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_8_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_7_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_6_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_5_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_4_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_3_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_2_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_1_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'mgt_tx_p_0_OBUF' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:452 - logical net 'N58' has no driver
WARNING:NgdBuild:452 - logical net 'N59' has no driver
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:452 - logical net 'N61' has no driver
WARNING:NgdBuild:452 - logical net 'N62' has no driver
WARNING:NgdBuild:452 - logical net 'N63' has no driver
WARNING:NgdBuild:452 - logical net 'N64' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:452 - logical net 'N71' has no driver
WARNING:NgdBuild:452 - logical net 'N72' has no driver
WARNING:NgdBuild:452 - logical net 'N73' has no driver
WARNING:NgdBuild:452 - logical net 'N74' has no driver
WARNING:NgdBuild:452 - logical net 'N75' has no driver
WARNING:NgdBuild:452 - logical net 'N76' has no driver
WARNING:NgdBuild:452 - logical net 'N77' has no driver
WARNING:NgdBuild:452 - logical net 'N78' has no driver
WARNING:NgdBuild:452 - logical net 'N79' has no driver
WARNING:NgdBuild:452 - logical net 'N80' has no driver
WARNING:NgdBuild:452 - logical net 'N81' has no driver
WARNING:NgdBuild:452 - logical net 'N82' has no driver
WARNING:NgdBuild:452 - logical net 'N83' has no driver
WARNING:NgdBuild:452 - logical net 'N84' has no driver
WARNING:NgdBuild:452 - logical net 'N85' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 258

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  45 sec
Total CPU time to NGDBUILD completion:   45 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -timing -detail -ol high -xe n -mt 2 -register_duplication -o
system_map.ncd -w -pr b system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vsx475tff1759-1".
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vsx475t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal xaui_refclk_n<0> connected to top level port
   xaui_refclk_n<0> has been removed.
WARNING:MapLib:701 - Signal xaui_refclk_p<0> connected to top level port
   xaui_refclk_p<0> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<31> connected to top level port
   mgt_rx_n<31> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<30> connected to top level port
   mgt_rx_n<30> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<29> connected to top level port
   mgt_rx_n<29> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<28> connected to top level port
   mgt_rx_n<28> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<27> connected to top level port
   mgt_rx_n<27> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<26> connected to top level port
   mgt_rx_n<26> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<25> connected to top level port
   mgt_rx_n<25> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<24> connected to top level port
   mgt_rx_n<24> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<15> connected to top level port
   mgt_rx_n<15> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<14> connected to top level port
   mgt_rx_n<14> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<13> connected to top level port
   mgt_rx_n<13> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<12> connected to top level port
   mgt_rx_n<12> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<11> connected to top level port
   mgt_rx_n<11> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<10> connected to top level port
   mgt_rx_n<10> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<9> connected to top level port mgt_rx_n<9>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<8> connected to top level port mgt_rx_n<8>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<7> connected to top level port mgt_rx_n<7>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<6> connected to top level port mgt_rx_n<6>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<5> connected to top level port mgt_rx_n<5>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<4> connected to top level port mgt_rx_n<4>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<3> connected to top level port mgt_rx_n<3>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<2> connected to top level port mgt_rx_n<2>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<1> connected to top level port mgt_rx_n<1>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_n<0> connected to top level port mgt_rx_n<0>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<31> connected to top level port
   mgt_rx_p<31> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<30> connected to top level port
   mgt_rx_p<30> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<29> connected to top level port
   mgt_rx_p<29> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<28> connected to top level port
   mgt_rx_p<28> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<27> connected to top level port
   mgt_rx_p<27> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<26> connected to top level port
   mgt_rx_p<26> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<25> connected to top level port
   mgt_rx_p<25> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<24> connected to top level port
   mgt_rx_p<24> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<15> connected to top level port
   mgt_rx_p<15> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<14> connected to top level port
   mgt_rx_p<14> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<13> connected to top level port
   mgt_rx_p<13> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<12> connected to top level port
   mgt_rx_p<12> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<11> connected to top level port
   mgt_rx_p<11> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<10> connected to top level port
   mgt_rx_p<10> has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<9> connected to top level port mgt_rx_p<9>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<8> connected to top level port mgt_rx_p<8>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<7> connected to top level port mgt_rx_p<7>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<6> connected to top level port mgt_rx_p<6>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<5> connected to top level port mgt_rx_p<5>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<4> connected to top level port mgt_rx_p<4>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<3> connected to top level port mgt_rx_p<3>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<2> connected to top level port mgt_rx_p<2>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<1> connected to top level port mgt_rx_p<1>
   has been removed.
WARNING:MapLib:701 - Signal mgt_rx_p<0> connected to top level port mgt_rx_p<0>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<31> connected to top level port
   mgt_tx_n<31> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<30> connected to top level port
   mgt_tx_n<30> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<29> connected to top level port
   mgt_tx_n<29> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<28> connected to top level port
   mgt_tx_n<28> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<27> connected to top level port
   mgt_tx_n<27> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<26> connected to top level port
   mgt_tx_n<26> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<25> connected to top level port
   mgt_tx_n<25> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<24> connected to top level port
   mgt_tx_n<24> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<15> connected to top level port
   mgt_tx_n<15> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<14> connected to top level port
   mgt_tx_n<14> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<13> connected to top level port
   mgt_tx_n<13> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<12> connected to top level port
   mgt_tx_n<12> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<11> connected to top level port
   mgt_tx_n<11> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<10> connected to top level port
   mgt_tx_n<10> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<9> connected to top level port mgt_tx_n<9>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<8> connected to top level port mgt_tx_n<8>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<7> connected to top level port mgt_tx_n<7>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<6> connected to top level port mgt_tx_n<6>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<5> connected to top level port mgt_tx_n<5>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<4> connected to top level port mgt_tx_n<4>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<3> connected to top level port mgt_tx_n<3>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<2> connected to top level port mgt_tx_n<2>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<1> connected to top level port mgt_tx_n<1>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_n<0> connected to top level port mgt_tx_n<0>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<31> connected to top level port
   mgt_tx_p<31> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<30> connected to top level port
   mgt_tx_p<30> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<29> connected to top level port
   mgt_tx_p<29> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<28> connected to top level port
   mgt_tx_p<28> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<27> connected to top level port
   mgt_tx_p<27> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<26> connected to top level port
   mgt_tx_p<26> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<25> connected to top level port
   mgt_tx_p<25> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<24> connected to top level port
   mgt_tx_p<24> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<15> connected to top level port
   mgt_tx_p<15> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<14> connected to top level port
   mgt_tx_p<14> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<13> connected to top level port
   mgt_tx_p<13> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<12> connected to top level port
   mgt_tx_p<12> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<11> connected to top level port
   mgt_tx_p<11> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<10> connected to top level port
   mgt_tx_p<10> has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<9> connected to top level port mgt_tx_p<9>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<8> connected to top level port mgt_tx_p<8>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<7> connected to top level port mgt_tx_p<7>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<6> connected to top level port mgt_tx_p<6>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<5> connected to top level port mgt_tx_p<5>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<4> connected to top level port mgt_tx_p<4>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<3> connected to top level port mgt_tx_p<3>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<2> connected to top level port mgt_tx_p<2>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<1> connected to top level port mgt_tx_p<1>
   has been removed.
WARNING:MapLib:701 - Signal mgt_tx_p<0> connected to top level port mgt_tx_p<0>
   has been removed.
WARNING:MapLib:701 - Signal aux_clk_p connected to top level port aux_clk_p has
   been removed.
WARNING:MapLib:701 - Signal aux_clk_n connected to top level port aux_clk_n has
   been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 48 secs 
Total CPU  time at the beginning of Placer: 1 mins 45 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f696ec76) REAL time: 2 mins 18 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f696ec76) REAL time: 2 mins 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5c226aaf) REAL time: 2 mins 20 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:5c226aaf) REAL time: 2 mins 20 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

......


There are 18 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y8:                        | CLOCKREGION_X1Y8:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 0/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 180  |  0  |  0 |   40   |   40   | 32640 | 13760 | 18880 | 112  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 180  |  0  |  0 |   40   |   40   | 31680 | 13600 | 18080 | 112  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 192  |  0  |  0 |   40   |   40   | 32640 | 13760 | 18880 | 112  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    0   |    0   |     4 |     0 |     0 |   0  |   0  |  0  |   0  | "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y6>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 0/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 192  |  0  |  0 |   40   |   40   | 32640 | 13760 | 18880 | 112  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 180  |  0  |  0 |   40   |   40   | 32640 | 13760 | 18880 | 112  |   2  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 180  |  0  |  0 |   40   |   40   | 31680 | 13600 | 18080 | 112  |   0  |  0  |   1  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    0   |    0   |     4 |     0 |     0 |   0  |   0  |  0  |   0  | "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 18  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 2 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# Regional-Clock "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>"
driven by "BUFR_X2Y6"
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/bufr_gtx_refclk<1>" LOC =
"BUFR_X2Y6" ;
NET "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>" TNM_NET =
"TN_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>" ;
TIMEGRP "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>"
AREA_GROUP = "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<1>"
RANGE = CLOCKREGION_X1Y3, CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


# Regional-Clock "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>"
driven by "BUFR_X2Y12"
INST "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/bufr_gtx_refclk<2>" LOC =
"BUFR_X2Y12" ;
NET "xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>" TNM_NET =
"TN_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>" ;
TIMEGRP "TN_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>"
AREA_GROUP = "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>" ;
AREA_GROUP "CLKAG_xaui_infrastructure_inst/xaui_infrastructure_inst/xaui_infrastructure_low_inst/gtx_refclk_bufr<2>"
RANGE = CLOCKREGION_X1Y6, CLOCKREGION_X1Y7, CLOCKREGION_X1Y5;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:ea2ebc69) REAL time: 2 mins 43 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:ea2ebc69) REAL time: 2 mins 43 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:ea2ebc69) REAL time: 2 mins 43 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:ea2ebc69) REAL time: 2 mins 44 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:ea2ebc69) REAL time: 2 mins 44 secs 

Phase 10.8  Global Placement
.........................................................................................
.................................................................................................................................................
..........................................................
............
Phase 10.8  Global Placement (Checksum:be9f91a7) REAL time: 3 mins 39 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:be9f91a7) REAL time: 3 mins 40 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:3edac55b) REAL time: 4 mins 29 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:3edac55b) REAL time: 4 mins 29 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:4a9f7580) REAL time: 4 mins 30 secs 

Total REAL time to Placer completion: 4 mins 31 secs 
Total CPU  time to Placer completion: 4 mins 42 secs 
Running physical synthesis...
.
Physical synthesis completed.
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  152
Slice Logic Utilization:
  Number of Slice Registers:                11,780 out of 595,200    1%
    Number used as Flip Flops:              11,747
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               32
  Number of Slice LUTs:                     11,642 out of 297,600    3%
    Number used as logic:                   10,465 out of 297,600    3%
      Number using O6 output only:           7,004
      Number using O5 output only:             938
      Number using O5 and O6:                2,523
      Number used as ROM:                        0
    Number used as Memory:                     911 out of 122,240    1%
      Number used as Dual Port RAM:            182
        Number using O6 output only:             2
        Number using O5 output only:             4
        Number using O5 and O6:                176
      Number used as Single Port RAM:            0
      Number used as Shift Register:           729
        Number using O6 output only:           580
        Number using O5 output only:             0
        Number using O5 and O6:                149
    Number used exclusively as route-thrus:    266
      Number with same-slice register load:    227
      Number with same-slice carry load:        39
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,389 out of  74,400    7%
  Number of LUT Flip Flop pairs used:       15,790
    Number with an unused Flip Flop:         4,615 out of  15,790   29%
    Number with an unused LUT:               4,148 out of  15,790   26%
    Number of fully used LUT-FF pairs:       7,027 out of  15,790   44%
    Number of unique control sets:             388
    Number of slice register sites lost
      to control set restrictions:           1,240 out of 595,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        86 out of     840   10%
    Number of LOCed IOBs:                       86 out of      86  100%
    IOB Flip Flops:                            110
    Number of bonded IPADs:                     20
      Number of LOCed IPADs:                    20 out of      20  100%
    Number of bonded OPADs:                     16
      Number of LOCed OPADs:                    16 out of      16  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                160 out of   1,064   15%
    Number using RAMB36E1 only:                160
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  2 out of   2,128    1%
    Number using RAMB18E1 only:                  2
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                75 out of   1,080    6%
    Number used as ILOGICE1s:                   75
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                35 out of   1,080    3%
    Number used as OLOGICE1s:                   35
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     216    0%
  Number of BUFIODQSs:                           0 out of     108    0%
  Number of BUFRs:                               2 out of      54    3%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            5 out of   2,016    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              8 out of      36   22%
  Number of IBUFDS_GTXE1s:                       2 out of      18   11%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      27    0%
  Number of IODELAYE1s:                          0 out of   1,080    0%
  Number of MMCM_ADVs:                           1 out of      18    5%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       1 out of       4   25%

Average Fanout of Non-Clock Nets:                3.51

Peak Memory Usage:  1876 MB
Total REAL time to MAP completion:  4 mins 52 secs 
Total CPU time to MAP completion (all processors):   5 mins 2 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -mt 4 system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vsx475t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vsx475t, package ff1759, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vsx475t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                11,780 out of 595,200    1%
    Number used as Flip Flops:              11,747
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               32
  Number of Slice LUTs:                     11,642 out of 297,600    3%
    Number used as logic:                   10,465 out of 297,600    3%
      Number using O6 output only:           7,004
      Number using O5 output only:             938
      Number using O5 and O6:                2,523
      Number used as ROM:                        0
    Number used as Memory:                     911 out of 122,240    1%
      Number used as Dual Port RAM:            182
        Number using O6 output only:             2
        Number using O5 output only:             4
        Number using O5 and O6:                176
      Number used as Single Port RAM:            0
      Number used as Shift Register:           729
        Number using O6 output only:           580
        Number using O5 output only:             0
        Number using O5 and O6:                149
    Number used exclusively as route-thrus:    266
      Number with same-slice register load:    227
      Number with same-slice carry load:        39
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 5,389 out of  74,400    7%
  Number of LUT Flip Flop pairs used:       15,790
    Number with an unused Flip Flop:         4,615 out of  15,790   29%
    Number with an unused LUT:               4,148 out of  15,790   26%
    Number of fully used LUT-FF pairs:       7,027 out of  15,790   44%
    Number of slice register sites lost
      to control set restrictions:               0 out of 595,200    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        86 out of     840   10%
    Number of LOCed IOBs:                       86 out of      86  100%
    IOB Flip Flops:                            110
    Number of bonded IPADs:                     20
      Number of LOCed IPADs:                    20 out of      20  100%
    Number of bonded OPADs:                     16
      Number of LOCed OPADs:                    16 out of      16  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                160 out of   1,064   15%
    Number using RAMB36E1 only:                160
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  2 out of   2,128    1%
    Number using RAMB18E1 only:                  2
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                75 out of   1,080    6%
    Number used as ILOGICE1s:                   75
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                35 out of   1,080    3%
    Number used as OLOGICE1s:                   35
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     216    0%
  Number of BUFIODQSs:                           0 out of     108    0%
  Number of BUFRs:                               2 out of      54    3%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            5 out of   2,016    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              8 out of      36   22%
  Number of IBUFDS_GTXE1s:                       2 out of      18   11%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      27    0%
  Number of IODELAYE1s:                          0 out of   1,080    0%
  Number of MMCM_ADVs:                           1 out of      18    5%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       1 out of       4   25%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal infrastructure_inst/clk_200 has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM11_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM10_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMB_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMC_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/usr_dram.rx_packet_fifo_dist_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_control_data<33> has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal roach2_tut_tge_gbe0/roach2_tut_tge_gbe0/tge_rx_inst/rx_control_data<35> has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMB_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMC_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_control_data<33> has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_control_data<35> has no load.  PAR will not attempt to
   route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_rx_inst/rx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   roach2_tut_tge_gbe1/roach2_tut_tge_gbe1/tge_tx_inst/tx_packet_ctrl_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 103605 unrouted;      REAL time: 1 mins 1 secs 

Phase  2  : 74902 unrouted;      REAL time: 1 mins 11 secs 

Phase  3  : 21618 unrouted;      REAL time: 1 mins 37 secs 

Phase  4  : 21615 unrouted; (Setup:0, Hold:44196, Component Switching Limit:0)     REAL time: 1 mins 53 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:42144, Component Switching Limit:0)     REAL time: 2 mins 10 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:42144, Component Switching Limit:0)     REAL time: 2 mins 10 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:42144, Component Switching Limit:0)     REAL time: 2 mins 10 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:42144, Component Switching Limit:0)     REAL time: 2 mins 10 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 18 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 24 secs 
Total REAL time to Router completion: 2 mins 24 secs 
Total CPU time to Router completion (all processors): 3 mins 16 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|            xaui_clk | BUFGCTRL_X0Y0| No   | 1237 |  0.515     |  2.496      |
+---------------------+--------------+------+------+------------+-------------+
|             epb_clk |BUFGCTRL_X0Y31| No   | 1379 |  0.750     |  2.730      |
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk | BUFGCTRL_X0Y3| No   | 1847 |  0.764     |  2.731      |
+---------------------+--------------+------+------+------------+-------------+
|xaui_infrastructure_ |              |      |      |            |             |
|inst/xaui_infrastruc |              |      |      |            |             |
|ture_inst/xaui_infra |              |      |      |            |             |
|structure_low_inst/g |              |      |      |            |             |
|   tx_refclk_bufr<1> |  Regional Clk| No   |    1 |  0.000     |  1.112      |
+---------------------+--------------+------+------+------------+-------------+
|xaui_infrastructure_ |              |      |      |            |             |
|inst/xaui_infrastruc |              |      |      |            |             |
|ture_inst/xaui_infra |              |      |      |            |             |
|structure_low_inst/g |              |      |      |            |             |
|   tx_refclk_bufr<2> |  Regional Clk| No   |    1 |  0.000     |  0.941      |
+---------------------+--------------+------+------+------------+-------------+
|sfp_mdio_controller_ |              |      |      |            |             |
|inst/sfp_mdio_contro |              |      |      |            |             |
|  ller_inst/mdio_clk |         Local|      |   11 |  1.668     |  3.755      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_20_ML_NEW |              |      |      |            |             |
|                _CLK |         Local|      |    3 |  0.262     |  0.758      |
+---------------------+--------------+------+------+------------+-------------+
|infrastructure_inst/ |              |      |      |            |             |
|infrastructure_inst/ |              |      |      |            |             |
|MMCM_BASE_sys_clk_ML |              |      |      |            |             |
|             _NEW_I1 |         Local|      |    3 |  0.000     |  1.287      |
+---------------------+--------------+------+------+------------+-------------+
|infrastructure_inst/ |              |      |      |            |             |
|infrastructure_inst/ |              |      |      |            |             |
|MMCM_BASE_sys_clk_ML |              |      |      |            |             |
|            _NEW_OUT |         Local|      |    2 |  0.000     |  0.497      |
+---------------------+--------------+------+------+------------+-------------+
|xaui_infrastructure_ |              |      |      |            |             |
|inst/xaui_infrastruc |              |      |      |            |             |
|ture_inst/xaui_infra |              |      |      |            |             |
|structure_low_inst/g |              |      |      |            |             |
|        tx_refclk<1> |         Local|      |    9 |  0.000     |  2.485      |
+---------------------+--------------+------+------+------------+-------------+
|xaui_infrastructure_ |              |      |      |            |             |
|inst/xaui_infrastruc |              |      |      |            |             |
|ture_inst/xaui_infra |              |      |      |            |             |
|structure_low_inst/g |              |      |      |            |             |
|        tx_refclk<2> |         Local|      |    9 |  0.000     |  2.485      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_epb_clk_in = PERIOD TIMEGRP "epb_clk_i | SETUP       |     0.052ns|    14.873ns|       0|           0
  n" 67 MHz HIGH 50%                        | HOLD        |     0.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_xaui_clk = PERIOD TIMEGRP "xaui_clk" 1 | SETUP       |     0.260ns|     6.140ns|       0|           0
  56.25 MHz HIGH 50%                        | HOLD        |     0.019ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_infrastructure_inst_infrastructure_ins | SETUP       |     1.825ns|     8.175ns|       0|           0
  t_sys_clk_mmcm = PERIOD TIMEGRP         " | HOLD        |     0.002ns|            |       0|           0
  infrastructure_inst_infrastructure_inst_s |             |            |            |        |            
  ys_clk_mmcm" TS_sys_clk_n         HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_infrastructure_inst_infrastructure_ins | MINPERIOD   |     3.571ns|     1.429ns|       0|           0
  t_clk_200_mmcm = PERIOD TIMEGRP         " |             |            |            |        |            
  infrastructure_inst_infrastructure_inst_c |             |            |            |        |            
  lk_200_mmcm" TS_sys_clk_n *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_n = PERIOD TIMEGRP "sys_clk_n" | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
   100 MHz HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_xaui_infra_clk = PERIOD TIMEGRP "xaui_ | SETUP       |     5.556ns|     0.844ns|       0|           0
  infra_clk" 156.25 MHz HIGH 50%            | HOLD        |     0.163ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sys_clk = PERIOD TIMEGRP "TNM_sys_clk" | MINPERIOD   |     7.778ns|     2.222ns|       0|           0
   100 MHz HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_n                   |     10.000ns|      4.000ns|      8.175ns|            0|            0|            0|        46619|
| TS_infrastructure_inst_infrast|     10.000ns|      8.175ns|          N/A|            0|            0|        46619|            0|
| ructure_inst_sys_clk_mmcm     |             |             |             |             |             |             |             |
| TS_infrastructure_inst_infrast|      5.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| ructure_inst_clk_200_mmcm     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 52 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 45 secs 
Total CPU time to PAR completion (all processors): 3 mins 37 secs 

Peak Memory Usage:  2067 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 200 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vsx475t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vsx475t, package ff1759, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 200 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vsx475t,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             error report, limited to 200 items per constraint
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 624518 paths, 0 nets, and 67060 connections

Design statistics:
   Minimum period:  14.873ns (Maximum frequency:  67.236MHz)


Analysis completed Thu Mar 14 13:37:31 2019
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 53 secs 


