// Seed: 3640803614
module module_0;
  wire id_1;
  assign id_1 = id_1;
  assign module_1.id_12 = 0;
  tri id_2;
  assign id_2#(.id_1(1)) = 1'b0;
  localparam id_3 = (!-1);
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wor id_2,
    input uwire id_3,
    input tri0 id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    input wire id_8,
    output supply0 id_9,
    output uwire id_10,
    input supply0 id_11,
    output wor id_12,
    input tri id_13
);
  logic id_15 = id_5;
  wire [1 : -1] id_16[1 : 1], id_17;
  wire [-1 : 1 'd0] id_18, id_19;
  logic id_20;
  always id_20 <= -1;
  module_0 modCall_1 ();
  assign id_18 = id_5;
endmodule
