{
    "STD_CELL_LIBRARY": "sg13g2_stdcell",
    "VDD_PIN": "VPWR",
    "VDD_PIN_VOLTAGE": 1.2,
    "GND_PIN": "VGND",
    "TECH_LEFS": {
        "nom_*": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef",
        "min_*": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef",
        "max_*": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef"
    },
    "PRIMARY_GDSII_STREAMOUT_TOOL": "klayout",
    "DEFAULT_MAX_TRAN": null,
    "SIGNAL_WIRE_RC_LAYERS": null,
    "CLOCK_WIRE_RC_LAYERS": null,
    "DEFAULT_CORNER": "nom_typ_1p20V_25C",
    "STA_CORNERS": [
        "nom_fast_1p32V_m40C",
        "nom_slow_1p08V_125C",
        "nom_typ_1p20V_25C"
    ],
    "FP_IO_HLAYER": "Metal3",
    "FP_IO_VLAYER": "Metal2",
    "RT_MIN_LAYER": "Metal2",
    "RT_MAX_LAYER": "TopMetal2",
    "SCL_GROUND_PINS": [
        "VSS"
    ],
    "SCL_POWER_PINS": [
        "VDD"
    ],
    "TRISTATE_CELLS": [
        "sg13g2_ebufn_*",
        "sg13g2_einvn_*"
    ],
    "FILL_CELLS": [
        "sg13g2_fill_1",
        "sg13g2_fill_2"
    ],
    "DECAP_CELLS": [
        "sg13g2_decap_*"
    ],
    "LIB": {
        "nom_typ_1p20V_25C": [
            "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib",
            "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib"
        ],
        "nom_fast_1p32V_m40C": [
            "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib",
            "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fast_1p32V_3p6V_m40C.lib"
        ],
        "nom_slow_1p08V_125C": [
            "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib",
            "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_slow_1p08V_3p0V_125C.lib"
        ]
    },
    "CELL_LEFS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef"
    ],
    "CELL_GDS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds"
    ],
    "CELL_VERILOG_MODELS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v"
    ],
    "CELL_BB_VERILOG_MODELS": null,
    "CELL_SPICE_MODELS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/spice/sg13g2_stdcell.spice"
    ],
    "CELL_CDLS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_stdcell/cdl/sg13g2_stdcell.cdl"
    ],
    "SYNTH_EXCLUDED_CELL_FILE": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/synth_exclude.cells",
    "PNR_EXCLUDED_CELL_FILE": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/pnr_exclude.cells",
    "OUTPUT_CAP_LOAD": 6,
    "MAX_FANOUT_CONSTRAINT": 10,
    "MAX_TRANSITION_CONSTRAINT": null,
    "MAX_CAPACITANCE_CONSTRAINT": null,
    "CLOCK_UNCERTAINTY_CONSTRAINT": 0.25,
    "CLOCK_TRANSITION_CONSTRAINT": 0.15,
    "TIME_DERATING_CONSTRAINT": 5,
    "IO_DELAY_CONSTRAINT": 20,
    "SYNTH_DRIVING_CELL": "sg13g2_buf_4/X",
    "SYNTH_CLK_DRIVING_CELL": null,
    "SYNTH_TIEHI_CELL": "sg13g2_tiehi/L_HI",
    "SYNTH_TIELO_CELL": "sg13g2_tielo/L_LO",
    "SYNTH_BUFFER_CELL": "sg13g2_buf_1/A/X",
    "PLACE_SITE": "CoreSite",
    "CELL_PAD_EXCLUDE": [
        "sg13g2_fill_*",
        "sg13g2_decap_*"
    ],
    "DIODE_CELL": "sg13g2_antennanp/A",
    "WELLTAP_CELL": null,
    "ENDCAP_CELL": null,
    "DESIGN_DIR": "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/librelane",
    "PDK_ROOT": "/home/bob/your_directory/IHP-Open-PDK",
    "DESIGN_NAME": "chip_top",
    "PDK": "ihp-sg13g2",
    "CLOCK_PERIOD": 20,
    "CLOCK_PORT": "clk_PAD",
    "CLOCK_NET": "clk_pad/p2c",
    "VDD_NETS": [
        "VDD"
    ],
    "GND_NETS": [
        "VSS"
    ],
    "DIE_AREA": [
        0,
        0,
        1600,
        1600
    ],
    "EXTRA_EXCLUDED_CELLS": null,
    "MACROS": null,
    "EXTRA_LEFS": [
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/ip/bondpad_70x70/lef/bondpad_70x70.lef",
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/ip/bondpad_70x70_novias/lef/bondpad_70x70_novias.lef"
    ],
    "EXTRA_VERILOG_MODELS": null,
    "EXTRA_SPICE_MODELS": null,
    "EXTRA_CDLS": null,
    "EXTRA_LIBS": null,
    "EXTRA_GDS": [
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/ip/bondpad_70x70/gds/bondpad_70x70.gds",
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/ip/bondpad_70x70_novias/gds/bondpad_70x70_novias.gds"
    ],
    "FALLBACK_SDC": "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/librelane/constraint.sdc",
    "PAD_GDS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/gds/sg13g2_io.gds"
    ],
    "PAD_LEFS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef"
    ],
    "PAD_VERILOG_MODELS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/verilog/sg13g2_io.v"
    ],
    "PAD_SPICE_MODELS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/spice/sg13g2_io.spi"
    ],
    "PAD_CDLS": [
        "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/cdl/sg13g2_io.cdl"
    ],
    "PAD_LIBS": null,
    "PAD_CORNER": [
        "sg13g2_Corner"
    ],
    "PAD_FILLERS": [
        "sg13g2_Filler10000",
        "sg13g2_Filler4000",
        "sg13g2_Filler2000",
        "sg13g2_Filler1000",
        "sg13g2_Filler400",
        "sg13g2_Filler200"
    ],
    "PAD_SITE_NAME": "sg13g2_ioSite",
    "PAD_CORNER_SITE_NAME": "sg13g2_cornerSite",
    "PAD_FAKE_SITES": null,
    "PAD_BONDPAD_NAME": "bondpad_70x70_novias",
    "PAD_BONDPAD_WIDTH": 70,
    "PAD_BONDPAD_HEIGHT": 70,
    "PAD_BONDPAD_OFFSETS": {
        "sg13g2_IOPad*": [
            5,
            -70
        ]
    },
    "PAD_PLACE_IO_TERMINALS": null,
    "PAD_EDGE_SPACING": 140,
    "RUN_TAP_ENDCAP_INSERTION": true,
    "RUN_POST_GPL_DESIGN_REPAIR": true,
    "RUN_POST_GRT_DESIGN_REPAIR": false,
    "RUN_CTS": true,
    "RUN_POST_CTS_RESIZER_TIMING": true,
    "RUN_POST_GRT_RESIZER_TIMING": false,
    "RUN_HEURISTIC_DIODE_INSERTION": false,
    "RUN_ANTENNA_REPAIR": true,
    "RUN_DRT": true,
    "RUN_FILL_INSERTION": true,
    "RUN_MCSTA": true,
    "RUN_SPEF_EXTRACTION": true,
    "RUN_IRDROP_REPORT": true,
    "RUN_LVS": true,
    "RUN_MAGIC_STREAMOUT": true,
    "RUN_KLAYOUT_STREAMOUT": true,
    "RUN_MAGIC_WRITE_LEF": true,
    "RUN_KLAYOUT_XOR": true,
    "RUN_MAGIC_DRC": true,
    "RUN_KLAYOUT_DRC": true,
    "RUN_EQY": false,
    "RUN_LINTER": true,
    "VERILOG_FILES": [
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/src/chip_top.sv",
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/src/AesIterative.v",
        "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/src/AesTop.v"
    ],
    "VERILOG_INCLUDE_DIRS": null,
    "VERILOG_POWER_DEFINE": "USE_POWER_PINS",
    "LINTER_INCLUDE_PDK_MODELS": false,
    "LINTER_RELATIVE_INCLUDES": true,
    "LINTER_ERROR_ON_LATCH": true,
    "VERILOG_DEFINES": [
        "FUNCTIONAL"
    ],
    "LINTER_DEFINES": null,
    "LINTER_DISABLE_WARNINGS": [
        "DECLFILENAME",
        "EOFNEWLINE"
    ],
    "LINTER_DISABLE_WARNINGS_BLACKBOX": [
        "UNDRIVEN",
        "UNUSEDSIGNAL"
    ],
    "LINTER_VLT": null,
    "ERROR_ON_LINTER_TIMING_CONSTRUCTS": true,
    "ERROR_ON_LINTER_ERRORS": true,
    "ERROR_ON_LINTER_WARNINGS": false,
    "SYNTH_LATCH_MAP": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v",
    "SYNTH_TRISTATE_MAP": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v",
    "SYNTH_CSA_MAP": null,
    "SYNTH_RCA_MAP": null,
    "SYNTH_FA_MAP": null,
    "SYNTH_MUX_MAP": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/mux2_map.v",
    "SYNTH_MUX4_MAP": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/mux4_map.v",
    "USE_LIGHTER": false,
    "LIGHTER_DFF_MAP": null,
    "YOSYS_LOG_LEVEL": "ALL",
    "SYNTH_CORNER": null,
    "SYNTH_SHOW": false,
    "SYNTH_PARAMETERS": null,
    "USE_SLANG": false,
    "SLANG_ARGUMENTS": null,
    "SYNTH_CHECKS_ALLOW_TRISTATE": true,
    "SYNTH_AUTONAME": false,
    "SYNTH_STRATEGY": "AREA 0",
    "SYNTH_ABC_BUFFERING": false,
    "SYNTH_ABC_LEGACY_REFACTOR": false,
    "SYNTH_ABC_LEGACY_REWRITE": false,
    "SYNTH_ABC_DFF": false,
    "SYNTH_ABC_USE_MFS3": false,
    "SYNTH_ABC_AREA_USE_NF": false,
    "SYNTH_DIRECT_WIRE_BUFFERING": true,
    "SYNTH_SPLITNETS": true,
    "SYNTH_SIZING": false,
    "SYNTH_HIERARCHY_MODE": "flatten",
    "SYNTH_KEEP_HIERARCHY_MIN_COST": null,
    "SYNTH_KEEP_HIERARCHY_INSTANCES": null,
    "SYNTH_KEEP_HIERARCHY_MODULES": null,
    "SYNTH_SHARE_RESOURCES": true,
    "SYNTH_ADDER_TYPE": "YOSYS",
    "SYNTH_EXTRA_MAPPING_FILE": null,
    "SYNTH_ELABORATE_ONLY": false,
    "SYNTH_ELABORATE_FLATTEN": true,
    "SYNTH_MUL_BOOTH": false,
    "SYNTH_TIE_UNDEFINED": "low",
    "SYNTH_WRITE_NOATTR": true,
    "SYNTH_NORMALIZE_SINGLE_BIT_VECTORS": true,
    "ERROR_ON_UNMAPPED_CELLS": true,
    "ERROR_ON_SYNTH_CHECKS": true,
    "ERROR_ON_NL_ASSIGN_STATEMENTS": true,
    "PNR_SDC_FILE": "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/librelane/constraint.sdc",
    "SIGNOFF_SDC_FILE": "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/librelane/constraint.sdc",
    "PNR_CORNERS": null,
    "SET_RC_VERBOSE": false,
    "LAYERS_RC": {
        "*": {
            "Metal1": {
                "res": 0.00854576,
                "cap": 1e-10
            },
            "Metal2": {
                "res": 0.00253519,
                "cap": 0.000169121
            },
            "Metal3": {
                "res": 0.00154329,
                "cap": 0.000182832
            },
            "Metal4": {
                "res": 0.000631424,
                "cap": 0.000166454
            },
            "Metal5": {
                "res": 0.000684051,
                "cap": 8.57431e-05
            }
        }
    },
    "VIAS_R": {
        "*": {
            "Cont": {
                "res": 0.0022
            },
            "Via1": {
                "res": 0.002
            },
            "Via2": {
                "res": 0.002
            },
            "Via3": {
                "res": 0.002
            },
            "Via4": {
                "res": 0.002
            },
            "TopVia1": {
                "res": 0.0004
            },
            "TopVia2": {
                "res": 0.00022
            }
        }
    },
    "PDN_CONNECT_MACROS_TO_GRID": true,
    "PDN_MACRO_CONNECTIONS": null,
    "PDN_ENABLE_GLOBAL_CONNECTIONS": true,
    "FP_DEF_TEMPLATE": null,
    "DEDUPLICATE_CORNERS": false,
    "STA_MACRO_PRIORITIZE_NL": true,
    "STA_MAX_VIOLATOR_COUNT": null,
    "EXTRA_SPEFS": null,
    "STA_THREADS": null,
    "FP_FLIP_SITES": null,
    "FP_TRACKS_INFO": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tracks.info",
    "FP_SIZING": "absolute",
    "FP_ASPECT_RATIO": 1,
    "FP_CORE_UTIL": 50,
    "FP_OBSTRUCTIONS": null,
    "PL_SOFT_OBSTRUCTIONS": null,
    "CORE_AREA": [
        365,
        365,
        1235,
        1235
    ],
    "BOTTOM_MARGIN_MULT": 4,
    "TOP_MARGIN_MULT": 4,
    "LEFT_MARGIN_MULT": 12,
    "RIGHT_MARGIN_MULT": 12,
    "EXTRA_SITES": null,
    "PAD_CFG": null,
    "PAD_SOUTH": [
        "clk_pad",
        "rst_n_pad",
        "bidirs\\[0\\].bidir_pad",
        "bidirs\\[1\\].bidir_pad",
        "bidirs\\[2\\].bidir_pad",
        "bidirs\\[3\\].bidir_pad",
        "bidirs\\[4\\].bidir_pad",
        "bidirs\\[5\\].bidir_pad",
        "bidirs\\[6\\].bidir_pad",
        "bidirs\\[7\\].bidir_pad"
    ],
    "PAD_EAST": [
        "analogs\\[0\\].analog_pad",
        "analogs\\[1\\].analog_pad",
        "analogs\\[2\\].analog_pad",
        "analogs\\[3\\].analog_pad",
        "analogs\\[4\\].analog_pad",
        "analogs\\[5\\].analog_pad",
        "analogs\\[6\\].analog_pad",
        "analogs\\[7\\].analog_pad",
        "vdd_pads\\[0\\].vdd_pad",
        "vss_pads\\[0\\].vss_pad"
    ],
    "PAD_NORTH": [
        "outputs\\[7\\].output_pad",
        "outputs\\[6\\].output_pad",
        "outputs\\[5\\].output_pad",
        "outputs\\[4\\].output_pad",
        "outputs\\[3\\].output_pad",
        "outputs\\[2\\].output_pad",
        "outputs\\[1\\].output_pad",
        "outputs\\[0\\].output_pad",
        "iovdd_pads\\[0\\].iovdd_pad",
        "iovss_pads\\[0\\].iovss_pad"
    ],
    "PAD_WEST": [
        "inputs\\[3\\].input_pad",
        "inputs\\[2\\].input_pad",
        "inputs\\[1\\].input_pad",
        "inputs\\[0\\].input_pad"
    ],
    "MACRO_PLACEMENT_CFG": null,
    "FP_MACRO_HORIZONTAL_HALO": 10,
    "FP_MACRO_VERTICAL_HALO": 10,
    "FP_PRUNE_THRESHOLD": null,
    "FP_TAPCELL_DIST": 0,
    "PDN_OBSTRUCTIONS": null,
    "PDN_SKIPTRIM": false,
    "PDN_CORE_RING": true,
    "PDN_ENABLE_RAILS": true,
    "PDN_HORIZONTAL_HALO": 10,
    "PDN_VERTICAL_HALO": 10,
    "PDN_MULTILAYER": true,
    "PDN_RAIL_OFFSET": 0,
    "PDN_VWIDTH": 2.2,
    "PDN_HWIDTH": 2.2,
    "PDN_VSPACING": 4,
    "PDN_HSPACING": 4,
    "PDN_VPITCH": 75.6,
    "PDN_HPITCH": 75.6,
    "PDN_VOFFSET": 13.6,
    "PDN_HOFFSET": 13.6,
    "PDN_CORE_RING_VWIDTH": 15,
    "PDN_CORE_RING_HWIDTH": 15,
    "PDN_CORE_RING_VSPACING": 5,
    "PDN_CORE_RING_HSPACING": 5,
    "PDN_CORE_RING_VOFFSET": 4.5,
    "PDN_CORE_RING_HOFFSET": 4.5,
    "PDN_CORE_RING_CONNECT_TO_PADS": true,
    "PDN_CORE_RING_ALLOW_OUT_OF_DIE": true,
    "PDN_RAIL_LAYER": "Metal1",
    "PDN_RAIL_WIDTH": 0.44,
    "PDN_HORIZONTAL_LAYER": "TopMetal2",
    "PDN_VERTICAL_LAYER": "TopMetal1",
    "PDN_CORE_HORIZONTAL_LAYER": null,
    "PDN_CORE_VERTICAL_LAYER": null,
    "PDN_EXTEND_TO": "core_ring",
    "PDN_ENABLE_PINS": false,
    "PDN_CFG": "/home/bob/Schreibtisch/IC-Design/ihp-sg13g2-librelane-template/librelane/pdn_cfg.tcl",
    "ROUTING_OBSTRUCTIONS": null,
    "RT_CLOCK_MIN_LAYER": null,
    "RT_CLOCK_MAX_LAYER": null,
    "GRT_ADJUSTMENT": 0.3,
    "GRT_MACRO_EXTENSION": 0,
    "GRT_LAYER_ADJUSTMENTS": [
        0,
        0,
        0,
        0,
        0,
        0,
        0
    ],
    "PL_OPTIMIZE_MIRRORING": true,
    "PL_MAX_DISPLACEMENT_X": 500,
    "PL_MAX_DISPLACEMENT_Y": 100,
    "DPL_CELL_PADDING": 0,
    "RSZ_DONT_TOUCH_RX": "$^",
    "RSZ_DONT_TOUCH_LIST": null,
    "RSZ_CORNERS": null,
    "PL_TARGET_DENSITY_PCT": 10,
    "PL_SKIP_INITIAL_PLACEMENT": false,
    "PL_WIRE_LENGTH_COEF": 0.25,
    "PL_MIN_PHI_COEFFICIENT": null,
    "PL_MAX_PHI_COEFFICIENT": null,
    "GPL_CELL_PADDING": 0,
    "PL_KEEP_RESIZE_BELOW_OVERFLOW": null,
    "IO_PIN_PLACEMENT_MODE": "matching",
    "IO_PIN_ORDER_CFG": null,
    "FP_TEMPLATE_MATCH_MODE": "strict",
    "FP_TEMPLATE_COPY_POWER_PINS": false,
    "PL_TIMING_DRIVEN": false,
    "PL_ROUTABILITY_DRIVEN": true,
    "PL_ROUTABILITY_OVERFLOW_THRESHOLD": null,
    "ERROR_ON_PDN_VIOLATIONS": true,
    "DIODE_PADDING": null,
    "GRT_ALLOW_CONGESTION": true,
    "GRT_ANTENNA_REPAIR_ITERS": 3,
    "GRT_OVERFLOW_ITERS": 50,
    "GRT_ANTENNA_REPAIR_MARGIN": 10,
    "DESIGN_REPAIR_BUFFER_INPUT_PORTS": true,
    "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": true,
    "DESIGN_REPAIR_TIE_FANOUT": true,
    "DESIGN_REPAIR_TIE_SEPARATION": false,
    "DESIGN_REPAIR_MAX_WIRE_LENGTH": 0,
    "DESIGN_REPAIR_MAX_SLEW_PCT": 20,
    "DESIGN_REPAIR_MAX_CAP_PCT": 20,
    "DESIGN_REPAIR_REMOVE_BUFFERS": false,
    "MANUAL_GLOBAL_PLACEMENTS": null,
    "CTS_BALANCE_LEVELS": null,
    "CTS_SINK_BUFFER_MAX_CAP_DERATE_PCT": null,
    "CTS_DELAY_BUFFER_DERATE_PCT": null,
    "CTS_OBSTRUCTION_AWARE": null,
    "CTS_SINK_CLUSTERING_ENABLE": true,
    "CTS_SINK_CLUSTERING_SIZE": null,
    "CTS_SINK_CLUSTERING_MAX_DIAMETER": null,
    "CTS_MACRO_CLUSTERING_SIZE": null,
    "CTS_MACRO_CLUSTERING_MAX_DIAMETER": null,
    "CTS_CLK_MAX_WIRE_LENGTH": 0,
    "CTS_DISABLE_POST_PROCESSING": false,
    "CTS_DISTANCE_BETWEEN_BUFFERS": 0,
    "CTS_CORNERS": null,
    "CTS_ROOT_BUFFER": "sg13g2_buf_16",
    "CTS_CLK_BUFFERS": [
        "sg13g2_buf_8",
        "sg13g2_buf_4",
        "sg13g2_buf_2"
    ],
    "CTS_MAX_CAP": null,
    "CTS_MAX_SLEW": null,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.1,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.05,
    "PL_RESIZER_HOLD_MAX_BUFFER_PCT": 50,
    "PL_RESIZER_SETUP_MAX_BUFFER_PCT": 50,
    "PL_RESIZER_ALLOW_SETUP_VIOS": false,
    "PL_RESIZER_SETUP_GATE_CLONING": true,
    "PL_RESIZER_SETUP_BUFFERING": true,
    "PL_RESIZER_SETUP_BUFFER_REMOVAL": true,
    "PL_RESIZER_SETUP_REPAIR_TNS_PCT": null,
    "PL_RESIZER_SETUP_MAX_UTIL_PCT": null,
    "PL_RESIZER_HOLD_REPAIR_TNS_PCT": null,
    "PL_RESIZER_HOLD_MAX_UTIL_PCT": null,
    "PL_RESIZER_FIX_HOLD_FIRST": false,
    "GRT_DESIGN_REPAIR_RUN_GRT": true,
    "GRT_DESIGN_REPAIR_MAX_WIRE_LENGTH": 0,
    "GRT_DESIGN_REPAIR_MAX_SLEW_PCT": 10,
    "GRT_DESIGN_REPAIR_MAX_CAP_PCT": 10,
    "DIODE_ON_PORTS": "none",
    "HEURISTIC_ANTENNA_THRESHOLD": 90,
    "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.05,
    "GRT_RESIZER_SETUP_SLACK_MARGIN": 0.025,
    "GRT_RESIZER_HOLD_MAX_BUFFER_PCT": 50,
    "GRT_RESIZER_SETUP_MAX_BUFFER_PCT": 50,
    "GRT_RESIZER_ALLOW_SETUP_VIOS": false,
    "GRT_RESIZER_SETUP_GATE_CLONING": true,
    "GRT_RESIZER_RUN_GRT": true,
    "GRT_RESIZER_SETUP_BUFFERING": true,
    "GRT_RESIZER_SETUP_BUFFER_REMOVAL": true,
    "GRT_RESIZER_SETUP_REPAIR_TNS_PCT": null,
    "GRT_RESIZER_SETUP_MAX_UTIL_PCT": null,
    "GRT_RESIZER_HOLD_REPAIR_TNS_PCT": null,
    "GRT_RESIZER_HOLD_MAX_UTIL_PCT": null,
    "GRT_RESIZER_FIX_HOLD_FIRST": false,
    "DRT_THREADS": null,
    "DRT_OPT_ITERS": 64,
    "DRT_SAVE_SNAPSHOTS": false,
    "DRT_ANTENNA_REPAIR_ITERS": 3,
    "DRT_ANTENNA_REPAIR_MARGIN": 10,
    "DRT_SAVE_DRC_REPORT_ITERS": null,
    "ERROR_ON_TR_DRC": true,
    "IGNORE_DISCONNECTED_MODULES": [
        "bondpad_70x70",
        "bondpad_70x70_novias"
    ],
    "ERROR_ON_DISCONNECTED_PINS": true,
    "ERROR_ON_LONG_WIRE": true,
    "WIRE_LENGTH_THRESHOLD": null,
    "RCX_MERGE_VIA_WIRE_RES": true,
    "RCX_SDC_FILE": null,
    "RCX_RULESETS": {
        "nom_*": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/librelane/IHP_rcx_patterns.rules"
    },
    "VSRC_LOC_FILES": null,
    "MAGIC_DEF_LABELS": true,
    "MAGIC_GDS_POLYGON_SUBCELLS": false,
    "MAGIC_DEF_NO_BLOCKAGES": true,
    "MAGIC_INCLUDE_GDS_POINTERS": false,
    "MAGICRC": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/magic/ihp-sg13g2.magicrc",
    "MAGIC_TECH": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/magic/ihp-sg13g2.tech",
    "MAGIC_PDK_SETUP": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/magic/ihp-sg13g2.tcl",
    "CELL_MAGS": [],
    "CELL_MAGLEFS": [],
    "MAGIC_CAPTURE_ERRORS": true,
    "MAGIC_ZEROIZE_ORIGIN": false,
    "MAGIC_DISABLE_CIF_INFO": true,
    "MAGIC_MACRO_STD_CELL_SOURCE": "macro",
    "KLAYOUT_TECH": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/klayout/tech/sg13g2.lyt",
    "KLAYOUT_PROPERTIES": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/klayout/tech/sg13g2.lyp",
    "KLAYOUT_DEF_LAYER_MAP": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/klayout/tech/sg13g2.map",
    "KLAYOUT_CONFLICT_RESOLUTION": "RenameCell",
    "KLAYOUT_XOR_THREADS": null,
    "KLAYOUT_XOR_IGNORE_LAYERS": null,
    "KLAYOUT_XOR_TILE_SIZE": null,
    "ERROR_ON_XOR_ERROR": true,
    "KLAYOUT_ANTENNA_RUNSET": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/klayout/tech/drc/rule_decks/antenna.drc",
    "KLAYOUT_ANTENNA_OPTIONS": {},
    "ERROR_ON_KLAYOUT_ANTENNA": true,
    "KLAYOUT_SEALRING_SCRIPT": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/klayout/tech/scripts/sealring.py",
    "KLAYOUT_FILLER_SCRIPT": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/klayout/tech/scripts/filler.py",
    "KLAYOUT_FILLER_OPTIONS": null,
    "KLAYOUT_DENSITY_RUNSET": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/klayout/tech/drc/rule_decks/density.drc",
    "KLAYOUT_DENSITY_OPTIONS": {},
    "KLAYOUT_DENSITY_THREADS": null,
    "ERROR_ON_KLAYOUT_DENSITY": true,
    "MAGIC_DRC_USE_GDS": true,
    "MAGIC_GDS_FLATGLOB": null,
    "MAGIC_DRC_MAGLEFS": null,
    "KLAYOUT_DRC_RUNSET": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/klayout/tech/drc/ihp-sg13g2.drc",
    "KLAYOUT_DRC_OPTIONS": {
        "no_recommended": true,
        "run_mode": "deep"
    },
    "KLAYOUT_DRC_THREADS": null,
    "ERROR_ON_MAGIC_DRC": true,
    "ERROR_ON_KLAYOUT_DRC": true,
    "MAGIC_EXT_USE_GDS": false,
    "MAGIC_EXT_ABSTRACT_CELLS": null,
    "MAGIC_EXT_UNIQUE": "notopports",
    "MAGIC_EXT_SHORT_RESISTOR": false,
    "MAGIC_EXT_ABSTRACT": false,
    "MAGIC_FEEDBACK_CONVERSION_THRESHOLD": 10000,
    "NETGEN_SETUP": "/home/bob/your_directory/IHP-Open-PDK/ihp-sg13g2/libs.tech/netgen/ihp-sg13g2_setup.tcl",
    "LVS_INCLUDE_MARCO_NETLISTS": false,
    "LVS_FLATTEN_CELLS": null,
    "ERROR_ON_LVS_ERROR": true,
    "EQY_SCRIPT": null,
    "EQY_FORCE_ACCEPT_PDK": false,
    "TIMING_VIOLATION_CORNERS": [
        "*typ*"
    ],
    "SETUP_VIOLATION_CORNERS": null,
    "HOLD_VIOLATION_CORNERS": [
        "*"
    ],
    "MAX_SLEW_VIOLATION_CORNERS": [
        ""
    ],
    "MAX_CAP_VIOLATION_CORNERS": [
        ""
    ],
    "meta": {
        "version": 3,
        "flow": "Chip",
        "substituting_steps": {
            "Checker.IllegalOverlap": null
        },
        "step": null,
        "librelane_version": "3.0.0.dev47"
    }
}