

================================================================
== Vitis HLS Report for 'dfm_Pipeline_VITIS_LOOP_114_2'
================================================================
* Date:           Wed Sep  3 20:05:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min    |    max    | min |     max    |   Type  |
    +---------+------------+-----------+-----------+-----+------------+---------+
    |        3|  1073741826|  12.000 ns|  4.295 sec|    3|  1073741826|       no|
    +---------+------------+-----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                    |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |      Loop Name     |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_114_2  |        1|  1073741824|         3|          1|          1|  0 ~ 1073741823|       yes|
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %trunc_ln"   --->   Operation 7 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K"   --->   Operation 8 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln114_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln114"   --->   Operation 9 'read' 'sext_ln114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln114_cast = sext i62 %sext_ln114_read"   --->   Operation 10 'sext' 'sext_ln114_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_37, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_0, void @empty_26, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i30 0, i30 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_1 = load i30 %j" [src/spmm_device_fpga.cpp:116]   --->   Operation 15 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.83ns)   --->   "%icmp_ln114 = icmp_eq  i30 %j_1, i30 %K_read" [src/spmm_device_fpga.cpp:114]   --->   Operation 16 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.86ns)   --->   "%add_ln114 = add i30 %j_1, i30 1" [src/spmm_device_fpga.cpp:114]   --->   Operation 17 'add' 'add_ln114' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc.split, void %for.end.loopexit.exitStub" [src/spmm_device_fpga.cpp:114]   --->   Operation 18 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i30 %j_1" [src/spmm_device_fpga.cpp:116]   --->   Operation 19 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%add_ln116 = add i16 %trunc_ln116, i16 %trunc_ln_read" [src/spmm_device_fpga.cpp:116]   --->   Operation 20 'add' 'add_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln114 = store i30 %add_ln114, i30 %j" [src/spmm_device_fpga.cpp:114]   --->   Operation 21 'store' 'store_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln114_cast" [src/spmm_device_fpga.cpp:114]   --->   Operation 22 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1073741823, i64 0"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.92ns)   --->   "%gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem3_addr" [src/spmm_device_fpga.cpp:116]   --->   Operation 24 'read' 'gmem3_addr_read' <Predicate = (!icmp_ln114)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln115 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15" [src/spmm_device_fpga.cpp:115]   --->   Operation 25 'specpipeline' 'specpipeline_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/spmm_device_fpga.cpp:114]   --->   Operation 26 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast i32 %gmem3_addr_read" [src/spmm_device_fpga.cpp:116]   --->   Operation 27 'bitcast' 'bitcast_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i16 %add_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 28 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%Dbuf_addr = getelementptr i32 %Dbuf, i64 0, i64 %zext_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 29 'getelementptr' 'Dbuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.24ns)   --->   "%store_ln116 = store i32 %bitcast_ln116, i16 %Dbuf_addr" [src/spmm_device_fpga.cpp:116]   --->   Operation 30 'store' 'store_ln116' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc" [src/spmm_device_fpga.cpp:114]   --->   Operation 31 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln114]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Dbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca           ) [ 0100]
trunc_ln_read      (read             ) [ 0000]
K_read             (read             ) [ 0000]
sext_ln114_read    (read             ) [ 0000]
sext_ln114_cast    (sext             ) [ 0110]
specmemcore_ln0    (specmemcore      ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
j_1                (load             ) [ 0000]
icmp_ln114         (icmp             ) [ 0110]
add_ln114          (add              ) [ 0000]
br_ln114           (br               ) [ 0000]
trunc_ln116        (trunc            ) [ 0000]
add_ln116          (add              ) [ 0111]
store_ln114        (store            ) [ 0000]
gmem3_addr         (getelementptr    ) [ 0000]
empty              (speclooptripcount) [ 0000]
gmem3_addr_read    (read             ) [ 0101]
specpipeline_ln115 (specpipeline     ) [ 0000]
specloopname_ln114 (specloopname     ) [ 0000]
bitcast_ln116      (bitcast          ) [ 0000]
zext_ln116         (zext             ) [ 0000]
Dbuf_addr          (getelementptr    ) [ 0000]
store_ln116        (store            ) [ 0000]
br_ln114           (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln114">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="K">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Dbuf">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dbuf"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="trunc_ln_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="K_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="30" slack="0"/>
<pin id="72" dir="0" index="1" bw="30" slack="0"/>
<pin id="73" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln114_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="62" slack="0"/>
<pin id="78" dir="0" index="1" bw="62" slack="0"/>
<pin id="79" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln114_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="gmem3_addr_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem3_addr_read/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="Dbuf_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="16" slack="0"/>
<pin id="91" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Dbuf_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln116_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="16" slack="0"/>
<pin id="100" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="102" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln114_cast_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="62" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114_cast/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="30" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="j_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="30" slack="0"/>
<pin id="115" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln114_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="30" slack="0"/>
<pin id="118" dir="0" index="1" bw="30" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln114_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="30" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="trunc_ln116_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="30" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln116_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln114_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="30" slack="0"/>
<pin id="140" dir="0" index="1" bw="30" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="gmem3_addr_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="62" slack="1"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="bitcast_ln116_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln116/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln116_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="2"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="j_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="30" slack="0"/>
<pin id="159" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="164" class="1005" name="sext_ln114_cast_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln114_cast "/>
</bind>
</comp>

<comp id="169" class="1005" name="icmp_ln114_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="173" class="1005" name="add_ln116_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="2"/>
<pin id="175" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="178" class="1005" name="gmem3_addr_read_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="52" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="103"><net_src comp="87" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="76" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="70" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="64" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="122" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="143" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="152"><net_src comp="149" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="160"><net_src comp="60" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="167"><net_src comp="104" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="172"><net_src comp="116" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="132" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="181"><net_src comp="82" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="149" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Dbuf | {3 }
 - Input state : 
	Port: dfm_Pipeline_VITIS_LOOP_114_2 : gmem3 | {2 }
	Port: dfm_Pipeline_VITIS_LOOP_114_2 : sext_ln114 | {1 }
	Port: dfm_Pipeline_VITIS_LOOP_114_2 : K | {1 }
	Port: dfm_Pipeline_VITIS_LOOP_114_2 : trunc_ln | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln114 : 2
		add_ln114 : 2
		br_ln114 : 3
		trunc_ln116 : 2
		add_ln116 : 3
		store_ln114 : 3
	State 2
		gmem3_addr_read : 1
	State 3
		Dbuf_addr : 1
		store_ln116 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln114_fu_122      |    0    |    37   |
|          |      add_ln116_fu_132      |    0    |    23   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln114_fu_116     |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |  trunc_ln_read_read_fu_64  |    0    |    0    |
|   read   |      K_read_read_fu_70     |    0    |    0    |
|          | sext_ln114_read_read_fu_76 |    0    |    0    |
|          | gmem3_addr_read_read_fu_82 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln114_cast_fu_104   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln116_fu_128     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln116_fu_153     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    79   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln116_reg_173   |   16   |
|gmem3_addr_read_reg_178|   32   |
|   icmp_ln114_reg_169  |    1   |
|       j_reg_157       |   30   |
|sext_ln114_cast_reg_164|   64   |
+-----------------------+--------+
|         Total         |   143  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   79   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   143  |    -   |
+-----------+--------+--------+
|   Total   |   143  |   79   |
+-----------+--------+--------+
