/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [26:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire celloutsig_0_41z;
  wire [23:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [22:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [30:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_3z[2];
  assign celloutsig_0_2z = celloutsig_0_0z[10] ? in_data[31] : in_data[90];
  assign celloutsig_0_52z = ~(_00_ | in_data[84]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[170]);
  assign celloutsig_0_29z = ~(celloutsig_0_2z | celloutsig_0_2z);
  assign celloutsig_0_32z = ~((celloutsig_0_12z | celloutsig_0_24z[0]) & celloutsig_0_0z[8]);
  assign celloutsig_0_12z = ~((celloutsig_0_10z | celloutsig_0_5z) & celloutsig_0_6z[3]);
  assign celloutsig_0_10z = celloutsig_0_2z ^ celloutsig_0_6z[3];
  reg [2:0] _10_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 3'h0;
    else _10_ <= { celloutsig_0_41z, celloutsig_0_29z, celloutsig_0_38z };
  assign { _01_[2], _00_, _01_[0] } = _10_;
  assign celloutsig_1_11z = { celloutsig_1_5z[2:1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z } / { 1'h1, celloutsig_1_6z[14:7], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_12z[10:4], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } / { 1'h1, in_data[173:167], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_24z = celloutsig_0_19z[7:4] / { 1'h1, celloutsig_0_21z[2:0] };
  assign celloutsig_1_1z = { in_data[156:154], celloutsig_1_0z, celloutsig_1_0z } === in_data[186:182];
  assign celloutsig_0_13z = celloutsig_0_9z[6:2] <= { celloutsig_0_7z[2:1], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_7z = { in_data[168:151], celloutsig_1_4z } && { celloutsig_1_6z[30:26], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_1z = celloutsig_0_0z[10:3] && celloutsig_0_0z[7:0];
  assign celloutsig_0_38z = ! { celloutsig_0_17z[4:1], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_4z[19:0] || { celloutsig_0_4z[11:5], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[189:186] < in_data[122:119];
  assign celloutsig_0_4z = { in_data[71:49], celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[8:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_11z[13:7], celloutsig_1_4z, celloutsig_1_8z } % { 1'h1, celloutsig_1_6z[11:7], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z[3:1], in_data[96] };
  assign celloutsig_0_6z = { in_data[76], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z } % { 1'h1, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_7z = { celloutsig_0_4z[10:6], celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, in_data[16:12], in_data[0] };
  assign celloutsig_0_9z = in_data[17:4] % { 1'h1, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z } % { 1'h1, celloutsig_0_4z[21:19], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[90] ? in_data[16:6] : in_data[78:68];
  assign celloutsig_0_14z = celloutsig_0_0z[3] ? { celloutsig_0_0z[10:4], celloutsig_0_11z, celloutsig_0_1z } : { celloutsig_0_9z[12:5], celloutsig_0_12z };
  assign celloutsig_1_5z = - { in_data[117:115], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_5z[7:2] !== celloutsig_1_13z[7:2];
  assign celloutsig_0_11z = { celloutsig_0_4z[18:15], celloutsig_0_5z } !== { celloutsig_0_0z[10:7], celloutsig_0_2z };
  assign celloutsig_0_53z = & { celloutsig_0_52z, celloutsig_0_17z[26:25] };
  assign celloutsig_1_18z = & in_data[176:169];
  assign celloutsig_0_41z = celloutsig_0_19z[2] & celloutsig_0_20z;
  assign celloutsig_0_8z = celloutsig_0_2z & celloutsig_0_7z[6];
  assign celloutsig_0_20z = in_data[67] & celloutsig_0_19z[3];
  assign celloutsig_0_21z = { celloutsig_0_0z[6:4], celloutsig_0_1z } <<< { celloutsig_0_9z[5:3], celloutsig_0_20z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } >>> { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[179:178], celloutsig_1_7z, celloutsig_1_2z } >>> { celloutsig_1_3z[2], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_14z[8:2], celloutsig_0_13z } >>> { celloutsig_0_4z[9:3], celloutsig_0_8z };
  assign celloutsig_1_6z = { celloutsig_1_3z[2:0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z } ^ { in_data[165:141], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
