
CompositeImplementation.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000026ec  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000014e  00802000  000026ec  00002780  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000166  0080214e  0080214e  000028ce  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  000028ce  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002900  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000004d8  00000000  00000000  00002940  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000a42c  00000000  00000000  00002e18  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004e6c  00000000  00000000  0000d244  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000089d0  00000000  00000000  000120b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000ab4  00000000  00000000  0001aa80  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00035f92  00000000  00000000  0001b534  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000027dd  00000000  00000000  000514c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000004b0  00000000  00000000  00053ca8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000cbb4  00000000  00000000  00054158  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0d c1       	rjmp	.+538    	; 0x21c <__ctors_end>
       2:	00 00       	nop
       4:	2c c1       	rjmp	.+600    	; 0x25e <__bad_interrupt>
       6:	00 00       	nop
       8:	2a c1       	rjmp	.+596    	; 0x25e <__bad_interrupt>
       a:	00 00       	nop
       c:	28 c1       	rjmp	.+592    	; 0x25e <__bad_interrupt>
       e:	00 00       	nop
      10:	26 c1       	rjmp	.+588    	; 0x25e <__bad_interrupt>
      12:	00 00       	nop
      14:	24 c1       	rjmp	.+584    	; 0x25e <__bad_interrupt>
      16:	00 00       	nop
      18:	22 c1       	rjmp	.+580    	; 0x25e <__bad_interrupt>
      1a:	00 00       	nop
      1c:	20 c1       	rjmp	.+576    	; 0x25e <__bad_interrupt>
      1e:	00 00       	nop
      20:	1e c1       	rjmp	.+572    	; 0x25e <__bad_interrupt>
      22:	00 00       	nop
      24:	1c c1       	rjmp	.+568    	; 0x25e <__bad_interrupt>
      26:	00 00       	nop
      28:	1a c1       	rjmp	.+564    	; 0x25e <__bad_interrupt>
      2a:	00 00       	nop
      2c:	18 c1       	rjmp	.+560    	; 0x25e <__bad_interrupt>
      2e:	00 00       	nop
      30:	16 c1       	rjmp	.+556    	; 0x25e <__bad_interrupt>
      32:	00 00       	nop
      34:	14 c1       	rjmp	.+552    	; 0x25e <__bad_interrupt>
      36:	00 00       	nop
      38:	12 c1       	rjmp	.+548    	; 0x25e <__bad_interrupt>
      3a:	00 00       	nop
      3c:	10 c1       	rjmp	.+544    	; 0x25e <__bad_interrupt>
      3e:	00 00       	nop
      40:	0e c1       	rjmp	.+540    	; 0x25e <__bad_interrupt>
      42:	00 00       	nop
      44:	0c c1       	rjmp	.+536    	; 0x25e <__bad_interrupt>
      46:	00 00       	nop
      48:	0a c1       	rjmp	.+532    	; 0x25e <__bad_interrupt>
      4a:	00 00       	nop
      4c:	08 c1       	rjmp	.+528    	; 0x25e <__bad_interrupt>
      4e:	00 00       	nop
      50:	06 c1       	rjmp	.+524    	; 0x25e <__bad_interrupt>
      52:	00 00       	nop
      54:	04 c1       	rjmp	.+520    	; 0x25e <__bad_interrupt>
      56:	00 00       	nop
      58:	02 c1       	rjmp	.+516    	; 0x25e <__bad_interrupt>
      5a:	00 00       	nop
      5c:	00 c1       	rjmp	.+512    	; 0x25e <__bad_interrupt>
      5e:	00 00       	nop
      60:	fe c0       	rjmp	.+508    	; 0x25e <__bad_interrupt>
      62:	00 00       	nop
      64:	fc c0       	rjmp	.+504    	; 0x25e <__bad_interrupt>
      66:	00 00       	nop
      68:	fa c0       	rjmp	.+500    	; 0x25e <__bad_interrupt>
      6a:	00 00       	nop
      6c:	f8 c0       	rjmp	.+496    	; 0x25e <__bad_interrupt>
      6e:	00 00       	nop
      70:	f6 c0       	rjmp	.+492    	; 0x25e <__bad_interrupt>
      72:	00 00       	nop
      74:	f4 c0       	rjmp	.+488    	; 0x25e <__bad_interrupt>
      76:	00 00       	nop
      78:	f2 c0       	rjmp	.+484    	; 0x25e <__bad_interrupt>
      7a:	00 00       	nop
      7c:	f0 c0       	rjmp	.+480    	; 0x25e <__bad_interrupt>
      7e:	00 00       	nop
      80:	ee c0       	rjmp	.+476    	; 0x25e <__bad_interrupt>
      82:	00 00       	nop
      84:	ec c0       	rjmp	.+472    	; 0x25e <__bad_interrupt>
      86:	00 00       	nop
      88:	ea c0       	rjmp	.+468    	; 0x25e <__bad_interrupt>
      8a:	00 00       	nop
      8c:	e8 c0       	rjmp	.+464    	; 0x25e <__bad_interrupt>
      8e:	00 00       	nop
      90:	e6 c0       	rjmp	.+460    	; 0x25e <__bad_interrupt>
      92:	00 00       	nop
      94:	e4 c0       	rjmp	.+456    	; 0x25e <__bad_interrupt>
      96:	00 00       	nop
      98:	e2 c0       	rjmp	.+452    	; 0x25e <__bad_interrupt>
      9a:	00 00       	nop
      9c:	e0 c0       	rjmp	.+448    	; 0x25e <__bad_interrupt>
      9e:	00 00       	nop
      a0:	de c0       	rjmp	.+444    	; 0x25e <__bad_interrupt>
      a2:	00 00       	nop
      a4:	dc c0       	rjmp	.+440    	; 0x25e <__bad_interrupt>
      a6:	00 00       	nop
      a8:	da c0       	rjmp	.+436    	; 0x25e <__bad_interrupt>
      aa:	00 00       	nop
      ac:	d8 c0       	rjmp	.+432    	; 0x25e <__bad_interrupt>
      ae:	00 00       	nop
      b0:	d6 c0       	rjmp	.+428    	; 0x25e <__bad_interrupt>
      b2:	00 00       	nop
      b4:	d4 c0       	rjmp	.+424    	; 0x25e <__bad_interrupt>
      b6:	00 00       	nop
      b8:	d2 c0       	rjmp	.+420    	; 0x25e <__bad_interrupt>
      ba:	00 00       	nop
      bc:	d0 c0       	rjmp	.+416    	; 0x25e <__bad_interrupt>
      be:	00 00       	nop
      c0:	ce c0       	rjmp	.+412    	; 0x25e <__bad_interrupt>
      c2:	00 00       	nop
      c4:	cc c0       	rjmp	.+408    	; 0x25e <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ca c0       	rjmp	.+404    	; 0x25e <__bad_interrupt>
      ca:	00 00       	nop
      cc:	c8 c0       	rjmp	.+400    	; 0x25e <__bad_interrupt>
      ce:	00 00       	nop
      d0:	c6 c0       	rjmp	.+396    	; 0x25e <__bad_interrupt>
      d2:	00 00       	nop
      d4:	c4 c0       	rjmp	.+392    	; 0x25e <__bad_interrupt>
      d6:	00 00       	nop
      d8:	c2 c0       	rjmp	.+388    	; 0x25e <__bad_interrupt>
      da:	00 00       	nop
      dc:	c0 c0       	rjmp	.+384    	; 0x25e <__bad_interrupt>
      de:	00 00       	nop
      e0:	be c0       	rjmp	.+380    	; 0x25e <__bad_interrupt>
      e2:	00 00       	nop
      e4:	bc c0       	rjmp	.+376    	; 0x25e <__bad_interrupt>
      e6:	00 00       	nop
      e8:	ba c0       	rjmp	.+372    	; 0x25e <__bad_interrupt>
      ea:	00 00       	nop
      ec:	b8 c0       	rjmp	.+368    	; 0x25e <__bad_interrupt>
      ee:	00 00       	nop
      f0:	b6 c0       	rjmp	.+364    	; 0x25e <__bad_interrupt>
      f2:	00 00       	nop
      f4:	b4 c0       	rjmp	.+360    	; 0x25e <__bad_interrupt>
      f6:	00 00       	nop
      f8:	b2 c0       	rjmp	.+356    	; 0x25e <__bad_interrupt>
      fa:	00 00       	nop
      fc:	b0 c0       	rjmp	.+352    	; 0x25e <__bad_interrupt>
      fe:	00 00       	nop
     100:	ae c0       	rjmp	.+348    	; 0x25e <__bad_interrupt>
     102:	00 00       	nop
     104:	ac c0       	rjmp	.+344    	; 0x25e <__bad_interrupt>
     106:	00 00       	nop
     108:	aa c0       	rjmp	.+340    	; 0x25e <__bad_interrupt>
     10a:	00 00       	nop
     10c:	a8 c0       	rjmp	.+336    	; 0x25e <__bad_interrupt>
     10e:	00 00       	nop
     110:	a6 c0       	rjmp	.+332    	; 0x25e <__bad_interrupt>
     112:	00 00       	nop
     114:	a4 c0       	rjmp	.+328    	; 0x25e <__bad_interrupt>
     116:	00 00       	nop
     118:	a2 c0       	rjmp	.+324    	; 0x25e <__bad_interrupt>
     11a:	00 00       	nop
     11c:	a0 c0       	rjmp	.+320    	; 0x25e <__bad_interrupt>
     11e:	00 00       	nop
     120:	9e c0       	rjmp	.+316    	; 0x25e <__bad_interrupt>
     122:	00 00       	nop
     124:	9c c0       	rjmp	.+312    	; 0x25e <__bad_interrupt>
     126:	00 00       	nop
     128:	9a c0       	rjmp	.+308    	; 0x25e <__bad_interrupt>
     12a:	00 00       	nop
     12c:	98 c0       	rjmp	.+304    	; 0x25e <__bad_interrupt>
     12e:	00 00       	nop
     130:	96 c0       	rjmp	.+300    	; 0x25e <__bad_interrupt>
     132:	00 00       	nop
     134:	94 c0       	rjmp	.+296    	; 0x25e <__bad_interrupt>
     136:	00 00       	nop
     138:	92 c0       	rjmp	.+292    	; 0x25e <__bad_interrupt>
     13a:	00 00       	nop
     13c:	90 c0       	rjmp	.+288    	; 0x25e <__bad_interrupt>
     13e:	00 00       	nop
     140:	8e c0       	rjmp	.+284    	; 0x25e <__bad_interrupt>
     142:	00 00       	nop
     144:	8c c0       	rjmp	.+280    	; 0x25e <__bad_interrupt>
     146:	00 00       	nop
     148:	8a c0       	rjmp	.+276    	; 0x25e <__bad_interrupt>
     14a:	00 00       	nop
     14c:	88 c0       	rjmp	.+272    	; 0x25e <__bad_interrupt>
     14e:	00 00       	nop
     150:	86 c0       	rjmp	.+268    	; 0x25e <__bad_interrupt>
     152:	00 00       	nop
     154:	84 c0       	rjmp	.+264    	; 0x25e <__bad_interrupt>
     156:	00 00       	nop
     158:	82 c0       	rjmp	.+260    	; 0x25e <__bad_interrupt>
     15a:	00 00       	nop
     15c:	80 c0       	rjmp	.+256    	; 0x25e <__bad_interrupt>
     15e:	00 00       	nop
     160:	7e c0       	rjmp	.+252    	; 0x25e <__bad_interrupt>
     162:	00 00       	nop
     164:	7c c0       	rjmp	.+248    	; 0x25e <__bad_interrupt>
     166:	00 00       	nop
     168:	7a c0       	rjmp	.+244    	; 0x25e <__bad_interrupt>
     16a:	00 00       	nop
     16c:	78 c0       	rjmp	.+240    	; 0x25e <__bad_interrupt>
     16e:	00 00       	nop
     170:	76 c0       	rjmp	.+236    	; 0x25e <__bad_interrupt>
     172:	00 00       	nop
     174:	74 c0       	rjmp	.+232    	; 0x25e <__bad_interrupt>
     176:	00 00       	nop
     178:	72 c0       	rjmp	.+228    	; 0x25e <__bad_interrupt>
     17a:	00 00       	nop
     17c:	70 c0       	rjmp	.+224    	; 0x25e <__bad_interrupt>
     17e:	00 00       	nop
     180:	6e c0       	rjmp	.+220    	; 0x25e <__bad_interrupt>
     182:	00 00       	nop
     184:	6c c0       	rjmp	.+216    	; 0x25e <__bad_interrupt>
     186:	00 00       	nop
     188:	6a c0       	rjmp	.+212    	; 0x25e <__bad_interrupt>
     18a:	00 00       	nop
     18c:	68 c0       	rjmp	.+208    	; 0x25e <__bad_interrupt>
     18e:	00 00       	nop
     190:	66 c0       	rjmp	.+204    	; 0x25e <__bad_interrupt>
     192:	00 00       	nop
     194:	64 c0       	rjmp	.+200    	; 0x25e <__bad_interrupt>
     196:	00 00       	nop
     198:	62 c0       	rjmp	.+196    	; 0x25e <__bad_interrupt>
     19a:	00 00       	nop
     19c:	60 c0       	rjmp	.+192    	; 0x25e <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	5e c0       	rjmp	.+188    	; 0x25e <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	5c c0       	rjmp	.+184    	; 0x25e <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	5a c0       	rjmp	.+180    	; 0x25e <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	58 c0       	rjmp	.+176    	; 0x25e <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	56 c0       	rjmp	.+172    	; 0x25e <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	54 c0       	rjmp	.+168    	; 0x25e <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	52 c0       	rjmp	.+164    	; 0x25e <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	50 c0       	rjmp	.+160    	; 0x25e <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	4e c0       	rjmp	.+156    	; 0x25e <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	4c c0       	rjmp	.+152    	; 0x25e <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	4a c0       	rjmp	.+148    	; 0x25e <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	48 c0       	rjmp	.+144    	; 0x25e <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	46 c0       	rjmp	.+140    	; 0x25e <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	44 c0       	rjmp	.+136    	; 0x25e <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	42 c0       	rjmp	.+132    	; 0x25e <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	40 c0       	rjmp	.+128    	; 0x25e <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	3e c0       	rjmp	.+124    	; 0x25e <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	3c c0       	rjmp	.+120    	; 0x25e <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	3a c0       	rjmp	.+116    	; 0x25e <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	38 c0       	rjmp	.+112    	; 0x25e <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	36 c0       	rjmp	.+108    	; 0x25e <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 5f 11 	jmp	0x22be	; 0x22be <__vector_125>
     1f8:	0c 94 1a 12 	jmp	0x2434	; 0x2434 <__vector_126>
     1fc:	86 03       	fmuls	r16, r22
     1fe:	cf 03       	fmulsu	r20, r23
     200:	7c 03       	fmul	r23, r20
     202:	d1 03       	fmuls	r21, r17
     204:	7e 03       	fmul	r23, r22
     206:	80 03       	fmuls	r16, r16
     208:	82 03       	fmuls	r16, r18
     20a:	84 03       	fmuls	r16, r20
     20c:	86 03       	fmuls	r16, r22
     20e:	4f 0c       	add	r4, r15
     210:	52 0c       	add	r5, r2
     212:	55 0c       	add	r5, r5
     214:	58 0c       	add	r5, r8
     216:	5b 0c       	add	r5, r11
     218:	5e 0c       	add	r5, r14
     21a:	61 0c       	add	r6, r1

0000021c <__ctors_end>:
     21c:	11 24       	eor	r1, r1
     21e:	1f be       	out	0x3f, r1	; 63
     220:	cf ef       	ldi	r28, 0xFF	; 255
     222:	cd bf       	out	0x3d, r28	; 61
     224:	df e5       	ldi	r29, 0x5F	; 95
     226:	de bf       	out	0x3e, r29	; 62
     228:	00 e0       	ldi	r16, 0x00	; 0
     22a:	0c bf       	out	0x3c, r16	; 60

0000022c <__do_copy_data>:
     22c:	11 e2       	ldi	r17, 0x21	; 33
     22e:	a0 e0       	ldi	r26, 0x00	; 0
     230:	b0 e2       	ldi	r27, 0x20	; 32
     232:	ec ee       	ldi	r30, 0xEC	; 236
     234:	f6 e2       	ldi	r31, 0x26	; 38
     236:	00 e0       	ldi	r16, 0x00	; 0
     238:	0b bf       	out	0x3b, r16	; 59
     23a:	02 c0       	rjmp	.+4      	; 0x240 <__do_copy_data+0x14>
     23c:	07 90       	elpm	r0, Z+
     23e:	0d 92       	st	X+, r0
     240:	ae 34       	cpi	r26, 0x4E	; 78
     242:	b1 07       	cpc	r27, r17
     244:	d9 f7       	brne	.-10     	; 0x23c <__do_copy_data+0x10>

00000246 <__do_clear_bss>:
     246:	22 e2       	ldi	r18, 0x22	; 34
     248:	ae e4       	ldi	r26, 0x4E	; 78
     24a:	b1 e2       	ldi	r27, 0x21	; 33
     24c:	01 c0       	rjmp	.+2      	; 0x250 <.do_clear_bss_start>

0000024e <.do_clear_bss_loop>:
     24e:	1d 92       	st	X+, r1

00000250 <.do_clear_bss_start>:
     250:	a4 3b       	cpi	r26, 0xB4	; 180
     252:	b2 07       	cpc	r27, r18
     254:	e1 f7       	brne	.-8      	; 0x24e <.do_clear_bss_loop>
     256:	0e 94 12 13 	call	0x2624	; 0x2624 <main>
     25a:	0c 94 74 13 	jmp	0x26e8	; 0x26e8 <_exit>

0000025e <__bad_interrupt>:
     25e:	d0 ce       	rjmp	.-608    	; 0x0 <__vectors>

00000260 <io_init>:
{
    // Initializes  PORT A IO bits 7-0 to Outputs.
	//              Bits are LEDs drivers to control the front panel LEDs labeled as 8 to 1.
	//              LEDs Outputs are "On" when Low, LEDs are "Off" when High.

	PORTA.DIRSET = (PIN0_bm | PIN1_bm | PIN2_bm |PIN3_bm | PIN4_bm | PIN5_bm | PIN6_bm | PIN7_bm);    // Port as Output
     260:	e0 e0       	ldi	r30, 0x00	; 0
     262:	f6 e0       	ldi	r31, 0x06	; 6
     264:	9f ef       	ldi	r25, 0xFF	; 255
     266:	91 83       	std	Z+1, r25	; 0x01
	PORTA.OUTSET = (PIN0_bm | PIN1_bm | PIN2_bm |PIN3_bm | PIN4_bm | PIN5_bm | PIN6_bm | PIN7_bm);    // Turn off outputs by setting to logic 1 (LEDs )
     268:	95 83       	std	Z+5, r25	; 0x05
	// Initialize   Port B IO bit 0 F2-F4 column output for the Keypad key-code scan signal (Front Panel Buttons).
	//              Refer to initialize_PortF_io(void) below for other keypad Key-code signals.


	// (Input Port Pins)
	PORTB.DIRCLR = (PIN0_bm | PIN1_bm | PIN2_bm | PIN3_bm | PIN4_bm | PIN5_bm);  // Declare pins as Inputs
     26a:	e0 e2       	ldi	r30, 0x20	; 32
     26c:	f6 e0       	ldi	r31, 0x06	; 6
     26e:	3f e3       	ldi	r19, 0x3F	; 63
     270:	32 83       	std	Z+2, r19	; 0x02
	PORTB.PIN0CTRL = PORT_OPC_PULLUP_gc;										 // Declare pins with pull ups
     272:	88 e1       	ldi	r24, 0x18	; 24
     274:	80 8b       	std	Z+16, r24	; 0x10
	PORTB.PIN1CTRL = PORT_OPC_PULLUP_gc;										 // Declare pins with pull ups
     276:	81 8b       	std	Z+17, r24	; 0x11
	PORTB.PIN2CTRL = PORT_OPC_PULLUP_gc;										 // Declare pins with pull ups
     278:	82 8b       	std	Z+18, r24	; 0x12
	PORTB.PIN3CTRL = PORT_OPC_PULLUP_gc;										 // Declare pins with pull ups
     27a:	83 8b       	std	Z+19, r24	; 0x13
	PORTB.PIN4CTRL = PORT_OPC_PULLUP_gc;										 // Declare pins with pull ups
     27c:	84 8b       	std	Z+20, r24	; 0x14
	PORTB.PIN5CTRL = PORT_OPC_PULLUP_gc;										 // Declare pins with pull ups
     27e:	85 8b       	std	Z+21, r24	; 0x15

	// (Output Port Pins)											             // Declare pins as Outputs
	PORTB.DIRSET = (PIN6_bm | PIN7_bm);
     280:	20 ec       	ldi	r18, 0xC0	; 192
     282:	21 83       	std	Z+1, r18	; 0x01
	PORTB.OUTSET = (PIN6_bm);													 // Set Status LED Output IO pin for LED to be "Off".
     284:	40 e4       	ldi	r20, 0x40	; 64
     286:	45 83       	std	Z+5, r20	; 0x05
	PORTB.OUTSET = (PIN7_bm);													 // Set Output pin "F2_F4_COL" for button column to Logic High (Button Disabled).
     288:	40 e8       	ldi	r20, 0x80	; 128
     28a:	45 83       	std	Z+5, r20	; 0x05
	// Initializes   PORTC IO bits 1-0 as Outputs with pull-ups enabled. Reserved IO pins for other IO later such as I2C link.
	// Initializes   Vertical Slider Switches port inputs (V_Slider 1 thru 6). (See Port D for remainder of H-Slider switch Positions).
	// Initializes   PORTC IO bits 7-2 to Inputs with pull-ups enabled

	// (Input Port Pins)
	PORTC.DIRCLR = (PIN2_bm | PIN3_bm | PIN4_bm | PIN5_bm | PIN6_bm | PIN7_bm);	  // Declare pins as Inputs
     28c:	e0 e4       	ldi	r30, 0x40	; 64
     28e:	f6 e0       	ldi	r31, 0x06	; 6
     290:	4c ef       	ldi	r20, 0xFC	; 252
     292:	42 83       	std	Z+2, r20	; 0x02
	PORTC.PIN2CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     294:	82 8b       	std	Z+18, r24	; 0x12
	PORTC.PIN3CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     296:	83 8b       	std	Z+19, r24	; 0x13
	PORTC.PIN4CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     298:	84 8b       	std	Z+20, r24	; 0x14
	PORTC.PIN5CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     29a:	85 8b       	std	Z+21, r24	; 0x15
	PORTC.PIN6CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     29c:	86 8b       	std	Z+22, r24	; 0x16
	PORTC.PIN7CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     29e:	87 8b       	std	Z+23, r24	; 0x17

	// (Output Port Pins)
	PORTC.DIRSET = (PIN0_bm | PIN1_bm);											  // Declare pins as Outputs
     2a0:	43 e0       	ldi	r20, 0x03	; 3
     2a2:	41 83       	std	Z+1, r20	; 0x01
	PORTC.OUTSET = (PIN0_bm | PIN1_bm);											  // Declare pins Output levels
     2a4:	45 83       	std	Z+5, r20	; 0x05
	// Initializes   Horizontal Slider Switches port inputs (H_Slider 1 thru 8). (See Port B for remainder of H-Slider switch Positions).
	// Initializes   PORTD IO bits 5-0 to Inputs with pull-ups enabled
	// Initializes   PORTD IO bits 7-6 to Outputs. Bits reserved for USB communication

	// (Input Port Pins)
	PORTD.DIRCLR = (PIN0_bm | PIN1_bm | PIN2_bm | PIN3_bm | PIN4_bm | PIN5_bm);	  // Declare pins as Inputs
     2a6:	e0 e6       	ldi	r30, 0x60	; 96
     2a8:	f6 e0       	ldi	r31, 0x06	; 6
     2aa:	32 83       	std	Z+2, r19	; 0x02
	PORTD.PIN0CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2ac:	80 8b       	std	Z+16, r24	; 0x10
	PORTD.PIN1CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2ae:	81 8b       	std	Z+17, r24	; 0x11
	PORTD.PIN2CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2b0:	82 8b       	std	Z+18, r24	; 0x12
	PORTD.PIN3CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2b2:	83 8b       	std	Z+19, r24	; 0x13
	PORTD.PIN4CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2b4:	84 8b       	std	Z+20, r24	; 0x14
	PORTD.PIN5CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2b6:	85 8b       	std	Z+21, r24	; 0x15
	// PORTD.PIN6CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
	// PORTD.PIN7CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups

	// (Output Port Pins)
	PORTD.DIRSET = (PIN6_bm | PIN7_bm);											  // Declare pins as Outputs - Declare for USB
     2b8:	21 83       	std	Z+1, r18	; 0x01
	PORTD.OUTCLR = (PIN6_bm | PIN7_bm);											  // Declare pins Output levels
     2ba:	26 83       	std	Z+6, r18	; 0x06
	// Initializes all 8 bits of PortE IO as inputs
	// Initializes   Horizontal Slider Switches port inputs (H_Slider 1 thru 8). (See Port B for remainder of H-Slider switch Positions).
	// Initializes   PortE IO bits 7-0 to Inputs with pull-ups enabled

	// (Input Port Pins)
	PORTE.DIRCLR = (PIN0_bm | PIN1_bm | PIN2_bm | PIN3_bm | PIN4_bm | PIN5_bm | PIN6_bm | PIN7_bm);
     2bc:	e0 e8       	ldi	r30, 0x80	; 128
     2be:	f6 e0       	ldi	r31, 0x06	; 6
     2c0:	92 83       	std	Z+2, r25	; 0x02
	PORTE.PIN0CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2c2:	80 8b       	std	Z+16, r24	; 0x10
	PORTE.PIN1CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2c4:	81 8b       	std	Z+17, r24	; 0x11
	PORTE.PIN2CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2c6:	82 8b       	std	Z+18, r24	; 0x12
	PORTE.PIN3CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2c8:	83 8b       	std	Z+19, r24	; 0x13
	PORTE.PIN4CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2ca:	84 8b       	std	Z+20, r24	; 0x14
	PORTE.PIN5CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2cc:	85 8b       	std	Z+21, r24	; 0x15
	PORTE.PIN6CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2ce:	86 8b       	std	Z+22, r24	; 0x16
	PORTE.PIN7CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2d0:	87 8b       	std	Z+23, r24	; 0x17
	// Initializes PortF IO - 4 bits are inputs and 4 bits are output for keypad key-code scanning.
	// One additional keypad key-code scan signal (F2-F4 Column) is also initialized on Port B bit 7. See Inititalize_Port_B_io() above.
	// Bits 3-0 (Keypad Column Signals) are set for output, Bits 7-4 (Keypad Row Pins) are set for input

	// (Input Port Pins)
	PORTF.DIRCLR = (PIN4_bm | PIN5_bm | PIN6_bm | PIN7_bm);						  // Keypad Row Pins
     2d2:	e0 ea       	ldi	r30, 0xA0	; 160
     2d4:	f6 e0       	ldi	r31, 0x06	; 6
     2d6:	90 ef       	ldi	r25, 0xF0	; 240
     2d8:	92 83       	std	Z+2, r25	; 0x02
	PORTF.PIN4CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2da:	84 8b       	std	Z+20, r24	; 0x14
	PORTF.PIN5CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2dc:	85 8b       	std	Z+21, r24	; 0x15
	PORTF.PIN6CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2de:	86 8b       	std	Z+22, r24	; 0x16
	PORTF.PIN7CTRL = PORT_OPC_PULLUP_gc;										  // Declare pins with pull ups
     2e0:	87 8b       	std	Z+23, r24	; 0x17


	// (Output Port Pins)
	PORTF.DIRSET = (PIN0_bm | PIN1_bm | PIN2_bm | PIN3_bm);						  // Keypad Column Pins
     2e2:	8f e0       	ldi	r24, 0x0F	; 15
     2e4:	81 83       	std	Z+1, r24	; 0x01
	PORTF.OUTSET = (PIN0_bm | PIN1_bm | PIN2_bm | PIN3_bm);						  // Set pins to Logic High (Buttons Disabled)
     2e6:	85 83       	std	Z+5, r24	; 0x05
     2e8:	08 95       	ret

000002ea <jstk_readVertIndex>:

uint8_t jstk_idxToAxis(int8_t idx) {
    if (idx < 0)
        return 128; // return to center when no contact
    return jstk_idx2axis[idx];
}   // conversion runtime is O(1)
     2ea:	80 91 48 06 	lds	r24, 0x0648	; 0x800648 <__TEXT_REGION_LENGTH__+0x7be648>
     2ee:	20 91 68 06 	lds	r18, 0x0668	; 0x800668 <__TEXT_REGION_LENGTH__+0x7be668>
     2f2:	90 e0       	ldi	r25, 0x00	; 0
     2f4:	92 2b       	or	r25, r18
     2f6:	96 95       	lsr	r25
     2f8:	87 95       	ror	r24
     2fa:	96 95       	lsr	r25
     2fc:	87 95       	ror	r24
     2fe:	bc 01       	movw	r22, r24
     300:	7f 70       	andi	r23, 0x0F	; 15
     302:	80 ff       	sbrs	r24, 0
     304:	17 c0       	rjmp	.+46     	; 0x334 <jstk_readVertIndex+0x4a>
     306:	21 e0       	ldi	r18, 0x01	; 1
     308:	30 e0       	ldi	r19, 0x00	; 0
     30a:	e1 e0       	ldi	r30, 0x01	; 1
     30c:	f0 e0       	ldi	r31, 0x00	; 0
     30e:	82 2f       	mov	r24, r18
     310:	af 01       	movw	r20, r30
     312:	02 2e       	mov	r0, r18
     314:	02 c0       	rjmp	.+4      	; 0x31a <jstk_readVertIndex+0x30>
     316:	44 0f       	add	r20, r20
     318:	55 1f       	adc	r21, r21
     31a:	0a 94       	dec	r0
     31c:	e2 f7       	brpl	.-8      	; 0x316 <jstk_readVertIndex+0x2c>
     31e:	46 23       	and	r20, r22
     320:	57 23       	and	r21, r23
     322:	45 2b       	or	r20, r21
     324:	41 f0       	breq	.+16     	; 0x336 <jstk_readVertIndex+0x4c>
     326:	2f 5f       	subi	r18, 0xFF	; 255
     328:	3f 4f       	sbci	r19, 0xFF	; 255
     32a:	2c 30       	cpi	r18, 0x0C	; 12
     32c:	31 05       	cpc	r19, r1
     32e:	79 f7       	brne	.-34     	; 0x30e <jstk_readVertIndex+0x24>
     330:	8f ef       	ldi	r24, 0xFF	; 255
     332:	08 95       	ret
     334:	80 e0       	ldi	r24, 0x00	; 0
     336:	08 95       	ret

00000338 <jstk_readHoriIndex>:
     338:	80 91 88 06 	lds	r24, 0x0688	; 0x800688 <__TEXT_REGION_LENGTH__+0x7be688>
     33c:	20 91 28 06 	lds	r18, 0x0628	; 0x800628 <__TEXT_REGION_LENGTH__+0x7be628>
     340:	90 e0       	ldi	r25, 0x00	; 0
     342:	92 2b       	or	r25, r18
     344:	bc 01       	movw	r22, r24
     346:	7f 70       	andi	r23, 0x0F	; 15
     348:	80 ff       	sbrs	r24, 0
     34a:	17 c0       	rjmp	.+46     	; 0x37a <jstk_readHoriIndex+0x42>
     34c:	21 e0       	ldi	r18, 0x01	; 1
     34e:	30 e0       	ldi	r19, 0x00	; 0
     350:	e1 e0       	ldi	r30, 0x01	; 1
     352:	f0 e0       	ldi	r31, 0x00	; 0
     354:	82 2f       	mov	r24, r18
     356:	af 01       	movw	r20, r30
     358:	02 2e       	mov	r0, r18
     35a:	02 c0       	rjmp	.+4      	; 0x360 <jstk_readHoriIndex+0x28>
     35c:	44 0f       	add	r20, r20
     35e:	55 1f       	adc	r21, r21
     360:	0a 94       	dec	r0
     362:	e2 f7       	brpl	.-8      	; 0x35c <jstk_readHoriIndex+0x24>
     364:	46 23       	and	r20, r22
     366:	57 23       	and	r21, r23
     368:	45 2b       	or	r20, r21
     36a:	41 f0       	breq	.+16     	; 0x37c <jstk_readHoriIndex+0x44>
     36c:	2f 5f       	subi	r18, 0xFF	; 255
     36e:	3f 4f       	sbci	r19, 0xFF	; 255
     370:	2c 30       	cpi	r18, 0x0C	; 12
     372:	31 05       	cpc	r19, r1
     374:	79 f7       	brne	.-34     	; 0x354 <jstk_readHoriIndex+0x1c>
     376:	8f ef       	ldi	r24, 0xFF	; 255
     378:	08 95       	ret
     37a:	80 e0       	ldi	r24, 0x00	; 0
     37c:	08 95       	ret

0000037e <jstk_ledMask>:
    return jstk_ledMask(jstk_use);          // convert to bits
}   // basically just prioritizes whichever axis is moving more

uint8_t jstk_ledMask(int8_t idx)
{
    if (idx < 0)    // no touch detected
     37e:	88 23       	and	r24, r24
     380:	f4 f1       	brlt	.+124    	; 0x3fe <jstk_ledMask+0x80>
        return 0;

    if (idx == 5 || idx == 6)   // center zone
     382:	9b ef       	ldi	r25, 0xFB	; 251
     384:	98 0f       	add	r25, r24
     386:	92 30       	cpi	r25, 0x02	; 2
     388:	e0 f1       	brcs	.+120    	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
        return (1u<<3) | (1u<<4);  // LED4 (bit3) + LED5 (bit4)

    uint8_t d = (idx < 5) ? (5 - idx) : (idx - 6);  // computes 'distance' from center (d)
     38a:	85 30       	cpi	r24, 0x05	; 5
     38c:	34 f4       	brge	.+12     	; 0x39a <jstk_ledMask+0x1c>
    /*
    idx: 0 1 2 3 4 | 5 6 | 7 8 9 10 11
    d:   5 4 3 2 1 |  -  | 1 2 3  4  5
    */

    uint8_t N = (d < 2 ? 2 : (d + 1));  // decide how many LED's should activate (N)
     38e:	95 e0       	ldi	r25, 0x05	; 5
     390:	98 1b       	sub	r25, r24
     392:	92 30       	cpi	r25, 0x02	; 2
     394:	08 f0       	brcs	.+2      	; 0x398 <jstk_ledMask+0x1a>
     396:	42 c0       	rjmp	.+132    	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
     398:	36 c0       	rjmp	.+108    	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     39a:	9a ef       	ldi	r25, 0xFA	; 250
     39c:	98 0f       	add	r25, r24
     39e:	92 30       	cpi	r25, 0x02	; 2
     3a0:	b0 f5       	brcc	.+108    	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
     3a2:	31 c0       	rjmp	.+98     	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
    d: 1 2 3 4 5
    N: 2 3 4 4 4
    */

    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
     3a4:	62 e0       	ldi	r22, 0x02	; 2
     3a6:	23 e0       	ldi	r18, 0x03	; 3
     3a8:	30 e0       	ldi	r19, 0x00	; 0
     3aa:	90 e0       	ldi	r25, 0x00	; 0
     3ac:	80 e0       	ldi	r24, 0x00	; 0
        for (uint8_t i = 0; i < N; i++)
            jstk_mask |= (1u << (3 - i));   // LED's 3-0
     3ae:	e1 e0       	ldi	r30, 0x01	; 1
     3b0:	f0 e0       	ldi	r31, 0x00	; 0
     3b2:	af 01       	movw	r20, r30
     3b4:	02 2e       	mov	r0, r18
     3b6:	02 c0       	rjmp	.+4      	; 0x3bc <jstk_ledMask+0x3e>
     3b8:	44 0f       	add	r20, r20
     3ba:	55 1f       	adc	r21, r21
     3bc:	0a 94       	dec	r0
     3be:	e2 f7       	brpl	.-8      	; 0x3b8 <jstk_ledMask+0x3a>
     3c0:	84 2b       	or	r24, r20
    N: 2 3 4 4 4
    */

    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
        for (uint8_t i = 0; i < N; i++)
     3c2:	9f 5f       	subi	r25, 0xFF	; 255
     3c4:	21 50       	subi	r18, 0x01	; 1
     3c6:	31 09       	sbc	r19, r1
     3c8:	96 17       	cp	r25, r22
     3ca:	98 f3       	brcs	.-26     	; 0x3b2 <jstk_ledMask+0x34>
     3cc:	08 95       	ret
     3ce:	81 50       	subi	r24, 0x01	; 1
     3d0:	48 2f       	mov	r20, r24
     3d2:	50 e0       	ldi	r21, 0x00	; 0
     3d4:	4b 5f       	subi	r20, 0xFB	; 251
     3d6:	5f 4f       	sbci	r21, 0xFF	; 255
    d: 1 2 3 4 5
    N: 2 3 4 4 4
    */

    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
     3d8:	24 e0       	ldi	r18, 0x04	; 4
     3da:	30 e0       	ldi	r19, 0x00	; 0
     3dc:	80 e0       	ldi	r24, 0x00	; 0
        for (uint8_t i = 0; i < N; i++)
            jstk_mask |= (1u << (3 - i));   // LED's 3-0
    else                                    // up/right direction
        for (uint8_t i = 0; i < N; i++)
            jstk_mask |= (1u << (4 + i));   // LED's 4-7
     3de:	e1 e0       	ldi	r30, 0x01	; 1
     3e0:	f0 e0       	ldi	r31, 0x00	; 0
     3e2:	bf 01       	movw	r22, r30
     3e4:	02 2e       	mov	r0, r18
     3e6:	02 c0       	rjmp	.+4      	; 0x3ec <jstk_ledMask+0x6e>
     3e8:	66 0f       	add	r22, r22
     3ea:	77 1f       	adc	r23, r23
     3ec:	0a 94       	dec	r0
     3ee:	e2 f7       	brpl	.-8      	; 0x3e8 <jstk_ledMask+0x6a>
     3f0:	86 2b       	or	r24, r22
     3f2:	2f 5f       	subi	r18, 0xFF	; 255
     3f4:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
        for (uint8_t i = 0; i < N; i++)
            jstk_mask |= (1u << (3 - i));   // LED's 3-0
    else                                    // up/right direction
        for (uint8_t i = 0; i < N; i++)
     3f6:	24 17       	cp	r18, r20
     3f8:	35 07       	cpc	r19, r21
     3fa:	99 f7       	brne	.-26     	; 0x3e2 <jstk_ledMask+0x64>
     3fc:	08 95       	ret
}   // basically just prioritizes whichever axis is moving more

uint8_t jstk_ledMask(int8_t idx)
{
    if (idx < 0)    // no touch detected
        return 0;
     3fe:	80 e0       	ldi	r24, 0x00	; 0
     400:	08 95       	ret

    if (idx == 5 || idx == 6)   // center zone
        return (1u<<3) | (1u<<4);  // LED4 (bit3) + LED5 (bit4)
     402:	88 e1       	ldi	r24, 0x18	; 24
     404:	08 95       	ret
    d: 1 2 3 4 5
    N: 2 3 4 4 4
    */

    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
     406:	85 30       	cpi	r24, 0x05	; 5
     408:	6c f2       	brlt	.-102    	; 0x3a4 <jstk_ledMask+0x26>
     40a:	82 e0       	ldi	r24, 0x02	; 2
     40c:	e0 cf       	rjmp	.-64     	; 0x3ce <jstk_ledMask+0x50>
    /*
    idx: 0 1 2 3 4 | 5 6 | 7 8 9 10 11
    d:   5 4 3 2 1 |  -  | 1 2 3  4  5
    */

    uint8_t N = (d < 2 ? 2 : (d + 1));  // decide how many LED's should activate (N)
     40e:	85 50       	subi	r24, 0x05	; 5
     410:	85 30       	cpi	r24, 0x05	; 5
     412:	08 f0       	brcs	.+2      	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
     414:	84 e0       	ldi	r24, 0x04	; 4
    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
        for (uint8_t i = 0; i < N; i++)
            jstk_mask |= (1u << (3 - i));   // LED's 3-0
    else                                    // up/right direction
        for (uint8_t i = 0; i < N; i++)
     416:	81 11       	cpse	r24, r1
     418:	da cf       	rjmp	.-76     	; 0x3ce <jstk_ledMask+0x50>
     41a:	08 95       	ret
    /*
    idx: 0 1 2 3 4 | 5 6 | 7 8 9 10 11
    d:   5 4 3 2 1 |  -  | 1 2 3  4  5
    */

    uint8_t N = (d < 2 ? 2 : (d + 1));  // decide how many LED's should activate (N)
     41c:	66 e0       	ldi	r22, 0x06	; 6
     41e:	68 1b       	sub	r22, r24
     420:	65 30       	cpi	r22, 0x05	; 5
     422:	08 f0       	brcs	.+2      	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
     424:	64 e0       	ldi	r22, 0x04	; 4
    N: 2 3 4 4 4
    */

    uint8_t jstk_mask = 0;
    if (idx < 5)                            // down/left direction
        for (uint8_t i = 0; i < N; i++)
     426:	61 11       	cpse	r22, r1
     428:	be cf       	rjmp	.-132    	; 0x3a6 <jstk_ledMask+0x28>
     42a:	80 e0       	ldi	r24, 0x00	; 0
            jstk_mask |= (1u << (3 - i));   // LED's 3-0
    else                                    // up/right direction
        for (uint8_t i = 0; i < N; i++)
            jstk_mask |= (1u << (4 + i));   // LED's 4-7
    return jstk_mask;
}
     42c:	08 95       	ret

0000042e <jstk_readMask>:
    return jstk_idx2axis[idx];
}   // conversion runtime is O(1)


uint8_t jstk_readMask(void)
{
     42e:	cf 93       	push	r28
    int8_t vi = jstk_readVertIndex();       // -1 to 11
     430:	5c df       	rcall	.-328    	; 0x2ea <jstk_readVertIndex>
     432:	c8 2f       	mov	r28, r24
    int8_t hi = jstk_readHoriIndex();       // -1 to 11
     434:	81 df       	rcall	.-254    	; 0x338 <jstk_readHoriIndex>
     436:	cc 23       	and	r28, r28

    if (vi < 0 && hi < 0)
     438:	24 f4       	brge	.+8      	; 0x442 <jstk_readMask+0x14>
     43a:	88 23       	and	r24, r24
     43c:	c4 f0       	brlt	.+48     	; 0x46e <jstk_readMask+0x40>
     43e:	90 e0       	ldi	r25, 0x00	; 0
        return 0;                           // no contact

    // decide which slider is moved furthest from center buy computing 'distance' from middle
    uint8_t dV = (vi < 0) ? 0 : (vi > 5 ? vi - 5 : 5 - vi); // vertical slider 'distance'   (dV)
     440:	09 c0       	rjmp	.+18     	; 0x454 <jstk_readMask+0x26>
     442:	c6 30       	cpi	r28, 0x06	; 6
     444:	1c f0       	brlt	.+6      	; 0x44c <jstk_readMask+0x1e>
     446:	9b ef       	ldi	r25, 0xFB	; 251
     448:	9c 0f       	add	r25, r28
     44a:	02 c0       	rjmp	.+4      	; 0x450 <jstk_readMask+0x22>
     44c:	95 e0       	ldi	r25, 0x05	; 5
     44e:	9c 1b       	sub	r25, r28
     450:	88 23       	and	r24, r24
    uint8_t dH = (hi < 0) ? 0 : (hi > 5 ? hi - 5 : 5 - hi); // horizontal slider 'distance' (dH)
     452:	54 f0       	brlt	.+20     	; 0x468 <jstk_readMask+0x3a>
     454:	86 30       	cpi	r24, 0x06	; 6
     456:	1c f0       	brlt	.+6      	; 0x45e <jstk_readMask+0x30>
     458:	2b ef       	ldi	r18, 0xFB	; 251
     45a:	28 0f       	add	r18, r24
     45c:	02 c0       	rjmp	.+4      	; 0x462 <jstk_readMask+0x34>
     45e:	25 e0       	ldi	r18, 0x05	; 5
     460:	28 1b       	sub	r18, r24
     462:	92 17       	cp	r25, r18

    int8_t jstk_use = (dV >= dH) ? vi : hi; // slider with greatest distance wins
     464:	08 f4       	brcc	.+2      	; 0x468 <jstk_readMask+0x3a>
     466:	c8 2f       	mov	r28, r24

    return jstk_ledMask(jstk_use);          // convert to bits
     468:	8c 2f       	mov	r24, r28
     46a:	89 df       	rcall	.-238    	; 0x37e <jstk_ledMask>
     46c:	01 c0       	rjmp	.+2      	; 0x470 <jstk_readMask+0x42>
     46e:	80 e0       	ldi	r24, 0x00	; 0
{
    int8_t vi = jstk_readVertIndex();       // -1 to 11
    int8_t hi = jstk_readHoriIndex();       // -1 to 11

    if (vi < 0 && hi < 0)
        return 0;                           // no contact
     470:	cf 91       	pop	r28
    uint8_t dH = (hi < 0) ? 0 : (hi > 5 ? hi - 5 : 5 - hi); // horizontal slider 'distance' (dH)

    int8_t jstk_use = (dV >= dH) ? vi : hi; // slider with greatest distance wins

    return jstk_ledMask(jstk_use);          // convert to bits
}   // basically just prioritizes whichever axis is moving more
     472:	08 95       	ret

00000474 <jstk_usbTask>:
     474:	61 df       	rcall	.-318    	; 0x338 <jstk_readHoriIndex>
    92,     116,    139,    162,
    185,    208,    231,    255
};  // lookup table for the 12 discrete slider positions to avoid long division

uint8_t jstk_idxToAxis(int8_t idx) {
    if (idx < 0)
     476:	88 23       	and	r24, r24
     478:	3c f0       	brlt	.+14     	; 0x488 <jstk_usbTask+0x14>
        return 128; // return to center when no contact
    return jstk_idx2axis[idx];
     47a:	e8 2f       	mov	r30, r24
     47c:	88 0f       	add	r24, r24
     47e:	ff 0b       	sbc	r31, r31
     480:	ee 5b       	subi	r30, 0xBE	; 190
     482:	fe 4d       	sbci	r31, 0xDE	; 222
     484:	80 81       	ld	r24, Z
     486:	01 c0       	rjmp	.+2      	; 0x48a <jstk_usbTask+0x16>
    185,    208,    231,    255
};  // lookup table for the 12 discrete slider positions to avoid long division

uint8_t jstk_idxToAxis(int8_t idx) {
    if (idx < 0)
        return 128; // return to center when no contact
     488:	80 e8       	ldi	r24, 0x80	; 128
static uint8_t jstk_prevReport[2] = {128, 128};

void jstk_usbTask(void)
{
    // sample current joystick/slider indices
    jstk_usbReport[0] = jstk_idxToAxis(jstk_readHoriIndex());   // x
     48a:	80 93 4e 21 	sts	0x214E, r24	; 0x80214e <__data_end>
    jstk_usbReport[1] = jstk_idxToAxis(jstk_readVertIndex());   // y
     48e:	2d df       	rcall	.-422    	; 0x2ea <jstk_readVertIndex>
    92,     116,    139,    162,
    185,    208,    231,    255
};  // lookup table for the 12 discrete slider positions to avoid long division

uint8_t jstk_idxToAxis(int8_t idx) {
    if (idx < 0)
     490:	88 23       	and	r24, r24
     492:	3c f0       	brlt	.+14     	; 0x4a2 <jstk_usbTask+0x2e>
        return 128; // return to center when no contact
    return jstk_idx2axis[idx];
     494:	e8 2f       	mov	r30, r24
     496:	88 0f       	add	r24, r24
     498:	ff 0b       	sbc	r31, r31
     49a:	ee 5b       	subi	r30, 0xBE	; 190
     49c:	fe 4d       	sbci	r31, 0xDE	; 222
     49e:	80 81       	ld	r24, Z
     4a0:	01 c0       	rjmp	.+2      	; 0x4a4 <jstk_usbTask+0x30>
    185,    208,    231,    255
};  // lookup table for the 12 discrete slider positions to avoid long division

uint8_t jstk_idxToAxis(int8_t idx) {
    if (idx < 0)
        return 128; // return to center when no contact
     4a2:	80 e8       	ldi	r24, 0x80	; 128

void jstk_usbTask(void)
{
    // sample current joystick/slider indices
    jstk_usbReport[0] = jstk_idxToAxis(jstk_readHoriIndex());   // x
    jstk_usbReport[1] = jstk_idxToAxis(jstk_readVertIndex());   // y
     4a4:	ee e4       	ldi	r30, 0x4E	; 78
     4a6:	f1 e2       	ldi	r31, 0x21	; 33
     4a8:	81 83       	std	Z+1, r24	; 0x01

    // send if value changed & IN endpoint ready
    if ((jstk_usbReport[0] != jstk_prevReport[0]) || (jstk_usbReport[1] != jstk_prevReport[1])) { // value changed?
     4aa:	20 81       	ld	r18, Z
     4ac:	90 91 00 20 	lds	r25, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
     4b0:	29 13       	cpse	r18, r25
     4b2:	04 c0       	rjmp	.+8      	; 0x4bc <jstk_usbTask+0x48>
     4b4:	90 91 01 20 	lds	r25, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
     4b8:	98 17       	cp	r25, r24
     4ba:	71 f0       	breq	.+28     	; 0x4d8 <jstk_usbTask+0x64>
        if (udi_hid_generic_send_report_in(jstk_usbReport)) {   // IN endpoint ready?
     4bc:	8e e4       	ldi	r24, 0x4E	; 78
     4be:	91 e2       	ldi	r25, 0x21	; 33
     4c0:	0d d3       	rcall	.+1562   	; 0xadc <udi_hid_generic_send_report_in>
     4c2:	88 23       	and	r24, r24
     4c4:	49 f0       	breq	.+18     	; 0x4d8 <jstk_usbTask+0x64>
            jstk_prevReport[0] = jstk_usbReport[0];
     4c6:	e0 e0       	ldi	r30, 0x00	; 0
     4c8:	f0 e2       	ldi	r31, 0x20	; 32
     4ca:	ae e4       	ldi	r26, 0x4E	; 78
     4cc:	b1 e2       	ldi	r27, 0x21	; 33
     4ce:	8c 91       	ld	r24, X
     4d0:	80 83       	st	Z, r24
            jstk_prevReport[1] = jstk_usbReport[1];
     4d2:	11 96       	adiw	r26, 0x01	; 1
     4d4:	8c 91       	ld	r24, X
     4d6:	81 83       	std	Z+1, r24	; 0x01
     4d8:	08 95       	ret

000004da <joystick>:
    }
}

void joystick(void) 
{
    jstk_mask = jstk_readMask();            // pick LED's
     4da:	a9 df       	rcall	.-174    	; 0x42e <jstk_readMask>
     4dc:	80 93 9b 22 	sts	0x229B, r24	; 0x80229b <jstk_mask>
    jstk_testMode = PORTB.IN;               // checks switch for testing mode
     4e0:	90 91 28 06 	lds	r25, 0x0628	; 0x800628 <__TEXT_REGION_LENGTH__+0x7be628>
     4e4:	90 93 9c 22 	sts	0x229C, r25	; 0x80229c <jstk_testMode>

    if ((jstk_testMode & PIN4_bm) == 0) {   // test mode
     4e8:	90 91 9c 22 	lds	r25, 0x229C	; 0x80229c <jstk_testMode>
     4ec:	94 fd       	sbrc	r25, 4
     4ee:	07 c0       	rjmp	.+14     	; 0x4fe <joystick+0x24>
        if (jstk_mask) {
     4f0:	88 23       	and	r24, r24
            led_allOff();
     4f2:	39 f0       	breq	.+14     	; 0x502 <joystick+0x28>
     4f4:	5e d1       	rcall	.+700    	; 0x7b2 <led_allOff>
            led_on(jstk_mask);
     4f6:	80 91 9b 22 	lds	r24, 0x229B	; 0x80229b <jstk_mask>
     4fa:	5f c1       	rjmp	.+702    	; 0x7ba <led_on>
        }
    } else {                                // normal mode
        led_allOff();                       // !! probably remove this later !!
     4fc:	08 95       	ret
     4fe:	59 d1       	rcall	.+690    	; 0x7b2 <led_allOff>
        jstk_usbTask();                     // send to USB
     500:	b9 cf       	rjmp	.-142    	; 0x474 <jstk_usbTask>
     502:	08 95       	ret

00000504 <keypad_init>:
     504:	10 92 56 21 	sts	0x2156, r1	; 0x802156 <kpd_keyPressed>
	return(kpd_keyPressed);
}
// get last detected HID code
uint8_t keypad_getCode(void) {
	return(kpd_code);
}
     508:	10 92 53 21 	sts	0x2153, r1	; 0x802153 <kpd_currState>
     50c:	10 92 54 21 	sts	0x2154, r1	; 0x802154 <kpd_prevState>
     510:	10 92 51 21 	sts	0x2151, r1	; 0x802151 <kpd_exitTestMode>
     514:	10 92 59 21 	sts	0x2159, r1	; 0x802159 <kpd_rowVal>
     518:	10 92 55 21 	sts	0x2155, r1	; 0x802155 <kpd_code>
     51c:	ef e5       	ldi	r30, 0x5F	; 95
     51e:	f1 e2       	ldi	r31, 0x21	; 33
     520:	81 e6       	ldi	r24, 0x61	; 97
     522:	80 83       	st	Z, r24
     524:	80 e6       	ldi	r24, 0x60	; 96
     526:	81 83       	std	Z+1, r24	; 0x01
     528:	12 82       	std	Z+2, r1	; 0x02
     52a:	13 82       	std	Z+3, r1	; 0x03
     52c:	8f e5       	ldi	r24, 0x5F	; 95
     52e:	84 83       	std	Z+4, r24	; 0x04
     530:	8e e5       	ldi	r24, 0x5E	; 94
     532:	85 83       	std	Z+5, r24	; 0x05
     534:	16 82       	std	Z+6, r1	; 0x06
     536:	17 82       	std	Z+7, r1	; 0x07
     538:	8d e5       	ldi	r24, 0x5D	; 93
     53a:	80 87       	std	Z+8, r24	; 0x08
     53c:	11 86       	std	Z+9, r1	; 0x09
     53e:	12 86       	std	Z+10, r1	; 0x0a
     540:	13 86       	std	Z+11, r1	; 0x0b
     542:	14 86       	std	Z+12, r1	; 0x0c
     544:	15 86       	std	Z+13, r1	; 0x0d
     546:	89 e5       	ldi	r24, 0x59	; 89
     548:	86 87       	std	Z+14, r24	; 0x0e
     54a:	8b e5       	ldi	r24, 0x5B	; 91
     54c:	87 87       	std	Z+15, r24	; 0x0f
     54e:	10 8a       	std	Z+16, r1	; 0x10
     550:	11 8a       	std	Z+17, r1	; 0x11
     552:	8a e5       	ldi	r24, 0x5A	; 90
     554:	82 8b       	std	Z+18, r24	; 0x12
     556:	8c e5       	ldi	r24, 0x5C	; 92
     558:	83 8b       	std	Z+19, r24	; 0x13
     55a:	ea e5       	ldi	r30, 0x5A	; 90
     55c:	f1 e2       	ldi	r31, 0x21	; 33
     55e:	8e e0       	ldi	r24, 0x0E	; 14
     560:	80 83       	st	Z, r24
     562:	8d e0       	ldi	r24, 0x0D	; 13
     564:	81 83       	std	Z+1, r24	; 0x01
     566:	8b e0       	ldi	r24, 0x0B	; 11
     568:	82 83       	std	Z+2, r24	; 0x02
     56a:	87 e0       	ldi	r24, 0x07	; 7
     56c:	83 83       	std	Z+3, r24	; 0x03
     56e:	8f ef       	ldi	r24, 0xFF	; 255
     570:	84 83       	std	Z+4, r24	; 0x04
     572:	08 95       	ret

00000574 <keypad_poll>:
     574:	cf 93       	push	r28
     576:	df 93       	push	r29
     578:	10 92 57 21 	sts	0x2157, r1	; 0x802157 <kpd_detectedCol>
     57c:	10 92 50 21 	sts	0x2150, r1	; 0x802150 <kpd_count.5288>
     580:	a0 ea       	ldi	r26, 0xA0	; 160
     582:	b6 e0       	ldi	r27, 0x06	; 6
     584:	c0 e2       	ldi	r28, 0x20	; 32
     586:	d6 e0       	ldi	r29, 0x06	; 6
     588:	90 e8       	ldi	r25, 0x80	; 128
     58a:	62 e0       	ldi	r22, 0x02	; 2
     58c:	25 e0       	ldi	r18, 0x05	; 5
     58e:	54 e0       	ldi	r21, 0x04	; 4
     590:	41 e0       	ldi	r20, 0x01	; 1
     592:	33 e0       	ldi	r19, 0x03	; 3
     594:	57 c0       	rjmp	.+174    	; 0x644 <keypad_poll+0xd0>
     596:	e0 91 50 21 	lds	r30, 0x2150	; 0x802150 <kpd_count.5288>
     59a:	f0 e0       	ldi	r31, 0x00	; 0
     59c:	e6 5a       	subi	r30, 0xA6	; 166
     59e:	fe 4d       	sbci	r31, 0xDE	; 222
     5a0:	80 81       	ld	r24, Z
     5a2:	14 96       	adiw	r26, 0x04	; 4
     5a4:	8c 93       	st	X, r24
     5a6:	14 97       	sbiw	r26, 0x04	; 4
     5a8:	80 91 50 21 	lds	r24, 0x2150	; 0x802150 <kpd_count.5288>
     5ac:	84 30       	cpi	r24, 0x04	; 4
     5ae:	11 f4       	brne	.+4      	; 0x5b4 <keypad_poll+0x40>
     5b0:	9e 83       	std	Y+6, r25	; 0x06
     5b2:	01 c0       	rjmp	.+2      	; 0x5b6 <keypad_poll+0x42>
     5b4:	9d 83       	std	Y+5, r25	; 0x05
     5b6:	18 96       	adiw	r26, 0x08	; 8
     5b8:	8c 91       	ld	r24, X
     5ba:	18 97       	sbiw	r26, 0x08	; 8
     5bc:	80 7f       	andi	r24, 0xF0	; 240
     5be:	80 93 59 21 	sts	0x2159, r24	; 0x802159 <kpd_rowVal>
     5c2:	80 91 59 21 	lds	r24, 0x2159	; 0x802159 <kpd_rowVal>
     5c6:	80 3b       	cpi	r24, 0xB0	; 176
     5c8:	d1 f0       	breq	.+52     	; 0x5fe <keypad_poll+0x8a>
     5ca:	18 f4       	brcc	.+6      	; 0x5d2 <keypad_poll+0x5e>
     5cc:	80 37       	cpi	r24, 0x70	; 112
     5ce:	01 f1       	breq	.+64     	; 0x610 <keypad_poll+0x9c>
     5d0:	28 c0       	rjmp	.+80     	; 0x622 <keypad_poll+0xae>
     5d2:	80 3d       	cpi	r24, 0xD0	; 208
     5d4:	59 f0       	breq	.+22     	; 0x5ec <keypad_poll+0x78>
     5d6:	80 3e       	cpi	r24, 0xE0	; 224
     5d8:	21 f5       	brne	.+72     	; 0x622 <keypad_poll+0xae>
     5da:	10 92 58 21 	sts	0x2158, r1	; 0x802158 <kpd_detectedRow>
     5de:	80 91 50 21 	lds	r24, 0x2150	; 0x802150 <kpd_count.5288>
     5e2:	80 93 57 21 	sts	0x2157, r24	; 0x802157 <kpd_detectedCol>
     5e6:	20 93 50 21 	sts	0x2150, r18	; 0x802150 <kpd_count.5288>
     5ea:	2c c0       	rjmp	.+88     	; 0x644 <keypad_poll+0xd0>
     5ec:	40 93 58 21 	sts	0x2158, r20	; 0x802158 <kpd_detectedRow>
     5f0:	80 91 50 21 	lds	r24, 0x2150	; 0x802150 <kpd_count.5288>
     5f4:	80 93 57 21 	sts	0x2157, r24	; 0x802157 <kpd_detectedCol>
     5f8:	20 93 50 21 	sts	0x2150, r18	; 0x802150 <kpd_count.5288>
     5fc:	23 c0       	rjmp	.+70     	; 0x644 <keypad_poll+0xd0>
     5fe:	60 93 58 21 	sts	0x2158, r22	; 0x802158 <kpd_detectedRow>
     602:	80 91 50 21 	lds	r24, 0x2150	; 0x802150 <kpd_count.5288>
     606:	80 93 57 21 	sts	0x2157, r24	; 0x802157 <kpd_detectedCol>
     60a:	20 93 50 21 	sts	0x2150, r18	; 0x802150 <kpd_count.5288>
     60e:	1a c0       	rjmp	.+52     	; 0x644 <keypad_poll+0xd0>
     610:	30 93 58 21 	sts	0x2158, r19	; 0x802158 <kpd_detectedRow>
     614:	80 91 50 21 	lds	r24, 0x2150	; 0x802150 <kpd_count.5288>
     618:	80 93 57 21 	sts	0x2157, r24	; 0x802157 <kpd_detectedCol>
     61c:	20 93 50 21 	sts	0x2150, r18	; 0x802150 <kpd_count.5288>
     620:	11 c0       	rjmp	.+34     	; 0x644 <keypad_poll+0xd0>
     622:	50 93 58 21 	sts	0x2158, r21	; 0x802158 <kpd_detectedRow>
     626:	80 91 50 21 	lds	r24, 0x2150	; 0x802150 <kpd_count.5288>
     62a:	80 93 57 21 	sts	0x2157, r24	; 0x802157 <kpd_detectedCol>
     62e:	80 91 50 21 	lds	r24, 0x2150	; 0x802150 <kpd_count.5288>
     632:	85 30       	cpi	r24, 0x05	; 5
     634:	10 f0       	brcs	.+4      	; 0x63a <keypad_poll+0xc6>
     636:	20 93 57 21 	sts	0x2157, r18	; 0x802157 <kpd_detectedCol>
     63a:	80 91 50 21 	lds	r24, 0x2150	; 0x802150 <kpd_count.5288>
     63e:	8f 5f       	subi	r24, 0xFF	; 255
     640:	80 93 50 21 	sts	0x2150, r24	; 0x802150 <kpd_count.5288>
     644:	80 91 50 21 	lds	r24, 0x2150	; 0x802150 <kpd_count.5288>
     648:	85 30       	cpi	r24, 0x05	; 5
     64a:	08 f4       	brcc	.+2      	; 0x64e <keypad_poll+0xda>
     64c:	a4 cf       	rjmp	.-184    	; 0x596 <keypad_poll+0x22>
     64e:	80 e8       	ldi	r24, 0x80	; 128
     650:	80 93 25 06 	sts	0x0625, r24	; 0x800625 <__TEXT_REGION_LENGTH__+0x7be625>
     654:	80 91 58 21 	lds	r24, 0x2158	; 0x802158 <kpd_detectedRow>
     658:	84 30       	cpi	r24, 0x04	; 4
     65a:	e0 f4       	brcc	.+56     	; 0x694 <keypad_poll+0x120>
     65c:	80 91 57 21 	lds	r24, 0x2157	; 0x802157 <kpd_detectedCol>
     660:	85 30       	cpi	r24, 0x05	; 5
     662:	c0 f4       	brcc	.+48     	; 0x694 <keypad_poll+0x120>
     664:	80 91 56 21 	lds	r24, 0x2156	; 0x802156 <kpd_keyPressed>
     668:	81 11       	cpse	r24, r1
     66a:	1a c0       	rjmp	.+52     	; 0x6a0 <keypad_poll+0x12c>
     66c:	e0 91 57 21 	lds	r30, 0x2157	; 0x802157 <kpd_detectedCol>
     670:	f0 e0       	ldi	r31, 0x00	; 0
     672:	80 91 58 21 	lds	r24, 0x2158	; 0x802158 <kpd_detectedRow>
     676:	ee 0f       	add	r30, r30
     678:	ff 1f       	adc	r31, r31
     67a:	ee 0f       	add	r30, r30
     67c:	ff 1f       	adc	r31, r31
     67e:	e1 5a       	subi	r30, 0xA1	; 161
     680:	fe 4d       	sbci	r31, 0xDE	; 222
     682:	e8 0f       	add	r30, r24
     684:	f1 1d       	adc	r31, r1
     686:	80 81       	ld	r24, Z
     688:	80 93 55 21 	sts	0x2155, r24	; 0x802155 <kpd_code>
     68c:	81 e0       	ldi	r24, 0x01	; 1
     68e:	80 93 56 21 	sts	0x2156, r24	; 0x802156 <kpd_keyPressed>
     692:	06 c0       	rjmp	.+12     	; 0x6a0 <keypad_poll+0x12c>
     694:	80 91 56 21 	lds	r24, 0x2156	; 0x802156 <kpd_keyPressed>
     698:	81 30       	cpi	r24, 0x01	; 1
     69a:	11 f4       	brne	.+4      	; 0x6a0 <keypad_poll+0x12c>
     69c:	10 92 56 21 	sts	0x2156, r1	; 0x802156 <kpd_keyPressed>
     6a0:	df 91       	pop	r29
     6a2:	cf 91       	pop	r28
     6a4:	08 95       	ret

000006a6 <keypad_report>:

// toggles LED's in test mode, sends HID code over USB in normal mode
void keypad_report(void)
{	
	kpd_testMode = PORTB.IN;			// read test mode switch
     6a6:	80 91 28 06 	lds	r24, 0x0628	; 0x800628 <__TEXT_REGION_LENGTH__+0x7be628>
     6aa:	80 93 9d 22 	sts	0x229D, r24	; 0x80229d <kpd_testMode>
	}
}

// get current press state
uint8_t keypad_getState(void) {
	return(kpd_keyPressed);
     6ae:	80 91 56 21 	lds	r24, 0x2156	; 0x802156 <kpd_keyPressed>

// toggles LED's in test mode, sends HID code over USB in normal mode
void keypad_report(void)
{	
	kpd_testMode = PORTB.IN;			// read test mode switch
	kpd_currState = keypad_getState();	// feel like this one's select explanatory
     6b2:	80 93 53 21 	sts	0x2153, r24	; 0x802153 <kpd_currState>
uint8_t keypad_getState(void) {
	return(kpd_keyPressed);
}
// get last detected HID code
uint8_t keypad_getCode(void) {
	return(kpd_code);
     6b6:	80 91 55 21 	lds	r24, 0x2155	; 0x802155 <kpd_code>
// toggles LED's in test mode, sends HID code over USB in normal mode
void keypad_report(void)
{	
	kpd_testMode = PORTB.IN;			// read test mode switch
	kpd_currState = keypad_getState();	// feel like this one's select explanatory
	kpd_codeOut = keypad_getCode();		// current code to be outputed
     6ba:	80 93 52 21 	sts	0x2152, r24	; 0x802152 <kpd_codeOut>

	if ((kpd_testMode & 0x010) == 0) // test mode enabled
     6be:	80 91 9d 22 	lds	r24, 0x229D	; 0x80229d <kpd_testMode>
     6c2:	84 fd       	sbrc	r24, 4
     6c4:	29 c0       	rjmp	.+82     	; 0x718 <keypad_report+0x72>
	{
		// on press edge, toggle corresponding LED
		if (kpd_currState == KEYPAD_PRESSED && kpd_prevState == KEYPAD_RELEASED)
     6c6:	80 91 53 21 	lds	r24, 0x2153	; 0x802153 <kpd_currState>
     6ca:	81 30       	cpi	r24, 0x01	; 1
     6cc:	09 f0       	breq	.+2      	; 0x6d0 <keypad_report+0x2a>
     6ce:	57 c0       	rjmp	.+174    	; 0x77e <keypad_report+0xd8>
     6d0:	80 91 54 21 	lds	r24, 0x2154	; 0x802154 <kpd_prevState>
     6d4:	81 11       	cpse	r24, r1
     6d6:	53 c0       	rjmp	.+166    	; 0x77e <keypad_report+0xd8>
		{
			uint8_t kpd_testMask = 0;
			switch (kpd_codeOut) 
     6d8:	e0 91 52 21 	lds	r30, 0x2152	; 0x802152 <kpd_codeOut>
     6dc:	8e 2f       	mov	r24, r30
     6de:	90 e0       	ldi	r25, 0x00	; 0
     6e0:	fc 01       	movw	r30, r24
     6e2:	e9 55       	subi	r30, 0x59	; 89
     6e4:	f1 09       	sbc	r31, r1
     6e6:	e9 30       	cpi	r30, 0x09	; 9
     6e8:	f1 05       	cpc	r31, r1
     6ea:	90 f4       	brcc	.+36     	; 0x710 <keypad_report+0x6a>
     6ec:	88 27       	eor	r24, r24
     6ee:	e2 50       	subi	r30, 0x02	; 2
     6f0:	ff 4f       	sbci	r31, 0xFF	; 255
     6f2:	8f 4f       	sbci	r24, 0xFF	; 255
     6f4:	0c 94 63 13 	jmp	0x26c6	; 0x26c6 <__tablejump2__>
			{
				case HID_KEYPAD_1:	kpd_testMask = LED1_PIN;	break;	// F1
				case HID_KEYPAD_2:	kpd_testMask = LED2_PIN;	break;	// F2
				case HID_KEYPAD_3:	kpd_testMask = LED3_PIN;	break;	// F3
     6f8:	84 e0       	ldi	r24, 0x04	; 4
     6fa:	09 c0       	rjmp	.+18     	; 0x70e <keypad_report+0x68>
				case HID_KEYPAD_4:	kpd_testMask = LED4_PIN;	break;	// F4
				case HID_KEYPAD_5:	kpd_testMask = LED5_PIN;	break;	// Display
     6fc:	80 e1       	ldi	r24, 0x10	; 16
     6fe:	07 c0       	rjmp	.+14     	; 0x70e <keypad_report+0x68>
				case HID_KEYPAD_6:	kpd_testMask = LED6_PIN;	break;	// Cancel
     700:	80 e2       	ldi	r24, 0x20	; 32
     702:	05 c0       	rjmp	.+10     	; 0x70e <keypad_report+0x68>
				case HID_KEYPAD_7:	kpd_testMask = LED7_PIN;	break;	// Enter
     704:	80 e4       	ldi	r24, 0x40	; 64
     706:	03 c0       	rjmp	.+6      	; 0x70e <keypad_report+0x68>
				case HID_KEYPAD_8:	kpd_testMask = LED8_PIN;	break;	// Clear
     708:	80 e8       	ldi	r24, 0x80	; 128
     70a:	01 c0       	rjmp	.+2      	; 0x70e <keypad_report+0x68>
		if (kpd_currState == KEYPAD_PRESSED && kpd_prevState == KEYPAD_RELEASED)
		{
			uint8_t kpd_testMask = 0;
			switch (kpd_codeOut) 
			{
				case HID_KEYPAD_1:	kpd_testMask = LED1_PIN;	break;	// F1
     70c:	81 e0       	ldi	r24, 0x01	; 1
				case HID_KEYPAD_7:	kpd_testMask = LED7_PIN;	break;	// Enter
				case HID_KEYPAD_8:	kpd_testMask = LED8_PIN;	break;	// Clear
				case HID_KEYPAD_9:	kpd_testMask = LED1_PIN;	break;	// Null
				default:			kpd_testMask = 0;			break;
			}
			if (kpd_testMask) led_toggle(kpd_testMask);
     70e:	58 d0       	rcall	.+176    	; 0x7c0 <led_toggle>
			kpd_exitTestMode = 1;	// flag for exiting test mode
     710:	81 e0       	ldi	r24, 0x01	; 1
     712:	80 93 51 21 	sts	0x2151, r24	; 0x802151 <kpd_exitTestMode>
     716:	33 c0       	rjmp	.+102    	; 0x77e <keypad_report+0xd8>
		}
	}
	else // normal mode
	{
		if (kpd_currState == KEYPAD_PRESSED && kpd_prevState == KEYPAD_RELEASED) {
     718:	80 91 53 21 	lds	r24, 0x2153	; 0x802153 <kpd_currState>
     71c:	81 30       	cpi	r24, 0x01	; 1
     71e:	81 f4       	brne	.+32     	; 0x740 <keypad_report+0x9a>
     720:	80 91 54 21 	lds	r24, 0x2154	; 0x802154 <kpd_prevState>
     724:	81 11       	cpse	r24, r1
     726:	0c c0       	rjmp	.+24     	; 0x740 <keypad_report+0x9a>
uint8_t keypad_getState(void) {
	return(kpd_keyPressed);
}
// get last detected HID code
uint8_t keypad_getCode(void) {
	return(kpd_code);
     728:	80 91 55 21 	lds	r24, 0x2155	; 0x802155 <kpd_code>
		}
	}
	else // normal mode
	{
		if (kpd_currState == KEYPAD_PRESSED && kpd_prevState == KEYPAD_RELEASED) {
			kpd_codeOut = keypad_getCode();
     72c:	80 93 52 21 	sts	0x2152, r24	; 0x802152 <kpd_codeOut>
			BD76319_KeyToReport(kpd_currState, kpd_codeOut);
     730:	60 91 52 21 	lds	r22, 0x2152	; 0x802152 <kpd_codeOut>
     734:	80 91 53 21 	lds	r24, 0x2153	; 0x802153 <kpd_currState>
     738:	70 e0       	ldi	r23, 0x00	; 0
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	44 d0       	rcall	.+136    	; 0x7c6 <BD76319_KeyToReport>
     73e:	13 c0       	rjmp	.+38     	; 0x766 <keypad_report+0xc0>
		} else if (kpd_currState == KEYPAD_RELEASED && kpd_prevState == KEYPAD_PRESSED) {
     740:	80 91 53 21 	lds	r24, 0x2153	; 0x802153 <kpd_currState>
     744:	81 11       	cpse	r24, r1
     746:	0f c0       	rjmp	.+30     	; 0x766 <keypad_report+0xc0>
     748:	80 91 54 21 	lds	r24, 0x2154	; 0x802154 <kpd_prevState>
     74c:	81 30       	cpi	r24, 0x01	; 1
     74e:	59 f4       	brne	.+22     	; 0x766 <keypad_report+0xc0>
uint8_t keypad_getState(void) {
	return(kpd_keyPressed);
}
// get last detected HID code
uint8_t keypad_getCode(void) {
	return(kpd_code);
     750:	80 91 55 21 	lds	r24, 0x2155	; 0x802155 <kpd_code>
	{
		if (kpd_currState == KEYPAD_PRESSED && kpd_prevState == KEYPAD_RELEASED) {
			kpd_codeOut = keypad_getCode();
			BD76319_KeyToReport(kpd_currState, kpd_codeOut);
		} else if (kpd_currState == KEYPAD_RELEASED && kpd_prevState == KEYPAD_PRESSED) {
			kpd_codeOut = keypad_getCode();
     754:	80 93 52 21 	sts	0x2152, r24	; 0x802152 <kpd_codeOut>
			BD76319_KeyToReport(kpd_currState, kpd_codeOut);
     758:	60 91 52 21 	lds	r22, 0x2152	; 0x802152 <kpd_codeOut>
     75c:	80 91 53 21 	lds	r24, 0x2153	; 0x802153 <kpd_currState>
     760:	70 e0       	ldi	r23, 0x00	; 0
     762:	90 e0       	ldi	r25, 0x00	; 0
     764:	30 d0       	rcall	.+96     	; 0x7c6 <BD76319_KeyToReport>
		}
		if (kpd_currState == KEYPAD_PRESSED && kpd_prevState == KEYPAD_RELEASED) {
     766:	80 91 53 21 	lds	r24, 0x2153	; 0x802153 <kpd_currState>
     76a:	81 30       	cpi	r24, 0x01	; 1
     76c:	41 f4       	brne	.+16     	; 0x77e <keypad_report+0xd8>
     76e:	80 91 54 21 	lds	r24, 0x2154	; 0x802154 <kpd_prevState>
     772:	81 11       	cpse	r24, r1
     774:	04 c0       	rjmp	.+8      	; 0x77e <keypad_report+0xd8>
uint8_t keypad_getState(void) {
	return(kpd_keyPressed);
}
// get last detected HID code
uint8_t keypad_getCode(void) {
	return(kpd_code);
     776:	80 91 55 21 	lds	r24, 0x2155	; 0x802155 <kpd_code>
		} else if (kpd_currState == KEYPAD_RELEASED && kpd_prevState == KEYPAD_PRESSED) {
			kpd_codeOut = keypad_getCode();
			BD76319_KeyToReport(kpd_currState, kpd_codeOut);
		}
		if (kpd_currState == KEYPAD_PRESSED && kpd_prevState == KEYPAD_RELEASED) {
			kpd_codeOut = keypad_getCode();
     77a:	80 93 52 21 	sts	0x2152, r24	; 0x802152 <kpd_codeOut>
		}
	}
	
	// clears LEDs when exiting test mode
	if (((kpd_testMode & 0x010) != 0) && (kpd_exitTestMode == 1)) {
     77e:	80 91 9d 22 	lds	r24, 0x229D	; 0x80229d <kpd_testMode>
     782:	84 ff       	sbrs	r24, 4
     784:	07 c0       	rjmp	.+14     	; 0x794 <keypad_report+0xee>
     786:	80 91 51 21 	lds	r24, 0x2151	; 0x802151 <kpd_exitTestMode>
     78a:	81 30       	cpi	r24, 0x01	; 1
		led_allOff();
     78c:	19 f4       	brne	.+6      	; 0x794 <keypad_report+0xee>
     78e:	11 d0       	rcall	.+34     	; 0x7b2 <led_allOff>
		kpd_exitTestMode = 0;
     790:	10 92 51 21 	sts	0x2151, r1	; 0x802151 <kpd_exitTestMode>
	}
	// update previous state for next cycle
	kpd_prevState = kpd_currState;
     794:	80 91 53 21 	lds	r24, 0x2153	; 0x802153 <kpd_currState>
     798:	80 93 54 21 	sts	0x2154, r24	; 0x802154 <kpd_prevState>
     79c:	08 95       	ret
		{
			uint8_t kpd_testMask = 0;
			switch (kpd_codeOut) 
			{
				case HID_KEYPAD_1:	kpd_testMask = LED1_PIN;	break;	// F1
				case HID_KEYPAD_2:	kpd_testMask = LED2_PIN;	break;	// F2
     79e:	82 e0       	ldi	r24, 0x02	; 2
     7a0:	b6 cf       	rjmp	.-148    	; 0x70e <keypad_report+0x68>
				case HID_KEYPAD_3:	kpd_testMask = LED3_PIN;	break;	// F3
				case HID_KEYPAD_4:	kpd_testMask = LED4_PIN;	break;	// F4
     7a2:	88 e0       	ldi	r24, 0x08	; 8
     7a4:	b4 cf       	rjmp	.-152    	; 0x70e <keypad_report+0x68>

000007a6 <led_init>:
void led_on(uint8_t mask) {		// LED on
    LED_PORT.OUTCLR = mask;		// drive low (on)
}

void led_off(uint8_t mask) {	// LED off
    LED_PORT.OUTSET = mask;		// drive high (off)
     7a6:	e0 e0       	ldi	r30, 0x00	; 0
     7a8:	f6 e0       	ldi	r31, 0x06	; 6
     7aa:	8f ef       	ldi	r24, 0xFF	; 255
     7ac:	81 83       	std	Z+1, r24	; 0x01
     7ae:	85 83       	std	Z+5, r24	; 0x05
     7b0:	08 95       	ret

000007b2 <led_allOff>:
     7b2:	8f ef       	ldi	r24, 0xFF	; 255
     7b4:	80 93 05 06 	sts	0x0605, r24	; 0x800605 <__TEXT_REGION_LENGTH__+0x7be605>
     7b8:	08 95       	ret

000007ba <led_on>:
     7ba:	80 93 06 06 	sts	0x0606, r24	; 0x800606 <__TEXT_REGION_LENGTH__+0x7be606>
     7be:	08 95       	ret

000007c0 <led_toggle>:
}

void led_toggle(uint8_t mask) {	// toggle LED
    LED_PORT.OUTTGL = mask;
     7c0:	80 93 07 06 	sts	0x0607, r24	; 0x800607 <__TEXT_REGION_LENGTH__+0x7be607>
     7c4:	08 95       	ret

000007c6 <BD76319_KeyToReport>:
}

void BD76319_KeyToReport(uint16_t pui_KeyStatus, uint16_t pui_KeyValue)
{

	ui_KeyStatusToReport = pui_KeyStatus;
     7c6:	80 93 79 21 	sts	0x2179, r24	; 0x802179 <ui_KeyStatusToReport>
	ui_KeyToReport = pui_KeyValue;
     7ca:	60 93 78 21 	sts	0x2178, r22	; 0x802178 <ui_KeyToReport>
     7ce:	08 95       	ret

000007d0 <BD76319_ui_process>:
	static uint8_t lui_u8_sequence_pos = 0;
			uint8_t lui_u8_value;
	static uint16_t lui_cpt_sof = 0;

	// Scan process running each 2ms
	lui_cpt_sof++;
     7d0:	80 91 76 21 	lds	r24, 0x2176	; 0x802176 <lui_cpt_sof.5286>
     7d4:	90 91 77 21 	lds	r25, 0x2177	; 0x802177 <lui_cpt_sof.5286+0x1>
     7d8:	01 96       	adiw	r24, 0x01	; 1
     7da:	80 93 76 21 	sts	0x2176, r24	; 0x802176 <lui_cpt_sof.5286>
     7de:	90 93 77 21 	sts	0x2177, r25	; 0x802177 <lui_cpt_sof.5286+0x1>
	if ((lui_cpt_sof % 2) == 0)
     7e2:	80 ff       	sbrs	r24, 0
     7e4:	60 c0       	rjmp	.+192    	; 0x8a6 <BD76319_ui_process+0xd6>
	{
		return;
	}

	// Scan buttons on switch 0 to send keys sequence
	if(ui_KeyStatusToReport != lui_btn_last_state)
     7e6:	20 91 79 21 	lds	r18, 0x2179	; 0x802179 <ui_KeyStatusToReport>
     7ea:	30 91 75 21 	lds	r19, 0x2175	; 0x802175 <lui_btn_last_state.5282>
     7ee:	32 17       	cp	r19, r18
     7f0:	49 f0       	breq	.+18     	; 0x804 <BD76319_ui_process+0x34>
	{
		lui_btn_last_state = (bool) ui_KeyStatusToReport;
     7f2:	31 e0       	ldi	r19, 0x01	; 1
     7f4:	21 11       	cpse	r18, r1
     7f6:	01 c0       	rjmp	.+2      	; 0x7fa <BD76319_ui_process+0x2a>
     7f8:	30 e0       	ldi	r19, 0x00	; 0
     7fa:	30 93 75 21 	sts	0x2175, r19	; 0x802175 <lui_btn_last_state.5282>
		lui_sequence_running = true;
     7fe:	21 e0       	ldi	r18, 0x01	; 1
     800:	20 93 74 21 	sts	0x2174, r18	; 0x802174 <lui_sequence_running.5283>
	}

	// Sequence process running each period
	if (SEQUENCE_PERIOD > lui_cpt_sof)
     804:	86 39       	cpi	r24, 0x96	; 150
     806:	91 05       	cpc	r25, r1
     808:	08 f4       	brcc	.+2      	; 0x80c <BD76319_ui_process+0x3c>
     80a:	4d c0       	rjmp	.+154    	; 0x8a6 <BD76319_ui_process+0xd6>
	{
		return;
	}
	lui_cpt_sof = 0;
     80c:	10 92 76 21 	sts	0x2176, r1	; 0x802176 <lui_cpt_sof.5286>
     810:	10 92 77 21 	sts	0x2177, r1	; 0x802177 <lui_cpt_sof.5286+0x1>

	if (lui_sequence_running)
     814:	80 91 74 21 	lds	r24, 0x2174	; 0x802174 <lui_sequence_running.5283>
     818:	88 23       	and	r24, r24
     81a:	09 f4       	brne	.+2      	; 0x81e <BD76319_ui_process+0x4e>
     81c:	44 c0       	rjmp	.+136    	; 0x8a6 <BD76319_ui_process+0xd6>
	{
		// Send next key
		Bd76319_ui_sequence[lui_u8_sequence_pos].u8_value = ui_KeyToReport;
     81e:	20 91 73 21 	lds	r18, 0x2173	; 0x802173 <lui_u8_sequence_pos.5284>
     822:	30 e0       	ldi	r19, 0x00	; 0
     824:	80 91 78 21 	lds	r24, 0x2178	; 0x802178 <ui_KeyToReport>
     828:	f9 01       	movw	r30, r18
     82a:	ee 0f       	add	r30, r30
     82c:	ff 1f       	adc	r31, r31
     82e:	e2 0f       	add	r30, r18
     830:	f3 1f       	adc	r31, r19
     832:	ee 5f       	subi	r30, 0xFE	; 254
     834:	ff 4d       	sbci	r31, 0xDF	; 223
     836:	82 83       	std	Z+2, r24	; 0x02
		lui_u8_value = Bd76319_ui_sequence[lui_u8_sequence_pos].u8_value;
		if (lui_u8_value!=0)
     838:	88 23       	and	r24, r24
     83a:	49 f1       	breq	.+82     	; 0x88e <BD76319_ui_process+0xbe>
		{
			if (Bd76319_ui_sequence[lui_u8_sequence_pos].b_modifier)
     83c:	f9 01       	movw	r30, r18
     83e:	ee 0f       	add	r30, r30
     840:	ff 1f       	adc	r31, r31
     842:	e2 0f       	add	r30, r18
     844:	f3 1f       	adc	r31, r19
     846:	ee 5f       	subi	r30, 0xFE	; 254
     848:	ff 4d       	sbci	r31, 0xDF	; 223
     84a:	90 81       	ld	r25, Z
     84c:	99 23       	and	r25, r25
     84e:	79 f0       	breq	.+30     	; 0x86e <BD76319_ui_process+0x9e>
			{
				if (Bd76319_ui_sequence[lui_u8_sequence_pos].b_down)
     850:	f9 01       	movw	r30, r18
     852:	ee 0f       	add	r30, r30
     854:	ff 1f       	adc	r31, r31
     856:	2e 0f       	add	r18, r30
     858:	3f 1f       	adc	r19, r31
     85a:	f9 01       	movw	r30, r18
     85c:	ee 5f       	subi	r30, 0xFE	; 254
     85e:	ff 4d       	sbci	r31, 0xDF	; 223
     860:	91 81       	ldd	r25, Z+1	; 0x01
     862:	99 23       	and	r25, r25
     864:	11 f0       	breq	.+4      	; 0x86a <BD76319_ui_process+0x9a>
				{
					lui_sucess = udi_hid_kbd_modifier_down(lui_u8_value);
     866:	fd d1       	rcall	.+1018   	; 0xc62 <udi_hid_kbd_modifier_down>
     868:	10 c0       	rjmp	.+32     	; 0x88a <BD76319_ui_process+0xba>
				}
				else
				{
					lui_sucess = udi_hid_kbd_modifier_up(lui_u8_value);
     86a:	e0 d1       	rcall	.+960    	; 0xc2c <udi_hid_kbd_modifier_up>
     86c:	0e c0       	rjmp	.+28     	; 0x88a <BD76319_ui_process+0xba>
     86e:	f9 01       	movw	r30, r18
				}
			}
			else
			{
				if (Bd76319_ui_sequence[lui_u8_sequence_pos].b_down)
     870:	ee 0f       	add	r30, r30
     872:	ff 1f       	adc	r31, r31
     874:	2e 0f       	add	r18, r30
     876:	3f 1f       	adc	r19, r31
     878:	f9 01       	movw	r30, r18
     87a:	ee 5f       	subi	r30, 0xFE	; 254
     87c:	ff 4d       	sbci	r31, 0xDF	; 223
     87e:	91 81       	ldd	r25, Z+1	; 0x01
     880:	99 23       	and	r25, r25
     882:	11 f0       	breq	.+4      	; 0x888 <BD76319_ui_process+0xb8>
				{
					lui_sucess = udi_hid_kbd_down(lui_u8_value);
     884:	44 d2       	rcall	.+1160   	; 0xd0e <udi_hid_kbd_down>
     886:	01 c0       	rjmp	.+2      	; 0x88a <BD76319_ui_process+0xba>
				} else
				{
					lui_sucess = udi_hid_kbd_up(lui_u8_value);
     888:	06 d2       	rcall	.+1036   	; 0xc96 <udi_hid_kbd_up>
     88a:	88 23       	and	r24, r24
				}
			}
			if (!lui_sucess)
     88c:	61 f0       	breq	.+24     	; 0x8a6 <BD76319_ui_process+0xd6>
     88e:	80 91 73 21 	lds	r24, 0x2173	; 0x802173 <lui_u8_sequence_pos.5284>
				return; // Retry it on next schedule
			}
		}

		// Valid sequence position
		lui_u8_sequence_pos++;
     892:	8f 5f       	subi	r24, 0xFF	; 255
     894:	82 30       	cpi	r24, 0x02	; 2
		if (lui_u8_sequence_pos >= sizeof(Bd76319_ui_sequence) / sizeof(Bd76319_ui_sequence[0]))
     896:	18 f4       	brcc	.+6      	; 0x89e <BD76319_ui_process+0xce>
     898:	80 93 73 21 	sts	0x2173, r24	; 0x802173 <lui_u8_sequence_pos.5284>
				return; // Retry it on next schedule
			}
		}

		// Valid sequence position
		lui_u8_sequence_pos++;
     89c:	08 95       	ret
     89e:	10 92 73 21 	sts	0x2173, r1	; 0x802173 <lui_u8_sequence_pos.5284>
		if (lui_u8_sequence_pos >= sizeof(Bd76319_ui_sequence) / sizeof(Bd76319_ui_sequence[0]))
		{
			lui_u8_sequence_pos = 0;
     8a2:	10 92 74 21 	sts	0x2174, r1	; 0x802174 <lui_sequence_running.5283>
			lui_sequence_running = false;
     8a6:	08 95       	ret

000008a8 <BD76319_ui_kbd_led>:
     8a8:	80 95       	com	r24

// Procedure for Keyboard USB Class
void BD76319_ui_kbd_led(uint8_t value)
{
	// Write Alarm information to Alarm LEDs
	PORTA.OUT = ~value;
     8aa:	80 93 04 06 	sts	0x0604, r24	; 0x800604 <__TEXT_REGION_LENGTH__+0x7be604>
     8ae:	08 95       	ret

000008b0 <jstk_ui_process>:
}

void jstk_ui_process(uint16_t framenumber) {
    joystick();
     8b0:	14 ce       	rjmp	.-984    	; 0x4da <joystick>
     8b2:	08 95       	ret

000008b4 <sysclk_init>:
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;

	cpu_irq_restore(flags);
}
     8b4:	0f 93       	push	r16
     8b6:	1f 93       	push	r17
     8b8:	cf 93       	push	r28
     8ba:	df 93       	push	r29
     8bc:	cd b7       	in	r28, 0x3d	; 61
     8be:	de b7       	in	r29, 0x3e	; 62
     8c0:	27 97       	sbiw	r28, 0x07	; 7
     8c2:	cd bf       	out	0x3d, r28	; 61
     8c4:	de bf       	out	0x3e, r29	; 62
     8c6:	8f ef       	ldi	r24, 0xFF	; 255
     8c8:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7be070>
     8cc:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x7be071>
     8d0:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x7be072>
     8d4:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7be073>
     8d8:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7be074>
     8dc:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x7be075>
     8e0:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x7be076>
     8e4:	65 e0       	ldi	r22, 0x05	; 5
     8e6:	81 e4       	ldi	r24, 0x41	; 65
     8e8:	90 e0       	ldi	r25, 0x00	; 0
     8ea:	d6 d6       	rcall	.+3500   	; 0x1698 <ccp_write_io>
     8ec:	6c e1       	ldi	r22, 0x1C	; 28
     8ee:	70 e0       	ldi	r23, 0x00	; 0
     8f0:	82 e0       	ldi	r24, 0x02	; 2
     8f2:	c8 d6       	rcall	.+3472   	; 0x1684 <nvm_read_byte>
     8f4:	8a 83       	std	Y+2, r24	; 0x02
     8f6:	6d e1       	ldi	r22, 0x1D	; 29
     8f8:	70 e0       	ldi	r23, 0x00	; 0
     8fa:	82 e0       	ldi	r24, 0x02	; 2
     8fc:	c3 d6       	rcall	.+3462   	; 0x1684 <nvm_read_byte>
     8fe:	89 83       	std	Y+1, r24	; 0x01
     900:	89 81       	ldd	r24, Y+1	; 0x01
     902:	9a 81       	ldd	r25, Y+2	; 0x02
     904:	01 96       	adiw	r24, 0x01	; 1
     906:	21 f4       	brne	.+8      	; 0x910 <sysclk_init+0x5c>
     908:	80 e4       	ldi	r24, 0x40	; 64
     90a:	93 e2       	ldi	r25, 0x23	; 35
     90c:	89 83       	std	Y+1, r24	; 0x01
     90e:	9a 83       	std	Y+2, r25	; 0x02
     910:	89 81       	ldd	r24, Y+1	; 0x01
     912:	9a 81       	ldd	r25, Y+2	; 0x02
     914:	8b 83       	std	Y+3, r24	; 0x03
     916:	9c 83       	std	Y+4, r25	; 0x04
     918:	e0 e6       	ldi	r30, 0x60	; 96
     91a:	f0 e0       	ldi	r31, 0x00	; 0
     91c:	82 83       	std	Z+2, r24	; 0x02
     91e:	8c 81       	ldd	r24, Y+4	; 0x04
     920:	83 83       	std	Z+3, r24	; 0x03
     922:	8f b7       	in	r24, 0x3f	; 63
     924:	8e 83       	std	Y+6, r24	; 0x06
     926:	f8 94       	cli
     928:	9e 81       	ldd	r25, Y+6	; 0x06
     92a:	e0 e5       	ldi	r30, 0x50	; 80
     92c:	f0 e0       	ldi	r31, 0x00	; 0
     92e:	80 81       	ld	r24, Z
     930:	82 60       	ori	r24, 0x02	; 2
     932:	80 83       	st	Z, r24
     934:	9f bf       	out	0x3f, r25	; 63
     936:	81 81       	ldd	r24, Z+1	; 0x01
     938:	81 ff       	sbrs	r24, 1
     93a:	fd cf       	rjmp	.-6      	; 0x936 <sysclk_init+0x82>
     93c:	8f b7       	in	r24, 0x3f	; 63
     93e:	8f 83       	std	Y+7, r24	; 0x07
     940:	f8 94       	cli
     942:	9f 81       	ldd	r25, Y+7	; 0x07
     944:	00 e5       	ldi	r16, 0x50	; 80
     946:	10 e0       	ldi	r17, 0x00	; 0
     948:	d8 01       	movw	r26, r16
     94a:	16 96       	adiw	r26, 0x06	; 6
     94c:	8c 91       	ld	r24, X
     94e:	16 97       	sbiw	r26, 0x06	; 6
     950:	89 7f       	andi	r24, 0xF9	; 249
     952:	16 96       	adiw	r26, 0x06	; 6
     954:	8c 93       	st	X, r24
     956:	16 97       	sbiw	r26, 0x06	; 6
     958:	e0 e6       	ldi	r30, 0x60	; 96
     95a:	f0 e0       	ldi	r31, 0x00	; 0
     95c:	80 e8       	ldi	r24, 0x80	; 128
     95e:	85 83       	std	Z+5, r24	; 0x05
     960:	8b eb       	ldi	r24, 0xBB	; 187
     962:	86 83       	std	Z+6, r24	; 0x06
     964:	16 96       	adiw	r26, 0x06	; 6
     966:	8c 91       	ld	r24, X
     968:	16 97       	sbiw	r26, 0x06	; 6
     96a:	84 60       	ori	r24, 0x04	; 4
     96c:	16 96       	adiw	r26, 0x06	; 6
     96e:	8c 93       	st	X, r24
     970:	80 81       	ld	r24, Z
     972:	81 60       	ori	r24, 0x01	; 1
     974:	80 83       	st	Z, r24
     976:	9f bf       	out	0x3f, r25	; 63
     978:	61 e0       	ldi	r22, 0x01	; 1
     97a:	80 e4       	ldi	r24, 0x40	; 64
     97c:	90 e0       	ldi	r25, 0x00	; 0
     97e:	8c d6       	rcall	.+3352   	; 0x1698 <ccp_write_io>
     980:	8f b7       	in	r24, 0x3f	; 63
     982:	8d 83       	std	Y+5, r24	; 0x05
     984:	f8 94       	cli
     986:	9d 81       	ldd	r25, Y+5	; 0x05
     988:	f8 01       	movw	r30, r16
     98a:	80 81       	ld	r24, Z
     98c:	8e 7f       	andi	r24, 0xFE	; 254
     98e:	80 83       	st	Z, r24
     990:	9f bf       	out	0x3f, r25	; 63
     992:	27 96       	adiw	r28, 0x07	; 7
     994:	cd bf       	out	0x3d, r28	; 61
     996:	de bf       	out	0x3e, r29	; 62
     998:	df 91       	pop	r29
     99a:	cf 91       	pop	r28
     99c:	1f 91       	pop	r17
     99e:	0f 91       	pop	r16
     9a0:	08 95       	ret

000009a2 <sysclk_enable_module>:
     9a2:	cf 93       	push	r28
     9a4:	df 93       	push	r29
     9a6:	1f 92       	push	r1
     9a8:	cd b7       	in	r28, 0x3d	; 61
     9aa:	de b7       	in	r29, 0x3e	; 62
     9ac:	9f b7       	in	r25, 0x3f	; 63
     9ae:	99 83       	std	Y+1, r25	; 0x01
     9b0:	f8 94       	cli
     9b2:	99 81       	ldd	r25, Y+1	; 0x01
     9b4:	e8 2f       	mov	r30, r24
     9b6:	f0 e0       	ldi	r31, 0x00	; 0
     9b8:	e0 59       	subi	r30, 0x90	; 144
     9ba:	ff 4f       	sbci	r31, 0xFF	; 255
     9bc:	60 95       	com	r22
     9be:	80 81       	ld	r24, Z
     9c0:	68 23       	and	r22, r24
     9c2:	60 83       	st	Z, r22
     9c4:	9f bf       	out	0x3f, r25	; 63
     9c6:	0f 90       	pop	r0
     9c8:	df 91       	pop	r29
     9ca:	cf 91       	pop	r28
     9cc:	08 95       	ret

000009ce <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
     9ce:	cf 93       	push	r28
     9d0:	df 93       	push	r29
     9d2:	1f 92       	push	r1
     9d4:	1f 92       	push	r1
     9d6:	cd b7       	in	r28, 0x3d	; 61
     9d8:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
     9da:	86 30       	cpi	r24, 0x06	; 6
     9dc:	11 f0       	breq	.+4      	; 0x9e2 <sysclk_enable_usb+0x14>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
     9de:	60 e0       	ldi	r22, 0x00	; 0
     9e0:	01 c0       	rjmp	.+2      	; 0x9e4 <sysclk_enable_usb+0x16>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
     9e2:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     9e4:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x7be051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
     9e8:	81 fd       	sbrc	r24, 1
     9ea:	2a c0       	rjmp	.+84     	; 0xa40 <sysclk_enable_usb+0x72>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     9ec:	8f b7       	in	r24, 0x3f	; 63
     9ee:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     9f0:	f8 94       	cli
	return flags;
     9f2:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     9f4:	e0 e5       	ldi	r30, 0x50	; 80
     9f6:	f0 e0       	ldi	r31, 0x00	; 0
     9f8:	80 81       	ld	r24, Z
     9fa:	82 60       	ori	r24, 0x02	; 2
     9fc:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     9fe:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     a00:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     a02:	81 ff       	sbrs	r24, 1
     a04:	fd cf       	rjmp	.-6      	; 0xa00 <sysclk_enable_usb+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     a06:	8f b7       	in	r24, 0x3f	; 63
     a08:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     a0a:	f8 94       	cli
	return flags;
     a0c:	9a 81       	ldd	r25, Y+2	; 0x02
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
     a0e:	a0 e5       	ldi	r26, 0x50	; 80
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	16 96       	adiw	r26, 0x06	; 6
     a14:	8c 91       	ld	r24, X
     a16:	16 97       	sbiw	r26, 0x06	; 6
     a18:	89 7f       	andi	r24, 0xF9	; 249
     a1a:	16 96       	adiw	r26, 0x06	; 6
     a1c:	8c 93       	st	X, r24
     a1e:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
     a20:	e0 e6       	ldi	r30, 0x60	; 96
     a22:	f0 e0       	ldi	r31, 0x00	; 0
     a24:	80 e8       	ldi	r24, 0x80	; 128
     a26:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
     a28:	8b eb       	ldi	r24, 0xBB	; 187
     a2a:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
     a2c:	16 96       	adiw	r26, 0x06	; 6
     a2e:	8c 91       	ld	r24, X
     a30:	16 97       	sbiw	r26, 0x06	; 6
     a32:	84 60       	ori	r24, 0x04	; 4
     a34:	16 96       	adiw	r26, 0x06	; 6
     a36:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
     a38:	80 81       	ld	r24, Z
     a3a:	81 60       	ori	r24, 0x01	; 1
     a3c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a3e:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
     a40:	63 60       	ori	r22, 0x03	; 3
     a42:	84 e4       	ldi	r24, 0x44	; 68
     a44:	90 e0       	ldi	r25, 0x00	; 0
     a46:	28 d6       	rcall	.+3152   	; 0x1698 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
     a48:	60 e4       	ldi	r22, 0x40	; 64
     a4a:	80 e0       	ldi	r24, 0x00	; 0
     a4c:	aa df       	rcall	.-172    	; 0x9a2 <sysclk_enable_module>
}
     a4e:	0f 90       	pop	r0
     a50:	0f 90       	pop	r0
     a52:	df 91       	pop	r29
     a54:	cf 91       	pop	r28
     a56:	08 95       	ret

00000a58 <udi_hid_generic_getsetting>:


uint8_t udi_hid_generic_getsetting(void)
{
	return 0;
}
     a58:	80 e0       	ldi	r24, 0x00	; 0
     a5a:	08 95       	ret

00000a5c <udi_hid_generic_setreport>:


static bool udi_hid_generic_setreport(void)
{
	if ((USB_HID_REPORT_TYPE_FEATURE == (udd_g_ctrlreq.req.wValue >> 8))
     a5c:	30 91 a6 22 	lds	r19, 0x22A6	; 0x8022a6 <udd_g_ctrlreq+0x2>
     a60:	20 91 a7 22 	lds	r18, 0x22A7	; 0x8022a7 <udd_g_ctrlreq+0x3>
     a64:	82 2f       	mov	r24, r18
     a66:	90 e0       	ldi	r25, 0x00	; 0
     a68:	03 97       	sbiw	r24, 0x03	; 3
     a6a:	b1 f4       	brne	.+44     	; 0xa98 <udi_hid_generic_setreport+0x3c>
			&& (0 == (0xFF & udd_g_ctrlreq.req.wValue))
     a6c:	31 11       	cpse	r19, r1
     a6e:	16 c0       	rjmp	.+44     	; 0xa9c <udi_hid_generic_setreport+0x40>
			&& (sizeof(udi_hid_generic_report_feature) ==
     a70:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
     a74:	90 91 ab 22 	lds	r25, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
     a78:	89 2b       	or	r24, r25
     a7a:	91 f4       	brne	.+36     	; 0xaa0 <udi_hid_generic_setreport+0x44>
					udd_g_ctrlreq.req.wLength)) {
		// Feature type on report ID 0
		udd_g_ctrlreq.payload =
     a7c:	e4 ea       	ldi	r30, 0xA4	; 164
     a7e:	f2 e2       	ldi	r31, 0x22	; 34
     a80:	8a e7       	ldi	r24, 0x7A	; 122
     a82:	91 e2       	ldi	r25, 0x21	; 33
     a84:	80 87       	std	Z+8, r24	; 0x08
     a86:	91 87       	std	Z+9, r25	; 0x09
				(uint8_t *) & udi_hid_generic_report_feature;
		udd_g_ctrlreq.callback = udi_hid_generic_setfeature_valid;
     a88:	82 e5       	ldi	r24, 0x52	; 82
     a8a:	95 e0       	ldi	r25, 0x05	; 5
     a8c:	84 87       	std	Z+12, r24	; 0x0c
     a8e:	95 87       	std	Z+13, r25	; 0x0d
		udd_g_ctrlreq.payload_size =
     a90:	12 86       	std	Z+10, r1	; 0x0a
     a92:	13 86       	std	Z+11, r1	; 0x0b
				sizeof(udi_hid_generic_report_feature);
		return true;
     a94:	81 e0       	ldi	r24, 0x01	; 1
     a96:	08 95       	ret
	}
	return false;
     a98:	80 e0       	ldi	r24, 0x00	; 0
     a9a:	08 95       	ret
     a9c:	80 e0       	ldi	r24, 0x00	; 0
     a9e:	08 95       	ret
     aa0:	80 e0       	ldi	r24, 0x00	; 0
}
     aa2:	08 95       	ret

00000aa4 <udi_hid_generic_setfeature_valid>:

//--------------------------------------------
//------ Internal routines

static void udi_hid_generic_setfeature_valid(void)
{
     aa4:	08 95       	ret

00000aa6 <udi_hid_generic_report_in_sent>:
		iram_size_t nb_sent, udd_ep_id_t ep)
{
	UNUSED(status);
	UNUSED(nb_sent);
	UNUSED(ep);
	udi_hid_generic_b_report_in_free = true;
     aa6:	81 e0       	ldi	r24, 0x01	; 1
     aa8:	80 93 7c 21 	sts	0x217C, r24	; 0x80217c <udi_hid_generic_b_report_in_free>
     aac:	08 95       	ret

00000aae <udi_hid_generic_enable>:
//------ Interface for UDI HID level

bool udi_hid_generic_enable(void)
{
	// Initialize internal values
	udi_hid_generic_rate = 0;
     aae:	10 92 80 21 	sts	0x2180, r1	; 0x802180 <udi_hid_generic_rate>
	udi_hid_generic_protocol = 0;
     ab2:	10 92 7e 21 	sts	0x217E, r1	; 0x80217e <udi_hid_generic_protocol>
	udi_hid_generic_b_report_in_free = true;
     ab6:	81 e0       	ldi	r24, 0x01	; 1
     ab8:	80 93 7c 21 	sts	0x217C, r24	; 0x80217c <udi_hid_generic_b_report_in_free>
	// if (!udi_hid_generic_report_out_enable())
	// 	return false;
	return UDI_HID_GENERIC_ENABLE_EXT();
     abc:	0c 94 48 13 	jmp	0x2690	; 0x2690 <main_generic_enable>
}
     ac0:	08 95       	ret

00000ac2 <udi_hid_generic_disable>:


void udi_hid_generic_disable(void)
{
	UDI_HID_GENERIC_DISABLE_EXT();
     ac2:	0c 94 4c 13 	jmp	0x2698	; 0x2698 <main_generic_disable>
     ac6:	08 95       	ret

00000ac8 <udi_hid_generic_setup>:
}


bool udi_hid_generic_setup(void)
{
	return udi_hid_setup(&udi_hid_generic_rate,
     ac8:	2e e2       	ldi	r18, 0x2E	; 46
     aca:	35 e0       	ldi	r19, 0x05	; 5
     acc:	44 e6       	ldi	r20, 0x64	; 100
     ace:	50 e2       	ldi	r21, 0x20	; 32
     ad0:	6e e7       	ldi	r22, 0x7E	; 126
     ad2:	71 e2       	ldi	r23, 0x21	; 33
     ad4:	80 e8       	ldi	r24, 0x80	; 128
     ad6:	91 e2       	ldi	r25, 0x21	; 33
     ad8:	4e c1       	rjmp	.+668    	; 0xd76 <udi_hid_setup>
								&udi_hid_generic_protocol,
								(uint8_t *) &udi_hid_generic_report_desc,
								udi_hid_generic_setreport);
}
     ada:	08 95       	ret

00000adc <udi_hid_generic_send_report_in>:

//--------------------------------------------
//------ Interface for application

bool udi_hid_generic_send_report_in(uint8_t *data)
{
     adc:	ff 92       	push	r15
     ade:	0f 93       	push	r16
     ae0:	1f 93       	push	r17
     ae2:	cf 93       	push	r28
     ae4:	df 93       	push	r29
     ae6:	1f 92       	push	r1
     ae8:	cd b7       	in	r28, 0x3d	; 61
     aea:	de b7       	in	r29, 0x3e	; 62
     aec:	9c 01       	movw	r18, r24
	if (!udi_hid_generic_b_report_in_free)
     aee:	80 91 7c 21 	lds	r24, 0x217C	; 0x80217c <udi_hid_generic_b_report_in_free>
     af2:	88 23       	and	r24, r24
     af4:	09 f1       	breq	.+66     	; 0xb38 <udi_hid_generic_send_report_in+0x5c>
     af6:	f9 01       	movw	r30, r18

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     af8:	8f b7       	in	r24, 0x3f	; 63
     afa:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     afc:	f8 94       	cli
	return flags;
     afe:	f9 80       	ldd	r15, Y+1	; 0x01
		return false;
	irqflags_t flags = cpu_irq_save();
	// Fill report
	memset(&udi_hid_generic_report_in, 0,
     b00:	10 92 7a 21 	sts	0x217A, r1	; 0x80217a <udi_hid_generic_report_feature>
     b04:	10 92 7b 21 	sts	0x217B, r1	; 0x80217b <udi_hid_generic_report_feature+0x1>
			sizeof(udi_hid_generic_report_in));
	memcpy(&udi_hid_generic_report_in, data,
     b08:	80 81       	ld	r24, Z
     b0a:	91 81       	ldd	r25, Z+1	; 0x01
     b0c:	80 93 7a 21 	sts	0x217A, r24	; 0x80217a <udi_hid_generic_report_feature>
     b10:	90 93 7b 21 	sts	0x217B, r25	; 0x80217b <udi_hid_generic_report_feature+0x1>
	      		sizeof(udi_hid_generic_report_in));
	udi_hid_generic_b_report_in_free =
			!udd_ep_run(UDI_HID_GENERIC_EP_IN,
     b14:	03 e5       	ldi	r16, 0x53	; 83
     b16:	15 e0       	ldi	r17, 0x05	; 5
     b18:	22 e0       	ldi	r18, 0x02	; 2
     b1a:	30 e0       	ldi	r19, 0x00	; 0
     b1c:	4a e7       	ldi	r20, 0x7A	; 122
     b1e:	51 e2       	ldi	r21, 0x21	; 33
     b20:	60 e0       	ldi	r22, 0x00	; 0
     b22:	82 e8       	ldi	r24, 0x82	; 130
     b24:	0e 94 0d 10 	call	0x201a	; 0x201a <udd_ep_run>
	// Fill report
	memset(&udi_hid_generic_report_in, 0,
			sizeof(udi_hid_generic_report_in));
	memcpy(&udi_hid_generic_report_in, data,
	      		sizeof(udi_hid_generic_report_in));
	udi_hid_generic_b_report_in_free =
     b28:	91 e0       	ldi	r25, 0x01	; 1
     b2a:	89 27       	eor	r24, r25
     b2c:	80 93 7c 21 	sts	0x217C, r24	; 0x80217c <udi_hid_generic_b_report_in_free>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     b30:	ff be       	out	0x3f, r15	; 63
							false,
							(uint8_t *) & udi_hid_generic_report_in,
							sizeof(udi_hid_generic_report_in),
							udi_hid_generic_report_in_sent);
	cpu_irq_restore(flags);
	return !udi_hid_generic_b_report_in_free;
     b32:	80 91 7c 21 	lds	r24, 0x217C	; 0x80217c <udi_hid_generic_b_report_in_free>
     b36:	89 27       	eor	r24, r25

}
     b38:	0f 90       	pop	r0
     b3a:	df 91       	pop	r29
     b3c:	cf 91       	pop	r28
     b3e:	1f 91       	pop	r17
     b40:	0f 91       	pop	r16
     b42:	ff 90       	pop	r15
     b44:	08 95       	ret

00000b46 <udi_hid_kbd_getsetting>:


uint8_t udi_hid_kbd_getsetting(void)
{
	return 0;
}
     b46:	80 e0       	ldi	r24, 0x00	; 0
     b48:	08 95       	ret

00000b4a <udi_hid_kbd_setreport>:


static bool udi_hid_kbd_setreport(void)
{
	if ((USB_HID_REPORT_TYPE_OUTPUT == (udd_g_ctrlreq.req.wValue >> 8))
     b4a:	30 91 a6 22 	lds	r19, 0x22A6	; 0x8022a6 <udd_g_ctrlreq+0x2>
     b4e:	20 91 a7 22 	lds	r18, 0x22A7	; 0x8022a7 <udd_g_ctrlreq+0x3>
     b52:	82 2f       	mov	r24, r18
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	02 97       	sbiw	r24, 0x02	; 2
     b58:	b9 f4       	brne	.+46     	; 0xb88 <udi_hid_kbd_setreport+0x3e>
			&& (0 == (0xFF & udd_g_ctrlreq.req.wValue))
     b5a:	31 11       	cpse	r19, r1
     b5c:	17 c0       	rjmp	.+46     	; 0xb8c <udi_hid_kbd_setreport+0x42>
			&& (1 == udd_g_ctrlreq.req.wLength)) {
     b5e:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
     b62:	90 91 ab 22 	lds	r25, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
     b66:	01 97       	sbiw	r24, 0x01	; 1
     b68:	99 f4       	brne	.+38     	; 0xb90 <udi_hid_kbd_setreport+0x46>
		// Report OUT type on report ID 0 from USB Host
		udd_g_ctrlreq.payload = &udi_hid_kbd_report_set;
     b6a:	e4 ea       	ldi	r30, 0xA4	; 164
     b6c:	f2 e2       	ldi	r31, 0x22	; 34
     b6e:	84 e9       	ldi	r24, 0x94	; 148
     b70:	91 e2       	ldi	r25, 0x21	; 33
     b72:	80 87       	std	Z+8, r24	; 0x08
     b74:	91 87       	std	Z+9, r25	; 0x09
		udd_g_ctrlreq.callback = udi_hid_kbd_setreport_valid;
     b76:	89 ee       	ldi	r24, 0xE9	; 233
     b78:	95 e0       	ldi	r25, 0x05	; 5
     b7a:	84 87       	std	Z+12, r24	; 0x0c
     b7c:	95 87       	std	Z+13, r25	; 0x0d
		udd_g_ctrlreq.payload_size = 1;
     b7e:	81 e0       	ldi	r24, 0x01	; 1
     b80:	90 e0       	ldi	r25, 0x00	; 0
     b82:	82 87       	std	Z+10, r24	; 0x0a
     b84:	93 87       	std	Z+11, r25	; 0x0b
		return true;
     b86:	08 95       	ret
	}
	return false;
     b88:	80 e0       	ldi	r24, 0x00	; 0
     b8a:	08 95       	ret
     b8c:	80 e0       	ldi	r24, 0x00	; 0
     b8e:	08 95       	ret
     b90:	80 e0       	ldi	r24, 0x00	; 0
}
     b92:	08 95       	ret

00000b94 <udi_hid_kbd_enable>:
//------ Interface for UDI HID level

bool udi_hid_kbd_enable(void)
{
	// Initialize internal values
	udi_hid_kbd_rate = 0;
     b94:	10 92 98 21 	sts	0x2198, r1	; 0x802198 <udi_hid_kbd_rate>
	udi_hid_kbd_protocol = 0;
     b98:	10 92 96 21 	sts	0x2196, r1	; 0x802196 <udi_hid_kbd_protocol>
	udi_hid_kbd_b_report_trans_ongoing = false;
     b9c:	10 92 8a 21 	sts	0x218A, r1	; 0x80218a <udi_hid_kbd_b_report_trans_ongoing>
	memset(udi_hid_kbd_report, 0, UDI_HID_KBD_REPORT_SIZE);
     ba0:	88 e0       	ldi	r24, 0x08	; 8
     ba2:	eb e8       	ldi	r30, 0x8B	; 139
     ba4:	f1 e2       	ldi	r31, 0x21	; 33
     ba6:	df 01       	movw	r26, r30
     ba8:	1d 92       	st	X+, r1
     baa:	8a 95       	dec	r24
     bac:	e9 f7       	brne	.-6      	; 0xba8 <udi_hid_kbd_enable+0x14>
	udi_hid_kbd_b_report_valid = false;
     bae:	10 92 93 21 	sts	0x2193, r1	; 0x802193 <udi_hid_kbd_b_report_valid>
	return UDI_HID_KBD_ENABLE_EXT();
     bb2:	0c 94 41 13 	jmp	0x2682	; 0x2682 <main_kbd_enable>
}
     bb6:	08 95       	ret

00000bb8 <udi_hid_kbd_disable>:


void udi_hid_kbd_disable(void)
{
	UDI_HID_KBD_DISABLE_EXT();
     bb8:	0c 94 45 13 	jmp	0x268a	; 0x268a <main_kbd_disable>
     bbc:	08 95       	ret

00000bbe <udi_hid_kbd_setup>:
}


bool udi_hid_kbd_setup(void)
{
	return udi_hid_setup(&udi_hid_kbd_rate,
     bbe:	25 ea       	ldi	r18, 0xA5	; 165
     bc0:	35 e0       	ldi	r19, 0x05	; 5
     bc2:	49 e8       	ldi	r20, 0x89	; 137
     bc4:	50 e2       	ldi	r21, 0x20	; 32
     bc6:	66 e9       	ldi	r22, 0x96	; 150
     bc8:	71 e2       	ldi	r23, 0x21	; 33
     bca:	88 e9       	ldi	r24, 0x98	; 152
     bcc:	91 e2       	ldi	r25, 0x21	; 33
     bce:	d3 c0       	rjmp	.+422    	; 0xd76 <udi_hid_setup>
								&udi_hid_kbd_protocol,
								(uint8_t *) &udi_hid_kbd_report_desc,
								udi_hid_kbd_setreport);
}
     bd0:	08 95       	ret

00000bd2 <udi_hid_kbd_setreport_valid>:
	}
}

static void udi_hid_kbd_setreport_valid(void)
{
	UDI_HID_KBD_CHANGE_LED(udi_hid_kbd_report_set);
     bd2:	80 91 94 21 	lds	r24, 0x2194	; 0x802194 <udi_hid_kbd_report_set>
     bd6:	68 ce       	rjmp	.-816    	; 0x8a8 <BD76319_ui_kbd_led>
     bd8:	08 95       	ret

00000bda <udi_hid_kbd_send_report>:

//--------------------------------------------
//------ Internal routines

static bool udi_hid_kbd_send_report(void)
{
     bda:	0f 93       	push	r16
     bdc:	1f 93       	push	r17
	if (udi_hid_kbd_b_report_trans_ongoing)
     bde:	80 91 8a 21 	lds	r24, 0x218A	; 0x80218a <udi_hid_kbd_b_report_trans_ongoing>
     be2:	81 11       	cpse	r24, r1
     be4:	18 c0       	rjmp	.+48     	; 0xc16 <udi_hid_kbd_send_report+0x3c>
		return false;
	memcpy(udi_hid_kbd_report_trans, udi_hid_kbd_report,
     be6:	88 e0       	ldi	r24, 0x08	; 8
     be8:	eb e8       	ldi	r30, 0x8B	; 139
     bea:	f1 e2       	ldi	r31, 0x21	; 33
     bec:	a2 e8       	ldi	r26, 0x82	; 130
     bee:	b1 e2       	ldi	r27, 0x21	; 33
     bf0:	01 90       	ld	r0, Z+
     bf2:	0d 92       	st	X+, r0
     bf4:	8a 95       	dec	r24
     bf6:	e1 f7       	brne	.-8      	; 0xbf0 <udi_hid_kbd_send_report+0x16>
			UDI_HID_KBD_REPORT_SIZE);
	udi_hid_kbd_b_report_valid = false;
     bf8:	10 92 93 21 	sts	0x2193, r1	; 0x802193 <udi_hid_kbd_b_report_valid>
	udi_hid_kbd_b_report_trans_ongoing =
			udd_ep_run(	UDI_HID_KBD_EP_IN,
     bfc:	0f e0       	ldi	r16, 0x0F	; 15
     bfe:	16 e0       	ldi	r17, 0x06	; 6
     c00:	28 e0       	ldi	r18, 0x08	; 8
     c02:	30 e0       	ldi	r19, 0x00	; 0
     c04:	42 e8       	ldi	r20, 0x82	; 130
     c06:	51 e2       	ldi	r21, 0x21	; 33
     c08:	60 e0       	ldi	r22, 0x00	; 0
     c0a:	81 e8       	ldi	r24, 0x81	; 129
     c0c:	0e 94 0d 10 	call	0x201a	; 0x201a <udd_ep_run>
	if (udi_hid_kbd_b_report_trans_ongoing)
		return false;
	memcpy(udi_hid_kbd_report_trans, udi_hid_kbd_report,
			UDI_HID_KBD_REPORT_SIZE);
	udi_hid_kbd_b_report_valid = false;
	udi_hid_kbd_b_report_trans_ongoing =
     c10:	80 93 8a 21 	sts	0x218A, r24	; 0x80218a <udi_hid_kbd_b_report_trans_ongoing>
			udd_ep_run(	UDI_HID_KBD_EP_IN,
							false,
							udi_hid_kbd_report_trans,
							UDI_HID_KBD_REPORT_SIZE,
							udi_hid_kbd_report_sent);
	return udi_hid_kbd_b_report_trans_ongoing;
     c14:	01 c0       	rjmp	.+2      	; 0xc18 <udi_hid_kbd_send_report+0x3e>
//------ Internal routines

static bool udi_hid_kbd_send_report(void)
{
	if (udi_hid_kbd_b_report_trans_ongoing)
		return false;
     c16:	80 e0       	ldi	r24, 0x00	; 0
							false,
							udi_hid_kbd_report_trans,
							UDI_HID_KBD_REPORT_SIZE,
							udi_hid_kbd_report_sent);
	return udi_hid_kbd_b_report_trans_ongoing;
}
     c18:	1f 91       	pop	r17
     c1a:	0f 91       	pop	r16
     c1c:	08 95       	ret

00000c1e <udi_hid_kbd_report_sent>:
		udd_ep_id_t ep)
{
	UNUSED(status);
	UNUSED(nb_sent);
	UNUSED(ep);
	udi_hid_kbd_b_report_trans_ongoing = false;
     c1e:	10 92 8a 21 	sts	0x218A, r1	; 0x80218a <udi_hid_kbd_b_report_trans_ongoing>
	if (udi_hid_kbd_b_report_valid) {
     c22:	80 91 93 21 	lds	r24, 0x2193	; 0x802193 <udi_hid_kbd_b_report_valid>
     c26:	81 11       	cpse	r24, r1
		udi_hid_kbd_send_report();
     c28:	d8 cf       	rjmp	.-80     	; 0xbda <udi_hid_kbd_send_report>
     c2a:	08 95       	ret

00000c2c <udi_hid_kbd_modifier_up>:

//--------------------------------------------
//------ Interface for application

bool udi_hid_kbd_modifier_up(uint8_t modifier_id)
{
     c2c:	1f 93       	push	r17
     c2e:	cf 93       	push	r28
     c30:	df 93       	push	r29
     c32:	1f 92       	push	r1
     c34:	cd b7       	in	r28, 0x3d	; 61
     c36:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     c38:	9f b7       	in	r25, 0x3f	; 63
     c3a:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     c3c:	f8 94       	cli
	return flags;
     c3e:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	// Fill report
	udi_hid_kbd_report[0] &= ~(unsigned)modifier_id;
     c40:	eb e8       	ldi	r30, 0x8B	; 139
     c42:	f1 e2       	ldi	r31, 0x21	; 33
     c44:	80 95       	com	r24
     c46:	90 81       	ld	r25, Z
     c48:	89 23       	and	r24, r25
     c4a:	80 83       	st	Z, r24
	udi_hid_kbd_b_report_valid = true;
     c4c:	81 e0       	ldi	r24, 0x01	; 1
     c4e:	80 93 93 21 	sts	0x2193, r24	; 0x802193 <udi_hid_kbd_b_report_valid>

	// Send report
	udi_hid_kbd_send_report();
     c52:	c3 df       	rcall	.-122    	; 0xbda <udi_hid_kbd_send_report>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     c54:	1f bf       	out	0x3f, r17	; 63

	cpu_irq_restore(flags);
	return true;
}
     c56:	81 e0       	ldi	r24, 0x01	; 1
     c58:	0f 90       	pop	r0
     c5a:	df 91       	pop	r29
     c5c:	cf 91       	pop	r28
     c5e:	1f 91       	pop	r17
     c60:	08 95       	ret

00000c62 <udi_hid_kbd_modifier_down>:


bool udi_hid_kbd_modifier_down(uint8_t modifier_id)
{
     c62:	1f 93       	push	r17
     c64:	cf 93       	push	r28
     c66:	df 93       	push	r29
     c68:	1f 92       	push	r1
     c6a:	cd b7       	in	r28, 0x3d	; 61
     c6c:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     c6e:	9f b7       	in	r25, 0x3f	; 63
     c70:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     c72:	f8 94       	cli
	return flags;
     c74:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	// Fill report
	udi_hid_kbd_report[0] |= modifier_id;
     c76:	eb e8       	ldi	r30, 0x8B	; 139
     c78:	f1 e2       	ldi	r31, 0x21	; 33
     c7a:	90 81       	ld	r25, Z
     c7c:	89 2b       	or	r24, r25
     c7e:	80 83       	st	Z, r24
	udi_hid_kbd_b_report_valid = true;
     c80:	81 e0       	ldi	r24, 0x01	; 1
     c82:	80 93 93 21 	sts	0x2193, r24	; 0x802193 <udi_hid_kbd_b_report_valid>

	// Send report
	udi_hid_kbd_send_report();
     c86:	a9 df       	rcall	.-174    	; 0xbda <udi_hid_kbd_send_report>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     c88:	1f bf       	out	0x3f, r17	; 63

	cpu_irq_restore(flags);
	return true;
}
     c8a:	81 e0       	ldi	r24, 0x01	; 1
     c8c:	0f 90       	pop	r0
     c8e:	df 91       	pop	r29
     c90:	cf 91       	pop	r28
     c92:	1f 91       	pop	r17
     c94:	08 95       	ret

00000c96 <udi_hid_kbd_up>:


bool udi_hid_kbd_up(uint8_t key_id)
{
     c96:	1f 93       	push	r17
     c98:	cf 93       	push	r28
     c9a:	df 93       	push	r29
     c9c:	1f 92       	push	r1
     c9e:	cd b7       	in	r28, 0x3d	; 61
     ca0:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     ca2:	9f b7       	in	r25, 0x3f	; 63
     ca4:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     ca6:	f8 94       	cli
	return flags;
     ca8:	19 81       	ldd	r17, Y+1	; 0x01

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
		if (0 == udi_hid_kbd_report[i]) {
     caa:	90 91 8d 21 	lds	r25, 0x218D	; 0x80218d <udi_hid_kbd_report+0x2>
     cae:	99 23       	and	r25, r25
     cb0:	41 f0       	breq	.+16     	; 0xcc2 <udi_hid_kbd_up+0x2c>
			// Already removed
			cpu_irq_restore(flags);
			return true;
		}
		if (key_id == udi_hid_kbd_report[i])
     cb2:	89 17       	cp	r24, r25
     cb4:	a9 f0       	breq	.+42     	; 0xce0 <udi_hid_kbd_up+0x4a>
     cb6:	ee e8       	ldi	r30, 0x8E	; 142
     cb8:	f1 e2       	ldi	r31, 0x21	; 33
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
     cba:	93 e0       	ldi	r25, 0x03	; 3
		if (0 == udi_hid_kbd_report[i]) {
     cbc:	21 91       	ld	r18, Z+
     cbe:	21 11       	cpse	r18, r1
     cc0:	02 c0       	rjmp	.+4      	; 0xcc6 <udi_hid_kbd_up+0x30>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     cc2:	1f bf       	out	0x3f, r17	; 63
			// Already removed
			cpu_irq_restore(flags);
			return true;
     cc4:	1e c0       	rjmp	.+60     	; 0xd02 <udi_hid_kbd_up+0x6c>
		}
		if (key_id == udi_hid_kbd_report[i])
     cc6:	28 17       	cp	r18, r24
     cc8:	21 f0       	breq	.+8      	; 0xcd2 <udi_hid_kbd_up+0x3c>
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
     cca:	9f 5f       	subi	r25, 0xFF	; 255
     ccc:	98 30       	cpi	r25, 0x08	; 8
     cce:	b1 f7       	brne	.-20     	; 0xcbc <udi_hid_kbd_up+0x26>
     cd0:	05 c0       	rjmp	.+10     	; 0xcdc <udi_hid_kbd_up+0x46>
			return true;
		}
		if (key_id == udi_hid_kbd_report[i])
			break;
	}
	if (UDI_HID_KBD_REPORT_SIZE == i) {
     cd2:	98 30       	cpi	r25, 0x08	; 8
     cd4:	19 f0       	breq	.+6      	; 0xcdc <udi_hid_kbd_up+0x46>
		// Already removed
		cpu_irq_restore(flags);
		return true;
	}
	// Remove key and shift
	while (i < (UDI_HID_KBD_REPORT_SIZE - 1)) {
     cd6:	97 30       	cpi	r25, 0x07	; 7
     cd8:	20 f0       	brcs	.+8      	; 0xce2 <udi_hid_kbd_up+0x4c>
     cda:	0c c0       	rjmp	.+24     	; 0xcf4 <udi_hid_kbd_up+0x5e>
     cdc:	1f bf       	out	0x3f, r17	; 63
			break;
	}
	if (UDI_HID_KBD_REPORT_SIZE == i) {
		// Already removed
		cpu_irq_restore(flags);
		return true;
     cde:	11 c0       	rjmp	.+34     	; 0xd02 <udi_hid_kbd_up+0x6c>
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
     ce0:	92 e0       	ldi	r25, 0x02	; 2
		cpu_irq_restore(flags);
		return true;
	}
	// Remove key and shift
	while (i < (UDI_HID_KBD_REPORT_SIZE - 1)) {
		udi_hid_kbd_report[i] = udi_hid_kbd_report[i + 1];
     ce2:	e9 2f       	mov	r30, r25
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	e5 57       	subi	r30, 0x75	; 117
     ce8:	fe 4d       	sbci	r31, 0xDE	; 222
     cea:	81 81       	ldd	r24, Z+1	; 0x01
     cec:	80 83       	st	Z, r24
		i++;
     cee:	9f 5f       	subi	r25, 0xFF	; 255
		// Already removed
		cpu_irq_restore(flags);
		return true;
	}
	// Remove key and shift
	while (i < (UDI_HID_KBD_REPORT_SIZE - 1)) {
     cf0:	97 30       	cpi	r25, 0x07	; 7
     cf2:	b9 f7       	brne	.-18     	; 0xce2 <udi_hid_kbd_up+0x4c>
		udi_hid_kbd_report[i] = udi_hid_kbd_report[i + 1];
		i++;
	}
	udi_hid_kbd_report[UDI_HID_KBD_REPORT_SIZE - 1] = 0x00;
     cf4:	10 92 92 21 	sts	0x2192, r1	; 0x802192 <udi_hid_kbd_report+0x7>
	udi_hid_kbd_b_report_valid = true;
     cf8:	81 e0       	ldi	r24, 0x01	; 1
     cfa:	80 93 93 21 	sts	0x2193, r24	; 0x802193 <udi_hid_kbd_b_report_valid>

	// Send report
	udi_hid_kbd_send_report();
     cfe:	6d df       	rcall	.-294    	; 0xbda <udi_hid_kbd_send_report>
     d00:	1f bf       	out	0x3f, r17	; 63

	cpu_irq_restore(flags);
	return true;
}
     d02:	81 e0       	ldi	r24, 0x01	; 1
     d04:	0f 90       	pop	r0
     d06:	df 91       	pop	r29
     d08:	cf 91       	pop	r28
     d0a:	1f 91       	pop	r17
     d0c:	08 95       	ret

00000d0e <udi_hid_kbd_down>:


bool udi_hid_kbd_down(uint8_t key_id)
{
     d0e:	1f 93       	push	r17
     d10:	cf 93       	push	r28
     d12:	df 93       	push	r29
     d14:	1f 92       	push	r1
     d16:	cd b7       	in	r28, 0x3d	; 61
     d18:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     d1a:	9f b7       	in	r25, 0x3f	; 63
     d1c:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     d1e:	f8 94       	cli
	return flags;
     d20:	19 81       	ldd	r17, Y+1	; 0x01

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
		if (0 == udi_hid_kbd_report[i])
     d22:	90 91 8d 21 	lds	r25, 0x218D	; 0x80218d <udi_hid_kbd_report+0x2>
     d26:	99 23       	and	r25, r25
     d28:	b1 f0       	breq	.+44     	; 0xd56 <udi_hid_kbd_down+0x48>
			break;
		if (key_id == udi_hid_kbd_report[i]) {
     d2a:	89 17       	cp	r24, r25
     d2c:	41 f0       	breq	.+16     	; 0xd3e <udi_hid_kbd_down+0x30>
     d2e:	ae e8       	ldi	r26, 0x8E	; 142
     d30:	b1 e2       	ldi	r27, 0x21	; 33
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
     d32:	e3 e0       	ldi	r30, 0x03	; 3
		if (0 == udi_hid_kbd_report[i])
     d34:	9d 91       	ld	r25, X+
     d36:	99 23       	and	r25, r25
     d38:	49 f0       	breq	.+18     	; 0xd4c <udi_hid_kbd_down+0x3e>
			break;
		if (key_id == udi_hid_kbd_report[i]) {
     d3a:	98 13       	cpse	r25, r24
     d3c:	03 c0       	rjmp	.+6      	; 0xd44 <udi_hid_kbd_down+0x36>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d3e:	1f bf       	out	0x3f, r17	; 63
			// Already in array
			cpu_irq_restore(flags);
			return true;
     d40:	81 e0       	ldi	r24, 0x01	; 1
     d42:	14 c0       	rjmp	.+40     	; 0xd6c <udi_hid_kbd_down+0x5e>
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
     d44:	ef 5f       	subi	r30, 0xFF	; 255
     d46:	e8 30       	cpi	r30, 0x08	; 8
     d48:	a9 f7       	brne	.-22     	; 0xd34 <udi_hid_kbd_down+0x26>
     d4a:	02 c0       	rjmp	.+4      	; 0xd50 <udi_hid_kbd_down+0x42>
			cpu_irq_restore(flags);
			return true;
		}
	}

	if (UDI_HID_KBD_REPORT_SIZE == i) {
     d4c:	e8 30       	cpi	r30, 0x08	; 8
     d4e:	21 f4       	brne	.+8      	; 0xd58 <udi_hid_kbd_down+0x4a>
     d50:	1f bf       	out	0x3f, r17	; 63
		// Array full
		// TODO manage more than UDI_HID_KBD_REPORT_SIZE key pressed in same time
		cpu_irq_restore(flags);
		return false;
     d52:	80 e0       	ldi	r24, 0x00	; 0
     d54:	0b c0       	rjmp	.+22     	; 0xd6c <udi_hid_kbd_down+0x5e>
	uint8_t i;

	irqflags_t flags = cpu_irq_save();

	// Fill report
	for (i = 2; i < UDI_HID_KBD_REPORT_SIZE; i++) {
     d56:	e2 e0       	ldi	r30, 0x02	; 2
		// TODO manage more than UDI_HID_KBD_REPORT_SIZE key pressed in same time
		cpu_irq_restore(flags);
		return false;
	}
	// Add key at the end of array
	udi_hid_kbd_report[i] = key_id;
     d58:	f0 e0       	ldi	r31, 0x00	; 0
     d5a:	e5 57       	subi	r30, 0x75	; 117
     d5c:	fe 4d       	sbci	r31, 0xDE	; 222
     d5e:	80 83       	st	Z, r24
	udi_hid_kbd_b_report_valid = true;
     d60:	81 e0       	ldi	r24, 0x01	; 1
     d62:	80 93 93 21 	sts	0x2193, r24	; 0x802193 <udi_hid_kbd_b_report_valid>

	// Send report
	udi_hid_kbd_send_report();
     d66:	39 df       	rcall	.-398    	; 0xbda <udi_hid_kbd_send_report>
     d68:	1f bf       	out	0x3f, r17	; 63

	// Enable IT
	cpu_irq_restore(flags);
	return true;
     d6a:	81 e0       	ldi	r24, 0x01	; 1
}
     d6c:	0f 90       	pop	r0
     d6e:	df 91       	pop	r29
     d70:	cf 91       	pop	r28
     d72:	1f 91       	pop	r17
     d74:	08 95       	ret

00000d76 <udi_hid_setup>:
 * \retval true if the descriptor is supported
 */
static bool udi_hid_reqstdifaceget_descriptor(uint8_t *report_desc);

bool udi_hid_setup( uint8_t *rate, uint8_t *protocol, uint8_t *report_desc, bool (*setup_report)(void) )
{
     d76:	cf 93       	push	r28
     d78:	df 93       	push	r29
     d7a:	dc 01       	movw	r26, r24
     d7c:	ea 01       	movw	r28, r20
	if (Udd_setup_is_in()) {
     d7e:	90 91 a4 22 	lds	r25, 0x22A4	; 0x8022a4 <udd_g_ctrlreq>
     d82:	99 23       	and	r25, r25
     d84:	0c f0       	brlt	.+2      	; 0xd88 <udi_hid_setup+0x12>
     d86:	68 c0       	rjmp	.+208    	; 0xe58 <udi_hid_setup+0xe2>
     d88:	90 76       	andi	r25, 0x60	; 96
		// Requests Interface GET
		if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
     d8a:	09 f0       	breq	.+2      	; 0xd8e <udi_hid_setup+0x18>
     d8c:	45 c0       	rjmp	.+138    	; 0xe18 <udi_hid_setup+0xa2>
			// Requests Standard Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
     d8e:	80 91 a5 22 	lds	r24, 0x22A5	; 0x8022a5 <udd_g_ctrlreq+0x1>
     d92:	86 30       	cpi	r24, 0x06	; 6
     d94:	09 f0       	breq	.+2      	; 0xd98 <udi_hid_setup+0x22>
     d96:	40 c0       	rjmp	.+128    	; 0xe18 <udi_hid_setup+0xa2>
	usb_hid_descriptor_t UDC_DESC_STORAGE *ptr_hid_desc;

	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
     d98:	76 d1       	rcall	.+748    	; 0x1086 <udc_get_interface_desc>
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
     d9a:	dc 01       	movw	r26, r24
     d9c:	1a 96       	adiw	r26, 0x0a	; 10
     d9e:	2c 91       	ld	r18, X
     da0:	1a 97       	sbiw	r26, 0x0a	; 10
     da2:	21 32       	cpi	r18, 0x21	; 33
     da4:	09 f0       	breq	.+2      	; 0xda8 <udi_hid_setup+0x32>
     da6:	77 c0       	rjmp	.+238    	; 0xe96 <udi_hid_setup+0x120>

	// The SETUP request can ask for:
	// - an USB_DT_HID descriptor
	// - or USB_DT_HID_REPORT descriptor
	// - or USB_DT_HID_PHYSICAL descriptor
	if (USB_DT_HID == (uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
     da8:	20 91 a7 22 	lds	r18, 0x22A7	; 0x8022a7 <udd_g_ctrlreq+0x3>
     dac:	30 e0       	ldi	r19, 0x00	; 0
     dae:	21 32       	cpi	r18, 0x21	; 33
     db0:	31 05       	cpc	r19, r1
     db2:	b1 f4       	brne	.+44     	; 0xde0 <udi_hid_setup+0x6a>
		// USB_DT_HID descriptor requested then send it
		udd_g_ctrlreq.payload = (uint8_t *) ptr_hid_desc;
     db4:	9c 01       	movw	r18, r24
     db6:	27 5f       	subi	r18, 0xF7	; 247
     db8:	3f 4f       	sbci	r19, 0xFF	; 255
     dba:	20 93 ac 22 	sts	0x22AC, r18	; 0x8022ac <udd_g_ctrlreq+0x8>
     dbe:	30 93 ad 22 	sts	0x22AD, r19	; 0x8022ad <udd_g_ctrlreq+0x9>
		udd_g_ctrlreq.payload_size =
     dc2:	e4 ea       	ldi	r30, 0xA4	; 164
     dc4:	f2 e2       	ldi	r31, 0x22	; 34
     dc6:	19 96       	adiw	r26, 0x09	; 9
     dc8:	8c 91       	ld	r24, X
     dca:	26 81       	ldd	r18, Z+6	; 0x06
     dcc:	37 81       	ldd	r19, Z+7	; 0x07
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	28 17       	cp	r18, r24
     dd2:	39 07       	cpc	r19, r25
     dd4:	08 f4       	brcc	.+2      	; 0xdd8 <udi_hid_setup+0x62>
     dd6:	c9 01       	movw	r24, r18
     dd8:	82 87       	std	Z+10, r24	; 0x0a
     dda:	93 87       	std	Z+11, r25	; 0x0b
				min(udd_g_ctrlreq.req.wLength,
				ptr_hid_desc->bLength);
		return true;
     ddc:	81 e0       	ldi	r24, 0x01	; 1
     dde:	68 c0       	rjmp	.+208    	; 0xeb0 <udi_hid_setup+0x13a>
	}
	// The HID_X descriptor requested must correspond to report type
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
     de0:	fc 01       	movw	r30, r24
     de2:	47 85       	ldd	r20, Z+15	; 0x0f
     de4:	50 e0       	ldi	r21, 0x00	; 0
     de6:	42 17       	cp	r20, r18
     de8:	53 07       	cpc	r21, r19
     dea:	09 f0       	breq	.+2      	; 0xdee <udi_hid_setup+0x78>
     dec:	56 c0       	rjmp	.+172    	; 0xe9a <udi_hid_setup+0x124>
			(uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// Send HID Report descriptor given by high level
		udd_g_ctrlreq.payload = report_desc;
     dee:	c0 93 ac 22 	sts	0x22AC, r28	; 0x8022ac <udd_g_ctrlreq+0x8>
     df2:	d0 93 ad 22 	sts	0x22AD, r29	; 0x8022ad <udd_g_ctrlreq+0x9>
		udd_g_ctrlreq.payload_size =
     df6:	e4 ea       	ldi	r30, 0xA4	; 164
     df8:	f2 e2       	ldi	r31, 0x22	; 34
     dfa:	26 81       	ldd	r18, Z+6	; 0x06
     dfc:	37 81       	ldd	r19, Z+7	; 0x07
     dfe:	dc 01       	movw	r26, r24
     e00:	50 96       	adiw	r26, 0x10	; 16
     e02:	8d 91       	ld	r24, X+
     e04:	9c 91       	ld	r25, X
     e06:	51 97       	sbiw	r26, 0x11	; 17
     e08:	28 17       	cp	r18, r24
     e0a:	39 07       	cpc	r19, r25
     e0c:	08 f4       	brcc	.+2      	; 0xe10 <udi_hid_setup+0x9a>
     e0e:	c9 01       	movw	r24, r18
     e10:	82 87       	std	Z+10, r24	; 0x0a
     e12:	93 87       	std	Z+11, r25	; 0x0b
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
     e14:	81 e0       	ldi	r24, 0x01	; 1
     e16:	4c c0       	rjmp	.+152    	; 0xeb0 <udi_hid_setup+0x13a>

			case USB_REQ_GET_DESCRIPTOR:
				return udi_hid_reqstdifaceget_descriptor(report_desc);
			}
		}
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
     e18:	90 32       	cpi	r25, 0x20	; 32
     e1a:	09 f0       	breq	.+2      	; 0xe1e <udi_hid_setup+0xa8>
     e1c:	40 c0       	rjmp	.+128    	; 0xe9e <udi_hid_setup+0x128>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
     e1e:	80 91 a5 22 	lds	r24, 0x22A5	; 0x8022a5 <udd_g_ctrlreq+0x1>
     e22:	82 30       	cpi	r24, 0x02	; 2
     e24:	39 f0       	breq	.+14     	; 0xe34 <udi_hid_setup+0xbe>
     e26:	83 30       	cpi	r24, 0x03	; 3
     e28:	71 f0       	breq	.+28     	; 0xe46 <udi_hid_setup+0xd0>
     e2a:	81 30       	cpi	r24, 0x01	; 1
     e2c:	d1 f5       	brne	.+116    	; 0xea2 <udi_hid_setup+0x12c>

			case USB_REQ_HID_GET_REPORT:
				return setup_report();
     e2e:	f9 01       	movw	r30, r18
     e30:	19 95       	eicall
     e32:	3e c0       	rjmp	.+124    	; 0xeb0 <udi_hid_setup+0x13a>

			case USB_REQ_HID_GET_IDLE:
				udd_g_ctrlreq.payload = rate;
     e34:	e4 ea       	ldi	r30, 0xA4	; 164
     e36:	f2 e2       	ldi	r31, 0x22	; 34
     e38:	a0 87       	std	Z+8, r26	; 0x08
     e3a:	b1 87       	std	Z+9, r27	; 0x09
				udd_g_ctrlreq.payload_size = 1;
     e3c:	81 e0       	ldi	r24, 0x01	; 1
     e3e:	90 e0       	ldi	r25, 0x00	; 0
     e40:	82 87       	std	Z+10, r24	; 0x0a
     e42:	93 87       	std	Z+11, r25	; 0x0b
				return true;
     e44:	35 c0       	rjmp	.+106    	; 0xeb0 <udi_hid_setup+0x13a>

			case USB_REQ_HID_GET_PROTOCOL:
				udd_g_ctrlreq.payload = protocol;
     e46:	e4 ea       	ldi	r30, 0xA4	; 164
     e48:	f2 e2       	ldi	r31, 0x22	; 34
     e4a:	60 87       	std	Z+8, r22	; 0x08
     e4c:	71 87       	std	Z+9, r23	; 0x09
				udd_g_ctrlreq.payload_size = 1;
     e4e:	81 e0       	ldi	r24, 0x01	; 1
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	82 87       	std	Z+10, r24	; 0x0a
     e54:	93 87       	std	Z+11, r25	; 0x0b
				return true;
     e56:	2c c0       	rjmp	.+88     	; 0xeb0 <udi_hid_setup+0x13a>
			}
		}
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
     e58:	90 76       	andi	r25, 0x60	; 96
     e5a:	90 32       	cpi	r25, 0x20	; 32
     e5c:	21 f5       	brne	.+72     	; 0xea6 <udi_hid_setup+0x130>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
     e5e:	80 91 a5 22 	lds	r24, 0x22A5	; 0x8022a5 <udd_g_ctrlreq+0x1>
     e62:	8a 30       	cpi	r24, 0x0A	; 10
     e64:	39 f0       	breq	.+14     	; 0xe74 <udi_hid_setup+0xfe>
     e66:	8b 30       	cpi	r24, 0x0B	; 11
     e68:	51 f0       	breq	.+20     	; 0xe7e <udi_hid_setup+0x108>
     e6a:	89 30       	cpi	r24, 0x09	; 9
     e6c:	f1 f4       	brne	.+60     	; 0xeaa <udi_hid_setup+0x134>

			case USB_REQ_HID_SET_REPORT:
				return setup_report();
     e6e:	f9 01       	movw	r30, r18
     e70:	19 95       	eicall
     e72:	1e c0       	rjmp	.+60     	; 0xeb0 <udi_hid_setup+0x13a>

			case USB_REQ_HID_SET_IDLE:
				*rate = udd_g_ctrlreq.req.wValue >> 8;
     e74:	80 91 a7 22 	lds	r24, 0x22A7	; 0x8022a7 <udd_g_ctrlreq+0x3>
     e78:	8c 93       	st	X, r24
				return true;
     e7a:	81 e0       	ldi	r24, 0x01	; 1
     e7c:	19 c0       	rjmp	.+50     	; 0xeb0 <udi_hid_setup+0x13a>

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
     e7e:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
     e82:	90 91 ab 22 	lds	r25, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
     e86:	89 2b       	or	r24, r25
     e88:	91 f4       	brne	.+36     	; 0xeae <udi_hid_setup+0x138>
					return false;
				*protocol = udd_g_ctrlreq.req.wValue;
     e8a:	80 91 a6 22 	lds	r24, 0x22A6	; 0x8022a6 <udd_g_ctrlreq+0x2>
     e8e:	db 01       	movw	r26, r22
     e90:	8c 93       	st	X, r24
				return true;
     e92:	81 e0       	ldi	r24, 0x01	; 1
     e94:	0d c0       	rjmp	.+26     	; 0xeb0 <udi_hid_setup+0x13a>
	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
		return false;
     e96:	80 e0       	ldi	r24, 0x00	; 0
     e98:	0b c0       	rjmp	.+22     	; 0xeb0 <udi_hid_setup+0x13a>
		udd_g_ctrlreq.payload_size =
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
	}
	return false;
     e9a:	80 e0       	ldi	r24, 0x00	; 0
     e9c:	09 c0       	rjmp	.+18     	; 0xeb0 <udi_hid_setup+0x13a>
				*protocol = udd_g_ctrlreq.req.wValue;
				return true;
			}
		}
	}
	return false;	// Request not supported
     e9e:	80 e0       	ldi	r24, 0x00	; 0
     ea0:	07 c0       	rjmp	.+14     	; 0xeb0 <udi_hid_setup+0x13a>
     ea2:	80 e0       	ldi	r24, 0x00	; 0
     ea4:	05 c0       	rjmp	.+10     	; 0xeb0 <udi_hid_setup+0x13a>
     ea6:	80 e0       	ldi	r24, 0x00	; 0
     ea8:	03 c0       	rjmp	.+6      	; 0xeb0 <udi_hid_setup+0x13a>
     eaa:	80 e0       	ldi	r24, 0x00	; 0
     eac:	01 c0       	rjmp	.+2      	; 0xeb0 <udi_hid_setup+0x13a>
				*rate = udd_g_ctrlreq.req.wValue >> 8;
				return true;

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
					return false;
     eae:	80 e0       	ldi	r24, 0x00	; 0
				return true;
			}
		}
	}
	return false;	// Request not supported
}
     eb0:	df 91       	pop	r29
     eb2:	cf 91       	pop	r28
     eb4:	08 95       	ret

00000eb6 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
     eb6:	e0 91 9e 21 	lds	r30, 0x219E	; 0x80219e <udc_ptr_conf>
     eba:	f0 91 9f 21 	lds	r31, 0x219F	; 0x80219f <udc_ptr_conf+0x1>
     ebe:	01 90       	ld	r0, Z+
     ec0:	f0 81       	ld	r31, Z
     ec2:	e0 2d       	mov	r30, r0
     ec4:	22 81       	ldd	r18, Z+2	; 0x02
     ec6:	33 81       	ldd	r19, Z+3	; 0x03
     ec8:	2e 0f       	add	r18, r30
     eca:	3f 1f       	adc	r19, r31
     ecc:	fc 01       	movw	r30, r24
     ece:	40 81       	ld	r20, Z
     ed0:	e4 0f       	add	r30, r20
     ed2:	f1 1d       	adc	r31, r1
     ed4:	e2 17       	cp	r30, r18
     ed6:	f3 07       	cpc	r31, r19
     ed8:	a0 f4       	brcc	.+40     	; 0xf02 <udc_next_desc_in_iface+0x4c>
     eda:	81 81       	ldd	r24, Z+1	; 0x01
     edc:	84 30       	cpi	r24, 0x04	; 4
     ede:	a1 f0       	breq	.+40     	; 0xf08 <udc_next_desc_in_iface+0x52>
     ee0:	86 13       	cpse	r24, r22
     ee2:	06 c0       	rjmp	.+12     	; 0xef0 <udc_next_desc_in_iface+0x3a>
     ee4:	14 c0       	rjmp	.+40     	; 0xf0e <udc_next_desc_in_iface+0x58>
     ee6:	81 81       	ldd	r24, Z+1	; 0x01
     ee8:	84 30       	cpi	r24, 0x04	; 4
     eea:	a1 f0       	breq	.+40     	; 0xf14 <udc_next_desc_in_iface+0x5e>
     eec:	86 17       	cp	r24, r22
     eee:	a9 f0       	breq	.+42     	; 0xf1a <udc_next_desc_in_iface+0x64>
     ef0:	80 81       	ld	r24, Z
     ef2:	e8 0f       	add	r30, r24
     ef4:	f1 1d       	adc	r31, r1
     ef6:	e2 17       	cp	r30, r18
     ef8:	f3 07       	cpc	r31, r19
     efa:	a8 f3       	brcs	.-22     	; 0xee6 <udc_next_desc_in_iface+0x30>
     efc:	80 e0       	ldi	r24, 0x00	; 0
     efe:	90 e0       	ldi	r25, 0x00	; 0
     f00:	08 95       	ret
     f02:	80 e0       	ldi	r24, 0x00	; 0
     f04:	90 e0       	ldi	r25, 0x00	; 0
     f06:	08 95       	ret
     f08:	80 e0       	ldi	r24, 0x00	; 0
     f0a:	90 e0       	ldi	r25, 0x00	; 0
     f0c:	08 95       	ret
     f0e:	8e 2f       	mov	r24, r30
     f10:	9f 2f       	mov	r25, r31
     f12:	08 95       	ret
     f14:	80 e0       	ldi	r24, 0x00	; 0
     f16:	90 e0       	ldi	r25, 0x00	; 0
     f18:	08 95       	ret
     f1a:	8e 2f       	mov	r24, r30
     f1c:	9f 2f       	mov	r25, r31
     f1e:	08 95       	ret

00000f20 <udc_valid_address>:
     f20:	80 91 a6 22 	lds	r24, 0x22A6	; 0x8022a6 <udd_g_ctrlreq+0x2>
     f24:	8f 77       	andi	r24, 0x7F	; 127
     f26:	8d c7       	rjmp	.+3866   	; 0x1e42 <udd_set_address>
     f28:	08 95       	ret

00000f2a <udc_update_iface_desc>:
     f2a:	90 91 a0 21 	lds	r25, 0x21A0	; 0x8021a0 <udc_num_configuration>
     f2e:	99 23       	and	r25, r25
     f30:	81 f1       	breq	.+96     	; 0xf92 <udc_update_iface_desc+0x68>
     f32:	e0 91 9e 21 	lds	r30, 0x219E	; 0x80219e <udc_ptr_conf>
     f36:	f0 91 9f 21 	lds	r31, 0x219F	; 0x80219f <udc_ptr_conf+0x1>
     f3a:	01 90       	ld	r0, Z+
     f3c:	f0 81       	ld	r31, Z
     f3e:	e0 2d       	mov	r30, r0
     f40:	94 81       	ldd	r25, Z+4	; 0x04
     f42:	89 17       	cp	r24, r25
     f44:	40 f5       	brcc	.+80     	; 0xf96 <udc_update_iface_desc+0x6c>
     f46:	e0 93 9c 21 	sts	0x219C, r30	; 0x80219c <udc_ptr_iface>
     f4a:	f0 93 9d 21 	sts	0x219D, r31	; 0x80219d <udc_ptr_iface+0x1>
     f4e:	22 81       	ldd	r18, Z+2	; 0x02
     f50:	33 81       	ldd	r19, Z+3	; 0x03
     f52:	2e 0f       	add	r18, r30
     f54:	3f 1f       	adc	r19, r31
     f56:	e2 17       	cp	r30, r18
     f58:	f3 07       	cpc	r31, r19
     f5a:	f8 f4       	brcc	.+62     	; 0xf9a <udc_update_iface_desc+0x70>
     f5c:	91 81       	ldd	r25, Z+1	; 0x01
     f5e:	94 30       	cpi	r25, 0x04	; 4
     f60:	61 f4       	brne	.+24     	; 0xf7a <udc_update_iface_desc+0x50>
     f62:	92 81       	ldd	r25, Z+2	; 0x02
     f64:	89 13       	cpse	r24, r25
     f66:	09 c0       	rjmp	.+18     	; 0xf7a <udc_update_iface_desc+0x50>
     f68:	93 81       	ldd	r25, Z+3	; 0x03
     f6a:	96 13       	cpse	r25, r22
     f6c:	06 c0       	rjmp	.+12     	; 0xf7a <udc_update_iface_desc+0x50>
     f6e:	e0 93 9c 21 	sts	0x219C, r30	; 0x80219c <udc_ptr_iface>
     f72:	f0 93 9d 21 	sts	0x219D, r31	; 0x80219d <udc_ptr_iface+0x1>
     f76:	81 e0       	ldi	r24, 0x01	; 1
     f78:	08 95       	ret
     f7a:	90 81       	ld	r25, Z
     f7c:	e9 0f       	add	r30, r25
     f7e:	f1 1d       	adc	r31, r1
     f80:	e2 17       	cp	r30, r18
     f82:	f3 07       	cpc	r31, r19
     f84:	58 f3       	brcs	.-42     	; 0xf5c <udc_update_iface_desc+0x32>
     f86:	e0 93 9c 21 	sts	0x219C, r30	; 0x80219c <udc_ptr_iface>
     f8a:	f0 93 9d 21 	sts	0x219D, r31	; 0x80219d <udc_ptr_iface+0x1>
     f8e:	80 e0       	ldi	r24, 0x00	; 0
     f90:	08 95       	ret
     f92:	80 e0       	ldi	r24, 0x00	; 0
     f94:	08 95       	ret
     f96:	80 e0       	ldi	r24, 0x00	; 0
     f98:	08 95       	ret
     f9a:	80 e0       	ldi	r24, 0x00	; 0
     f9c:	08 95       	ret

00000f9e <udc_iface_disable>:
     f9e:	ef 92       	push	r14
     fa0:	ff 92       	push	r15
     fa2:	1f 93       	push	r17
     fa4:	cf 93       	push	r28
     fa6:	df 93       	push	r29
     fa8:	c8 2f       	mov	r28, r24
     faa:	60 e0       	ldi	r22, 0x00	; 0
     fac:	be df       	rcall	.-132    	; 0xf2a <udc_update_iface_desc>
     fae:	18 2f       	mov	r17, r24
     fb0:	88 23       	and	r24, r24
     fb2:	81 f1       	breq	.+96     	; 0x1014 <__EEPROM_REGION_LENGTH__+0x14>
     fb4:	a0 91 9e 21 	lds	r26, 0x219E	; 0x80219e <udc_ptr_conf>
     fb8:	b0 91 9f 21 	lds	r27, 0x219F	; 0x80219f <udc_ptr_conf+0x1>
     fbc:	ec 2f       	mov	r30, r28
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	ee 0f       	add	r30, r30
     fc2:	ff 1f       	adc	r31, r31
     fc4:	12 96       	adiw	r26, 0x02	; 2
     fc6:	8d 91       	ld	r24, X+
     fc8:	9c 91       	ld	r25, X
     fca:	13 97       	sbiw	r26, 0x03	; 3
     fcc:	e8 0f       	add	r30, r24
     fce:	f9 1f       	adc	r31, r25
     fd0:	e0 80       	ld	r14, Z
     fd2:	f1 80       	ldd	r15, Z+1	; 0x01
     fd4:	d7 01       	movw	r26, r14
     fd6:	16 96       	adiw	r26, 0x06	; 6
     fd8:	ed 91       	ld	r30, X+
     fda:	fc 91       	ld	r31, X
     fdc:	17 97       	sbiw	r26, 0x07	; 7
     fde:	19 95       	eicall
     fe0:	68 2f       	mov	r22, r24
     fe2:	8c 2f       	mov	r24, r28
     fe4:	a2 df       	rcall	.-188    	; 0xf2a <udc_update_iface_desc>
     fe6:	18 2f       	mov	r17, r24
     fe8:	88 23       	and	r24, r24
     fea:	a1 f0       	breq	.+40     	; 0x1014 <__EEPROM_REGION_LENGTH__+0x14>
     fec:	c0 91 9c 21 	lds	r28, 0x219C	; 0x80219c <udc_ptr_iface>
     ff0:	d0 91 9d 21 	lds	r29, 0x219D	; 0x80219d <udc_ptr_iface+0x1>
     ff4:	65 e0       	ldi	r22, 0x05	; 5
     ff6:	ce 01       	movw	r24, r28
     ff8:	5e df       	rcall	.-324    	; 0xeb6 <udc_next_desc_in_iface>
     ffa:	ec 01       	movw	r28, r24
     ffc:	89 2b       	or	r24, r25
     ffe:	21 f0       	breq	.+8      	; 0x1008 <__EEPROM_REGION_LENGTH__+0x8>
    1000:	8a 81       	ldd	r24, Y+2	; 0x02
    1002:	0e 94 26 11 	call	0x224c	; 0x224c <udd_ep_free>
    1006:	f6 cf       	rjmp	.-20     	; 0xff4 <udc_iface_disable+0x56>
    1008:	d7 01       	movw	r26, r14
    100a:	12 96       	adiw	r26, 0x02	; 2
    100c:	ed 91       	ld	r30, X+
    100e:	fc 91       	ld	r31, X
    1010:	13 97       	sbiw	r26, 0x03	; 3
    1012:	19 95       	eicall
    1014:	81 2f       	mov	r24, r17
    1016:	df 91       	pop	r29
    1018:	cf 91       	pop	r28
    101a:	1f 91       	pop	r17
    101c:	ff 90       	pop	r15
    101e:	ef 90       	pop	r14
    1020:	08 95       	ret

00001022 <udc_iface_enable>:
    1022:	1f 93       	push	r17
    1024:	cf 93       	push	r28
    1026:	df 93       	push	r29
    1028:	18 2f       	mov	r17, r24
    102a:	7f df       	rcall	.-258    	; 0xf2a <udc_update_iface_desc>
    102c:	88 23       	and	r24, r24
    102e:	39 f1       	breq	.+78     	; 0x107e <udc_iface_enable+0x5c>
    1030:	c0 91 9c 21 	lds	r28, 0x219C	; 0x80219c <udc_ptr_iface>
    1034:	d0 91 9d 21 	lds	r29, 0x219D	; 0x80219d <udc_ptr_iface+0x1>
    1038:	65 e0       	ldi	r22, 0x05	; 5
    103a:	ce 01       	movw	r24, r28
    103c:	3c df       	rcall	.-392    	; 0xeb6 <udc_next_desc_in_iface>
    103e:	ec 01       	movw	r28, r24
    1040:	89 2b       	or	r24, r25
    1042:	41 f0       	breq	.+16     	; 0x1054 <udc_iface_enable+0x32>
    1044:	4c 81       	ldd	r20, Y+4	; 0x04
    1046:	5d 81       	ldd	r21, Y+5	; 0x05
    1048:	6b 81       	ldd	r22, Y+3	; 0x03
    104a:	8a 81       	ldd	r24, Y+2	; 0x02
    104c:	0c d7       	rcall	.+3608   	; 0x1e66 <udd_ep_alloc>
    104e:	81 11       	cpse	r24, r1
    1050:	f3 cf       	rjmp	.-26     	; 0x1038 <udc_iface_enable+0x16>
    1052:	15 c0       	rjmp	.+42     	; 0x107e <udc_iface_enable+0x5c>
    1054:	a0 91 9e 21 	lds	r26, 0x219E	; 0x80219e <udc_ptr_conf>
    1058:	b0 91 9f 21 	lds	r27, 0x219F	; 0x80219f <udc_ptr_conf+0x1>
    105c:	e1 2f       	mov	r30, r17
    105e:	f0 e0       	ldi	r31, 0x00	; 0
    1060:	ee 0f       	add	r30, r30
    1062:	ff 1f       	adc	r31, r31
    1064:	12 96       	adiw	r26, 0x02	; 2
    1066:	8d 91       	ld	r24, X+
    1068:	9c 91       	ld	r25, X
    106a:	13 97       	sbiw	r26, 0x03	; 3
    106c:	e8 0f       	add	r30, r24
    106e:	f9 1f       	adc	r31, r25
    1070:	01 90       	ld	r0, Z+
    1072:	f0 81       	ld	r31, Z
    1074:	e0 2d       	mov	r30, r0
    1076:	01 90       	ld	r0, Z+
    1078:	f0 81       	ld	r31, Z
    107a:	e0 2d       	mov	r30, r0
    107c:	19 95       	eicall
    107e:	df 91       	pop	r29
    1080:	cf 91       	pop	r28
    1082:	1f 91       	pop	r17
    1084:	08 95       	ret

00001086 <udc_get_interface_desc>:
    1086:	80 91 9c 21 	lds	r24, 0x219C	; 0x80219c <udc_ptr_iface>
    108a:	90 91 9d 21 	lds	r25, 0x219D	; 0x80219d <udc_ptr_iface+0x1>
    108e:	08 95       	ret

00001090 <udc_start>:
    1090:	55 c6       	rjmp	.+3242   	; 0x1d3c <udd_enable>
    1092:	08 95       	ret

00001094 <udc_reset>:
    1094:	cf 93       	push	r28
    1096:	80 91 a0 21 	lds	r24, 0x21A0	; 0x8021a0 <udc_num_configuration>
    109a:	88 23       	and	r24, r24
    109c:	c1 f0       	breq	.+48     	; 0x10ce <udc_reset+0x3a>
    109e:	e0 91 9e 21 	lds	r30, 0x219E	; 0x80219e <udc_ptr_conf>
    10a2:	f0 91 9f 21 	lds	r31, 0x219F	; 0x80219f <udc_ptr_conf+0x1>
    10a6:	01 90       	ld	r0, Z+
    10a8:	f0 81       	ld	r31, Z
    10aa:	e0 2d       	mov	r30, r0
    10ac:	84 81       	ldd	r24, Z+4	; 0x04
    10ae:	88 23       	and	r24, r24
    10b0:	71 f0       	breq	.+28     	; 0x10ce <udc_reset+0x3a>
    10b2:	c0 e0       	ldi	r28, 0x00	; 0
    10b4:	8c 2f       	mov	r24, r28
    10b6:	73 df       	rcall	.-282    	; 0xf9e <udc_iface_disable>
    10b8:	cf 5f       	subi	r28, 0xFF	; 255
    10ba:	e0 91 9e 21 	lds	r30, 0x219E	; 0x80219e <udc_ptr_conf>
    10be:	f0 91 9f 21 	lds	r31, 0x219F	; 0x80219f <udc_ptr_conf+0x1>
    10c2:	01 90       	ld	r0, Z+
    10c4:	f0 81       	ld	r31, Z
    10c6:	e0 2d       	mov	r30, r0
    10c8:	84 81       	ldd	r24, Z+4	; 0x04
    10ca:	c8 17       	cp	r28, r24
    10cc:	98 f3       	brcs	.-26     	; 0x10b4 <udc_reset+0x20>
    10ce:	10 92 a0 21 	sts	0x21A0, r1	; 0x8021a0 <udc_num_configuration>
    10d2:	80 91 a4 21 	lds	r24, 0x21A4	; 0x8021a4 <udc_device_status>
    10d6:	81 fd       	sbrc	r24, 1
    10d8:	0e 94 40 13 	call	0x2680	; 0x2680 <main_remotewakeup_disable>
    10dc:	10 92 a4 21 	sts	0x21A4, r1	; 0x8021a4 <udc_device_status>
    10e0:	10 92 a5 21 	sts	0x21A5, r1	; 0x8021a5 <udc_device_status+0x1>
    10e4:	cf 91       	pop	r28
    10e6:	08 95       	ret

000010e8 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    10e8:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    10ea:	80 91 a0 21 	lds	r24, 0x21A0	; 0x8021a0 <udc_num_configuration>
    10ee:	88 23       	and	r24, r24
    10f0:	49 f1       	breq	.+82     	; 0x1144 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    10f2:	a0 91 9e 21 	lds	r26, 0x219E	; 0x80219e <udc_ptr_conf>
    10f6:	b0 91 9f 21 	lds	r27, 0x219F	; 0x80219f <udc_ptr_conf+0x1>
    10fa:	ed 91       	ld	r30, X+
    10fc:	fc 91       	ld	r31, X
    10fe:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1100:	84 81       	ldd	r24, Z+4	; 0x04
    1102:	88 23       	and	r24, r24
    1104:	f9 f0       	breq	.+62     	; 0x1144 <udc_sof_notify+0x5c>
    1106:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    1108:	ec 2f       	mov	r30, r28
    110a:	f0 e0       	ldi	r31, 0x00	; 0
    110c:	ee 0f       	add	r30, r30
    110e:	ff 1f       	adc	r31, r31
    1110:	12 96       	adiw	r26, 0x02	; 2
    1112:	8d 91       	ld	r24, X+
    1114:	9c 91       	ld	r25, X
    1116:	13 97       	sbiw	r26, 0x03	; 3
    1118:	e8 0f       	add	r30, r24
    111a:	f9 1f       	adc	r31, r25
    111c:	01 90       	ld	r0, Z+
    111e:	f0 81       	ld	r31, Z
    1120:	e0 2d       	mov	r30, r0
    1122:	00 84       	ldd	r0, Z+8	; 0x08
    1124:	f1 85       	ldd	r31, Z+9	; 0x09
    1126:	e0 2d       	mov	r30, r0
    1128:	30 97       	sbiw	r30, 0x00	; 0
    112a:	09 f0       	breq	.+2      	; 0x112e <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    112c:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    112e:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1130:	a0 91 9e 21 	lds	r26, 0x219E	; 0x80219e <udc_ptr_conf>
    1134:	b0 91 9f 21 	lds	r27, 0x219F	; 0x80219f <udc_ptr_conf+0x1>
    1138:	ed 91       	ld	r30, X+
    113a:	fc 91       	ld	r31, X
    113c:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    113e:	84 81       	ldd	r24, Z+4	; 0x04
    1140:	c8 17       	cp	r28, r24
    1142:	10 f3       	brcs	.-60     	; 0x1108 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    1144:	cf 91       	pop	r28
    1146:	08 95       	ret

00001148 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    1148:	0f 93       	push	r16
    114a:	1f 93       	push	r17
    114c:	cf 93       	push	r28
    114e:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    1150:	e4 ea       	ldi	r30, 0xA4	; 164
    1152:	f2 e2       	ldi	r31, 0x22	; 34
    1154:	12 86       	std	Z+10, r1	; 0x0a
    1156:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    1158:	14 86       	std	Z+12, r1	; 0x0c
    115a:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    115c:	16 86       	std	Z+14, r1	; 0x0e
    115e:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    1160:	80 81       	ld	r24, Z
    1162:	88 23       	and	r24, r24
    1164:	0c f0       	brlt	.+2      	; 0x1168 <udc_process_setup+0x20>
    1166:	7e c2       	rjmp	.+1276   	; 0x1664 <udc_process_setup+0x51c>
		if (udd_g_ctrlreq.req.wLength == 0) {
    1168:	20 91 aa 22 	lds	r18, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
    116c:	30 91 ab 22 	lds	r19, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
    1170:	21 15       	cp	r18, r1
    1172:	31 05       	cpc	r19, r1
    1174:	09 f0       	breq	.+2      	; 0x1178 <udc_process_setup+0x30>
    1176:	7b c2       	rjmp	.+1270   	; 0x166e <udc_process_setup+0x526>
    1178:	6d c2       	rjmp	.+1242   	; 0x1654 <udc_process_setup+0x50c>
    117a:	8f 71       	andi	r24, 0x1F	; 31
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    117c:	09 f0       	breq	.+2      	; 0x1180 <udc_process_setup+0x38>
    117e:	a0 c0       	rjmp	.+320    	; 0x12c0 <udc_process_setup+0x178>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1180:	90 91 a5 22 	lds	r25, 0x22A5	; 0x8022a5 <udd_g_ctrlreq+0x1>
    1184:	96 30       	cpi	r25, 0x06	; 6
    1186:	79 f0       	breq	.+30     	; 0x11a6 <udc_process_setup+0x5e>
    1188:	98 30       	cpi	r25, 0x08	; 8
    118a:	09 f4       	brne	.+2      	; 0x118e <udc_process_setup+0x46>
    118c:	8f c0       	rjmp	.+286    	; 0x12ac <udc_process_setup+0x164>
    118e:	91 11       	cpse	r25, r1
    1190:	97 c0       	rjmp	.+302    	; 0x12c0 <udc_process_setup+0x178>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    1192:	22 30       	cpi	r18, 0x02	; 2
    1194:	31 05       	cpc	r19, r1
    1196:	09 f0       	breq	.+2      	; 0x119a <udc_process_setup+0x52>
    1198:	19 c2       	rjmp	.+1074   	; 0x15cc <udc_process_setup+0x484>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    119a:	62 e0       	ldi	r22, 0x02	; 2
    119c:	70 e0       	ldi	r23, 0x00	; 0
    119e:	84 ea       	ldi	r24, 0xA4	; 164
    11a0:	91 e2       	ldi	r25, 0x21	; 33
    11a2:	5a d6       	rcall	.+3252   	; 0x1e58 <udd_set_setup_payload>
    11a4:	69 c2       	rjmp	.+1234   	; 0x1678 <udc_process_setup+0x530>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    11a6:	80 91 a6 22 	lds	r24, 0x22A6	; 0x8022a6 <udd_g_ctrlreq+0x2>
    11aa:	90 91 a7 22 	lds	r25, 0x22A7	; 0x8022a7 <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    11ae:	29 2f       	mov	r18, r25
    11b0:	33 27       	eor	r19, r19
    11b2:	22 30       	cpi	r18, 0x02	; 2
    11b4:	31 05       	cpc	r19, r1
    11b6:	a9 f0       	breq	.+42     	; 0x11e2 <udc_process_setup+0x9a>
    11b8:	20 f4       	brcc	.+8      	; 0x11c2 <udc_process_setup+0x7a>
    11ba:	21 30       	cpi	r18, 0x01	; 1
    11bc:	31 05       	cpc	r19, r1
    11be:	41 f0       	breq	.+16     	; 0x11d0 <udc_process_setup+0x88>
    11c0:	c7 c1       	rjmp	.+910    	; 0x1550 <udc_process_setup+0x408>
    11c2:	23 30       	cpi	r18, 0x03	; 3
    11c4:	31 05       	cpc	r19, r1
    11c6:	d9 f1       	breq	.+118    	; 0x123e <udc_process_setup+0xf6>
    11c8:	2f 30       	cpi	r18, 0x0F	; 15
    11ca:	31 05       	cpc	r19, r1
    11cc:	51 f1       	breq	.+84     	; 0x1222 <udc_process_setup+0xda>
    11ce:	c0 c1       	rjmp	.+896    	; 0x1550 <udc_process_setup+0x408>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    11d0:	80 91 08 20 	lds	r24, 0x2008	; 0x802008 <udc_config>
    11d4:	90 91 09 20 	lds	r25, 0x2009	; 0x802009 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    11d8:	dc 01       	movw	r26, r24
    11da:	6c 91       	ld	r22, X
    11dc:	70 e0       	ldi	r23, 0x00	; 0
    11de:	3c d6       	rcall	.+3192   	; 0x1e58 <udd_set_setup_payload>
    11e0:	56 c0       	rjmp	.+172    	; 0x128e <udc_process_setup+0x146>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    11e2:	e0 91 08 20 	lds	r30, 0x2008	; 0x802008 <udc_config>
    11e6:	f0 91 09 20 	lds	r31, 0x2009	; 0x802009 <udc_config+0x1>
    11ea:	21 89       	ldd	r18, Z+17	; 0x11
    11ec:	82 17       	cp	r24, r18
    11ee:	08 f0       	brcs	.+2      	; 0x11f2 <udc_process_setup+0xaa>
    11f0:	ed c1       	rjmp	.+986    	; 0x15cc <udc_process_setup+0x484>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    11f2:	99 27       	eor	r25, r25
    11f4:	88 0f       	add	r24, r24
    11f6:	99 1f       	adc	r25, r25
    11f8:	88 0f       	add	r24, r24
    11fa:	99 1f       	adc	r25, r25
    11fc:	e0 91 0a 20 	lds	r30, 0x200A	; 0x80200a <udc_config+0x2>
    1200:	f0 91 0b 20 	lds	r31, 0x200B	; 0x80200b <udc_config+0x3>
    1204:	e8 0f       	add	r30, r24
    1206:	f9 1f       	adc	r31, r25
    1208:	80 81       	ld	r24, Z
    120a:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    120c:	fc 01       	movw	r30, r24
    120e:	62 81       	ldd	r22, Z+2	; 0x02
    1210:	73 81       	ldd	r23, Z+3	; 0x03
    1212:	22 d6       	rcall	.+3140   	; 0x1e58 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    1214:	e0 91 ac 22 	lds	r30, 0x22AC	; 0x8022ac <udd_g_ctrlreq+0x8>
    1218:	f0 91 ad 22 	lds	r31, 0x22AD	; 0x8022ad <udd_g_ctrlreq+0x9>
    121c:	82 e0       	ldi	r24, 0x02	; 2
    121e:	81 83       	std	Z+1, r24	; 0x01
    1220:	36 c0       	rjmp	.+108    	; 0x128e <udc_process_setup+0x146>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    1222:	80 91 0c 20 	lds	r24, 0x200C	; 0x80200c <udc_config+0x4>
    1226:	90 91 0d 20 	lds	r25, 0x200D	; 0x80200d <udc_config+0x5>
    122a:	00 97       	sbiw	r24, 0x00	; 0
    122c:	09 f4       	brne	.+2      	; 0x1230 <udc_process_setup+0xe8>
    122e:	ce c1       	rjmp	.+924    	; 0x15cc <udc_process_setup+0x484>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    1230:	dc 01       	movw	r26, r24
    1232:	12 96       	adiw	r26, 0x02	; 2
    1234:	6d 91       	ld	r22, X+
    1236:	7c 91       	ld	r23, X
    1238:	13 97       	sbiw	r26, 0x03	; 3
    123a:	0e d6       	rcall	.+3100   	; 0x1e58 <udd_set_setup_payload>
    123c:	28 c0       	rjmp	.+80     	; 0x128e <udc_process_setup+0x146>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    123e:	99 27       	eor	r25, r25
    1240:	81 30       	cpi	r24, 0x01	; 1
    1242:	91 05       	cpc	r25, r1
    1244:	71 f0       	breq	.+28     	; 0x1262 <udc_process_setup+0x11a>
    1246:	38 f0       	brcs	.+14     	; 0x1256 <udc_process_setup+0x10e>
    1248:	02 97       	sbiw	r24, 0x02	; 2
    124a:	09 f0       	breq	.+2      	; 0x124e <udc_process_setup+0x106>
    124c:	8a c1       	rjmp	.+788    	; 0x1562 <udc_process_setup+0x41a>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    124e:	e2 e1       	ldi	r30, 0x12	; 18
    1250:	f1 e2       	ldi	r31, 0x21	; 33
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1252:	31 e2       	ldi	r19, 0x21	; 33
    1254:	09 c0       	rjmp	.+18     	; 0x1268 <udc_process_setup+0x120>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    1256:	64 e0       	ldi	r22, 0x04	; 4
    1258:	70 e0       	ldi	r23, 0x00	; 0
    125a:	8e e3       	ldi	r24, 0x3E	; 62
    125c:	91 e2       	ldi	r25, 0x21	; 33
    125e:	fc d5       	rcall	.+3064   	; 0x1e58 <udd_set_setup_payload>
    1260:	16 c0       	rjmp	.+44     	; 0x128e <udc_process_setup+0x146>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    1262:	e4 e3       	ldi	r30, 0x34	; 52
    1264:	f1 e2       	ldi	r31, 0x21	; 33
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    1266:	39 e0       	ldi	r19, 0x09	; 9
    1268:	a0 ed       	ldi	r26, 0xD0	; 208
    126a:	b0 e2       	ldi	r27, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    126c:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    126e:	81 91       	ld	r24, Z+
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	8d 93       	st	X+, r24
    1274:	9d 93       	st	X+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1276:	2f 5f       	subi	r18, 0xFF	; 255
    1278:	23 17       	cp	r18, r19
    127a:	c8 f3       	brcs	.-14     	; 0x126e <udc_process_setup+0x126>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    127c:	63 2f       	mov	r22, r19
    127e:	66 0f       	add	r22, r22
    1280:	6e 5f       	subi	r22, 0xFE	; 254
    1282:	60 93 ce 20 	sts	0x20CE, r22	; 0x8020ce <udc_string_desc>
		udd_set_setup_payload(
    1286:	70 e0       	ldi	r23, 0x00	; 0
    1288:	8e ec       	ldi	r24, 0xCE	; 206
    128a:	90 e2       	ldi	r25, 0x20	; 32
    128c:	e5 d5       	rcall	.+3018   	; 0x1e58 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    128e:	e4 ea       	ldi	r30, 0xA4	; 164
    1290:	f2 e2       	ldi	r31, 0x22	; 34
    1292:	86 81       	ldd	r24, Z+6	; 0x06
    1294:	97 81       	ldd	r25, Z+7	; 0x07
    1296:	22 85       	ldd	r18, Z+10	; 0x0a
    1298:	33 85       	ldd	r19, Z+11	; 0x0b
    129a:	82 17       	cp	r24, r18
    129c:	93 07       	cpc	r25, r19
    129e:	08 f0       	brcs	.+2      	; 0x12a2 <udc_process_setup+0x15a>
    12a0:	eb c1       	rjmp	.+982    	; 0x1678 <udc_process_setup+0x530>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    12a2:	80 93 ae 22 	sts	0x22AE, r24	; 0x8022ae <udd_g_ctrlreq+0xa>
    12a6:	90 93 af 22 	sts	0x22AF, r25	; 0x8022af <udd_g_ctrlreq+0xb>
    12aa:	e6 c1       	rjmp	.+972    	; 0x1678 <udc_process_setup+0x530>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    12ac:	21 30       	cpi	r18, 0x01	; 1
    12ae:	31 05       	cpc	r19, r1
    12b0:	09 f0       	breq	.+2      	; 0x12b4 <udc_process_setup+0x16c>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    12b2:	8c c1       	rjmp	.+792    	; 0x15cc <udc_process_setup+0x484>
    12b4:	61 e0       	ldi	r22, 0x01	; 1
    12b6:	70 e0       	ldi	r23, 0x00	; 0
    12b8:	80 ea       	ldi	r24, 0xA0	; 160
    12ba:	91 e2       	ldi	r25, 0x21	; 33
    12bc:	cd d5       	rcall	.+2970   	; 0x1e58 <udd_set_setup_payload>
    12be:	dc c1       	rjmp	.+952    	; 0x1678 <udc_process_setup+0x530>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    12c0:	81 30       	cpi	r24, 0x01	; 1
    12c2:	e1 f5       	brne	.+120    	; 0x133c <udc_process_setup+0x1f4>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    12c4:	90 91 a5 22 	lds	r25, 0x22A5	; 0x8022a5 <udd_g_ctrlreq+0x1>
    12c8:	9a 30       	cpi	r25, 0x0A	; 10
    12ca:	c1 f5       	brne	.+112    	; 0x133c <udc_process_setup+0x1f4>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    12cc:	21 30       	cpi	r18, 0x01	; 1
    12ce:	31 05       	cpc	r19, r1
    12d0:	09 f0       	breq	.+2      	; 0x12d4 <udc_process_setup+0x18c>
    12d2:	4c c1       	rjmp	.+664    	; 0x156c <udc_process_setup+0x424>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    12d4:	80 91 a0 21 	lds	r24, 0x21A0	; 0x8021a0 <udc_num_configuration>
    12d8:	88 23       	and	r24, r24
    12da:	09 f4       	brne	.+2      	; 0x12de <udc_process_setup+0x196>
    12dc:	47 c1       	rjmp	.+654    	; 0x156c <udc_process_setup+0x424>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    12de:	c0 91 a8 22 	lds	r28, 0x22A8	; 0x8022a8 <udd_g_ctrlreq+0x4>
    12e2:	d0 91 a9 22 	lds	r29, 0x22A9	; 0x8022a9 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    12e6:	00 91 9e 21 	lds	r16, 0x219E	; 0x80219e <udc_ptr_conf>
    12ea:	10 91 9f 21 	lds	r17, 0x219F	; 0x80219f <udc_ptr_conf+0x1>
    12ee:	d8 01       	movw	r26, r16
    12f0:	ed 91       	ld	r30, X+
    12f2:	fc 91       	ld	r31, X
    12f4:	84 81       	ldd	r24, Z+4	; 0x04
    12f6:	c8 17       	cp	r28, r24
    12f8:	08 f0       	brcs	.+2      	; 0x12fc <udc_process_setup+0x1b4>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    12fa:	38 c1       	rjmp	.+624    	; 0x156c <udc_process_setup+0x424>
    12fc:	60 e0       	ldi	r22, 0x00	; 0
    12fe:	8c 2f       	mov	r24, r28
    1300:	14 de       	rcall	.-984    	; 0xf2a <udc_update_iface_desc>
    1302:	88 23       	and	r24, r24
    1304:	09 f4       	brne	.+2      	; 0x1308 <udc_process_setup+0x1c0>
    1306:	2d c1       	rjmp	.+602    	; 0x1562 <udc_process_setup+0x41a>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1308:	ce 01       	movw	r24, r28
    130a:	99 27       	eor	r25, r25
    130c:	88 0f       	add	r24, r24
    130e:	99 1f       	adc	r25, r25
    1310:	d8 01       	movw	r26, r16
    1312:	12 96       	adiw	r26, 0x02	; 2
    1314:	ed 91       	ld	r30, X+
    1316:	fc 91       	ld	r31, X
    1318:	13 97       	sbiw	r26, 0x03	; 3
    131a:	e8 0f       	add	r30, r24
    131c:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    131e:	01 90       	ld	r0, Z+
    1320:	f0 81       	ld	r31, Z
    1322:	e0 2d       	mov	r30, r0
    1324:	86 81       	ldd	r24, Z+6	; 0x06
    1326:	97 81       	ldd	r25, Z+7	; 0x07
    1328:	fc 01       	movw	r30, r24
    132a:	19 95       	eicall
    132c:	80 93 a2 21 	sts	0x21A2, r24	; 0x8021a2 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1330:	61 e0       	ldi	r22, 0x01	; 1
    1332:	70 e0       	ldi	r23, 0x00	; 0
    1334:	82 ea       	ldi	r24, 0xA2	; 162
    1336:	91 e2       	ldi	r25, 0x21	; 33
    1338:	8f d5       	rcall	.+2846   	; 0x1e58 <udd_set_setup_payload>
    133a:	9e c1       	rjmp	.+828    	; 0x1678 <udc_process_setup+0x530>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    133c:	82 30       	cpi	r24, 0x02	; 2
    133e:	09 f0       	breq	.+2      	; 0x1342 <udc_process_setup+0x1fa>
    1340:	10 c1       	rjmp	.+544    	; 0x1562 <udc_process_setup+0x41a>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1342:	80 91 a5 22 	lds	r24, 0x22A5	; 0x8022a5 <udd_g_ctrlreq+0x1>
    1346:	81 11       	cpse	r24, r1
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    1348:	05 c1       	rjmp	.+522    	; 0x1554 <udc_process_setup+0x40c>
    134a:	22 30       	cpi	r18, 0x02	; 2
    134c:	31 05       	cpc	r19, r1
    134e:	09 f0       	breq	.+2      	; 0x1352 <udc_process_setup+0x20a>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    1350:	3d c1       	rjmp	.+634    	; 0x15cc <udc_process_setup+0x484>
    1352:	80 91 a8 22 	lds	r24, 0x22A8	; 0x8022a8 <udd_g_ctrlreq+0x4>
    1356:	0f d6       	rcall	.+3102   	; 0x1f76 <udd_ep_is_halted>
    1358:	90 e0       	ldi	r25, 0x00	; 0
    135a:	80 93 9a 21 	sts	0x219A, r24	; 0x80219a <udc_ep_status.4556>
    135e:	90 93 9b 21 	sts	0x219B, r25	; 0x80219b <udc_ep_status.4556+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    1362:	62 e0       	ldi	r22, 0x02	; 2
    1364:	70 e0       	ldi	r23, 0x00	; 0
    1366:	8a e9       	ldi	r24, 0x9A	; 154
    1368:	91 e2       	ldi	r25, 0x21	; 33
    136a:	76 d5       	rcall	.+2796   	; 0x1e58 <udd_set_setup_payload>
    136c:	85 c1       	rjmp	.+778    	; 0x1678 <udc_process_setup+0x530>
    136e:	8f 71       	andi	r24, 0x1F	; 31
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1370:	09 f0       	breq	.+2      	; 0x1374 <udc_process_setup+0x22c>
    1372:	9f c0       	rjmp	.+318    	; 0x14b2 <udc_process_setup+0x36a>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1374:	90 91 a5 22 	lds	r25, 0x22A5	; 0x8022a5 <udd_g_ctrlreq+0x1>
    1378:	93 30       	cpi	r25, 0x03	; 3
    137a:	91 f1       	breq	.+100    	; 0x13e0 <udc_process_setup+0x298>
    137c:	18 f4       	brcc	.+6      	; 0x1384 <udc_process_setup+0x23c>
    137e:	91 30       	cpi	r25, 0x01	; 1
    1380:	a9 f0       	breq	.+42     	; 0x13ac <udc_process_setup+0x264>
    1382:	97 c0       	rjmp	.+302    	; 0x14b2 <udc_process_setup+0x36a>
    1384:	95 30       	cpi	r25, 0x05	; 5
    1386:	21 f0       	breq	.+8      	; 0x1390 <udc_process_setup+0x248>
    1388:	99 30       	cpi	r25, 0x09	; 9
    138a:	09 f4       	brne	.+2      	; 0x138e <udc_process_setup+0x246>
    138c:	43 c0       	rjmp	.+134    	; 0x1414 <udc_process_setup+0x2cc>
    138e:	91 c0       	rjmp	.+290    	; 0x14b2 <udc_process_setup+0x36a>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1390:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
    1394:	90 91 ab 22 	lds	r25, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
    1398:	89 2b       	or	r24, r25
    139a:	09 f0       	breq	.+2      	; 0x139e <udc_process_setup+0x256>
    139c:	17 c1       	rjmp	.+558    	; 0x15cc <udc_process_setup+0x484>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    139e:	80 e9       	ldi	r24, 0x90	; 144
    13a0:	97 e0       	ldi	r25, 0x07	; 7
    13a2:	80 93 b0 22 	sts	0x22B0, r24	; 0x8022b0 <udd_g_ctrlreq+0xc>
    13a6:	90 93 b1 22 	sts	0x22B1, r25	; 0x8022b1 <udd_g_ctrlreq+0xd>
    13aa:	66 c1       	rjmp	.+716    	; 0x1678 <udc_process_setup+0x530>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    13ac:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
    13b0:	90 91 ab 22 	lds	r25, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
    13b4:	89 2b       	or	r24, r25
    13b6:	09 f0       	breq	.+2      	; 0x13ba <udc_process_setup+0x272>
    13b8:	09 c1       	rjmp	.+530    	; 0x15cc <udc_process_setup+0x484>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    13ba:	80 91 a6 22 	lds	r24, 0x22A6	; 0x8022a6 <udd_g_ctrlreq+0x2>
    13be:	90 91 a7 22 	lds	r25, 0x22A7	; 0x8022a7 <udd_g_ctrlreq+0x3>
    13c2:	01 97       	sbiw	r24, 0x01	; 1
    13c4:	09 f0       	breq	.+2      	; 0x13c8 <udc_process_setup+0x280>
    13c6:	02 c1       	rjmp	.+516    	; 0x15cc <udc_process_setup+0x484>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    13c8:	80 91 a4 21 	lds	r24, 0x21A4	; 0x8021a4 <udc_device_status>
    13cc:	90 91 a5 21 	lds	r25, 0x21A5	; 0x8021a5 <udc_device_status+0x1>
    13d0:	8d 7f       	andi	r24, 0xFD	; 253
    13d2:	80 93 a4 21 	sts	0x21A4, r24	; 0x8021a4 <udc_device_status>
    13d6:	90 93 a5 21 	sts	0x21A5, r25	; 0x8021a5 <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
    13da:	0e 94 40 13 	call	0x2680	; 0x2680 <main_remotewakeup_disable>
    13de:	4c c1       	rjmp	.+664    	; 0x1678 <udc_process_setup+0x530>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    13e0:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
    13e4:	90 91 ab 22 	lds	r25, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
    13e8:	89 2b       	or	r24, r25
    13ea:	09 f0       	breq	.+2      	; 0x13ee <udc_process_setup+0x2a6>
    13ec:	ef c0       	rjmp	.+478    	; 0x15cc <udc_process_setup+0x484>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    13ee:	80 91 a6 22 	lds	r24, 0x22A6	; 0x8022a6 <udd_g_ctrlreq+0x2>
    13f2:	90 91 a7 22 	lds	r25, 0x22A7	; 0x8022a7 <udd_g_ctrlreq+0x3>
    13f6:	01 97       	sbiw	r24, 0x01	; 1
    13f8:	09 f0       	breq	.+2      	; 0x13fc <udc_process_setup+0x2b4>
    13fa:	ae c0       	rjmp	.+348    	; 0x1558 <udc_process_setup+0x410>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
    13fc:	80 91 a4 21 	lds	r24, 0x21A4	; 0x8021a4 <udc_device_status>
    1400:	90 91 a5 21 	lds	r25, 0x21A5	; 0x8021a5 <udc_device_status+0x1>
    1404:	82 60       	ori	r24, 0x02	; 2
    1406:	80 93 a4 21 	sts	0x21A4, r24	; 0x8021a4 <udc_device_status>
    140a:	90 93 a5 21 	sts	0x21A5, r25	; 0x8021a5 <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
    140e:	0e 94 3f 13 	call	0x267e	; 0x267e <main_remotewakeup_enable>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    1412:	32 c1       	rjmp	.+612    	; 0x1678 <udc_process_setup+0x530>
    1414:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
    1418:	90 91 ab 22 	lds	r25, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
    141c:	89 2b       	or	r24, r25
    141e:	09 f0       	breq	.+2      	; 0x1422 <udc_process_setup+0x2da>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    1420:	d5 c0       	rjmp	.+426    	; 0x15cc <udc_process_setup+0x484>
    1422:	12 d5       	rcall	.+2596   	; 0x1e48 <udd_getaddress>
    1424:	88 23       	and	r24, r24
    1426:	09 f4       	brne	.+2      	; 0x142a <udc_process_setup+0x2e2>
    1428:	9c c0       	rjmp	.+312    	; 0x1562 <udc_process_setup+0x41a>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    142a:	20 91 a6 22 	lds	r18, 0x22A6	; 0x8022a6 <udd_g_ctrlreq+0x2>
    142e:	30 91 a7 22 	lds	r19, 0x22A7	; 0x8022a7 <udd_g_ctrlreq+0x3>
				udc_config.confdev_lsfs->bNumConfigurations) {
    1432:	33 27       	eor	r19, r19
    1434:	e0 91 08 20 	lds	r30, 0x2008	; 0x802008 <udc_config>
    1438:	f0 91 09 20 	lds	r31, 0x2009	; 0x802009 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    143c:	81 89       	ldd	r24, Z+17	; 0x11
    143e:	90 e0       	ldi	r25, 0x00	; 0
    1440:	82 17       	cp	r24, r18
    1442:	93 07       	cpc	r25, r19
    1444:	08 f4       	brcc	.+2      	; 0x1448 <udc_process_setup+0x300>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    1446:	8d c0       	rjmp	.+282    	; 0x1562 <udc_process_setup+0x41a>
    1448:	25 de       	rcall	.-950    	; 0x1094 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    144a:	80 91 a6 22 	lds	r24, 0x22A6	; 0x8022a6 <udd_g_ctrlreq+0x2>
    144e:	90 91 a7 22 	lds	r25, 0x22A7	; 0x8022a7 <udd_g_ctrlreq+0x3>
    1452:	80 93 a0 21 	sts	0x21A0, r24	; 0x8021a0 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    1456:	88 23       	and	r24, r24
    1458:	09 f4       	brne	.+2      	; 0x145c <udc_process_setup+0x314>
    145a:	0e c1       	rjmp	.+540    	; 0x1678 <udc_process_setup+0x530>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    145c:	99 27       	eor	r25, r25
    145e:	81 50       	subi	r24, 0x01	; 1
    1460:	90 4c       	sbci	r25, 0xC0	; 192
    1462:	88 0f       	add	r24, r24
    1464:	99 1f       	adc	r25, r25
    1466:	88 0f       	add	r24, r24
    1468:	99 1f       	adc	r25, r25
    146a:	e0 91 0a 20 	lds	r30, 0x200A	; 0x80200a <udc_config+0x2>
    146e:	f0 91 0b 20 	lds	r31, 0x200B	; 0x80200b <udc_config+0x3>
    1472:	e8 0f       	add	r30, r24
    1474:	f9 1f       	adc	r31, r25
    1476:	e0 93 9e 21 	sts	0x219E, r30	; 0x80219e <udc_ptr_conf>
    147a:	f0 93 9f 21 	sts	0x219F, r31	; 0x80219f <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    147e:	01 90       	ld	r0, Z+
    1480:	f0 81       	ld	r31, Z
    1482:	e0 2d       	mov	r30, r0
    1484:	84 81       	ldd	r24, Z+4	; 0x04
    1486:	88 23       	and	r24, r24
    1488:	09 f4       	brne	.+2      	; 0x148c <udc_process_setup+0x344>
    148a:	f6 c0       	rjmp	.+492    	; 0x1678 <udc_process_setup+0x530>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    148c:	c0 e0       	ldi	r28, 0x00	; 0
    148e:	60 e0       	ldi	r22, 0x00	; 0
    1490:	8c 2f       	mov	r24, r28
    1492:	c7 dd       	rcall	.-1138   	; 0x1022 <udc_iface_enable>
    1494:	88 23       	and	r24, r24
    1496:	09 f4       	brne	.+2      	; 0x149a <udc_process_setup+0x352>
    1498:	64 c0       	rjmp	.+200    	; 0x1562 <udc_process_setup+0x41a>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    149a:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    149c:	e0 91 9e 21 	lds	r30, 0x219E	; 0x80219e <udc_ptr_conf>
    14a0:	f0 91 9f 21 	lds	r31, 0x219F	; 0x80219f <udc_ptr_conf+0x1>
    14a4:	01 90       	ld	r0, Z+
    14a6:	f0 81       	ld	r31, Z
    14a8:	e0 2d       	mov	r30, r0
    14aa:	84 81       	ldd	r24, Z+4	; 0x04
    14ac:	c8 17       	cp	r28, r24
    14ae:	78 f3       	brcs	.-34     	; 0x148e <udc_process_setup+0x346>
    14b0:	e3 c0       	rjmp	.+454    	; 0x1678 <udc_process_setup+0x530>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    14b2:	81 30       	cpi	r24, 0x01	; 1
    14b4:	e9 f4       	brne	.+58     	; 0x14f0 <udc_process_setup+0x3a8>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    14b6:	90 91 a5 22 	lds	r25, 0x22A5	; 0x8022a5 <udd_g_ctrlreq+0x1>
    14ba:	9b 30       	cpi	r25, 0x0B	; 11
    14bc:	c9 f4       	brne	.+50     	; 0x14f0 <udc_process_setup+0x3a8>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    14be:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
    14c2:	90 91 ab 22 	lds	r25, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
    14c6:	89 2b       	or	r24, r25
    14c8:	09 f0       	breq	.+2      	; 0x14cc <udc_process_setup+0x384>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    14ca:	50 c0       	rjmp	.+160    	; 0x156c <udc_process_setup+0x424>
    14cc:	80 91 a0 21 	lds	r24, 0x21A0	; 0x8021a0 <udc_num_configuration>
    14d0:	88 23       	and	r24, r24
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    14d2:	09 f4       	brne	.+2      	; 0x14d6 <udc_process_setup+0x38e>
    14d4:	4b c0       	rjmp	.+150    	; 0x156c <udc_process_setup+0x424>
    14d6:	e4 ea       	ldi	r30, 0xA4	; 164
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    14d8:	f2 e2       	ldi	r31, 0x22	; 34

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    14da:	c4 81       	ldd	r28, Z+4	; 0x04
    14dc:	d2 81       	ldd	r29, Z+2	; 0x02
    14de:	8c 2f       	mov	r24, r28
    14e0:	5e dd       	rcall	.-1348   	; 0xf9e <udc_iface_disable>
    14e2:	88 23       	and	r24, r24
    14e4:	09 f4       	brne	.+2      	; 0x14e8 <udc_process_setup+0x3a0>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    14e6:	3d c0       	rjmp	.+122    	; 0x1562 <udc_process_setup+0x41a>
    14e8:	6d 2f       	mov	r22, r29
    14ea:	8c 2f       	mov	r24, r28
    14ec:	9a dd       	rcall	.-1228   	; 0x1022 <udc_iface_enable>
    14ee:	37 c0       	rjmp	.+110    	; 0x155e <udc_process_setup+0x416>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    14f0:	82 30       	cpi	r24, 0x02	; 2
    14f2:	b9 f5       	brne	.+110    	; 0x1562 <udc_process_setup+0x41a>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    14f4:	80 91 a5 22 	lds	r24, 0x22A5	; 0x8022a5 <udd_g_ctrlreq+0x1>
    14f8:	81 30       	cpi	r24, 0x01	; 1
    14fa:	19 f0       	breq	.+6      	; 0x1502 <udc_process_setup+0x3ba>
    14fc:	83 30       	cpi	r24, 0x03	; 3
    14fe:	99 f0       	breq	.+38     	; 0x1526 <udc_process_setup+0x3de>
    1500:	2d c0       	rjmp	.+90     	; 0x155c <udc_process_setup+0x414>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1502:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
    1506:	90 91 ab 22 	lds	r25, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
    150a:	89 2b       	or	r24, r25
    150c:	09 f0       	breq	.+2      	; 0x1510 <udc_process_setup+0x3c8>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    150e:	5e c0       	rjmp	.+188    	; 0x15cc <udc_process_setup+0x484>
    1510:	80 91 a6 22 	lds	r24, 0x22A6	; 0x8022a6 <udd_g_ctrlreq+0x2>
    1514:	90 91 a7 22 	lds	r25, 0x22A7	; 0x8022a7 <udd_g_ctrlreq+0x3>
    1518:	89 2b       	or	r24, r25
    151a:	09 f0       	breq	.+2      	; 0x151e <udc_process_setup+0x3d6>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    151c:	57 c0       	rjmp	.+174    	; 0x15cc <udc_process_setup+0x484>
    151e:	80 91 a8 22 	lds	r24, 0x22A8	; 0x8022a8 <udd_g_ctrlreq+0x4>
    1522:	44 d5       	rcall	.+2696   	; 0x1fac <udd_ep_clear_halt>
    1524:	1c c0       	rjmp	.+56     	; 0x155e <udc_process_setup+0x416>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1526:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
    152a:	90 91 ab 22 	lds	r25, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
    152e:	89 2b       	or	r24, r25
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1530:	09 f0       	breq	.+2      	; 0x1534 <udc_process_setup+0x3ec>
    1532:	4c c0       	rjmp	.+152    	; 0x15cc <udc_process_setup+0x484>
    1534:	80 91 a6 22 	lds	r24, 0x22A6	; 0x8022a6 <udd_g_ctrlreq+0x2>
    1538:	90 91 a7 22 	lds	r25, 0x22A7	; 0x8022a7 <udd_g_ctrlreq+0x3>
    153c:	89 2b       	or	r24, r25
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    153e:	09 f0       	breq	.+2      	; 0x1542 <udc_process_setup+0x3fa>
    1540:	45 c0       	rjmp	.+138    	; 0x15cc <udc_process_setup+0x484>
    1542:	c4 ea       	ldi	r28, 0xA4	; 164
    1544:	d2 e2       	ldi	r29, 0x22	; 34
    1546:	8c 81       	ldd	r24, Y+4	; 0x04
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1548:	32 d6       	rcall	.+3172   	; 0x21ae <udd_ep_abort>
    154a:	8c 81       	ldd	r24, Y+4	; 0x04
    154c:	9b d6       	rcall	.+3382   	; 0x2284 <udd_ep_set_halt>
    154e:	07 c0       	rjmp	.+14     	; 0x155e <udc_process_setup+0x416>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    1550:	80 e0       	ldi	r24, 0x00	; 0
    1552:	05 c0       	rjmp	.+10     	; 0x155e <udc_process_setup+0x416>
				break;
			}
		}
#endif
	}
	return false;
    1554:	80 e0       	ldi	r24, 0x00	; 0
    1556:	03 c0       	rjmp	.+6      	; 0x155e <udc_process_setup+0x416>
		break;
#endif
	default:
		break;
	}
	return false;
    1558:	80 e0       	ldi	r24, 0x00	; 0
    155a:	01 c0       	rjmp	.+2      	; 0x155e <udc_process_setup+0x416>
				break;
			}
		}
#endif
	}
	return false;
    155c:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    155e:	81 11       	cpse	r24, r1
    1560:	8c c0       	rjmp	.+280    	; 0x167a <udc_process_setup+0x532>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1562:	80 91 a4 22 	lds	r24, 0x22A4	; 0x8022a4 <udd_g_ctrlreq>
    1566:	8f 71       	andi	r24, 0x1F	; 31
    1568:	81 30       	cpi	r24, 0x01	; 1
    156a:	81 f5       	brne	.+96     	; 0x15cc <udc_process_setup+0x484>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    156c:	80 91 a0 21 	lds	r24, 0x21A0	; 0x8021a0 <udc_num_configuration>
    1570:	88 23       	and	r24, r24
    1572:	09 f4       	brne	.+2      	; 0x1576 <udc_process_setup+0x42e>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1574:	71 c0       	rjmp	.+226    	; 0x1658 <udc_process_setup+0x510>
    1576:	00 91 a8 22 	lds	r16, 0x22A8	; 0x8022a8 <udd_g_ctrlreq+0x4>
    157a:	10 91 a9 22 	lds	r17, 0x22A9	; 0x8022a9 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    157e:	c0 91 9e 21 	lds	r28, 0x219E	; 0x80219e <udc_ptr_conf>
    1582:	d0 91 9f 21 	lds	r29, 0x219F	; 0x80219f <udc_ptr_conf+0x1>
    1586:	e8 81       	ld	r30, Y
    1588:	f9 81       	ldd	r31, Y+1	; 0x01
    158a:	84 81       	ldd	r24, Z+4	; 0x04
    158c:	08 17       	cp	r16, r24
    158e:	08 f0       	brcs	.+2      	; 0x1592 <udc_process_setup+0x44a>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1590:	65 c0       	rjmp	.+202    	; 0x165c <udc_process_setup+0x514>
    1592:	60 e0       	ldi	r22, 0x00	; 0
    1594:	80 2f       	mov	r24, r16
    1596:	c9 dc       	rcall	.-1646   	; 0xf2a <udc_update_iface_desc>
    1598:	88 23       	and	r24, r24
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    159a:	c1 f0       	breq	.+48     	; 0x15cc <udc_process_setup+0x484>
    159c:	f8 01       	movw	r30, r16
    159e:	ff 27       	eor	r31, r31
    15a0:	cf 01       	movw	r24, r30
    15a2:	88 0f       	add	r24, r24
    15a4:	99 1f       	adc	r25, r25
    15a6:	ea 81       	ldd	r30, Y+2	; 0x02
    15a8:	fb 81       	ldd	r31, Y+3	; 0x03
    15aa:	e8 0f       	add	r30, r24
    15ac:	f9 1f       	adc	r31, r25
    15ae:	c0 81       	ld	r28, Z
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    15b0:	d1 81       	ldd	r29, Z+1	; 0x01
    15b2:	ee 81       	ldd	r30, Y+6	; 0x06
    15b4:	ff 81       	ldd	r31, Y+7	; 0x07
    15b6:	19 95       	eicall
    15b8:	68 2f       	mov	r22, r24
    15ba:	80 2f       	mov	r24, r16
    15bc:	b6 dc       	rcall	.-1684   	; 0xf2a <udc_update_iface_desc>
    15be:	88 23       	and	r24, r24
    15c0:	29 f0       	breq	.+10     	; 0x15cc <udc_process_setup+0x484>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    15c2:	ec 81       	ldd	r30, Y+4	; 0x04
    15c4:	fd 81       	ldd	r31, Y+5	; 0x05
    15c6:	19 95       	eicall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    15c8:	81 11       	cpse	r24, r1
    15ca:	57 c0       	rjmp	.+174    	; 0x167a <udc_process_setup+0x532>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    15cc:	80 91 a4 22 	lds	r24, 0x22A4	; 0x8022a4 <udd_g_ctrlreq>
    15d0:	8f 71       	andi	r24, 0x1F	; 31
    15d2:	82 30       	cpi	r24, 0x02	; 2
    15d4:	09 f0       	breq	.+2      	; 0x15d8 <udc_process_setup+0x490>
    15d6:	44 c0       	rjmp	.+136    	; 0x1660 <udc_process_setup+0x518>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    15d8:	80 91 a0 21 	lds	r24, 0x21A0	; 0x8021a0 <udc_num_configuration>
    15dc:	88 23       	and	r24, r24
    15de:	b1 f1       	breq	.+108    	; 0x164c <udc_process_setup+0x504>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    15e0:	a0 91 9e 21 	lds	r26, 0x219E	; 0x80219e <udc_ptr_conf>
    15e4:	b0 91 9f 21 	lds	r27, 0x219F	; 0x80219f <udc_ptr_conf+0x1>
    15e8:	ed 91       	ld	r30, X+
    15ea:	fc 91       	ld	r31, X
    15ec:	11 97       	sbiw	r26, 0x01	; 1
    15ee:	84 81       	ldd	r24, Z+4	; 0x04
    15f0:	88 23       	and	r24, r24
    15f2:	71 f1       	breq	.+92     	; 0x1650 <udc_process_setup+0x508>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    15f4:	c0 e0       	ldi	r28, 0x00	; 0
    15f6:	ec 2f       	mov	r30, r28
    15f8:	f0 e0       	ldi	r31, 0x00	; 0
    15fa:	ee 0f       	add	r30, r30
    15fc:	ff 1f       	adc	r31, r31
    15fe:	12 96       	adiw	r26, 0x02	; 2
    1600:	8d 91       	ld	r24, X+
    1602:	9c 91       	ld	r25, X
    1604:	13 97       	sbiw	r26, 0x03	; 3
    1606:	e8 0f       	add	r30, r24
    1608:	f9 1f       	adc	r31, r25
    160a:	00 81       	ld	r16, Z
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    160c:	11 81       	ldd	r17, Z+1	; 0x01
    160e:	d8 01       	movw	r26, r16
    1610:	16 96       	adiw	r26, 0x06	; 6
    1612:	ed 91       	ld	r30, X+
    1614:	fc 91       	ld	r31, X
    1616:	17 97       	sbiw	r26, 0x07	; 7
    1618:	19 95       	eicall
    161a:	68 2f       	mov	r22, r24
    161c:	8c 2f       	mov	r24, r28
    161e:	85 dc       	rcall	.-1782   	; 0xf2a <udc_update_iface_desc>
    1620:	88 23       	and	r24, r24
    1622:	59 f1       	breq	.+86     	; 0x167a <udc_process_setup+0x532>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    1624:	d8 01       	movw	r26, r16
    1626:	14 96       	adiw	r26, 0x04	; 4
    1628:	ed 91       	ld	r30, X+
    162a:	fc 91       	ld	r31, X
    162c:	15 97       	sbiw	r26, 0x05	; 5
    162e:	19 95       	eicall
    1630:	81 11       	cpse	r24, r1
    1632:	23 c0       	rjmp	.+70     	; 0x167a <udc_process_setup+0x532>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1634:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1636:	a0 91 9e 21 	lds	r26, 0x219E	; 0x80219e <udc_ptr_conf>
    163a:	b0 91 9f 21 	lds	r27, 0x219F	; 0x80219f <udc_ptr_conf+0x1>
    163e:	ed 91       	ld	r30, X+
    1640:	fc 91       	ld	r31, X
    1642:	11 97       	sbiw	r26, 0x01	; 1
    1644:	94 81       	ldd	r25, Z+4	; 0x04
    1646:	c9 17       	cp	r28, r25
    1648:	b0 f2       	brcs	.-84     	; 0x15f6 <udc_process_setup+0x4ae>
    164a:	17 c0       	rjmp	.+46     	; 0x167a <udc_process_setup+0x532>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    164c:	80 e0       	ldi	r24, 0x00	; 0
    164e:	15 c0       	rjmp	.+42     	; 0x167a <udc_process_setup+0x532>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    1650:	80 e0       	ldi	r24, 0x00	; 0
    1652:	13 c0       	rjmp	.+38     	; 0x167a <udc_process_setup+0x532>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    1654:	80 e0       	ldi	r24, 0x00	; 0
    1656:	11 c0       	rjmp	.+34     	; 0x167a <udc_process_setup+0x532>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    1658:	80 e0       	ldi	r24, 0x00	; 0
    165a:	0f c0       	rjmp	.+30     	; 0x167a <udc_process_setup+0x532>
    165c:	80 e0       	ldi	r24, 0x00	; 0
    165e:	0d c0       	rjmp	.+26     	; 0x167a <udc_process_setup+0x532>
    1660:	80 e0       	ldi	r24, 0x00	; 0
    1662:	0b c0       	rjmp	.+22     	; 0x167a <udc_process_setup+0x532>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    1664:	98 2f       	mov	r25, r24
    1666:	90 76       	andi	r25, 0x60	; 96
    1668:	09 f0       	breq	.+2      	; 0x166c <udc_process_setup+0x524>
    166a:	7b cf       	rjmp	.-266    	; 0x1562 <udc_process_setup+0x41a>
    166c:	80 ce       	rjmp	.-768    	; 0x136e <udc_process_setup+0x226>
    166e:	98 2f       	mov	r25, r24
    1670:	90 76       	andi	r25, 0x60	; 96
    1672:	09 f0       	breq	.+2      	; 0x1676 <udc_process_setup+0x52e>
    1674:	76 cf       	rjmp	.-276    	; 0x1562 <udc_process_setup+0x41a>
    1676:	81 cd       	rjmp	.-1278   	; 0x117a <udc_process_setup+0x32>
		if (udc_reqstd()) {
			return true;
    1678:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    167a:	df 91       	pop	r29
    167c:	cf 91       	pop	r28
    167e:	1f 91       	pop	r17
    1680:	0f 91       	pop	r16
    1682:	08 95       	ret

00001684 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1684:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1688:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    168a:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    168c:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1690:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1692:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1696:	08 95       	ret

00001698 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1698:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    169a:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    169c:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    169e:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    16a0:	60 83       	st	Z, r22
	ret                             // Return to caller
    16a2:	08 95       	ret

000016a4 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    16a4:	cf 93       	push	r28
    16a6:	df 93       	push	r29
    16a8:	1f 92       	push	r1
    16aa:	1f 92       	push	r1
    16ac:	cd b7       	in	r28, 0x3d	; 61
    16ae:	de b7       	in	r29, 0x3e	; 62
    16b0:	81 11       	cpse	r24, r1
    16b2:	26 c0       	rjmp	.+76     	; 0x1700 <udd_sleep_mode+0x5c>
    16b4:	90 91 98 22 	lds	r25, 0x2298	; 0x802298 <udd_b_idle>
    16b8:	99 23       	and	r25, r25
    16ba:	f9 f0       	breq	.+62     	; 0x16fa <udd_sleep_mode+0x56>
    16bc:	90 91 9f 22 	lds	r25, 0x229F	; 0x80229f <sleepmgr_locks+0x1>
    16c0:	91 11       	cpse	r25, r1
    16c2:	01 c0       	rjmp	.+2      	; 0x16c6 <udd_sleep_mode+0x22>
    16c4:	ff cf       	rjmp	.-2      	; 0x16c4 <udd_sleep_mode+0x20>
    16c6:	9f b7       	in	r25, 0x3f	; 63
    16c8:	9a 83       	std	Y+2, r25	; 0x02
    16ca:	f8 94       	cli
    16cc:	2a 81       	ldd	r18, Y+2	; 0x02
    16ce:	ee e9       	ldi	r30, 0x9E	; 158
    16d0:	f2 e2       	ldi	r31, 0x22	; 34
    16d2:	91 81       	ldd	r25, Z+1	; 0x01
    16d4:	91 50       	subi	r25, 0x01	; 1
    16d6:	91 83       	std	Z+1, r25	; 0x01
    16d8:	2f bf       	out	0x3f, r18	; 63
    16da:	0f c0       	rjmp	.+30     	; 0x16fa <udd_sleep_mode+0x56>
    16dc:	90 91 9f 22 	lds	r25, 0x229F	; 0x80229f <sleepmgr_locks+0x1>
    16e0:	9f 3f       	cpi	r25, 0xFF	; 255
    16e2:	09 f4       	brne	.+2      	; 0x16e6 <udd_sleep_mode+0x42>
    16e4:	ff cf       	rjmp	.-2      	; 0x16e4 <udd_sleep_mode+0x40>
    16e6:	9f b7       	in	r25, 0x3f	; 63
    16e8:	99 83       	std	Y+1, r25	; 0x01
    16ea:	f8 94       	cli
    16ec:	29 81       	ldd	r18, Y+1	; 0x01
    16ee:	ee e9       	ldi	r30, 0x9E	; 158
    16f0:	f2 e2       	ldi	r31, 0x22	; 34
    16f2:	91 81       	ldd	r25, Z+1	; 0x01
    16f4:	9f 5f       	subi	r25, 0xFF	; 255
    16f6:	91 83       	std	Z+1, r25	; 0x01
    16f8:	2f bf       	out	0x3f, r18	; 63
    16fa:	80 93 98 22 	sts	0x2298, r24	; 0x802298 <udd_b_idle>
    16fe:	05 c0       	rjmp	.+10     	; 0x170a <udd_sleep_mode+0x66>
    1700:	90 91 98 22 	lds	r25, 0x2298	; 0x802298 <udd_b_idle>
    1704:	99 23       	and	r25, r25
    1706:	51 f3       	breq	.-44     	; 0x16dc <udd_sleep_mode+0x38>
    1708:	f8 cf       	rjmp	.-16     	; 0x16fa <udd_sleep_mode+0x56>
    170a:	0f 90       	pop	r0
    170c:	0f 90       	pop	r0
    170e:	df 91       	pop	r29
    1710:	cf 91       	pop	r28
    1712:	08 95       	ret

00001714 <udd_ctrl_init>:
    1714:	0f 93       	push	r16
    1716:	e8 ec       	ldi	r30, 0xC8	; 200
    1718:	f4 e0       	ldi	r31, 0x04	; 4
    171a:	80 81       	ld	r24, Z
    171c:	8f 7d       	andi	r24, 0xDF	; 223
    171e:	80 83       	st	Z, r24
    1720:	80 81       	ld	r24, Z
    1722:	8f 7d       	andi	r24, 0xDF	; 223
    1724:	80 83       	st	Z, r24
    1726:	ec e6       	ldi	r30, 0x6C	; 108
    1728:	f2 e2       	ldi	r31, 0x22	; 34
    172a:	02 e0       	ldi	r16, 0x02	; 2
    172c:	05 93       	las	Z, r16
    172e:	10 92 6e 22 	sts	0x226E, r1	; 0x80226e <udd_sram+0x16>
    1732:	10 92 6f 22 	sts	0x226F, r1	; 0x80226f <udd_sram+0x17>
    1736:	00 e2       	ldi	r16, 0x20	; 32
    1738:	06 93       	lac	Z, r16
    173a:	00 e4       	ldi	r16, 0x40	; 64
    173c:	06 93       	lac	Z, r16
    173e:	e4 e6       	ldi	r30, 0x64	; 100
    1740:	f2 e2       	ldi	r31, 0x22	; 34
    1742:	00 e4       	ldi	r16, 0x40	; 64
    1744:	06 93       	lac	Z, r16
    1746:	e4 ea       	ldi	r30, 0xA4	; 164
    1748:	f2 e2       	ldi	r31, 0x22	; 34
    174a:	14 86       	std	Z+12, r1	; 0x0c
    174c:	15 86       	std	Z+13, r1	; 0x0d
    174e:	16 86       	std	Z+14, r1	; 0x0e
    1750:	17 86       	std	Z+15, r1	; 0x0f
    1752:	12 86       	std	Z+10, r1	; 0x0a
    1754:	13 86       	std	Z+11, r1	; 0x0b
    1756:	10 92 57 22 	sts	0x2257, r1	; 0x802257 <udd_ep_control_state>
    175a:	0f 91       	pop	r16
    175c:	08 95       	ret

0000175e <udd_ctrl_stall_data>:
    175e:	0f 93       	push	r16
    1760:	85 e0       	ldi	r24, 0x05	; 5
    1762:	80 93 57 22 	sts	0x2257, r24	; 0x802257 <udd_ep_control_state>
    1766:	ed e6       	ldi	r30, 0x6D	; 109
    1768:	f2 e2       	ldi	r31, 0x22	; 34
    176a:	04 e0       	ldi	r16, 0x04	; 4
    176c:	05 93       	las	Z, r16
    176e:	e5 e6       	ldi	r30, 0x65	; 101
    1770:	f2 e2       	ldi	r31, 0x22	; 34
    1772:	04 e0       	ldi	r16, 0x04	; 4
    1774:	05 93       	las	Z, r16
    1776:	0f 91       	pop	r16
    1778:	08 95       	ret

0000177a <udd_ctrl_send_zlp_in>:
    177a:	0f 93       	push	r16
    177c:	83 e0       	ldi	r24, 0x03	; 3
    177e:	80 93 57 22 	sts	0x2257, r24	; 0x802257 <udd_ep_control_state>
    1782:	10 92 6e 22 	sts	0x226E, r1	; 0x80226e <udd_sram+0x16>
    1786:	10 92 6f 22 	sts	0x226F, r1	; 0x80226f <udd_sram+0x17>
    178a:	ec e6       	ldi	r30, 0x6C	; 108
    178c:	f2 e2       	ldi	r31, 0x22	; 34
    178e:	02 e0       	ldi	r16, 0x02	; 2
    1790:	06 93       	lac	Z, r16
    1792:	0f 91       	pop	r16
    1794:	08 95       	ret

00001796 <udd_ctrl_endofrequest>:
    1796:	e0 91 b0 22 	lds	r30, 0x22B0	; 0x8022b0 <udd_g_ctrlreq+0xc>
    179a:	f0 91 b1 22 	lds	r31, 0x22B1	; 0x8022b1 <udd_g_ctrlreq+0xd>
    179e:	30 97       	sbiw	r30, 0x00	; 0
    17a0:	09 f0       	breq	.+2      	; 0x17a4 <udd_ctrl_endofrequest+0xe>
    17a2:	19 95       	eicall
    17a4:	08 95       	ret

000017a6 <udd_ctrl_in_sent>:
    17a6:	0f 93       	push	r16
    17a8:	cf 93       	push	r28
    17aa:	df 93       	push	r29
    17ac:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ep_control_state>
    17b0:	83 30       	cpi	r24, 0x03	; 3
    17b2:	19 f4       	brne	.+6      	; 0x17ba <udd_ctrl_in_sent+0x14>
    17b4:	f0 df       	rcall	.-32     	; 0x1796 <udd_ctrl_endofrequest>
    17b6:	ae df       	rcall	.-164    	; 0x1714 <udd_ctrl_init>
    17b8:	5e c0       	rjmp	.+188    	; 0x1876 <udd_ctrl_in_sent+0xd0>
    17ba:	80 91 53 22 	lds	r24, 0x2253	; 0x802253 <udd_ctrl_payload_nb_trans>
    17be:	90 91 54 22 	lds	r25, 0x2254	; 0x802254 <udd_ctrl_payload_nb_trans+0x1>
    17c2:	c0 91 ae 22 	lds	r28, 0x22AE	; 0x8022ae <udd_g_ctrlreq+0xa>
    17c6:	d0 91 af 22 	lds	r29, 0x22AF	; 0x8022af <udd_g_ctrlreq+0xb>
    17ca:	c8 1b       	sub	r28, r24
    17cc:	d9 0b       	sbc	r29, r25
    17ce:	71 f5       	brne	.+92     	; 0x182c <udd_ctrl_in_sent+0x86>
    17d0:	20 91 55 22 	lds	r18, 0x2255	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    17d4:	30 91 56 22 	lds	r19, 0x2256	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    17d8:	82 0f       	add	r24, r18
    17da:	93 1f       	adc	r25, r19
    17dc:	80 93 55 22 	sts	0x2255, r24	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    17e0:	90 93 56 22 	sts	0x2256, r25	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    17e4:	20 91 aa 22 	lds	r18, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
    17e8:	30 91 ab 22 	lds	r19, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
    17ec:	82 17       	cp	r24, r18
    17ee:	93 07       	cpc	r25, r19
    17f0:	21 f0       	breq	.+8      	; 0x17fa <udd_ctrl_in_sent+0x54>
    17f2:	80 91 a6 21 	lds	r24, 0x21A6	; 0x8021a6 <b_shortpacket.5272>
    17f6:	88 23       	and	r24, r24
    17f8:	41 f0       	breq	.+16     	; 0x180a <udd_ctrl_in_sent+0x64>
    17fa:	84 e0       	ldi	r24, 0x04	; 4
    17fc:	80 93 57 22 	sts	0x2257, r24	; 0x802257 <udd_ep_control_state>
    1800:	e4 e6       	ldi	r30, 0x64	; 100
    1802:	f2 e2       	ldi	r31, 0x22	; 34
    1804:	02 e0       	ldi	r16, 0x02	; 2
    1806:	06 93       	lac	Z, r16
    1808:	36 c0       	rjmp	.+108    	; 0x1876 <udd_ctrl_in_sent+0xd0>
    180a:	e0 91 b2 22 	lds	r30, 0x22B2	; 0x8022b2 <udd_g_ctrlreq+0xe>
    180e:	f0 91 b3 22 	lds	r31, 0x22B3	; 0x8022b3 <udd_g_ctrlreq+0xf>
    1812:	30 97       	sbiw	r30, 0x00	; 0
    1814:	99 f0       	breq	.+38     	; 0x183c <udd_ctrl_in_sent+0x96>
    1816:	19 95       	eicall
    1818:	88 23       	and	r24, r24
    181a:	81 f0       	breq	.+32     	; 0x183c <udd_ctrl_in_sent+0x96>
    181c:	10 92 53 22 	sts	0x2253, r1	; 0x802253 <udd_ctrl_payload_nb_trans>
    1820:	10 92 54 22 	sts	0x2254, r1	; 0x802254 <udd_ctrl_payload_nb_trans+0x1>
    1824:	c0 91 ae 22 	lds	r28, 0x22AE	; 0x8022ae <udd_g_ctrlreq+0xa>
    1828:	d0 91 af 22 	lds	r29, 0x22AF	; 0x8022af <udd_g_ctrlreq+0xb>
    182c:	c8 30       	cpi	r28, 0x08	; 8
    182e:	d1 05       	cpc	r29, r1
    1830:	28 f0       	brcs	.+10     	; 0x183c <udd_ctrl_in_sent+0x96>
    1832:	10 92 a6 21 	sts	0x21A6, r1	; 0x8021a6 <b_shortpacket.5272>
    1836:	c8 e0       	ldi	r28, 0x08	; 8
    1838:	d0 e0       	ldi	r29, 0x00	; 0
    183a:	03 c0       	rjmp	.+6      	; 0x1842 <udd_ctrl_in_sent+0x9c>
    183c:	81 e0       	ldi	r24, 0x01	; 1
    183e:	80 93 a6 21 	sts	0x21A6, r24	; 0x8021a6 <b_shortpacket.5272>
    1842:	e8 e5       	ldi	r30, 0x58	; 88
    1844:	f2 e2       	ldi	r31, 0x22	; 34
    1846:	c6 8b       	std	Z+22, r28	; 0x16
    1848:	d7 8b       	std	Z+23, r29	; 0x17
    184a:	80 91 53 22 	lds	r24, 0x2253	; 0x802253 <udd_ctrl_payload_nb_trans>
    184e:	90 91 54 22 	lds	r25, 0x2254	; 0x802254 <udd_ctrl_payload_nb_trans+0x1>
    1852:	20 91 ac 22 	lds	r18, 0x22AC	; 0x8022ac <udd_g_ctrlreq+0x8>
    1856:	30 91 ad 22 	lds	r19, 0x22AD	; 0x8022ad <udd_g_ctrlreq+0x9>
    185a:	28 0f       	add	r18, r24
    185c:	39 1f       	adc	r19, r25
    185e:	20 8f       	std	Z+24, r18	; 0x18
    1860:	31 8f       	std	Z+25, r19	; 0x19
    1862:	c8 0f       	add	r28, r24
    1864:	d9 1f       	adc	r29, r25
    1866:	c0 93 53 22 	sts	0x2253, r28	; 0x802253 <udd_ctrl_payload_nb_trans>
    186a:	d0 93 54 22 	sts	0x2254, r29	; 0x802254 <udd_ctrl_payload_nb_trans+0x1>
    186e:	ec e6       	ldi	r30, 0x6C	; 108
    1870:	f2 e2       	ldi	r31, 0x22	; 34
    1872:	02 e0       	ldi	r16, 0x02	; 2
    1874:	06 93       	lac	Z, r16
    1876:	df 91       	pop	r29
    1878:	cf 91       	pop	r28
    187a:	0f 91       	pop	r16
    187c:	08 95       	ret

0000187e <udd_ep_get_size>:
    187e:	fc 01       	movw	r30, r24
    1880:	81 81       	ldd	r24, Z+1	; 0x01
    1882:	e8 2f       	mov	r30, r24
    1884:	e7 70       	andi	r30, 0x07	; 7
    1886:	8e 2f       	mov	r24, r30
    1888:	90 e0       	ldi	r25, 0x00	; 0
    188a:	fc 01       	movw	r30, r24
    188c:	31 97       	sbiw	r30, 0x01	; 1
    188e:	e7 30       	cpi	r30, 0x07	; 7
    1890:	f1 05       	cpc	r31, r1
    1892:	d0 f4       	brcc	.+52     	; 0x18c8 <udd_ep_get_size+0x4a>
    1894:	88 27       	eor	r24, r24
    1896:	e9 5f       	subi	r30, 0xF9	; 249
    1898:	fe 4f       	sbci	r31, 0xFE	; 254
    189a:	8f 4f       	sbci	r24, 0xFF	; 255
    189c:	14 c7       	rjmp	.+3624   	; 0x26c6 <__tablejump2__>
    189e:	80 e1       	ldi	r24, 0x10	; 16
    18a0:	90 e0       	ldi	r25, 0x00	; 0
    18a2:	08 95       	ret
    18a4:	80 e2       	ldi	r24, 0x20	; 32
    18a6:	90 e0       	ldi	r25, 0x00	; 0
    18a8:	08 95       	ret
    18aa:	80 e4       	ldi	r24, 0x40	; 64
    18ac:	90 e0       	ldi	r25, 0x00	; 0
    18ae:	08 95       	ret
    18b0:	80 e8       	ldi	r24, 0x80	; 128
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	08 95       	ret
    18b6:	80 e0       	ldi	r24, 0x00	; 0
    18b8:	91 e0       	ldi	r25, 0x01	; 1
    18ba:	08 95       	ret
    18bc:	80 e0       	ldi	r24, 0x00	; 0
    18be:	92 e0       	ldi	r25, 0x02	; 2
    18c0:	08 95       	ret
    18c2:	8f ef       	ldi	r24, 0xFF	; 255
    18c4:	93 e0       	ldi	r25, 0x03	; 3
    18c6:	08 95       	ret
    18c8:	88 e0       	ldi	r24, 0x08	; 8
    18ca:	90 e0       	ldi	r25, 0x00	; 0
    18cc:	08 95       	ret

000018ce <udd_ep_get_job>:
    18ce:	28 2f       	mov	r18, r24
    18d0:	2f 70       	andi	r18, 0x0F	; 15
    18d2:	30 e0       	ldi	r19, 0x00	; 0
    18d4:	22 0f       	add	r18, r18
    18d6:	33 1f       	adc	r19, r19
    18d8:	08 2e       	mov	r0, r24
    18da:	00 0c       	add	r0, r0
    18dc:	99 0b       	sbc	r25, r25
    18de:	88 27       	eor	r24, r24
    18e0:	99 0f       	add	r25, r25
    18e2:	88 1f       	adc	r24, r24
    18e4:	99 27       	eor	r25, r25
    18e6:	82 0f       	add	r24, r18
    18e8:	93 1f       	adc	r25, r19
    18ea:	02 97       	sbiw	r24, 0x02	; 2
    18ec:	9c 01       	movw	r18, r24
    18ee:	22 0f       	add	r18, r18
    18f0:	33 1f       	adc	r19, r19
    18f2:	22 0f       	add	r18, r18
    18f4:	33 1f       	adc	r19, r19
    18f6:	22 0f       	add	r18, r18
    18f8:	33 1f       	adc	r19, r19
    18fa:	82 0f       	add	r24, r18
    18fc:	93 1f       	adc	r25, r19
    18fe:	89 5d       	subi	r24, 0xD9	; 217
    1900:	9d 4d       	sbci	r25, 0xDD	; 221
    1902:	08 95       	ret

00001904 <udd_ctrl_interrupt_tc_setup>:
    1904:	0f 93       	push	r16
    1906:	cf 93       	push	r28
    1908:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7be4cc>
    190c:	80 ff       	sbrs	r24, 0
    190e:	64 c0       	rjmp	.+200    	; 0x19d8 <udd_ctrl_interrupt_tc_setup+0xd4>
    1910:	81 e0       	ldi	r24, 0x01	; 1
    1912:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7be4cc>
    1916:	e4 e6       	ldi	r30, 0x64	; 100
    1918:	f2 e2       	ldi	r31, 0x22	; 34
    191a:	00 e8       	ldi	r16, 0x80	; 128
    191c:	06 93       	lac	Z, r16
    191e:	ec e6       	ldi	r30, 0x6C	; 108
    1920:	f2 e2       	ldi	r31, 0x22	; 34
    1922:	00 e8       	ldi	r16, 0x80	; 128
    1924:	06 93       	lac	Z, r16
    1926:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
    192a:	e4 e6       	ldi	r30, 0x64	; 100
    192c:	f2 e2       	ldi	r31, 0x22	; 34
    192e:	00 e1       	ldi	r16, 0x10	; 16
    1930:	06 93       	lac	Z, r16
    1932:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ep_control_state>
    1936:	88 23       	and	r24, r24
    1938:	29 f0       	breq	.+10     	; 0x1944 <udd_ctrl_interrupt_tc_setup+0x40>
    193a:	83 50       	subi	r24, 0x03	; 3
    193c:	82 30       	cpi	r24, 0x02	; 2
    193e:	08 f4       	brcc	.+2      	; 0x1942 <udd_ctrl_interrupt_tc_setup+0x3e>
    1940:	2a df       	rcall	.-428    	; 0x1796 <udd_ctrl_endofrequest>
    1942:	e8 de       	rcall	.-560    	; 0x1714 <udd_ctrl_init>
    1944:	80 91 66 22 	lds	r24, 0x2266	; 0x802266 <udd_sram+0xe>
    1948:	90 91 67 22 	lds	r25, 0x2267	; 0x802267 <udd_sram+0xf>
    194c:	08 97       	sbiw	r24, 0x08	; 8
    194e:	09 f0       	breq	.+2      	; 0x1952 <udd_ctrl_interrupt_tc_setup+0x4e>
    1950:	45 c0       	rjmp	.+138    	; 0x19dc <udd_ctrl_interrupt_tc_setup+0xd8>
    1952:	88 e0       	ldi	r24, 0x08	; 8
    1954:	eb e4       	ldi	r30, 0x4B	; 75
    1956:	f2 e2       	ldi	r31, 0x22	; 34
    1958:	a4 ea       	ldi	r26, 0xA4	; 164
    195a:	b2 e2       	ldi	r27, 0x22	; 34
    195c:	01 90       	ld	r0, Z+
    195e:	0d 92       	st	X+, r0
    1960:	8a 95       	dec	r24
    1962:	e1 f7       	brne	.-8      	; 0x195c <udd_ctrl_interrupt_tc_setup+0x58>
    1964:	e8 ec       	ldi	r30, 0xC8	; 200
    1966:	f4 e0       	ldi	r31, 0x04	; 4
    1968:	80 81       	ld	r24, Z
    196a:	80 62       	ori	r24, 0x20	; 32
    196c:	80 83       	st	Z, r24
    196e:	80 81       	ld	r24, Z
    1970:	80 62       	ori	r24, 0x20	; 32
    1972:	80 83       	st	Z, r24
    1974:	e9 db       	rcall	.-2094   	; 0x1148 <udc_process_setup>
    1976:	c8 2f       	mov	r28, r24
    1978:	81 11       	cpse	r24, r1
    197a:	03 c0       	rjmp	.+6      	; 0x1982 <udd_ctrl_interrupt_tc_setup+0x7e>
    197c:	f0 de       	rcall	.-544    	; 0x175e <udd_ctrl_stall_data>
    197e:	c1 e0       	ldi	r28, 0x01	; 1
    1980:	2e c0       	rjmp	.+92     	; 0x19de <udd_ctrl_interrupt_tc_setup+0xda>
    1982:	80 91 a4 22 	lds	r24, 0x22A4	; 0x8022a4 <udd_g_ctrlreq>
    1986:	88 23       	and	r24, r24
    1988:	6c f4       	brge	.+26     	; 0x19a4 <udd_ctrl_interrupt_tc_setup+0xa0>
    198a:	10 92 55 22 	sts	0x2255, r1	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    198e:	10 92 56 22 	sts	0x2256, r1	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    1992:	10 92 53 22 	sts	0x2253, r1	; 0x802253 <udd_ctrl_payload_nb_trans>
    1996:	10 92 54 22 	sts	0x2254, r1	; 0x802254 <udd_ctrl_payload_nb_trans+0x1>
    199a:	82 e0       	ldi	r24, 0x02	; 2
    199c:	80 93 57 22 	sts	0x2257, r24	; 0x802257 <udd_ep_control_state>
    19a0:	02 df       	rcall	.-508    	; 0x17a6 <udd_ctrl_in_sent>
    19a2:	1d c0       	rjmp	.+58     	; 0x19de <udd_ctrl_interrupt_tc_setup+0xda>
    19a4:	80 91 aa 22 	lds	r24, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
    19a8:	90 91 ab 22 	lds	r25, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
    19ac:	89 2b       	or	r24, r25
    19ae:	11 f4       	brne	.+4      	; 0x19b4 <udd_ctrl_interrupt_tc_setup+0xb0>
    19b0:	e4 de       	rcall	.-568    	; 0x177a <udd_ctrl_send_zlp_in>
    19b2:	15 c0       	rjmp	.+42     	; 0x19de <udd_ctrl_interrupt_tc_setup+0xda>
    19b4:	10 92 55 22 	sts	0x2255, r1	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    19b8:	10 92 56 22 	sts	0x2256, r1	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    19bc:	10 92 53 22 	sts	0x2253, r1	; 0x802253 <udd_ctrl_payload_nb_trans>
    19c0:	10 92 54 22 	sts	0x2254, r1	; 0x802254 <udd_ctrl_payload_nb_trans+0x1>
    19c4:	81 e0       	ldi	r24, 0x01	; 1
    19c6:	80 93 57 22 	sts	0x2257, r24	; 0x802257 <udd_ep_control_state>
    19ca:	e4 e6       	ldi	r30, 0x64	; 100
    19cc:	f2 e2       	ldi	r31, 0x22	; 34
    19ce:	02 e0       	ldi	r16, 0x02	; 2
    19d0:	06 93       	lac	Z, r16
    19d2:	00 e2       	ldi	r16, 0x20	; 32
    19d4:	06 93       	lac	Z, r16
    19d6:	03 c0       	rjmp	.+6      	; 0x19de <udd_ctrl_interrupt_tc_setup+0xda>
    19d8:	c0 e0       	ldi	r28, 0x00	; 0
    19da:	01 c0       	rjmp	.+2      	; 0x19de <udd_ctrl_interrupt_tc_setup+0xda>
    19dc:	c1 e0       	ldi	r28, 0x01	; 1
    19de:	8c 2f       	mov	r24, r28
    19e0:	cf 91       	pop	r28
    19e2:	0f 91       	pop	r16
    19e4:	08 95       	ret

000019e6 <udd_ep_trans_complet>:
    19e6:	8f 92       	push	r8
    19e8:	9f 92       	push	r9
    19ea:	af 92       	push	r10
    19ec:	bf 92       	push	r11
    19ee:	df 92       	push	r13
    19f0:	ef 92       	push	r14
    19f2:	ff 92       	push	r15
    19f4:	0f 93       	push	r16
    19f6:	1f 93       	push	r17
    19f8:	cf 93       	push	r28
    19fa:	df 93       	push	r29
    19fc:	d8 2e       	mov	r13, r24
    19fe:	67 df       	rcall	.-306    	; 0x18ce <udd_ep_get_job>
    1a00:	8c 01       	movw	r16, r24
    1a02:	cd 2d       	mov	r28, r13
    1a04:	cf 70       	andi	r28, 0x0F	; 15
    1a06:	d0 e0       	ldi	r29, 0x00	; 0
    1a08:	ce 01       	movw	r24, r28
    1a0a:	88 0f       	add	r24, r24
    1a0c:	99 1f       	adc	r25, r25
    1a0e:	cd 2d       	mov	r28, r13
    1a10:	0d 2c       	mov	r0, r13
    1a12:	00 0c       	add	r0, r0
    1a14:	dd 0b       	sbc	r29, r29
    1a16:	cc 27       	eor	r28, r28
    1a18:	dd 0f       	add	r29, r29
    1a1a:	cc 1f       	adc	r28, r28
    1a1c:	dd 27       	eor	r29, r29
    1a1e:	c8 0f       	add	r28, r24
    1a20:	d9 1f       	adc	r29, r25
    1a22:	ce 01       	movw	r24, r28
    1a24:	88 0f       	add	r24, r24
    1a26:	99 1f       	adc	r25, r25
    1a28:	88 0f       	add	r24, r24
    1a2a:	99 1f       	adc	r25, r25
    1a2c:	88 0f       	add	r24, r24
    1a2e:	99 1f       	adc	r25, r25
    1a30:	9c 01       	movw	r18, r24
    1a32:	2c 59       	subi	r18, 0x9C	; 156
    1a34:	3d 4d       	sbci	r19, 0xDD	; 221
    1a36:	79 01       	movw	r14, r18
    1a38:	c9 01       	movw	r24, r18
    1a3a:	21 df       	rcall	.-446    	; 0x187e <udd_ep_get_size>
    1a3c:	4c 01       	movw	r8, r24
    1a3e:	dd 20       	and	r13, r13
    1a40:	0c f0       	brlt	.+2      	; 0x1a44 <udd_ep_trans_complet+0x5e>
    1a42:	79 c0       	rjmp	.+242    	; 0x1b36 <udd_ep_trans_complet+0x150>
    1a44:	fe 01       	movw	r30, r28
    1a46:	ee 0f       	add	r30, r30
    1a48:	ff 1f       	adc	r31, r31
    1a4a:	ee 0f       	add	r30, r30
    1a4c:	ff 1f       	adc	r31, r31
    1a4e:	ee 0f       	add	r30, r30
    1a50:	ff 1f       	adc	r31, r31
    1a52:	e8 5a       	subi	r30, 0xA8	; 168
    1a54:	fd 4d       	sbci	r31, 0xDD	; 221
    1a56:	22 89       	ldd	r18, Z+18	; 0x12
    1a58:	33 89       	ldd	r19, Z+19	; 0x13
    1a5a:	d8 01       	movw	r26, r16
    1a5c:	15 96       	adiw	r26, 0x05	; 5
    1a5e:	8d 91       	ld	r24, X+
    1a60:	9c 91       	ld	r25, X
    1a62:	16 97       	sbiw	r26, 0x06	; 6
    1a64:	82 0f       	add	r24, r18
    1a66:	93 1f       	adc	r25, r19
    1a68:	15 96       	adiw	r26, 0x05	; 5
    1a6a:	8d 93       	st	X+, r24
    1a6c:	9c 93       	st	X, r25
    1a6e:	16 97       	sbiw	r26, 0x06	; 6
    1a70:	13 96       	adiw	r26, 0x03	; 3
    1a72:	2d 91       	ld	r18, X+
    1a74:	3c 91       	ld	r19, X
    1a76:	14 97       	sbiw	r26, 0x04	; 4
    1a78:	82 17       	cp	r24, r18
    1a7a:	93 07       	cpc	r25, r19
    1a7c:	09 f4       	brne	.+2      	; 0x1a80 <udd_ep_trans_complet+0x9a>
    1a7e:	45 c0       	rjmp	.+138    	; 0x1b0a <udd_ep_trans_complet+0x124>
    1a80:	28 1b       	sub	r18, r24
    1a82:	39 0b       	sbc	r19, r25
    1a84:	21 15       	cp	r18, r1
    1a86:	b4 e0       	ldi	r27, 0x04	; 4
    1a88:	3b 07       	cpc	r19, r27
    1a8a:	38 f0       	brcs	.+14     	; 0x1a9a <udd_ep_trans_complet+0xb4>
    1a8c:	2f ef       	ldi	r18, 0xFF	; 255
    1a8e:	33 e0       	ldi	r19, 0x03	; 3
    1a90:	c9 01       	movw	r24, r18
    1a92:	b4 01       	movw	r22, r8
    1a94:	04 d6       	rcall	.+3080   	; 0x269e <__udivmodhi4>
    1a96:	28 1b       	sub	r18, r24
    1a98:	39 0b       	sbc	r19, r25
    1a9a:	f8 01       	movw	r30, r16
    1a9c:	80 81       	ld	r24, Z
    1a9e:	81 ff       	sbrs	r24, 1
    1aa0:	09 c0       	rjmp	.+18     	; 0x1ab4 <udd_ep_trans_complet+0xce>
    1aa2:	c9 01       	movw	r24, r18
    1aa4:	b4 01       	movw	r22, r8
    1aa6:	fb d5       	rcall	.+3062   	; 0x269e <__udivmodhi4>
    1aa8:	41 e0       	ldi	r20, 0x01	; 1
    1aaa:	89 2b       	or	r24, r25
    1aac:	09 f0       	breq	.+2      	; 0x1ab0 <udd_ep_trans_complet+0xca>
    1aae:	40 e0       	ldi	r20, 0x00	; 0
    1ab0:	84 2f       	mov	r24, r20
    1ab2:	01 c0       	rjmp	.+2      	; 0x1ab6 <udd_ep_trans_complet+0xd0>
    1ab4:	80 e0       	ldi	r24, 0x00	; 0
    1ab6:	d8 01       	movw	r26, r16
    1ab8:	9c 91       	ld	r25, X
    1aba:	80 fb       	bst	r24, 0
    1abc:	91 f9       	bld	r25, 1
    1abe:	9c 93       	st	X, r25
    1ac0:	fe 01       	movw	r30, r28
    1ac2:	ee 0f       	add	r30, r30
    1ac4:	ff 1f       	adc	r31, r31
    1ac6:	ee 0f       	add	r30, r30
    1ac8:	ff 1f       	adc	r31, r31
    1aca:	ee 0f       	add	r30, r30
    1acc:	ff 1f       	adc	r31, r31
    1ace:	e8 5a       	subi	r30, 0xA8	; 168
    1ad0:	fd 4d       	sbci	r31, 0xDD	; 221
    1ad2:	12 8a       	std	Z+18, r1	; 0x12
    1ad4:	13 8a       	std	Z+19, r1	; 0x13
    1ad6:	26 87       	std	Z+14, r18	; 0x0e
    1ad8:	37 87       	std	Z+15, r19	; 0x0f
    1ada:	11 96       	adiw	r26, 0x01	; 1
    1adc:	2d 91       	ld	r18, X+
    1ade:	3c 91       	ld	r19, X
    1ae0:	12 97       	sbiw	r26, 0x02	; 2
    1ae2:	15 96       	adiw	r26, 0x05	; 5
    1ae4:	8d 91       	ld	r24, X+
    1ae6:	9c 91       	ld	r25, X
    1ae8:	16 97       	sbiw	r26, 0x06	; 6
    1aea:	82 0f       	add	r24, r18
    1aec:	93 1f       	adc	r25, r19
    1aee:	cc 0f       	add	r28, r28
    1af0:	dd 1f       	adc	r29, r29
    1af2:	cc 0f       	add	r28, r28
    1af4:	dd 1f       	adc	r29, r29
    1af6:	cc 0f       	add	r28, r28
    1af8:	dd 1f       	adc	r29, r29
    1afa:	c8 59       	subi	r28, 0x98	; 152
    1afc:	dd 4d       	sbci	r29, 0xDD	; 221
    1afe:	88 83       	st	Y, r24
    1b00:	99 83       	std	Y+1, r25	; 0x01
    1b02:	f7 01       	movw	r30, r14
    1b04:	02 e0       	ldi	r16, 0x02	; 2
    1b06:	06 93       	lac	Z, r16
    1b08:	e0 c0       	rjmp	.+448    	; 0x1cca <udd_ep_trans_complet+0x2e4>
    1b0a:	d8 01       	movw	r26, r16
    1b0c:	8c 91       	ld	r24, X
    1b0e:	81 ff       	sbrs	r24, 1
    1b10:	c9 c0       	rjmp	.+402    	; 0x1ca4 <udd_ep_trans_complet+0x2be>
    1b12:	8d 7f       	andi	r24, 0xFD	; 253
    1b14:	8c 93       	st	X, r24
    1b16:	cc 0f       	add	r28, r28
    1b18:	dd 1f       	adc	r29, r29
    1b1a:	cc 0f       	add	r28, r28
    1b1c:	dd 1f       	adc	r29, r29
    1b1e:	cc 0f       	add	r28, r28
    1b20:	dd 1f       	adc	r29, r29
    1b22:	c8 5a       	subi	r28, 0xA8	; 168
    1b24:	dd 4d       	sbci	r29, 0xDD	; 221
    1b26:	1a 8a       	std	Y+18, r1	; 0x12
    1b28:	1b 8a       	std	Y+19, r1	; 0x13
    1b2a:	1e 86       	std	Y+14, r1	; 0x0e
    1b2c:	1f 86       	std	Y+15, r1	; 0x0f
    1b2e:	f7 01       	movw	r30, r14
    1b30:	02 e0       	ldi	r16, 0x02	; 2
    1b32:	06 93       	lac	Z, r16
    1b34:	ca c0       	rjmp	.+404    	; 0x1cca <udd_ep_trans_complet+0x2e4>
    1b36:	fe 01       	movw	r30, r28
    1b38:	ee 0f       	add	r30, r30
    1b3a:	ff 1f       	adc	r31, r31
    1b3c:	ee 0f       	add	r30, r30
    1b3e:	ff 1f       	adc	r31, r31
    1b40:	ee 0f       	add	r30, r30
    1b42:	ff 1f       	adc	r31, r31
    1b44:	e8 5a       	subi	r30, 0xA8	; 168
    1b46:	fd 4d       	sbci	r31, 0xDD	; 221
    1b48:	a6 84       	ldd	r10, Z+14	; 0x0e
    1b4a:	b7 84       	ldd	r11, Z+15	; 0x0f
    1b4c:	d8 01       	movw	r26, r16
    1b4e:	8c 91       	ld	r24, X
    1b50:	82 ff       	sbrs	r24, 2
    1b52:	19 c0       	rjmp	.+50     	; 0x1b86 <udd_ep_trans_complet+0x1a0>
    1b54:	11 96       	adiw	r26, 0x01	; 1
    1b56:	ed 91       	ld	r30, X+
    1b58:	fc 91       	ld	r31, X
    1b5a:	12 97       	sbiw	r26, 0x02	; 2
    1b5c:	15 96       	adiw	r26, 0x05	; 5
    1b5e:	2d 91       	ld	r18, X+
    1b60:	3c 91       	ld	r19, X
    1b62:	16 97       	sbiw	r26, 0x06	; 6
    1b64:	13 96       	adiw	r26, 0x03	; 3
    1b66:	8d 91       	ld	r24, X+
    1b68:	9c 91       	ld	r25, X
    1b6a:	14 97       	sbiw	r26, 0x04	; 4
    1b6c:	b4 01       	movw	r22, r8
    1b6e:	97 d5       	rcall	.+2862   	; 0x269e <__udivmodhi4>
    1b70:	b0 e4       	ldi	r27, 0x40	; 64
    1b72:	db 9e       	mul	r13, r27
    1b74:	b0 01       	movw	r22, r0
    1b76:	11 24       	eor	r1, r1
    1b78:	69 59       	subi	r22, 0x99	; 153
    1b7a:	7e 4d       	sbci	r23, 0xDE	; 222
    1b7c:	ac 01       	movw	r20, r24
    1b7e:	cf 01       	movw	r24, r30
    1b80:	82 0f       	add	r24, r18
    1b82:	93 1f       	adc	r25, r19
    1b84:	a8 d5       	rcall	.+2896   	; 0x26d6 <memcpy>
    1b86:	f8 01       	movw	r30, r16
    1b88:	25 81       	ldd	r18, Z+5	; 0x05
    1b8a:	36 81       	ldd	r19, Z+6	; 0x06
    1b8c:	2a 0d       	add	r18, r10
    1b8e:	3b 1d       	adc	r19, r11
    1b90:	25 83       	std	Z+5, r18	; 0x05
    1b92:	36 83       	std	Z+6, r19	; 0x06
    1b94:	83 81       	ldd	r24, Z+3	; 0x03
    1b96:	94 81       	ldd	r25, Z+4	; 0x04
    1b98:	82 17       	cp	r24, r18
    1b9a:	93 07       	cpc	r25, r19
    1b9c:	68 f4       	brcc	.+26     	; 0x1bb8 <udd_ep_trans_complet+0x1d2>
    1b9e:	85 83       	std	Z+5, r24	; 0x05
    1ba0:	96 83       	std	Z+6, r25	; 0x06
    1ba2:	cc 0f       	add	r28, r28
    1ba4:	dd 1f       	adc	r29, r29
    1ba6:	cc 0f       	add	r28, r28
    1ba8:	dd 1f       	adc	r29, r29
    1baa:	cc 0f       	add	r28, r28
    1bac:	dd 1f       	adc	r29, r29
    1bae:	c8 5a       	subi	r28, 0xA8	; 168
    1bb0:	dd 4d       	sbci	r29, 0xDD	; 221
    1bb2:	8a 89       	ldd	r24, Y+18	; 0x12
    1bb4:	9b 89       	ldd	r25, Y+19	; 0x13
    1bb6:	76 c0       	rjmp	.+236    	; 0x1ca4 <udd_ep_trans_complet+0x2be>
    1bb8:	fe 01       	movw	r30, r28
    1bba:	ee 0f       	add	r30, r30
    1bbc:	ff 1f       	adc	r31, r31
    1bbe:	ee 0f       	add	r30, r30
    1bc0:	ff 1f       	adc	r31, r31
    1bc2:	ee 0f       	add	r30, r30
    1bc4:	ff 1f       	adc	r31, r31
    1bc6:	e8 5a       	subi	r30, 0xA8	; 168
    1bc8:	fd 4d       	sbci	r31, 0xDD	; 221
    1bca:	42 89       	ldd	r20, Z+18	; 0x12
    1bcc:	53 89       	ldd	r21, Z+19	; 0x13
    1bce:	a4 16       	cp	r10, r20
    1bd0:	b5 06       	cpc	r11, r21
    1bd2:	09 f0       	breq	.+2      	; 0x1bd6 <udd_ep_trans_complet+0x1f0>
    1bd4:	67 c0       	rjmp	.+206    	; 0x1ca4 <udd_ep_trans_complet+0x2be>
    1bd6:	28 17       	cp	r18, r24
    1bd8:	39 07       	cpc	r19, r25
    1bda:	09 f4       	brne	.+2      	; 0x1bde <udd_ep_trans_complet+0x1f8>
    1bdc:	63 c0       	rjmp	.+198    	; 0x1ca4 <udd_ep_trans_complet+0x2be>
    1bde:	ac 01       	movw	r20, r24
    1be0:	42 1b       	sub	r20, r18
    1be2:	53 0b       	sbc	r21, r19
    1be4:	9a 01       	movw	r18, r20
    1be6:	21 15       	cp	r18, r1
    1be8:	54 e0       	ldi	r21, 0x04	; 4
    1bea:	35 07       	cpc	r19, r21
    1bec:	40 f0       	brcs	.+16     	; 0x1bfe <udd_ep_trans_complet+0x218>
    1bee:	2f ef       	ldi	r18, 0xFF	; 255
    1bf0:	33 e0       	ldi	r19, 0x03	; 3
    1bf2:	c9 01       	movw	r24, r18
    1bf4:	b4 01       	movw	r22, r8
    1bf6:	53 d5       	rcall	.+2726   	; 0x269e <__udivmodhi4>
    1bf8:	28 1b       	sub	r18, r24
    1bfa:	39 0b       	sbc	r19, r25
    1bfc:	05 c0       	rjmp	.+10     	; 0x1c08 <udd_ep_trans_complet+0x222>
    1bfe:	c9 01       	movw	r24, r18
    1c00:	b4 01       	movw	r22, r8
    1c02:	4d d5       	rcall	.+2714   	; 0x269e <__udivmodhi4>
    1c04:	28 1b       	sub	r18, r24
    1c06:	39 0b       	sbc	r19, r25
    1c08:	fe 01       	movw	r30, r28
    1c0a:	ee 0f       	add	r30, r30
    1c0c:	ff 1f       	adc	r31, r31
    1c0e:	ee 0f       	add	r30, r30
    1c10:	ff 1f       	adc	r31, r31
    1c12:	ee 0f       	add	r30, r30
    1c14:	ff 1f       	adc	r31, r31
    1c16:	e8 5a       	subi	r30, 0xA8	; 168
    1c18:	fd 4d       	sbci	r31, 0xDD	; 221
    1c1a:	16 86       	std	Z+14, r1	; 0x0e
    1c1c:	17 86       	std	Z+15, r1	; 0x0f
    1c1e:	28 15       	cp	r18, r8
    1c20:	39 05       	cpc	r19, r9
    1c22:	00 f5       	brcc	.+64     	; 0x1c64 <udd_ep_trans_complet+0x27e>
    1c24:	d8 01       	movw	r26, r16
    1c26:	8c 91       	ld	r24, X
    1c28:	84 60       	ori	r24, 0x04	; 4
    1c2a:	8c 93       	st	X, r24
    1c2c:	b0 e4       	ldi	r27, 0x40	; 64
    1c2e:	db 9e       	mul	r13, r27
    1c30:	c0 01       	movw	r24, r0
    1c32:	11 24       	eor	r1, r1
    1c34:	89 59       	subi	r24, 0x99	; 153
    1c36:	9e 4d       	sbci	r25, 0xDE	; 222
    1c38:	fe 01       	movw	r30, r28
    1c3a:	ee 0f       	add	r30, r30
    1c3c:	ff 1f       	adc	r31, r31
    1c3e:	ee 0f       	add	r30, r30
    1c40:	ff 1f       	adc	r31, r31
    1c42:	ee 0f       	add	r30, r30
    1c44:	ff 1f       	adc	r31, r31
    1c46:	e8 59       	subi	r30, 0x98	; 152
    1c48:	fd 4d       	sbci	r31, 0xDD	; 221
    1c4a:	80 83       	st	Z, r24
    1c4c:	91 83       	std	Z+1, r25	; 0x01
    1c4e:	cc 0f       	add	r28, r28
    1c50:	dd 1f       	adc	r29, r29
    1c52:	cc 0f       	add	r28, r28
    1c54:	dd 1f       	adc	r29, r29
    1c56:	cc 0f       	add	r28, r28
    1c58:	dd 1f       	adc	r29, r29
    1c5a:	c8 5a       	subi	r28, 0xA8	; 168
    1c5c:	dd 4d       	sbci	r29, 0xDD	; 221
    1c5e:	8a 8a       	std	Y+18, r8	; 0x12
    1c60:	9b 8a       	std	Y+19, r9	; 0x13
    1c62:	1c c0       	rjmp	.+56     	; 0x1c9c <udd_ep_trans_complet+0x2b6>
    1c64:	f8 01       	movw	r30, r16
    1c66:	41 81       	ldd	r20, Z+1	; 0x01
    1c68:	52 81       	ldd	r21, Z+2	; 0x02
    1c6a:	85 81       	ldd	r24, Z+5	; 0x05
    1c6c:	96 81       	ldd	r25, Z+6	; 0x06
    1c6e:	84 0f       	add	r24, r20
    1c70:	95 1f       	adc	r25, r21
    1c72:	fe 01       	movw	r30, r28
    1c74:	ee 0f       	add	r30, r30
    1c76:	ff 1f       	adc	r31, r31
    1c78:	ee 0f       	add	r30, r30
    1c7a:	ff 1f       	adc	r31, r31
    1c7c:	ee 0f       	add	r30, r30
    1c7e:	ff 1f       	adc	r31, r31
    1c80:	e8 59       	subi	r30, 0x98	; 152
    1c82:	fd 4d       	sbci	r31, 0xDD	; 221
    1c84:	80 83       	st	Z, r24
    1c86:	91 83       	std	Z+1, r25	; 0x01
    1c88:	cc 0f       	add	r28, r28
    1c8a:	dd 1f       	adc	r29, r29
    1c8c:	cc 0f       	add	r28, r28
    1c8e:	dd 1f       	adc	r29, r29
    1c90:	cc 0f       	add	r28, r28
    1c92:	dd 1f       	adc	r29, r29
    1c94:	c8 5a       	subi	r28, 0xA8	; 168
    1c96:	dd 4d       	sbci	r29, 0xDD	; 221
    1c98:	2a 8b       	std	Y+18, r18	; 0x12
    1c9a:	3b 8b       	std	Y+19, r19	; 0x13
    1c9c:	f7 01       	movw	r30, r14
    1c9e:	02 e0       	ldi	r16, 0x02	; 2
    1ca0:	06 93       	lac	Z, r16
    1ca2:	13 c0       	rjmp	.+38     	; 0x1cca <udd_ep_trans_complet+0x2e4>
    1ca4:	d8 01       	movw	r26, r16
    1ca6:	8c 91       	ld	r24, X
    1ca8:	80 ff       	sbrs	r24, 0
    1caa:	0f c0       	rjmp	.+30     	; 0x1cca <udd_ep_trans_complet+0x2e4>
    1cac:	8e 7f       	andi	r24, 0xFE	; 254
    1cae:	8c 93       	st	X, r24
    1cb0:	17 96       	adiw	r26, 0x07	; 7
    1cb2:	ed 91       	ld	r30, X+
    1cb4:	fc 91       	ld	r31, X
    1cb6:	18 97       	sbiw	r26, 0x08	; 8
    1cb8:	30 97       	sbiw	r30, 0x00	; 0
    1cba:	39 f0       	breq	.+14     	; 0x1cca <udd_ep_trans_complet+0x2e4>
    1cbc:	15 96       	adiw	r26, 0x05	; 5
    1cbe:	6d 91       	ld	r22, X+
    1cc0:	7c 91       	ld	r23, X
    1cc2:	16 97       	sbiw	r26, 0x06	; 6
    1cc4:	4d 2d       	mov	r20, r13
    1cc6:	80 e0       	ldi	r24, 0x00	; 0
    1cc8:	19 95       	eicall
    1cca:	df 91       	pop	r29
    1ccc:	cf 91       	pop	r28
    1cce:	1f 91       	pop	r17
    1cd0:	0f 91       	pop	r16
    1cd2:	ff 90       	pop	r15
    1cd4:	ef 90       	pop	r14
    1cd6:	df 90       	pop	r13
    1cd8:	bf 90       	pop	r11
    1cda:	af 90       	pop	r10
    1cdc:	9f 90       	pop	r9
    1cde:	8f 90       	pop	r8
    1ce0:	08 95       	ret

00001ce2 <udd_attach>:
    1ce2:	1f 93       	push	r17
    1ce4:	cf 93       	push	r28
    1ce6:	df 93       	push	r29
    1ce8:	1f 92       	push	r1
    1cea:	cd b7       	in	r28, 0x3d	; 61
    1cec:	de b7       	in	r29, 0x3e	; 62
    1cee:	8f b7       	in	r24, 0x3f	; 63
    1cf0:	89 83       	std	Y+1, r24	; 0x01
    1cf2:	f8 94       	cli
    1cf4:	19 81       	ldd	r17, Y+1	; 0x01
    1cf6:	81 e0       	ldi	r24, 0x01	; 1
    1cf8:	d5 dc       	rcall	.-1622   	; 0x16a4 <udd_sleep_mode>
    1cfa:	ea ec       	ldi	r30, 0xCA	; 202
    1cfc:	f4 e0       	ldi	r31, 0x04	; 4
    1cfe:	80 e4       	ldi	r24, 0x40	; 64
    1d00:	80 83       	st	Z, r24
    1d02:	80 e2       	ldi	r24, 0x20	; 32
    1d04:	80 83       	st	Z, r24
    1d06:	e1 ec       	ldi	r30, 0xC1	; 193
    1d08:	f4 e0       	ldi	r31, 0x04	; 4
    1d0a:	80 81       	ld	r24, Z
    1d0c:	81 60       	ori	r24, 0x01	; 1
    1d0e:	80 83       	st	Z, r24
    1d10:	a9 ec       	ldi	r26, 0xC9	; 201
    1d12:	b4 e0       	ldi	r27, 0x04	; 4
    1d14:	8c 91       	ld	r24, X
    1d16:	82 60       	ori	r24, 0x02	; 2
    1d18:	8c 93       	st	X, r24
    1d1a:	e8 ec       	ldi	r30, 0xC8	; 200
    1d1c:	f4 e0       	ldi	r31, 0x04	; 4
    1d1e:	80 81       	ld	r24, Z
    1d20:	80 64       	ori	r24, 0x40	; 64
    1d22:	80 83       	st	Z, r24
    1d24:	8c 91       	ld	r24, X
    1d26:	81 60       	ori	r24, 0x01	; 1
    1d28:	8c 93       	st	X, r24
    1d2a:	80 81       	ld	r24, Z
    1d2c:	80 68       	ori	r24, 0x80	; 128
    1d2e:	80 83       	st	Z, r24
    1d30:	1f bf       	out	0x3f, r17	; 63
    1d32:	0f 90       	pop	r0
    1d34:	df 91       	pop	r29
    1d36:	cf 91       	pop	r28
    1d38:	1f 91       	pop	r17
    1d3a:	08 95       	ret

00001d3c <udd_enable>:
    1d3c:	0f 93       	push	r16
    1d3e:	1f 93       	push	r17
    1d40:	cf 93       	push	r28
    1d42:	df 93       	push	r29
    1d44:	1f 92       	push	r1
    1d46:	1f 92       	push	r1
    1d48:	cd b7       	in	r28, 0x3d	; 61
    1d4a:	de b7       	in	r29, 0x3e	; 62
    1d4c:	00 e6       	ldi	r16, 0x60	; 96
    1d4e:	10 e0       	ldi	r17, 0x00	; 0
    1d50:	f8 01       	movw	r30, r16
    1d52:	10 82       	st	Z, r1
    1d54:	80 e3       	ldi	r24, 0x30	; 48
    1d56:	0e 94 e7 04 	call	0x9ce	; 0x9ce <sysclk_enable_usb>
    1d5a:	e0 ec       	ldi	r30, 0xC0	; 192
    1d5c:	f4 e0       	ldi	r31, 0x04	; 4
    1d5e:	80 81       	ld	r24, Z
    1d60:	80 64       	ori	r24, 0x40	; 64
    1d62:	80 83       	st	Z, r24
    1d64:	81 e0       	ldi	r24, 0x01	; 1
    1d66:	f8 01       	movw	r30, r16
    1d68:	80 83       	st	Z, r24
    1d6a:	8f b7       	in	r24, 0x3f	; 63
    1d6c:	8a 83       	std	Y+2, r24	; 0x02
    1d6e:	f8 94       	cli
    1d70:	1a 81       	ldd	r17, Y+2	; 0x02
    1d72:	e8 e5       	ldi	r30, 0x58	; 88
    1d74:	f2 e2       	ldi	r31, 0x22	; 34
    1d76:	15 86       	std	Z+13, r1	; 0x0d
    1d78:	15 8a       	std	Z+21, r1	; 0x15
    1d7a:	15 8e       	std	Z+29, r1	; 0x1d
    1d7c:	15 a2       	std	Z+37, r1	; 0x25
    1d7e:	15 a6       	std	Z+45, r1	; 0x2d
    1d80:	15 aa       	std	Z+53, r1	; 0x35
    1d82:	e7 e2       	ldi	r30, 0x27	; 39
    1d84:	f2 e2       	ldi	r31, 0x22	; 34
    1d86:	80 81       	ld	r24, Z
    1d88:	8e 7f       	andi	r24, 0xFE	; 254
    1d8a:	80 83       	st	Z, r24
    1d8c:	e0 e3       	ldi	r30, 0x30	; 48
    1d8e:	f2 e2       	ldi	r31, 0x22	; 34
    1d90:	80 81       	ld	r24, Z
    1d92:	8e 7f       	andi	r24, 0xFE	; 254
    1d94:	80 83       	st	Z, r24
    1d96:	e9 e3       	ldi	r30, 0x39	; 57
    1d98:	f2 e2       	ldi	r31, 0x22	; 34
    1d9a:	80 81       	ld	r24, Z
    1d9c:	8e 7f       	andi	r24, 0xFE	; 254
    1d9e:	80 83       	st	Z, r24
    1da0:	e2 e4       	ldi	r30, 0x42	; 66
    1da2:	f2 e2       	ldi	r31, 0x22	; 34
    1da4:	80 81       	ld	r24, Z
    1da6:	8e 7f       	andi	r24, 0xFE	; 254
    1da8:	80 83       	st	Z, r24
    1daa:	6a e1       	ldi	r22, 0x1A	; 26
    1dac:	70 e0       	ldi	r23, 0x00	; 0
    1dae:	82 e0       	ldi	r24, 0x02	; 2
    1db0:	69 dc       	rcall	.-1838   	; 0x1684 <nvm_read_byte>
    1db2:	8f 3f       	cpi	r24, 0xFF	; 255
    1db4:	19 f0       	breq	.+6      	; 0x1dbc <udd_enable+0x80>
    1db6:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7be4fa>
    1dba:	03 c0       	rjmp	.+6      	; 0x1dc2 <udd_enable+0x86>
    1dbc:	8f e1       	ldi	r24, 0x1F	; 31
    1dbe:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7be4fa>
    1dc2:	6b e1       	ldi	r22, 0x1B	; 27
    1dc4:	70 e0       	ldi	r23, 0x00	; 0
    1dc6:	82 e0       	ldi	r24, 0x02	; 2
    1dc8:	5d dc       	rcall	.-1862   	; 0x1684 <nvm_read_byte>
    1dca:	8f 3f       	cpi	r24, 0xFF	; 255
    1dcc:	19 f0       	breq	.+6      	; 0x1dd4 <udd_enable+0x98>
    1dce:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7be4fb>
    1dd2:	03 c0       	rjmp	.+6      	; 0x1dda <udd_enable+0x9e>
    1dd4:	8f e1       	ldi	r24, 0x1F	; 31
    1dd6:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7be4fb>
    1dda:	e0 ec       	ldi	r30, 0xC0	; 192
    1ddc:	f4 e0       	ldi	r31, 0x04	; 4
    1dde:	80 81       	ld	r24, Z
    1de0:	82 60       	ori	r24, 0x02	; 2
    1de2:	80 83       	st	Z, r24
    1de4:	80 81       	ld	r24, Z
    1de6:	80 68       	ori	r24, 0x80	; 128
    1de8:	80 83       	st	Z, r24
    1dea:	80 81       	ld	r24, Z
    1dec:	80 61       	ori	r24, 0x10	; 16
    1dee:	80 83       	st	Z, r24
    1df0:	84 e6       	ldi	r24, 0x64	; 100
    1df2:	92 e2       	ldi	r25, 0x22	; 34
    1df4:	86 83       	std	Z+6, r24	; 0x06
    1df6:	97 83       	std	Z+7, r25	; 0x07
    1df8:	80 81       	ld	r24, Z
    1dfa:	80 62       	ori	r24, 0x20	; 32
    1dfc:	80 83       	st	Z, r24
    1dfe:	8f ef       	ldi	r24, 0xFF	; 255
    1e00:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7be4c5>
    1e04:	e8 ec       	ldi	r30, 0xC8	; 200
    1e06:	f4 e0       	ldi	r31, 0x04	; 4
    1e08:	80 81       	ld	r24, Z
    1e0a:	81 60       	ori	r24, 0x01	; 1
    1e0c:	80 83       	st	Z, r24
    1e0e:	10 92 98 22 	sts	0x2298, r1	; 0x802298 <udd_b_idle>
    1e12:	80 91 a3 22 	lds	r24, 0x22A3	; 0x8022a3 <sleepmgr_locks+0x5>
    1e16:	8f 3f       	cpi	r24, 0xFF	; 255
    1e18:	09 f4       	brne	.+2      	; 0x1e1c <udd_enable+0xe0>
    1e1a:	ff cf       	rjmp	.-2      	; 0x1e1a <udd_enable+0xde>
    1e1c:	8f b7       	in	r24, 0x3f	; 63
    1e1e:	89 83       	std	Y+1, r24	; 0x01
    1e20:	f8 94       	cli
    1e22:	99 81       	ldd	r25, Y+1	; 0x01
    1e24:	ee e9       	ldi	r30, 0x9E	; 158
    1e26:	f2 e2       	ldi	r31, 0x22	; 34
    1e28:	85 81       	ldd	r24, Z+5	; 0x05
    1e2a:	8f 5f       	subi	r24, 0xFF	; 255
    1e2c:	85 83       	std	Z+5, r24	; 0x05
    1e2e:	9f bf       	out	0x3f, r25	; 63
    1e30:	58 df       	rcall	.-336    	; 0x1ce2 <udd_attach>
    1e32:	1f bf       	out	0x3f, r17	; 63
    1e34:	0f 90       	pop	r0
    1e36:	0f 90       	pop	r0
    1e38:	df 91       	pop	r29
    1e3a:	cf 91       	pop	r28
    1e3c:	1f 91       	pop	r17
    1e3e:	0f 91       	pop	r16
    1e40:	08 95       	ret

00001e42 <udd_set_address>:
    1e42:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7be4c3>
    1e46:	08 95       	ret

00001e48 <udd_getaddress>:
    1e48:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7be4c3>
    1e4c:	08 95       	ret

00001e4e <udd_get_frame_number>:
    1e4e:	80 91 94 22 	lds	r24, 0x2294	; 0x802294 <udd_sram+0x3c>
    1e52:	90 91 95 22 	lds	r25, 0x2295	; 0x802295 <udd_sram+0x3d>
    1e56:	08 95       	ret

00001e58 <udd_set_setup_payload>:
    1e58:	e4 ea       	ldi	r30, 0xA4	; 164
    1e5a:	f2 e2       	ldi	r31, 0x22	; 34
    1e5c:	80 87       	std	Z+8, r24	; 0x08
    1e5e:	91 87       	std	Z+9, r25	; 0x09
    1e60:	62 87       	std	Z+10, r22	; 0x0a
    1e62:	73 87       	std	Z+11, r23	; 0x0b
    1e64:	08 95       	ret

00001e66 <udd_ep_alloc>:
    1e66:	28 2f       	mov	r18, r24
    1e68:	2f 70       	andi	r18, 0x0F	; 15
    1e6a:	30 e0       	ldi	r19, 0x00	; 0
    1e6c:	22 0f       	add	r18, r18
    1e6e:	33 1f       	adc	r19, r19
    1e70:	08 2e       	mov	r0, r24
    1e72:	00 0c       	add	r0, r0
    1e74:	99 0b       	sbc	r25, r25
    1e76:	88 27       	eor	r24, r24
    1e78:	99 0f       	add	r25, r25
    1e7a:	88 1f       	adc	r24, r24
    1e7c:	99 27       	eor	r25, r25
    1e7e:	82 0f       	add	r24, r18
    1e80:	93 1f       	adc	r25, r19
    1e82:	fc 01       	movw	r30, r24
    1e84:	ee 0f       	add	r30, r30
    1e86:	ff 1f       	adc	r31, r31
    1e88:	ee 0f       	add	r30, r30
    1e8a:	ff 1f       	adc	r31, r31
    1e8c:	ee 0f       	add	r30, r30
    1e8e:	ff 1f       	adc	r31, r31
    1e90:	e8 5a       	subi	r30, 0xA8	; 168
    1e92:	fd 4d       	sbci	r31, 0xDD	; 221
    1e94:	25 85       	ldd	r18, Z+13	; 0x0d
    1e96:	20 7c       	andi	r18, 0xC0	; 192
    1e98:	09 f0       	breq	.+2      	; 0x1e9c <udd_ep_alloc+0x36>
    1e9a:	69 c0       	rjmp	.+210    	; 0x1f6e <udd_ep_alloc+0x108>
    1e9c:	63 70       	andi	r22, 0x03	; 3
    1e9e:	61 30       	cpi	r22, 0x01	; 1
    1ea0:	11 f0       	breq	.+4      	; 0x1ea6 <udd_ep_alloc+0x40>
    1ea2:	18 f4       	brcc	.+6      	; 0x1eaa <udd_ep_alloc+0x44>
    1ea4:	04 c0       	rjmp	.+8      	; 0x1eae <udd_ep_alloc+0x48>
    1ea6:	60 ec       	ldi	r22, 0xC0	; 192
    1ea8:	03 c0       	rjmp	.+6      	; 0x1eb0 <udd_ep_alloc+0x4a>
    1eaa:	60 e8       	ldi	r22, 0x80	; 128
    1eac:	01 c0       	rjmp	.+2      	; 0x1eb0 <udd_ep_alloc+0x4a>
    1eae:	60 e4       	ldi	r22, 0x40	; 64
    1eb0:	40 38       	cpi	r20, 0x80	; 128
    1eb2:	51 05       	cpc	r21, r1
    1eb4:	e9 f0       	breq	.+58     	; 0x1ef0 <udd_ep_alloc+0x8a>
    1eb6:	50 f4       	brcc	.+20     	; 0x1ecc <udd_ep_alloc+0x66>
    1eb8:	40 32       	cpi	r20, 0x20	; 32
    1eba:	51 05       	cpc	r21, r1
    1ebc:	a9 f0       	breq	.+42     	; 0x1ee8 <udd_ep_alloc+0x82>
    1ebe:	40 34       	cpi	r20, 0x40	; 64
    1ec0:	51 05       	cpc	r21, r1
    1ec2:	a1 f0       	breq	.+40     	; 0x1eec <udd_ep_alloc+0x86>
    1ec4:	40 31       	cpi	r20, 0x10	; 16
    1ec6:	51 05       	cpc	r21, r1
    1ec8:	d9 f4       	brne	.+54     	; 0x1f00 <udd_ep_alloc+0x9a>
    1eca:	0c c0       	rjmp	.+24     	; 0x1ee4 <udd_ep_alloc+0x7e>
    1ecc:	41 15       	cp	r20, r1
    1ece:	22 e0       	ldi	r18, 0x02	; 2
    1ed0:	52 07       	cpc	r21, r18
    1ed2:	91 f0       	breq	.+36     	; 0x1ef8 <udd_ep_alloc+0x92>
    1ed4:	4f 3f       	cpi	r20, 0xFF	; 255
    1ed6:	23 e0       	ldi	r18, 0x03	; 3
    1ed8:	52 07       	cpc	r21, r18
    1eda:	81 f0       	breq	.+32     	; 0x1efc <udd_ep_alloc+0x96>
    1edc:	41 15       	cp	r20, r1
    1ede:	51 40       	sbci	r21, 0x01	; 1
    1ee0:	79 f4       	brne	.+30     	; 0x1f00 <udd_ep_alloc+0x9a>
    1ee2:	08 c0       	rjmp	.+16     	; 0x1ef4 <udd_ep_alloc+0x8e>
    1ee4:	21 e0       	ldi	r18, 0x01	; 1
    1ee6:	0d c0       	rjmp	.+26     	; 0x1f02 <udd_ep_alloc+0x9c>
    1ee8:	22 e0       	ldi	r18, 0x02	; 2
    1eea:	0b c0       	rjmp	.+22     	; 0x1f02 <udd_ep_alloc+0x9c>
    1eec:	23 e0       	ldi	r18, 0x03	; 3
    1eee:	09 c0       	rjmp	.+18     	; 0x1f02 <udd_ep_alloc+0x9c>
    1ef0:	24 e0       	ldi	r18, 0x04	; 4
    1ef2:	07 c0       	rjmp	.+14     	; 0x1f02 <udd_ep_alloc+0x9c>
    1ef4:	25 e0       	ldi	r18, 0x05	; 5
    1ef6:	05 c0       	rjmp	.+10     	; 0x1f02 <udd_ep_alloc+0x9c>
    1ef8:	26 e0       	ldi	r18, 0x06	; 6
    1efa:	03 c0       	rjmp	.+6      	; 0x1f02 <udd_ep_alloc+0x9c>
    1efc:	27 e0       	ldi	r18, 0x07	; 7
    1efe:	01 c0       	rjmp	.+2      	; 0x1f02 <udd_ep_alloc+0x9c>
    1f00:	20 e0       	ldi	r18, 0x00	; 0
    1f02:	fc 01       	movw	r30, r24
    1f04:	ee 0f       	add	r30, r30
    1f06:	ff 1f       	adc	r31, r31
    1f08:	ee 0f       	add	r30, r30
    1f0a:	ff 1f       	adc	r31, r31
    1f0c:	ee 0f       	add	r30, r30
    1f0e:	ff 1f       	adc	r31, r31
    1f10:	e8 5a       	subi	r30, 0xA8	; 168
    1f12:	fd 4d       	sbci	r31, 0xDD	; 221
    1f14:	15 86       	std	Z+13, r1	; 0x0d
    1f16:	36 e0       	ldi	r19, 0x06	; 6
    1f18:	34 87       	std	Z+12, r19	; 0x0c
    1f1a:	26 2b       	or	r18, r22
    1f1c:	25 87       	std	Z+13, r18	; 0x0d
    1f1e:	fc 01       	movw	r30, r24
    1f20:	ee 0f       	add	r30, r30
    1f22:	ff 1f       	adc	r31, r31
    1f24:	ee 0f       	add	r30, r30
    1f26:	ff 1f       	adc	r31, r31
    1f28:	ee 0f       	add	r30, r30
    1f2a:	ff 1f       	adc	r31, r31
    1f2c:	e8 5a       	subi	r30, 0xA8	; 168
    1f2e:	fd 4d       	sbci	r31, 0xDD	; 221
    1f30:	25 85       	ldd	r18, Z+13	; 0x0d
    1f32:	20 7c       	andi	r18, 0xC0	; 192
    1f34:	20 3c       	cpi	r18, 0xC0	; 192
    1f36:	69 f4       	brne	.+26     	; 0x1f52 <udd_ep_alloc+0xec>
    1f38:	fc 01       	movw	r30, r24
    1f3a:	ee 0f       	add	r30, r30
    1f3c:	ff 1f       	adc	r31, r31
    1f3e:	ee 0f       	add	r30, r30
    1f40:	ff 1f       	adc	r31, r31
    1f42:	ee 0f       	add	r30, r30
    1f44:	ff 1f       	adc	r31, r31
    1f46:	e8 5a       	subi	r30, 0xA8	; 168
    1f48:	fd 4d       	sbci	r31, 0xDD	; 221
    1f4a:	25 85       	ldd	r18, Z+13	; 0x0d
    1f4c:	27 70       	andi	r18, 0x07	; 7
    1f4e:	27 30       	cpi	r18, 0x07	; 7
    1f50:	81 f0       	breq	.+32     	; 0x1f72 <udd_ep_alloc+0x10c>
    1f52:	88 0f       	add	r24, r24
    1f54:	99 1f       	adc	r25, r25
    1f56:	88 0f       	add	r24, r24
    1f58:	99 1f       	adc	r25, r25
    1f5a:	88 0f       	add	r24, r24
    1f5c:	99 1f       	adc	r25, r25
    1f5e:	fc 01       	movw	r30, r24
    1f60:	e8 5a       	subi	r30, 0xA8	; 168
    1f62:	fd 4d       	sbci	r31, 0xDD	; 221
    1f64:	85 85       	ldd	r24, Z+13	; 0x0d
    1f66:	80 62       	ori	r24, 0x20	; 32
    1f68:	85 87       	std	Z+13, r24	; 0x0d
    1f6a:	81 e0       	ldi	r24, 0x01	; 1
    1f6c:	08 95       	ret
    1f6e:	80 e0       	ldi	r24, 0x00	; 0
    1f70:	08 95       	ret
    1f72:	81 e0       	ldi	r24, 0x01	; 1
    1f74:	08 95       	ret

00001f76 <udd_ep_is_halted>:
    1f76:	e8 2f       	mov	r30, r24
    1f78:	ef 70       	andi	r30, 0x0F	; 15
    1f7a:	f0 e0       	ldi	r31, 0x00	; 0
    1f7c:	ee 0f       	add	r30, r30
    1f7e:	ff 1f       	adc	r31, r31
    1f80:	08 2e       	mov	r0, r24
    1f82:	00 0c       	add	r0, r0
    1f84:	99 0b       	sbc	r25, r25
    1f86:	88 27       	eor	r24, r24
    1f88:	99 0f       	add	r25, r25
    1f8a:	88 1f       	adc	r24, r24
    1f8c:	99 27       	eor	r25, r25
    1f8e:	e8 0f       	add	r30, r24
    1f90:	f9 1f       	adc	r31, r25
    1f92:	ee 0f       	add	r30, r30
    1f94:	ff 1f       	adc	r31, r31
    1f96:	ee 0f       	add	r30, r30
    1f98:	ff 1f       	adc	r31, r31
    1f9a:	ee 0f       	add	r30, r30
    1f9c:	ff 1f       	adc	r31, r31
    1f9e:	e8 5a       	subi	r30, 0xA8	; 168
    1fa0:	fd 4d       	sbci	r31, 0xDD	; 221
    1fa2:	85 85       	ldd	r24, Z+13	; 0x0d
    1fa4:	82 fb       	bst	r24, 2
    1fa6:	88 27       	eor	r24, r24
    1fa8:	80 f9       	bld	r24, 0
    1faa:	08 95       	ret

00001fac <udd_ep_clear_halt>:
    1fac:	0f 93       	push	r16
    1fae:	28 2f       	mov	r18, r24
    1fb0:	2f 70       	andi	r18, 0x0F	; 15
    1fb2:	30 e0       	ldi	r19, 0x00	; 0
    1fb4:	a9 01       	movw	r20, r18
    1fb6:	44 0f       	add	r20, r20
    1fb8:	55 1f       	adc	r21, r21
    1fba:	28 2f       	mov	r18, r24
    1fbc:	08 2e       	mov	r0, r24
    1fbe:	00 0c       	add	r0, r0
    1fc0:	33 0b       	sbc	r19, r19
    1fc2:	22 27       	eor	r18, r18
    1fc4:	33 0f       	add	r19, r19
    1fc6:	22 1f       	adc	r18, r18
    1fc8:	33 27       	eor	r19, r19
    1fca:	24 0f       	add	r18, r20
    1fcc:	35 1f       	adc	r19, r21
    1fce:	a9 01       	movw	r20, r18
    1fd0:	44 0f       	add	r20, r20
    1fd2:	55 1f       	adc	r21, r21
    1fd4:	44 0f       	add	r20, r20
    1fd6:	55 1f       	adc	r21, r21
    1fd8:	44 0f       	add	r20, r20
    1fda:	55 1f       	adc	r21, r21
    1fdc:	fa 01       	movw	r30, r20
    1fde:	ec 59       	subi	r30, 0x9C	; 156
    1fe0:	fd 4d       	sbci	r31, 0xDD	; 221
    1fe2:	01 e0       	ldi	r16, 0x01	; 1
    1fe4:	06 93       	lac	Z, r16
    1fe6:	fa 01       	movw	r30, r20
    1fe8:	e8 5a       	subi	r30, 0xA8	; 168
    1fea:	fd 4d       	sbci	r31, 0xDD	; 221
    1fec:	95 85       	ldd	r25, Z+13	; 0x0d
    1fee:	92 ff       	sbrs	r25, 2
    1ff0:	11 c0       	rjmp	.+34     	; 0x2014 <udd_ep_clear_halt+0x68>
    1ff2:	fa 01       	movw	r30, r20
    1ff4:	e8 5a       	subi	r30, 0xA8	; 168
    1ff6:	fd 4d       	sbci	r31, 0xDD	; 221
    1ff8:	95 85       	ldd	r25, Z+13	; 0x0d
    1ffa:	9b 7f       	andi	r25, 0xFB	; 251
    1ffc:	95 87       	std	Z+13, r25	; 0x0d
    1ffe:	67 dc       	rcall	.-1842   	; 0x18ce <udd_ep_get_job>
    2000:	fc 01       	movw	r30, r24
    2002:	80 81       	ld	r24, Z
    2004:	80 ff       	sbrs	r24, 0
    2006:	06 c0       	rjmp	.+12     	; 0x2014 <udd_ep_clear_halt+0x68>
    2008:	8e 7f       	andi	r24, 0xFE	; 254
    200a:	80 83       	st	Z, r24
    200c:	07 80       	ldd	r0, Z+7	; 0x07
    200e:	f0 85       	ldd	r31, Z+8	; 0x08
    2010:	e0 2d       	mov	r30, r0
    2012:	19 95       	eicall
    2014:	81 e0       	ldi	r24, 0x01	; 1
    2016:	0f 91       	pop	r16
    2018:	08 95       	ret

0000201a <udd_ep_run>:
    201a:	6f 92       	push	r6
    201c:	7f 92       	push	r7
    201e:	8f 92       	push	r8
    2020:	9f 92       	push	r9
    2022:	af 92       	push	r10
    2024:	bf 92       	push	r11
    2026:	cf 92       	push	r12
    2028:	df 92       	push	r13
    202a:	ef 92       	push	r14
    202c:	ff 92       	push	r15
    202e:	0f 93       	push	r16
    2030:	1f 93       	push	r17
    2032:	cf 93       	push	r28
    2034:	df 93       	push	r29
    2036:	1f 92       	push	r1
    2038:	cd b7       	in	r28, 0x3d	; 61
    203a:	de b7       	in	r29, 0x3e	; 62
    203c:	78 2e       	mov	r7, r24
    203e:	66 2e       	mov	r6, r22
    2040:	4a 01       	movw	r8, r20
    2042:	59 01       	movw	r10, r18
    2044:	44 dc       	rcall	.-1912   	; 0x18ce <udd_ep_get_job>
    2046:	6c 01       	movw	r12, r24
    2048:	27 2d       	mov	r18, r7
    204a:	87 2d       	mov	r24, r7
    204c:	8f 70       	andi	r24, 0x0F	; 15
    204e:	e8 2e       	mov	r14, r24
    2050:	f1 2c       	mov	r15, r1
    2052:	c7 01       	movw	r24, r14
    2054:	88 0f       	add	r24, r24
    2056:	99 1f       	adc	r25, r25
    2058:	e7 2c       	mov	r14, r7
    205a:	07 2c       	mov	r0, r7
    205c:	00 0c       	add	r0, r0
    205e:	ff 08       	sbc	r15, r15
    2060:	ee 24       	eor	r14, r14
    2062:	ff 0c       	add	r15, r15
    2064:	ee 1c       	adc	r14, r14
    2066:	ff 24       	eor	r15, r15
    2068:	e8 0e       	add	r14, r24
    206a:	f9 1e       	adc	r15, r25
    206c:	f7 01       	movw	r30, r14
    206e:	ee 0f       	add	r30, r30
    2070:	ff 1f       	adc	r31, r31
    2072:	ee 0f       	add	r30, r30
    2074:	ff 1f       	adc	r31, r31
    2076:	ee 0f       	add	r30, r30
    2078:	ff 1f       	adc	r31, r31
    207a:	e8 5a       	subi	r30, 0xA8	; 168
    207c:	fd 4d       	sbci	r31, 0xDD	; 221
    207e:	85 85       	ldd	r24, Z+13	; 0x0d
    2080:	80 7c       	andi	r24, 0xC0	; 192
    2082:	09 f4       	brne	.+2      	; 0x2086 <udd_ep_run+0x6c>
    2084:	81 c0       	rjmp	.+258    	; 0x2188 <udd_ep_run+0x16e>
    2086:	f7 01       	movw	r30, r14
    2088:	ee 0f       	add	r30, r30
    208a:	ff 1f       	adc	r31, r31
    208c:	ee 0f       	add	r30, r30
    208e:	ff 1f       	adc	r31, r31
    2090:	ee 0f       	add	r30, r30
    2092:	ff 1f       	adc	r31, r31
    2094:	e8 5a       	subi	r30, 0xA8	; 168
    2096:	fd 4d       	sbci	r31, 0xDD	; 221
    2098:	85 85       	ldd	r24, Z+13	; 0x0d
    209a:	80 7c       	andi	r24, 0xC0	; 192
    209c:	80 3c       	cpi	r24, 0xC0	; 192
    209e:	61 f0       	breq	.+24     	; 0x20b8 <udd_ep_run+0x9e>
    20a0:	f7 01       	movw	r30, r14
    20a2:	ee 0f       	add	r30, r30
    20a4:	ff 1f       	adc	r31, r31
    20a6:	ee 0f       	add	r30, r30
    20a8:	ff 1f       	adc	r31, r31
    20aa:	ee 0f       	add	r30, r30
    20ac:	ff 1f       	adc	r31, r31
    20ae:	e8 5a       	subi	r30, 0xA8	; 168
    20b0:	fd 4d       	sbci	r31, 0xDD	; 221
    20b2:	85 85       	ldd	r24, Z+13	; 0x0d
    20b4:	82 fd       	sbrc	r24, 2
    20b6:	6a c0       	rjmp	.+212    	; 0x218c <udd_ep_run+0x172>
    20b8:	8f b7       	in	r24, 0x3f	; 63
    20ba:	89 83       	std	Y+1, r24	; 0x01
    20bc:	f8 94       	cli
    20be:	89 81       	ldd	r24, Y+1	; 0x01
    20c0:	f6 01       	movw	r30, r12
    20c2:	90 81       	ld	r25, Z
    20c4:	90 ff       	sbrs	r25, 0
    20c6:	03 c0       	rjmp	.+6      	; 0x20ce <udd_ep_run+0xb4>
    20c8:	8f bf       	out	0x3f, r24	; 63
    20ca:	80 e0       	ldi	r24, 0x00	; 0
    20cc:	60 c0       	rjmp	.+192    	; 0x218e <udd_ep_run+0x174>
    20ce:	f6 01       	movw	r30, r12
    20d0:	90 81       	ld	r25, Z
    20d2:	91 60       	ori	r25, 0x01	; 1
    20d4:	90 83       	st	Z, r25
    20d6:	8f bf       	out	0x3f, r24	; 63
    20d8:	81 82       	std	Z+1, r8	; 0x01
    20da:	92 82       	std	Z+2, r9	; 0x02
    20dc:	a3 82       	std	Z+3, r10	; 0x03
    20de:	b4 82       	std	Z+4, r11	; 0x04
    20e0:	15 82       	std	Z+5, r1	; 0x05
    20e2:	16 82       	std	Z+6, r1	; 0x06
    20e4:	07 83       	std	Z+7, r16	; 0x07
    20e6:	10 87       	std	Z+8, r17	; 0x08
    20e8:	61 10       	cpse	r6, r1
    20ea:	06 c0       	rjmp	.+12     	; 0x20f8 <udd_ep_run+0xde>
    20ec:	91 e0       	ldi	r25, 0x01	; 1
    20ee:	a1 14       	cp	r10, r1
    20f0:	b1 04       	cpc	r11, r1
    20f2:	19 f0       	breq	.+6      	; 0x20fa <udd_ep_run+0xe0>
    20f4:	90 e0       	ldi	r25, 0x00	; 0
    20f6:	01 c0       	rjmp	.+2      	; 0x20fa <udd_ep_run+0xe0>
    20f8:	91 e0       	ldi	r25, 0x01	; 1
    20fa:	f6 01       	movw	r30, r12
    20fc:	80 81       	ld	r24, Z
    20fe:	90 fb       	bst	r25, 0
    2100:	81 f9       	bld	r24, 1
    2102:	8b 7f       	andi	r24, 0xFB	; 251
    2104:	80 83       	st	Z, r24
    2106:	22 23       	and	r18, r18
    2108:	64 f4       	brge	.+24     	; 0x2122 <udd_ep_run+0x108>
    210a:	f7 01       	movw	r30, r14
    210c:	ee 0f       	add	r30, r30
    210e:	ff 1f       	adc	r31, r31
    2110:	ee 0f       	add	r30, r30
    2112:	ff 1f       	adc	r31, r31
    2114:	ee 0f       	add	r30, r30
    2116:	ff 1f       	adc	r31, r31
    2118:	e8 5a       	subi	r30, 0xA8	; 168
    211a:	fd 4d       	sbci	r31, 0xDD	; 221
    211c:	12 8a       	std	Z+18, r1	; 0x12
    211e:	13 8a       	std	Z+19, r1	; 0x13
    2120:	2f c0       	rjmp	.+94     	; 0x2180 <udd_ep_run+0x166>
    2122:	f7 01       	movw	r30, r14
    2124:	ee 0f       	add	r30, r30
    2126:	ff 1f       	adc	r31, r31
    2128:	ee 0f       	add	r30, r30
    212a:	ff 1f       	adc	r31, r31
    212c:	ee 0f       	add	r30, r30
    212e:	ff 1f       	adc	r31, r31
    2130:	e8 5a       	subi	r30, 0xA8	; 168
    2132:	fd 4d       	sbci	r31, 0xDD	; 221
    2134:	85 85       	ldd	r24, Z+13	; 0x0d
    2136:	80 7c       	andi	r24, 0xC0	; 192
    2138:	80 3c       	cpi	r24, 0xC0	; 192
    213a:	a9 f4       	brne	.+42     	; 0x2166 <udd_ep_run+0x14c>
    213c:	c7 01       	movw	r24, r14
    213e:	88 0f       	add	r24, r24
    2140:	99 1f       	adc	r25, r25
    2142:	88 0f       	add	r24, r24
    2144:	99 1f       	adc	r25, r25
    2146:	88 0f       	add	r24, r24
    2148:	99 1f       	adc	r25, r25
    214a:	8c 59       	subi	r24, 0x9C	; 156
    214c:	9d 4d       	sbci	r25, 0xDD	; 221
    214e:	97 db       	rcall	.-2258   	; 0x187e <udd_ep_get_size>
    2150:	bc 01       	movw	r22, r24
    2152:	c5 01       	movw	r24, r10
    2154:	a4 d2       	rcall	.+1352   	; 0x269e <__udivmodhi4>
    2156:	89 2b       	or	r24, r25
    2158:	31 f0       	breq	.+12     	; 0x2166 <udd_ep_run+0x14c>
    215a:	f6 01       	movw	r30, r12
    215c:	80 81       	ld	r24, Z
    215e:	8e 7f       	andi	r24, 0xFE	; 254
    2160:	80 83       	st	Z, r24
    2162:	80 e0       	ldi	r24, 0x00	; 0
    2164:	14 c0       	rjmp	.+40     	; 0x218e <udd_ep_run+0x174>
    2166:	f7 01       	movw	r30, r14
    2168:	ee 0f       	add	r30, r30
    216a:	ff 1f       	adc	r31, r31
    216c:	ee 0f       	add	r30, r30
    216e:	ff 1f       	adc	r31, r31
    2170:	ee 0f       	add	r30, r30
    2172:	ff 1f       	adc	r31, r31
    2174:	e8 5a       	subi	r30, 0xA8	; 168
    2176:	fd 4d       	sbci	r31, 0xDD	; 221
    2178:	16 86       	std	Z+14, r1	; 0x0e
    217a:	17 86       	std	Z+15, r1	; 0x0f
    217c:	12 8a       	std	Z+18, r1	; 0x12
    217e:	13 8a       	std	Z+19, r1	; 0x13
    2180:	87 2d       	mov	r24, r7
    2182:	31 dc       	rcall	.-1950   	; 0x19e6 <udd_ep_trans_complet>
    2184:	81 e0       	ldi	r24, 0x01	; 1
    2186:	03 c0       	rjmp	.+6      	; 0x218e <udd_ep_run+0x174>
    2188:	80 e0       	ldi	r24, 0x00	; 0
    218a:	01 c0       	rjmp	.+2      	; 0x218e <udd_ep_run+0x174>
    218c:	80 e0       	ldi	r24, 0x00	; 0
    218e:	0f 90       	pop	r0
    2190:	df 91       	pop	r29
    2192:	cf 91       	pop	r28
    2194:	1f 91       	pop	r17
    2196:	0f 91       	pop	r16
    2198:	ff 90       	pop	r15
    219a:	ef 90       	pop	r14
    219c:	df 90       	pop	r13
    219e:	cf 90       	pop	r12
    21a0:	bf 90       	pop	r11
    21a2:	af 90       	pop	r10
    21a4:	9f 90       	pop	r9
    21a6:	8f 90       	pop	r8
    21a8:	7f 90       	pop	r7
    21aa:	6f 90       	pop	r6
    21ac:	08 95       	ret

000021ae <udd_ep_abort>:
    21ae:	ff 92       	push	r15
    21b0:	0f 93       	push	r16
    21b2:	1f 93       	push	r17
    21b4:	cf 93       	push	r28
    21b6:	df 93       	push	r29
    21b8:	18 2f       	mov	r17, r24
    21ba:	c8 2f       	mov	r28, r24
    21bc:	cf 70       	andi	r28, 0x0F	; 15
    21be:	d0 e0       	ldi	r29, 0x00	; 0
    21c0:	ce 01       	movw	r24, r28
    21c2:	88 0f       	add	r24, r24
    21c4:	99 1f       	adc	r25, r25
    21c6:	c1 2f       	mov	r28, r17
    21c8:	01 2e       	mov	r0, r17
    21ca:	00 0c       	add	r0, r0
    21cc:	dd 0b       	sbc	r29, r29
    21ce:	cc 27       	eor	r28, r28
    21d0:	dd 0f       	add	r29, r29
    21d2:	cc 1f       	adc	r28, r28
    21d4:	dd 27       	eor	r29, r29
    21d6:	c8 0f       	add	r28, r24
    21d8:	d9 1f       	adc	r29, r25
    21da:	81 2f       	mov	r24, r17
    21dc:	78 db       	rcall	.-2320   	; 0x18ce <udd_ep_get_job>
    21de:	dc 01       	movw	r26, r24
    21e0:	fe 01       	movw	r30, r28
    21e2:	ee 0f       	add	r30, r30
    21e4:	ff 1f       	adc	r31, r31
    21e6:	ee 0f       	add	r30, r30
    21e8:	ff 1f       	adc	r31, r31
    21ea:	ee 0f       	add	r30, r30
    21ec:	ff 1f       	adc	r31, r31
    21ee:	ec 59       	subi	r30, 0x9C	; 156
    21f0:	fd 4d       	sbci	r31, 0xDD	; 221
    21f2:	02 e0       	ldi	r16, 0x02	; 2
    21f4:	05 93       	las	Z, r16
    21f6:	8c 91       	ld	r24, X
    21f8:	80 ff       	sbrs	r24, 0
    21fa:	22 c0       	rjmp	.+68     	; 0x2240 <udd_ep_abort+0x92>
    21fc:	8e 7f       	andi	r24, 0xFE	; 254
    21fe:	8c 93       	st	X, r24
    2200:	17 96       	adiw	r26, 0x07	; 7
    2202:	ed 91       	ld	r30, X+
    2204:	fc 91       	ld	r31, X
    2206:	18 97       	sbiw	r26, 0x08	; 8
    2208:	30 97       	sbiw	r30, 0x00	; 0
    220a:	d1 f0       	breq	.+52     	; 0x2240 <udd_ep_abort+0x92>
    220c:	11 23       	and	r17, r17
    220e:	5c f4       	brge	.+22     	; 0x2226 <udd_ep_abort+0x78>
    2210:	cc 0f       	add	r28, r28
    2212:	dd 1f       	adc	r29, r29
    2214:	cc 0f       	add	r28, r28
    2216:	dd 1f       	adc	r29, r29
    2218:	cc 0f       	add	r28, r28
    221a:	dd 1f       	adc	r29, r29
    221c:	c8 5a       	subi	r28, 0xA8	; 168
    221e:	dd 4d       	sbci	r29, 0xDD	; 221
    2220:	6a 89       	ldd	r22, Y+18	; 0x12
    2222:	7b 89       	ldd	r23, Y+19	; 0x13
    2224:	0a c0       	rjmp	.+20     	; 0x223a <udd_ep_abort+0x8c>
    2226:	cc 0f       	add	r28, r28
    2228:	dd 1f       	adc	r29, r29
    222a:	cc 0f       	add	r28, r28
    222c:	dd 1f       	adc	r29, r29
    222e:	cc 0f       	add	r28, r28
    2230:	dd 1f       	adc	r29, r29
    2232:	c8 5a       	subi	r28, 0xA8	; 168
    2234:	dd 4d       	sbci	r29, 0xDD	; 221
    2236:	6e 85       	ldd	r22, Y+14	; 0x0e
    2238:	7f 85       	ldd	r23, Y+15	; 0x0f
    223a:	41 2f       	mov	r20, r17
    223c:	81 e0       	ldi	r24, 0x01	; 1
    223e:	19 95       	eicall
    2240:	df 91       	pop	r29
    2242:	cf 91       	pop	r28
    2244:	1f 91       	pop	r17
    2246:	0f 91       	pop	r16
    2248:	ff 90       	pop	r15
    224a:	08 95       	ret

0000224c <udd_ep_free>:
    224c:	cf 93       	push	r28
    224e:	c8 2f       	mov	r28, r24
    2250:	ae df       	rcall	.-164    	; 0x21ae <udd_ep_abort>
    2252:	ec 2f       	mov	r30, r28
    2254:	ef 70       	andi	r30, 0x0F	; 15
    2256:	f0 e0       	ldi	r31, 0x00	; 0
    2258:	ee 0f       	add	r30, r30
    225a:	ff 1f       	adc	r31, r31
    225c:	8c 2f       	mov	r24, r28
    225e:	cc 0f       	add	r28, r28
    2260:	99 0b       	sbc	r25, r25
    2262:	88 27       	eor	r24, r24
    2264:	99 0f       	add	r25, r25
    2266:	88 1f       	adc	r24, r24
    2268:	99 27       	eor	r25, r25
    226a:	e8 0f       	add	r30, r24
    226c:	f9 1f       	adc	r31, r25
    226e:	ee 0f       	add	r30, r30
    2270:	ff 1f       	adc	r31, r31
    2272:	ee 0f       	add	r30, r30
    2274:	ff 1f       	adc	r31, r31
    2276:	ee 0f       	add	r30, r30
    2278:	ff 1f       	adc	r31, r31
    227a:	e8 5a       	subi	r30, 0xA8	; 168
    227c:	fd 4d       	sbci	r31, 0xDD	; 221
    227e:	15 86       	std	Z+13, r1	; 0x0d
    2280:	cf 91       	pop	r28
    2282:	08 95       	ret

00002284 <udd_ep_set_halt>:
    2284:	e8 2f       	mov	r30, r24
    2286:	ef 70       	andi	r30, 0x0F	; 15
    2288:	f0 e0       	ldi	r31, 0x00	; 0
    228a:	ee 0f       	add	r30, r30
    228c:	ff 1f       	adc	r31, r31
    228e:	28 2f       	mov	r18, r24
    2290:	08 2e       	mov	r0, r24
    2292:	00 0c       	add	r0, r0
    2294:	33 0b       	sbc	r19, r19
    2296:	22 27       	eor	r18, r18
    2298:	33 0f       	add	r19, r19
    229a:	22 1f       	adc	r18, r18
    229c:	33 27       	eor	r19, r19
    229e:	e2 0f       	add	r30, r18
    22a0:	f3 1f       	adc	r31, r19
    22a2:	ee 0f       	add	r30, r30
    22a4:	ff 1f       	adc	r31, r31
    22a6:	ee 0f       	add	r30, r30
    22a8:	ff 1f       	adc	r31, r31
    22aa:	ee 0f       	add	r30, r30
    22ac:	ff 1f       	adc	r31, r31
    22ae:	e8 5a       	subi	r30, 0xA8	; 168
    22b0:	fd 4d       	sbci	r31, 0xDD	; 221
    22b2:	95 85       	ldd	r25, Z+13	; 0x0d
    22b4:	94 60       	ori	r25, 0x04	; 4
    22b6:	95 87       	std	Z+13, r25	; 0x0d
    22b8:	7a df       	rcall	.-268    	; 0x21ae <udd_ep_abort>
    22ba:	81 e0       	ldi	r24, 0x01	; 1
    22bc:	08 95       	ret

000022be <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    22be:	1f 92       	push	r1
    22c0:	0f 92       	push	r0
    22c2:	0f b6       	in	r0, 0x3f	; 63
    22c4:	0f 92       	push	r0
    22c6:	11 24       	eor	r1, r1
    22c8:	0b b6       	in	r0, 0x3b	; 59
    22ca:	0f 92       	push	r0
    22cc:	0f 93       	push	r16
    22ce:	2f 93       	push	r18
    22d0:	3f 93       	push	r19
    22d2:	4f 93       	push	r20
    22d4:	5f 93       	push	r21
    22d6:	6f 93       	push	r22
    22d8:	7f 93       	push	r23
    22da:	8f 93       	push	r24
    22dc:	9f 93       	push	r25
    22de:	af 93       	push	r26
    22e0:	bf 93       	push	r27
    22e2:	ef 93       	push	r30
    22e4:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    22e6:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7be4cb>
    22ea:	88 23       	and	r24, r24
    22ec:	3c f4       	brge	.+14     	; 0x22fc <__vector_125+0x3e>
		udd_ack_start_of_frame_event();
    22ee:	80 e8       	ldi	r24, 0x80	; 128
    22f0:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
		udc_sof_notify();
    22f4:	0e 94 74 08 	call	0x10e8	; 0x10e8 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    22f8:	af d1       	rcall	.+862    	; 0x2658 <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    22fa:	88 c0       	rjmp	.+272    	; 0x240c <__vector_125+0x14e>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    22fc:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7be4cb>
    2300:	82 ff       	sbrs	r24, 2
    2302:	20 c0       	rjmp	.+64     	; 0x2344 <__vector_125+0x86>
		udd_ack_underflow_event();
    2304:	84 e0       	ldi	r24, 0x04	; 4
    2306:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
		if (udd_control_in_underflow()) {
    230a:	80 91 6c 22 	lds	r24, 0x226C	; 0x80226c <udd_sram+0x14>
    230e:	86 ff       	sbrs	r24, 6
    2310:	7d c0       	rjmp	.+250    	; 0x240c <__vector_125+0x14e>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2312:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7be4cc>
    2316:	81 fd       	sbrc	r24, 1
    2318:	79 c0       	rjmp	.+242    	; 0x240c <__vector_125+0x14e>
    231a:	f4 da       	rcall	.-2584   	; 0x1904 <udd_ctrl_interrupt_tc_setup>
    231c:	81 11       	cpse	r24, r1
    231e:	76 c0       	rjmp	.+236    	; 0x240c <__vector_125+0x14e>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    2320:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ep_control_state>
    2324:	81 30       	cpi	r24, 0x01	; 1
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    2326:	11 f4       	brne	.+4      	; 0x232c <__vector_125+0x6e>
    2328:	28 da       	rcall	.-2992   	; 0x177a <udd_ctrl_send_zlp_in>
    232a:	70 c0       	rjmp	.+224    	; 0x240c <__vector_125+0x14e>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    232c:	84 30       	cpi	r24, 0x04	; 4
    232e:	09 f0       	breq	.+2      	; 0x2332 <__vector_125+0x74>
    2330:	6d c0       	rjmp	.+218    	; 0x240c <__vector_125+0x14e>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    2332:	ed e6       	ldi	r30, 0x6D	; 109
    2334:	f2 e2       	ldi	r31, 0x22	; 34
    2336:	04 e0       	ldi	r16, 0x04	; 4
    2338:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    233a:	e5 e6       	ldi	r30, 0x65	; 101
    233c:	f2 e2       	ldi	r31, 0x22	; 34
    233e:	04 e0       	ldi	r16, 0x04	; 4
    2340:	05 93       	las	Z, r16
    2342:	64 c0       	rjmp	.+200    	; 0x240c <__vector_125+0x14e>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    2344:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7be4cb>
    2348:	81 ff       	sbrs	r24, 1
    234a:	5b c0       	rjmp	.+182    	; 0x2402 <__vector_125+0x144>
		udd_ack_overflow_event();
    234c:	82 e0       	ldi	r24, 0x02	; 2
    234e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
		if (udd_control_out_overflow()) {
    2352:	80 91 64 22 	lds	r24, 0x2264	; 0x802264 <udd_sram+0xc>
    2356:	86 ff       	sbrs	r24, 6
    2358:	59 c0       	rjmp	.+178    	; 0x240c <__vector_125+0x14e>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    235a:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7be4cc>
    235e:	81 fd       	sbrc	r24, 1
    2360:	55 c0       	rjmp	.+170    	; 0x240c <__vector_125+0x14e>
    2362:	d0 da       	rcall	.-2656   	; 0x1904 <udd_ctrl_interrupt_tc_setup>
    2364:	81 11       	cpse	r24, r1
    2366:	52 c0       	rjmp	.+164    	; 0x240c <__vector_125+0x14e>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    2368:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ep_control_state>
    236c:	82 30       	cpi	r24, 0x02	; 2
    236e:	41 f4       	brne	.+16     	; 0x2380 <__vector_125+0xc2>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2370:	84 e0       	ldi	r24, 0x04	; 4
    2372:	80 93 57 22 	sts	0x2257, r24	; 0x802257 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    2376:	e4 e6       	ldi	r30, 0x64	; 100
    2378:	f2 e2       	ldi	r31, 0x22	; 34
    237a:	02 e0       	ldi	r16, 0x02	; 2
    237c:	06 93       	lac	Z, r16
    237e:	46 c0       	rjmp	.+140    	; 0x240c <__vector_125+0x14e>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    2380:	83 30       	cpi	r24, 0x03	; 3
    2382:	09 f0       	breq	.+2      	; 0x2386 <__vector_125+0xc8>
    2384:	43 c0       	rjmp	.+134    	; 0x240c <__vector_125+0x14e>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    2386:	ed e6       	ldi	r30, 0x6D	; 109
    2388:	f2 e2       	ldi	r31, 0x22	; 34
    238a:	04 e0       	ldi	r16, 0x04	; 4
    238c:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    238e:	e5 e6       	ldi	r30, 0x65	; 101
    2390:	f2 e2       	ldi	r31, 0x22	; 34
    2392:	04 e0       	ldi	r16, 0x04	; 4
    2394:	05 93       	las	Z, r16
    2396:	3a c0       	rjmp	.+116    	; 0x240c <__vector_125+0x14e>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    2398:	80 e1       	ldi	r24, 0x10	; 16
    239a:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    239e:	81 e0       	ldi	r24, 0x01	; 1
			udd_ep_abort(i | USB_EP_DIR_IN);
    23a0:	06 df       	rcall	.-500    	; 0x21ae <udd_ep_abort>
    23a2:	81 e8       	ldi	r24, 0x81	; 129
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    23a4:	04 df       	rcall	.-504    	; 0x21ae <udd_ep_abort>
    23a6:	82 e0       	ldi	r24, 0x02	; 2
    23a8:	02 df       	rcall	.-508    	; 0x21ae <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    23aa:	82 e8       	ldi	r24, 0x82	; 130
    23ac:	00 df       	rcall	.-512    	; 0x21ae <udd_ep_abort>
    23ae:	0e 94 4a 08 	call	0x1094	; 0x1094 <udc_reset>
		}
#endif
		udc_reset();
    23b2:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7be4c3>

		// Reset USB address to 0
		udd_set_device_address(0);
    23b6:	e8 e5       	ldi	r30, 0x58	; 88
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    23b8:	f2 e2       	ldi	r31, 0x22	; 34
    23ba:	15 86       	std	Z+13, r1	; 0x0d
    23bc:	96 e0       	ldi	r25, 0x06	; 6
	udd_endpoint_clear_status(ep_ctrl);
    23be:	94 87       	std	Z+12, r25	; 0x0c
    23c0:	80 e4       	ldi	r24, 0x40	; 64
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    23c2:	85 87       	std	Z+13, r24	; 0x0d
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    23c4:	15 8a       	std	Z+21, r1	; 0x15
	udd_endpoint_clear_status(ep_ctrl);
    23c6:	94 8b       	std	Z+20, r25	; 0x14
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    23c8:	85 8b       	std	Z+21, r24	; 0x15
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    23ca:	8b e4       	ldi	r24, 0x4B	; 75
    23cc:	92 e2       	ldi	r25, 0x22	; 34
    23ce:	80 8b       	std	Z+16, r24	; 0x10
    23d0:	91 8b       	std	Z+17, r25	; 0x11
		// Reset endpoint control management
		udd_ctrl_init();
    23d2:	a0 d9       	rcall	.-3264   	; 0x1714 <udd_ctrl_init>
    23d4:	1b c0       	rjmp	.+54     	; 0x240c <__vector_125+0x14e>
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_suspend_event()) {
    23d6:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7be4cb>
    23da:	86 ff       	sbrs	r24, 6
		udd_ack_suspend_event();
    23dc:	07 c0       	rjmp	.+14     	; 0x23ec <__vector_125+0x12e>
    23de:	80 e4       	ldi	r24, 0x40	; 64
    23e0:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    23e4:	80 e0       	ldi	r24, 0x00	; 0
    23e6:	5e d9       	rcall	.-3396   	; 0x16a4 <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    23e8:	35 d1       	rcall	.+618    	; 0x2654 <main_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
    23ea:	10 c0       	rjmp	.+32     	; 0x240c <__vector_125+0x14e>
	}

	if (udd_is_resume_event()) {
    23ec:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7be4cb>
    23f0:	85 ff       	sbrs	r24, 5
    23f2:	0c c0       	rjmp	.+24     	; 0x240c <__vector_125+0x14e>
		udd_ack_resume_event();
    23f4:	80 e2       	ldi	r24, 0x20	; 32
    23f6:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7be4ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    23fa:	81 e0       	ldi	r24, 0x01	; 1
    23fc:	53 d9       	rcall	.-3418   	; 0x16a4 <udd_sleep_mode>
    23fe:	2b d1       	rcall	.+598    	; 0x2656 <main_resume_action>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    2400:	05 c0       	rjmp	.+10     	; 0x240c <__vector_125+0x14e>
    2402:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7be4cb>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    2406:	84 fd       	sbrc	r24, 4
    2408:	c7 cf       	rjmp	.-114    	; 0x2398 <__vector_125+0xda>
    240a:	e5 cf       	rjmp	.-54     	; 0x23d6 <__vector_125+0x118>
    240c:	ff 91       	pop	r31
    240e:	ef 91       	pop	r30
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    2410:	bf 91       	pop	r27
    2412:	af 91       	pop	r26
    2414:	9f 91       	pop	r25
    2416:	8f 91       	pop	r24
    2418:	7f 91       	pop	r23
    241a:	6f 91       	pop	r22
    241c:	5f 91       	pop	r21
    241e:	4f 91       	pop	r20
    2420:	3f 91       	pop	r19
    2422:	2f 91       	pop	r18
    2424:	0f 91       	pop	r16
    2426:	0f 90       	pop	r0
    2428:	0b be       	out	0x3b, r0	; 59
    242a:	0f 90       	pop	r0
    242c:	0f be       	out	0x3f, r0	; 63
    242e:	0f 90       	pop	r0
    2430:	1f 90       	pop	r1
    2432:	18 95       	reti

00002434 <__vector_126>:
    2434:	1f 92       	push	r1
    2436:	0f 92       	push	r0
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    2438:	0f b6       	in	r0, 0x3f	; 63
    243a:	0f 92       	push	r0
    243c:	11 24       	eor	r1, r1
    243e:	0b b6       	in	r0, 0x3b	; 59
    2440:	0f 92       	push	r0
    2442:	0f 93       	push	r16
    2444:	1f 93       	push	r17
    2446:	2f 93       	push	r18
    2448:	3f 93       	push	r19
    244a:	4f 93       	push	r20
    244c:	5f 93       	push	r21
    244e:	6f 93       	push	r22
    2450:	7f 93       	push	r23
    2452:	8f 93       	push	r24
    2454:	9f 93       	push	r25
    2456:	af 93       	push	r26
    2458:	bf 93       	push	r27
    245a:	cf 93       	push	r28
    245c:	df 93       	push	r29
    245e:	ef 93       	push	r30
    2460:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    2462:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7be4cc>
    2466:	81 fd       	sbrc	r24, 1
    2468:	03 c0       	rjmp	.+6      	; 0x2470 <__vector_126+0x3c>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    246a:	4c da       	rcall	.-2920   	; 0x1904 <udd_ctrl_interrupt_tc_setup>
    246c:	81 11       	cpse	r24, r1
    246e:	c3 c0       	rjmp	.+390    	; 0x25f6 <__vector_126+0x1c2>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    2470:	82 e0       	ldi	r24, 0x02	; 2
    2472:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7be4cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    2476:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7be4c5>
	i_fifo = 2 * (1 + ~rp);
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    247a:	81 95       	neg	r24
    247c:	88 0f       	add	r24, r24
    247e:	e4 e6       	ldi	r30, 0x64	; 100
    2480:	f2 e2       	ldi	r31, 0x22	; 34
    2482:	e8 1b       	sub	r30, r24
    2484:	f1 09       	sbc	r31, r1
    2486:	20 81       	ld	r18, Z
    2488:	31 81       	ldd	r19, Z+1	; 0x01
    248a:	24 56       	subi	r18, 0x64	; 100
    248c:	32 42       	sbci	r19, 0x22	; 34
    248e:	36 95       	lsr	r19
    2490:	27 95       	ror	r18
    2492:	36 95       	lsr	r19
    2494:	27 95       	ror	r18
    2496:	36 95       	lsr	r19
    2498:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    249a:	82 2f       	mov	r24, r18
    249c:	86 95       	lsr	r24
    249e:	20 fd       	sbrc	r18, 0
    24a0:	02 c0       	rjmp	.+4      	; 0x24a6 <__vector_126+0x72>
    24a2:	90 e0       	ldi	r25, 0x00	; 0
    24a4:	01 c0       	rjmp	.+2      	; 0x24a8 <__vector_126+0x74>
    24a6:	90 e8       	ldi	r25, 0x80	; 128
    24a8:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    24aa:	e8 2f       	mov	r30, r24
    24ac:	ef 70       	andi	r30, 0x0F	; 15
    24ae:	f0 e0       	ldi	r31, 0x00	; 0
    24b0:	ee 0f       	add	r30, r30
    24b2:	ff 1f       	adc	r31, r31
    24b4:	28 2f       	mov	r18, r24
    24b6:	08 2e       	mov	r0, r24
    24b8:	00 0c       	add	r0, r0
    24ba:	33 0b       	sbc	r19, r19
    24bc:	22 27       	eor	r18, r18
    24be:	33 0f       	add	r19, r19
    24c0:	22 1f       	adc	r18, r18
    24c2:	33 27       	eor	r19, r19
    24c4:	e2 0f       	add	r30, r18
    24c6:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    24c8:	df 01       	movw	r26, r30
    24ca:	aa 0f       	add	r26, r26
    24cc:	bb 1f       	adc	r27, r27
    24ce:	aa 0f       	add	r26, r26
    24d0:	bb 1f       	adc	r27, r27
    24d2:	aa 0f       	add	r26, r26
    24d4:	bb 1f       	adc	r27, r27
    24d6:	a8 5a       	subi	r26, 0xA8	; 168
    24d8:	bd 4d       	sbci	r27, 0xDD	; 221
    24da:	1c 96       	adiw	r26, 0x0c	; 12
    24dc:	9c 91       	ld	r25, X
    24de:	95 ff       	sbrs	r25, 5
    24e0:	8a c0       	rjmp	.+276    	; 0x25f6 <__vector_126+0x1c2>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    24e2:	ee 0f       	add	r30, r30
    24e4:	ff 1f       	adc	r31, r31
    24e6:	ee 0f       	add	r30, r30
    24e8:	ff 1f       	adc	r31, r31
    24ea:	ee 0f       	add	r30, r30
    24ec:	ff 1f       	adc	r31, r31
    24ee:	ec 59       	subi	r30, 0x9C	; 156
    24f0:	fd 4d       	sbci	r31, 0xDD	; 221
    24f2:	00 e2       	ldi	r16, 0x20	; 32
    24f4:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    24f6:	81 11       	cpse	r24, r1
    24f8:	79 c0       	rjmp	.+242    	; 0x25ec <__vector_126+0x1b8>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    24fa:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <udd_ep_control_state>
    24fe:	84 30       	cpi	r24, 0x04	; 4
		// Valid end of setup request
		udd_ctrl_endofrequest();
    2500:	19 f4       	brne	.+6      	; 0x2508 <__vector_126+0xd4>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    2502:	49 d9       	rcall	.-3438   	; 0x1796 <udd_ctrl_endofrequest>
    2504:	07 d9       	rcall	.-3570   	; 0x1714 <udd_ctrl_init>
    2506:	77 c0       	rjmp	.+238    	; 0x25f6 <__vector_126+0x1c2>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    2508:	00 91 66 22 	lds	r16, 0x2266	; 0x802266 <udd_sram+0xe>
    250c:	10 91 67 22 	lds	r17, 0x2267	; 0x802267 <udd_sram+0xf>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    2510:	80 91 ae 22 	lds	r24, 0x22AE	; 0x8022ae <udd_g_ctrlreq+0xa>
    2514:	90 91 af 22 	lds	r25, 0x22AF	; 0x8022af <udd_g_ctrlreq+0xb>
    2518:	c0 91 53 22 	lds	r28, 0x2253	; 0x802253 <udd_ctrl_payload_nb_trans>
    251c:	d0 91 54 22 	lds	r29, 0x2254	; 0x802254 <udd_ctrl_payload_nb_trans+0x1>
    2520:	98 01       	movw	r18, r16
    2522:	2c 0f       	add	r18, r28
    2524:	3d 1f       	adc	r19, r29
    2526:	82 17       	cp	r24, r18
    2528:	93 07       	cpc	r25, r19
    252a:	18 f4       	brcc	.+6      	; 0x2532 <__vector_126+0xfe>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    252c:	8c 01       	movw	r16, r24
    252e:	0c 1b       	sub	r16, r28
    2530:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    2532:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <udd_g_ctrlreq+0x8>
    2536:	90 91 ad 22 	lds	r25, 0x22AD	; 0x8022ad <udd_g_ctrlreq+0x9>
    253a:	a8 01       	movw	r20, r16
    253c:	6b e4       	ldi	r22, 0x4B	; 75
    253e:	72 e2       	ldi	r23, 0x22	; 34
    2540:	8c 0f       	add	r24, r28
    2542:	9d 1f       	adc	r25, r29
    2544:	c8 d0       	rcall	.+400    	; 0x26d6 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    2546:	c0 0f       	add	r28, r16
    2548:	d1 1f       	adc	r29, r17
    254a:	c0 93 53 22 	sts	0x2253, r28	; 0x802253 <udd_ctrl_payload_nb_trans>
    254e:	d0 93 54 22 	sts	0x2254, r29	; 0x802254 <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2552:	08 30       	cpi	r16, 0x08	; 8
    2554:	11 05       	cpc	r17, r1
    2556:	69 f4       	brne	.+26     	; 0x2572 <__vector_126+0x13e>
    2558:	80 91 55 22 	lds	r24, 0x2255	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    255c:	90 91 56 22 	lds	r25, 0x2256	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    2560:	8c 0f       	add	r24, r28
    2562:	9d 1f       	adc	r25, r29
    2564:	20 91 aa 22 	lds	r18, 0x22AA	; 0x8022aa <udd_g_ctrlreq+0x6>
    2568:	30 91 ab 22 	lds	r19, 0x22AB	; 0x8022ab <udd_g_ctrlreq+0x7>
    256c:	82 17       	cp	r24, r18
    256e:	93 07       	cpc	r25, r19
    2570:	80 f0       	brcs	.+32     	; 0x2592 <__vector_126+0x15e>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    2572:	e4 ea       	ldi	r30, 0xA4	; 164
    2574:	f2 e2       	ldi	r31, 0x22	; 34
    2576:	c2 87       	std	Z+10, r28	; 0x0a
    2578:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    257a:	06 84       	ldd	r0, Z+14	; 0x0e
    257c:	f7 85       	ldd	r31, Z+15	; 0x0f
    257e:	e0 2d       	mov	r30, r0
    2580:	30 97       	sbiw	r30, 0x00	; 0
			if (!udd_g_ctrlreq.over_under_run()) {
    2582:	29 f0       	breq	.+10     	; 0x258e <__vector_126+0x15a>
    2584:	19 95       	eicall
				// Stall ZLP
				udd_ctrl_stall_data();
    2586:	81 11       	cpse	r24, r1
    2588:	02 c0       	rjmp	.+4      	; 0x258e <__vector_126+0x15a>
    258a:	e9 d8       	rcall	.-3630   	; 0x175e <udd_ctrl_stall_data>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    258c:	34 c0       	rjmp	.+104    	; 0x25f6 <__vector_126+0x1c2>
    258e:	f5 d8       	rcall	.-3606   	; 0x177a <udd_ctrl_send_zlp_in>
    2590:	32 c0       	rjmp	.+100    	; 0x25f6 <__vector_126+0x1c2>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2592:	80 91 ae 22 	lds	r24, 0x22AE	; 0x8022ae <udd_g_ctrlreq+0xa>
    2596:	90 91 af 22 	lds	r25, 0x22AF	; 0x8022af <udd_g_ctrlreq+0xb>
    259a:	c8 17       	cp	r28, r24
    259c:	d9 07       	cpc	r29, r25
    259e:	f9 f4       	brne	.+62     	; 0x25de <__vector_126+0x1aa>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    25a0:	e0 91 b2 22 	lds	r30, 0x22B2	; 0x8022b2 <udd_g_ctrlreq+0xe>
    25a4:	f0 91 b3 22 	lds	r31, 0x22B3	; 0x8022b3 <udd_g_ctrlreq+0xf>
    25a8:	30 97       	sbiw	r30, 0x00	; 0
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    25aa:	11 f4       	brne	.+4      	; 0x25b0 <__vector_126+0x17c>
    25ac:	d8 d8       	rcall	.-3664   	; 0x175e <udd_ctrl_stall_data>
    25ae:	23 c0       	rjmp	.+70     	; 0x25f6 <__vector_126+0x1c2>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    25b0:	19 95       	eicall
    25b2:	81 11       	cpse	r24, r1
    25b4:	02 c0       	rjmp	.+4      	; 0x25ba <__vector_126+0x186>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    25b6:	d3 d8       	rcall	.-3674   	; 0x175e <udd_ctrl_stall_data>
    25b8:	1e c0       	rjmp	.+60     	; 0x25f6 <__vector_126+0x1c2>
    25ba:	20 91 55 22 	lds	r18, 0x2255	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    25be:	30 91 56 22 	lds	r19, 0x2256	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    25c2:	80 91 53 22 	lds	r24, 0x2253	; 0x802253 <udd_ctrl_payload_nb_trans>
    25c6:	90 91 54 22 	lds	r25, 0x2254	; 0x802254 <udd_ctrl_payload_nb_trans+0x1>
    25ca:	82 0f       	add	r24, r18
    25cc:	93 1f       	adc	r25, r19
    25ce:	80 93 55 22 	sts	0x2255, r24	; 0x802255 <udd_ctrl_prev_payload_nb_trans>
    25d2:	90 93 56 22 	sts	0x2256, r25	; 0x802256 <udd_ctrl_prev_payload_nb_trans+0x1>
    25d6:	10 92 53 22 	sts	0x2253, r1	; 0x802253 <udd_ctrl_payload_nb_trans>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    25da:	10 92 54 22 	sts	0x2254, r1	; 0x802254 <udd_ctrl_payload_nb_trans+0x1>
    25de:	e4 e6       	ldi	r30, 0x64	; 100
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    25e0:	f2 e2       	ldi	r31, 0x22	; 34
    25e2:	02 e0       	ldi	r16, 0x02	; 2
    25e4:	06 93       	lac	Z, r16
	udd_control_out_ack_tc();
    25e6:	00 e2       	ldi	r16, 0x20	; 32
    25e8:	06 93       	lac	Z, r16
    25ea:	05 c0       	rjmp	.+10     	; 0x25f6 <__vector_126+0x1c2>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    25ec:	80 38       	cpi	r24, 0x80	; 128
    25ee:	11 f4       	brne	.+4      	; 0x25f4 <__vector_126+0x1c0>
		udd_ctrl_in_sent();
    25f0:	da d8       	rcall	.-3660   	; 0x17a6 <udd_ctrl_in_sent>
    25f2:	01 c0       	rjmp	.+2      	; 0x25f6 <__vector_126+0x1c2>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    25f4:	f8 d9       	rcall	.-3088   	; 0x19e6 <udd_ep_trans_complet>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    25f6:	ff 91       	pop	r31
    25f8:	ef 91       	pop	r30
	}
#endif

udd_interrupt_tc_end:
	return;
}
    25fa:	df 91       	pop	r29
    25fc:	cf 91       	pop	r28
    25fe:	bf 91       	pop	r27
    2600:	af 91       	pop	r26
    2602:	9f 91       	pop	r25
    2604:	8f 91       	pop	r24
    2606:	7f 91       	pop	r23
    2608:	6f 91       	pop	r22
    260a:	5f 91       	pop	r21
    260c:	4f 91       	pop	r20
    260e:	3f 91       	pop	r19
    2610:	2f 91       	pop	r18
    2612:	1f 91       	pop	r17
    2614:	0f 91       	pop	r16
    2616:	0f 90       	pop	r0
    2618:	0b be       	out	0x3b, r0	; 59
    261a:	0f 90       	pop	r0
    261c:	0f be       	out	0x3f, r0	; 63
    261e:	0f 90       	pop	r0
    2620:	1f 90       	pop	r1
    2622:	18 95       	reti

00002624 <main>:
static volatile bool main_b_kbd_enable = false;
static volatile bool main_b_generic_enable = false;

int main (void)
{
	irq_initialize_vectors();	// initializes vector table
    2624:	87 e0       	ldi	r24, 0x07	; 7
    2626:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7be0a2>
	cpu_irq_enable();			// enables CPU interrupts
    262a:	78 94       	sei
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    262c:	ee e9       	ldi	r30, 0x9E	; 158
    262e:	f2 e2       	ldi	r31, 0x22	; 34
    2630:	10 82       	st	Z, r1
    2632:	11 82       	std	Z+1, r1	; 0x01
    2634:	12 82       	std	Z+2, r1	; 0x02
    2636:	13 82       	std	Z+3, r1	; 0x03
    2638:	14 82       	std	Z+4, r1	; 0x04
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    263a:	81 e0       	ldi	r24, 0x01	; 1
    263c:	85 83       	std	Z+5, r24	; 0x05
	sleepmgr_init();			// initialize sleep manager
	sysclk_init();				// initialize clock
    263e:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <sysclk_init>

	io_init();					// initializes board i/o pins
    2642:	0e 94 30 01 	call	0x260	; 0x260 <io_init>
	led_init();					// initalizes LEDs
    2646:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <led_init>
	keypad_init();				// initializes keypad driver
    264a:	0e 94 82 02 	call	0x504	; 0x504 <keypad_init>

	udc_start();				// starts USB device controller
    264e:	0e 94 48 08 	call	0x1090	; 0x1090 <udc_start>
    2652:	ff cf       	rjmp	.-2      	; 0x2652 <main+0x2e>

00002654 <main_suspend_action>:
	while (true) { }
}

/* --------------------------------------------------------------------- */

void main_suspend_action(void) { }
    2654:	08 95       	ret

00002656 <main_resume_action>:
void main_resume_action(void) { }
    2656:	08 95       	ret

00002658 <main_sof_action>:

void main_sof_action(void) {	// called each Start of Frame event (1 ms)
	// keypad logic
	if (!main_b_kbd_enable)
    2658:	80 91 9a 22 	lds	r24, 0x229A	; 0x80229a <main_b_kbd_enable>
    265c:	88 23       	and	r24, r24
    265e:	71 f0       	breq	.+28     	; 0x267c <main_sof_action+0x24>
	return;
	keypad_poll();
    2660:	0e 94 ba 02 	call	0x574	; 0x574 <keypad_poll>
	keypad_report();
    2664:	0e 94 53 03 	call	0x6a6	; 0x6a6 <keypad_report>
	BD76319_ui_process(udd_get_frame_number());
    2668:	f2 db       	rcall	.-2076   	; 0x1e4e <udd_get_frame_number>
    266a:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <BD76319_ui_process>

	// joystick logic
	if (!main_b_generic_enable)
    266e:	80 91 99 22 	lds	r24, 0x2299	; 0x802299 <main_b_generic_enable>
    2672:	88 23       	and	r24, r24
		return;
	jstk_ui_process(udd_get_frame_number());
    2674:	19 f0       	breq	.+6      	; 0x267c <main_sof_action+0x24>
    2676:	eb db       	rcall	.-2090   	; 0x1e4e <udd_get_frame_number>
    2678:	0c 94 58 04 	jmp	0x8b0	; 0x8b0 <jstk_ui_process>
    267c:	08 95       	ret

0000267e <main_remotewakeup_enable>:
}

void main_remotewakeup_enable(void) { }
    267e:	08 95       	ret

00002680 <main_remotewakeup_disable>:
void main_remotewakeup_disable(void) { }
    2680:	08 95       	ret

00002682 <main_kbd_enable>:

bool main_kbd_enable(void) {
	main_b_kbd_enable = true;
    2682:	81 e0       	ldi	r24, 0x01	; 1
    2684:	80 93 9a 22 	sts	0x229A, r24	; 0x80229a <main_b_kbd_enable>
	return true;
}
    2688:	08 95       	ret

0000268a <main_kbd_disable>:

void main_kbd_disable(void) {
	main_b_kbd_enable = false;
    268a:	10 92 9a 22 	sts	0x229A, r1	; 0x80229a <main_b_kbd_enable>
    268e:	08 95       	ret

00002690 <main_generic_enable>:
}

/* --------------------------------------------------------------------- */

bool main_generic_enable(void) { // joystick enable
	main_b_generic_enable = true;
    2690:	81 e0       	ldi	r24, 0x01	; 1
    2692:	80 93 99 22 	sts	0x2299, r24	; 0x802299 <main_b_generic_enable>
	return true;
}
    2696:	08 95       	ret

00002698 <main_generic_disable>:

void main_generic_disable(void) { // joystick disable
	main_b_generic_enable = false;
    2698:	10 92 99 22 	sts	0x2299, r1	; 0x802299 <main_b_generic_enable>
    269c:	08 95       	ret

0000269e <__udivmodhi4>:
    269e:	aa 1b       	sub	r26, r26
    26a0:	bb 1b       	sub	r27, r27
    26a2:	51 e1       	ldi	r21, 0x11	; 17
    26a4:	07 c0       	rjmp	.+14     	; 0x26b4 <__udivmodhi4_ep>

000026a6 <__udivmodhi4_loop>:
    26a6:	aa 1f       	adc	r26, r26
    26a8:	bb 1f       	adc	r27, r27
    26aa:	a6 17       	cp	r26, r22
    26ac:	b7 07       	cpc	r27, r23
    26ae:	10 f0       	brcs	.+4      	; 0x26b4 <__udivmodhi4_ep>
    26b0:	a6 1b       	sub	r26, r22
    26b2:	b7 0b       	sbc	r27, r23

000026b4 <__udivmodhi4_ep>:
    26b4:	88 1f       	adc	r24, r24
    26b6:	99 1f       	adc	r25, r25
    26b8:	5a 95       	dec	r21
    26ba:	a9 f7       	brne	.-22     	; 0x26a6 <__udivmodhi4_loop>
    26bc:	80 95       	com	r24
    26be:	90 95       	com	r25
    26c0:	bc 01       	movw	r22, r24
    26c2:	cd 01       	movw	r24, r26
    26c4:	08 95       	ret

000026c6 <__tablejump2__>:
    26c6:	ee 0f       	add	r30, r30
    26c8:	ff 1f       	adc	r31, r31
    26ca:	88 1f       	adc	r24, r24
    26cc:	8b bf       	out	0x3b, r24	; 59
    26ce:	07 90       	elpm	r0, Z+
    26d0:	f6 91       	elpm	r31, Z
    26d2:	e0 2d       	mov	r30, r0
    26d4:	19 94       	eijmp

000026d6 <memcpy>:
    26d6:	fb 01       	movw	r30, r22
    26d8:	dc 01       	movw	r26, r24
    26da:	02 c0       	rjmp	.+4      	; 0x26e0 <memcpy+0xa>
    26dc:	01 90       	ld	r0, Z+
    26de:	0d 92       	st	X+, r0
    26e0:	41 50       	subi	r20, 0x01	; 1
    26e2:	50 40       	sbci	r21, 0x00	; 0
    26e4:	d8 f7       	brcc	.-10     	; 0x26dc <memcpy+0x6>
    26e6:	08 95       	ret

000026e8 <_exit>:
    26e8:	f8 94       	cli

000026ea <__stop_program>:
    26ea:	ff cf       	rjmp	.-2      	; 0x26ea <__stop_program>
